
stm32g071gbutest1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094d0  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  08009590  08009590  00019590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009944  08009944  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08009944  08009944  00019944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800994c  0800994c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800994c  0800994c  0001994c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009950  08009950  00019950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08009954  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003944  20000010  08009964  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003954  08009964  00023954  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b5af  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003e94  00000000  00000000  0003b5e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001798  00000000  00000000  0003f480  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000015c0  00000000  00000000  00040c18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b8ea  00000000  00000000  000421d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014b51  00000000  00000000  0005dac2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a4e1c  00000000  00000000  00072613  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011742f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000539c  00000000  00000000  001174ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009578 	.word	0x08009578

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08009578 	.word	0x08009578

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	1c08      	adds	r0, r1, #0
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	; (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f806 	bl	8000434 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__udivmoddi4>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	464f      	mov	r7, r9
 8000438:	4646      	mov	r6, r8
 800043a:	46d6      	mov	lr, sl
 800043c:	b5c0      	push	{r6, r7, lr}
 800043e:	0004      	movs	r4, r0
 8000440:	b082      	sub	sp, #8
 8000442:	000d      	movs	r5, r1
 8000444:	4691      	mov	r9, r2
 8000446:	4698      	mov	r8, r3
 8000448:	428b      	cmp	r3, r1
 800044a:	d82f      	bhi.n	80004ac <__udivmoddi4+0x78>
 800044c:	d02c      	beq.n	80004a8 <__udivmoddi4+0x74>
 800044e:	4641      	mov	r1, r8
 8000450:	4648      	mov	r0, r9
 8000452:	f000 f8b1 	bl	80005b8 <__clzdi2>
 8000456:	0029      	movs	r1, r5
 8000458:	0006      	movs	r6, r0
 800045a:	0020      	movs	r0, r4
 800045c:	f000 f8ac 	bl	80005b8 <__clzdi2>
 8000460:	1a33      	subs	r3, r6, r0
 8000462:	469c      	mov	ip, r3
 8000464:	3b20      	subs	r3, #32
 8000466:	469a      	mov	sl, r3
 8000468:	d500      	bpl.n	800046c <__udivmoddi4+0x38>
 800046a:	e076      	b.n	800055a <__udivmoddi4+0x126>
 800046c:	464b      	mov	r3, r9
 800046e:	4652      	mov	r2, sl
 8000470:	4093      	lsls	r3, r2
 8000472:	001f      	movs	r7, r3
 8000474:	464b      	mov	r3, r9
 8000476:	4662      	mov	r2, ip
 8000478:	4093      	lsls	r3, r2
 800047a:	001e      	movs	r6, r3
 800047c:	42af      	cmp	r7, r5
 800047e:	d828      	bhi.n	80004d2 <__udivmoddi4+0x9e>
 8000480:	d025      	beq.n	80004ce <__udivmoddi4+0x9a>
 8000482:	4653      	mov	r3, sl
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5a>
 800048c:	e07b      	b.n	8000586 <__udivmoddi4+0x152>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	4652      	mov	r2, sl
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4662      	mov	r2, ip
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e018      	b.n	80004da <__udivmoddi4+0xa6>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9d0      	bls.n	800044e <__udivmoddi4+0x1a>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8a>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b002      	add	sp, #8
 80004c4:	bc1c      	pop	{r2, r3, r4}
 80004c6:	4690      	mov	r8, r2
 80004c8:	4699      	mov	r9, r3
 80004ca:	46a2      	mov	sl, r4
 80004cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004ce:	42a3      	cmp	r3, r4
 80004d0:	d9d7      	bls.n	8000482 <__udivmoddi4+0x4e>
 80004d2:	2200      	movs	r2, #0
 80004d4:	2300      	movs	r3, #0
 80004d6:	9200      	str	r2, [sp, #0]
 80004d8:	9301      	str	r3, [sp, #4]
 80004da:	4663      	mov	r3, ip
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d0e9      	beq.n	80004b4 <__udivmoddi4+0x80>
 80004e0:	07fb      	lsls	r3, r7, #31
 80004e2:	4698      	mov	r8, r3
 80004e4:	4641      	mov	r1, r8
 80004e6:	0872      	lsrs	r2, r6, #1
 80004e8:	430a      	orrs	r2, r1
 80004ea:	087b      	lsrs	r3, r7, #1
 80004ec:	4666      	mov	r6, ip
 80004ee:	e00e      	b.n	800050e <__udivmoddi4+0xda>
 80004f0:	42ab      	cmp	r3, r5
 80004f2:	d101      	bne.n	80004f8 <__udivmoddi4+0xc4>
 80004f4:	42a2      	cmp	r2, r4
 80004f6:	d80c      	bhi.n	8000512 <__udivmoddi4+0xde>
 80004f8:	1aa4      	subs	r4, r4, r2
 80004fa:	419d      	sbcs	r5, r3
 80004fc:	2001      	movs	r0, #1
 80004fe:	1924      	adds	r4, r4, r4
 8000500:	416d      	adcs	r5, r5
 8000502:	2100      	movs	r1, #0
 8000504:	3e01      	subs	r6, #1
 8000506:	1824      	adds	r4, r4, r0
 8000508:	414d      	adcs	r5, r1
 800050a:	2e00      	cmp	r6, #0
 800050c:	d006      	beq.n	800051c <__udivmoddi4+0xe8>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d9ee      	bls.n	80004f0 <__udivmoddi4+0xbc>
 8000512:	3e01      	subs	r6, #1
 8000514:	1924      	adds	r4, r4, r4
 8000516:	416d      	adcs	r5, r5
 8000518:	2e00      	cmp	r6, #0
 800051a:	d1f8      	bne.n	800050e <__udivmoddi4+0xda>
 800051c:	9800      	ldr	r0, [sp, #0]
 800051e:	9901      	ldr	r1, [sp, #4]
 8000520:	4653      	mov	r3, sl
 8000522:	1900      	adds	r0, r0, r4
 8000524:	4169      	adcs	r1, r5
 8000526:	2b00      	cmp	r3, #0
 8000528:	db23      	blt.n	8000572 <__udivmoddi4+0x13e>
 800052a:	002b      	movs	r3, r5
 800052c:	4652      	mov	r2, sl
 800052e:	40d3      	lsrs	r3, r2
 8000530:	002a      	movs	r2, r5
 8000532:	4664      	mov	r4, ip
 8000534:	40e2      	lsrs	r2, r4
 8000536:	001c      	movs	r4, r3
 8000538:	4653      	mov	r3, sl
 800053a:	0015      	movs	r5, r2
 800053c:	2b00      	cmp	r3, #0
 800053e:	db2d      	blt.n	800059c <__udivmoddi4+0x168>
 8000540:	0026      	movs	r6, r4
 8000542:	4657      	mov	r7, sl
 8000544:	40be      	lsls	r6, r7
 8000546:	0033      	movs	r3, r6
 8000548:	0026      	movs	r6, r4
 800054a:	4667      	mov	r7, ip
 800054c:	40be      	lsls	r6, r7
 800054e:	0032      	movs	r2, r6
 8000550:	1a80      	subs	r0, r0, r2
 8000552:	4199      	sbcs	r1, r3
 8000554:	9000      	str	r0, [sp, #0]
 8000556:	9101      	str	r1, [sp, #4]
 8000558:	e7ac      	b.n	80004b4 <__udivmoddi4+0x80>
 800055a:	4662      	mov	r2, ip
 800055c:	2320      	movs	r3, #32
 800055e:	1a9b      	subs	r3, r3, r2
 8000560:	464a      	mov	r2, r9
 8000562:	40da      	lsrs	r2, r3
 8000564:	4661      	mov	r1, ip
 8000566:	0013      	movs	r3, r2
 8000568:	4642      	mov	r2, r8
 800056a:	408a      	lsls	r2, r1
 800056c:	0017      	movs	r7, r2
 800056e:	431f      	orrs	r7, r3
 8000570:	e780      	b.n	8000474 <__udivmoddi4+0x40>
 8000572:	4662      	mov	r2, ip
 8000574:	2320      	movs	r3, #32
 8000576:	1a9b      	subs	r3, r3, r2
 8000578:	002a      	movs	r2, r5
 800057a:	4666      	mov	r6, ip
 800057c:	409a      	lsls	r2, r3
 800057e:	0023      	movs	r3, r4
 8000580:	40f3      	lsrs	r3, r6
 8000582:	4313      	orrs	r3, r2
 8000584:	e7d4      	b.n	8000530 <__udivmoddi4+0xfc>
 8000586:	4662      	mov	r2, ip
 8000588:	2320      	movs	r3, #32
 800058a:	2100      	movs	r1, #0
 800058c:	1a9b      	subs	r3, r3, r2
 800058e:	2200      	movs	r2, #0
 8000590:	9100      	str	r1, [sp, #0]
 8000592:	9201      	str	r2, [sp, #4]
 8000594:	2201      	movs	r2, #1
 8000596:	40da      	lsrs	r2, r3
 8000598:	9201      	str	r2, [sp, #4]
 800059a:	e780      	b.n	800049e <__udivmoddi4+0x6a>
 800059c:	2320      	movs	r3, #32
 800059e:	4662      	mov	r2, ip
 80005a0:	0026      	movs	r6, r4
 80005a2:	1a9b      	subs	r3, r3, r2
 80005a4:	40de      	lsrs	r6, r3
 80005a6:	002f      	movs	r7, r5
 80005a8:	46b0      	mov	r8, r6
 80005aa:	4666      	mov	r6, ip
 80005ac:	40b7      	lsls	r7, r6
 80005ae:	4646      	mov	r6, r8
 80005b0:	003b      	movs	r3, r7
 80005b2:	4333      	orrs	r3, r6
 80005b4:	e7c8      	b.n	8000548 <__udivmoddi4+0x114>
 80005b6:	46c0      	nop			; (mov r8, r8)

080005b8 <__clzdi2>:
 80005b8:	b510      	push	{r4, lr}
 80005ba:	2900      	cmp	r1, #0
 80005bc:	d103      	bne.n	80005c6 <__clzdi2+0xe>
 80005be:	f000 f807 	bl	80005d0 <__clzsi2>
 80005c2:	3020      	adds	r0, #32
 80005c4:	e002      	b.n	80005cc <__clzdi2+0x14>
 80005c6:	1c08      	adds	r0, r1, #0
 80005c8:	f000 f802 	bl	80005d0 <__clzsi2>
 80005cc:	bd10      	pop	{r4, pc}
 80005ce:	46c0      	nop			; (mov r8, r8)

080005d0 <__clzsi2>:
 80005d0:	211c      	movs	r1, #28
 80005d2:	2301      	movs	r3, #1
 80005d4:	041b      	lsls	r3, r3, #16
 80005d6:	4298      	cmp	r0, r3
 80005d8:	d301      	bcc.n	80005de <__clzsi2+0xe>
 80005da:	0c00      	lsrs	r0, r0, #16
 80005dc:	3910      	subs	r1, #16
 80005de:	0a1b      	lsrs	r3, r3, #8
 80005e0:	4298      	cmp	r0, r3
 80005e2:	d301      	bcc.n	80005e8 <__clzsi2+0x18>
 80005e4:	0a00      	lsrs	r0, r0, #8
 80005e6:	3908      	subs	r1, #8
 80005e8:	091b      	lsrs	r3, r3, #4
 80005ea:	4298      	cmp	r0, r3
 80005ec:	d301      	bcc.n	80005f2 <__clzsi2+0x22>
 80005ee:	0900      	lsrs	r0, r0, #4
 80005f0:	3904      	subs	r1, #4
 80005f2:	a202      	add	r2, pc, #8	; (adr r2, 80005fc <__clzsi2+0x2c>)
 80005f4:	5c10      	ldrb	r0, [r2, r0]
 80005f6:	1840      	adds	r0, r0, r1
 80005f8:	4770      	bx	lr
 80005fa:	46c0      	nop			; (mov r8, r8)
 80005fc:	02020304 	.word	0x02020304
 8000600:	01010101 	.word	0x01010101
	...

0800060c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	4a06      	ldr	r2, [pc, #24]	; (8000634 <vApplicationGetIdleTaskMemory+0x28>)
 800061c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	4a05      	ldr	r2, [pc, #20]	; (8000638 <vApplicationGetIdleTaskMemory+0x2c>)
 8000622:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2280      	movs	r2, #128	; 0x80
 8000628:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	46bd      	mov	sp, r7
 800062e:	b004      	add	sp, #16
 8000630:	bd80      	pop	{r7, pc}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	2000002c 	.word	0x2000002c
 8000638:	20000080 	.word	0x20000080

0800063c <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];
  
void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )  
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	4a06      	ldr	r2, [pc, #24]	; (8000664 <vApplicationGetTimerTaskMemory+0x28>)
 800064c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	4a05      	ldr	r2, [pc, #20]	; (8000668 <vApplicationGetTimerTaskMemory+0x2c>)
 8000652:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2280      	movs	r2, #128	; 0x80
 8000658:	0052      	lsls	r2, r2, #1
 800065a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800065c:	46c0      	nop			; (mov r8, r8)
 800065e:	46bd      	mov	sp, r7
 8000660:	b004      	add	sp, #16
 8000662:	bd80      	pop	{r7, pc}
 8000664:	20000280 	.word	0x20000280
 8000668:	200002d4 	.word	0x200002d4

0800066c <c_memset>:
c_memset(
	U1		*ptr,		/* 転送ｱﾄﾞﾚｽ格納用 */
	U1		data,		/* ｸﾘｱﾃﾞｰﾀ格納用 */
	U2		size		/* ｸﾘｱｻｲｽﾞ格納用 */
)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b084      	sub	sp, #16
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
 8000674:	0008      	movs	r0, r1
 8000676:	0011      	movs	r1, r2
 8000678:	1cfb      	adds	r3, r7, #3
 800067a:	1c02      	adds	r2, r0, #0
 800067c:	701a      	strb	r2, [r3, #0]
 800067e:	003b      	movs	r3, r7
 8000680:	1c0a      	adds	r2, r1, #0
 8000682:	801a      	strh	r2, [r3, #0]
	U1			*s;
	U2			cnt;

	s = ptr;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	60fb      	str	r3, [r7, #12]
	cnt = size;
 8000688:	230a      	movs	r3, #10
 800068a:	18fb      	adds	r3, r7, r3
 800068c:	003a      	movs	r2, r7
 800068e:	8812      	ldrh	r2, [r2, #0]
 8000690:	801a      	strh	r2, [r3, #0]

    while ( cnt ) {
 8000692:	e00c      	b.n	80006ae <c_memset+0x42>
      *s = data;
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	1cfa      	adds	r2, r7, #3
 8000698:	7812      	ldrb	r2, [r2, #0]
 800069a:	701a      	strb	r2, [r3, #0]
	  s++;
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	3301      	adds	r3, #1
 80006a0:	60fb      	str	r3, [r7, #12]
      --cnt;
 80006a2:	220a      	movs	r2, #10
 80006a4:	18bb      	adds	r3, r7, r2
 80006a6:	18ba      	adds	r2, r7, r2
 80006a8:	8812      	ldrh	r2, [r2, #0]
 80006aa:	3a01      	subs	r2, #1
 80006ac:	801a      	strh	r2, [r3, #0]
    while ( cnt ) {
 80006ae:	230a      	movs	r3, #10
 80006b0:	18fb      	adds	r3, r7, r3
 80006b2:	881b      	ldrh	r3, [r3, #0]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d1ed      	bne.n	8000694 <c_memset+0x28>
    }
	 
    return;
 80006b8:	46c0      	nop			; (mov r8, r8)
}
 80006ba:	46bd      	mov	sp, r7
 80006bc:	b004      	add	sp, #16
 80006be:	bd80      	pop	{r7, pc}

080006c0 <Cyclic_Init>:
  *	引数	：なし
  *	戻り値	：なし
  *
  *****************************************************************************/
void Cyclic_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
	YP_Init();
 80006c4:	f001 fc12 	bl	8001eec <YP_Init>

	CR_Init();
 80006c8:	f001 f8f6 	bl	80018b8 <CR_Init>

	MAIN_Init();
 80006cc:	f000 fbd0 	bl	8000e70 <MAIN_Init>

}
 80006d0:	46c0      	nop			; (mov r8, r8)
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <cyclic_routine>:
//
// 					5ms周期処理
//
//--------------------------------------------------------------------------------
static void cyclic_routine(void)
{
 80006d6:	b580      	push	{r7, lr}
 80006d8:	af00      	add	r7, sp, #0

	/* YPシリアル受信判定制御 */
	YP_SerialRxCheak();
 80006da:	f001 fda7 	bl	800222c <YP_SerialRxCheak>

	/* カードリーダシリアル受信判定制御 */
	CR_SerialRxCheak();
 80006de:	f001 fa87 	bl	8001bf0 <CR_SerialRxCheak>

	/* カードリーダシリアルレスポンス判定制御 */
	CR_SerialResponseCheak();
 80006e2:	f000 fdb9 	bl	8001258 <CR_SerialResponseCheak>

}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}

080006ec <CyclicTaskEntry>:
//
// 					5ms周期タスク処理
//
//--------------------------------------------------------------------------------
void CyclicTaskEntry(void const * argument)
{
 80006ec:	b590      	push	{r4, r7, lr}
 80006ee:	b087      	sub	sp, #28
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
    osTimerStart(CyclicTimerHandle, CYCLIC_TIMER_MS);
 80006f4:	4b0e      	ldr	r3, [pc, #56]	; (8000730 <CyclicTaskEntry+0x44>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	2105      	movs	r1, #5
 80006fa:	0018      	movs	r0, r3
 80006fc:	f006 f8ac 	bl	8006858 <osTimerStart>

    for(;;)
    {
       osEvent ret = osSignalWait(SIGNAL_CYCLIC, osWaitForever);
 8000700:	240c      	movs	r4, #12
 8000702:	1938      	adds	r0, r7, r4
 8000704:	2301      	movs	r3, #1
 8000706:	425b      	negs	r3, r3
 8000708:	001a      	movs	r2, r3
 800070a:	2101      	movs	r1, #1
 800070c:	f006 f91e 	bl	800694c <osSignalWait>

        if (ret.status == osEventSignal && ret.value.signals == SIGNAL_CYCLIC)
 8000710:	193b      	adds	r3, r7, r4
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	2b08      	cmp	r3, #8
 8000716:	d106      	bne.n	8000726 <CyclicTaskEntry+0x3a>
 8000718:	230c      	movs	r3, #12
 800071a:	18fb      	adds	r3, r7, r3
 800071c:	685b      	ldr	r3, [r3, #4]
 800071e:	2b01      	cmp	r3, #1
 8000720:	d101      	bne.n	8000726 <CyclicTaskEntry+0x3a>
        {
			// 定期起動処理
            cyclic_routine();
 8000722:	f7ff ffd8 	bl	80006d6 <cyclic_routine>
 	}
#endif
// TEST LED CONTROL

		}
	    osDelay(1);
 8000726:	2001      	movs	r0, #1
 8000728:	f006 f846 	bl	80067b8 <osDelay>
    {
 800072c:	e7e8      	b.n	8000700 <CyclicTaskEntry+0x14>
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	200025cc 	.word	0x200025cc

08000734 <CallbackCyclicTimer>:
//
// 					OSタイマ5ms周期割り込み処理
//
//--------------------------------------------------------------------------------
void CallbackCyclicTimer(void const * argument)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
    osSignalSet(CyclicHandle, SIGNAL_CYCLIC);
 800073c:	4b04      	ldr	r3, [pc, #16]	; (8000750 <CallbackCyclicTimer+0x1c>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2101      	movs	r1, #1
 8000742:	0018      	movs	r0, r3
 8000744:	f006 f8c8 	bl	80068d8 <osSignalSet>

}
 8000748:	46c0      	nop			; (mov r8, r8)
 800074a:	46bd      	mov	sp, r7
 800074c:	b002      	add	sp, #8
 800074e:	bd80      	pop	{r7, pc}
 8000750:	200036c0 	.word	0x200036c0

08000754 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000754:	b5b0      	push	{r4, r5, r7, lr}
 8000756:	b0d4      	sub	sp, #336	; 0x150
 8000758:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800075a:	f001 ff95 	bl	8002688 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800075e:	f000 f985 	bl	8000a6c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  WAIT_LOOP_MS(1000);	// 電源投入安定時間
 8000762:	4ba3      	ldr	r3, [pc, #652]	; (80009f0 <main+0x29c>)
 8000764:	22a6      	movs	r2, #166	; 0xa6
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	18ba      	adds	r2, r7, r2
 800076a:	6013      	str	r3, [r2, #0]
 800076c:	e006      	b.n	800077c <main+0x28>
 800076e:	22a6      	movs	r2, #166	; 0xa6
 8000770:	0052      	lsls	r2, r2, #1
 8000772:	18bb      	adds	r3, r7, r2
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	3b01      	subs	r3, #1
 8000778:	18ba      	adds	r2, r7, r2
 800077a:	6013      	str	r3, [r2, #0]
 800077c:	23a6      	movs	r3, #166	; 0xa6
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	18fb      	adds	r3, r7, r3
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d1f2      	bne.n	800076e <main+0x1a>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000788:	f000 fa98 	bl	8000cbc <MX_GPIO_Init>
  MX_DMA_Init();
 800078c:	f000 fa70 	bl	8000c70 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000790:	f000 f9d2 	bl	8000b38 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000794:	f000 fa1e 	bl	8000bd4 <MX_USART2_UART_Init>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of CyclicTimer */
  osTimerStaticDef(CyclicTimer, CallbackCyclicTimer, &CyclicTimerControlBlock);
 8000798:	21a2      	movs	r1, #162	; 0xa2
 800079a:	0049      	lsls	r1, r1, #1
 800079c:	187b      	adds	r3, r7, r1
 800079e:	4a95      	ldr	r2, [pc, #596]	; (80009f4 <main+0x2a0>)
 80007a0:	ca11      	ldmia	r2!, {r0, r4}
 80007a2:	c311      	stmia	r3!, {r0, r4}
  CyclicTimerHandle = osTimerCreate(osTimer(CyclicTimer), osTimerPeriodic, NULL);
 80007a4:	187b      	adds	r3, r7, r1
 80007a6:	2200      	movs	r2, #0
 80007a8:	2101      	movs	r1, #1
 80007aa:	0018      	movs	r0, r3
 80007ac:	f006 f818 	bl	80067e0 <osTimerCreate>
 80007b0:	0002      	movs	r2, r0
 80007b2:	4b91      	ldr	r3, [pc, #580]	; (80009f8 <main+0x2a4>)
 80007b4:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of YpSerialRxQueue */
  osMessageQDef(YpSerialRxQueue, 10, uint8_t);
 80007b6:	219a      	movs	r1, #154	; 0x9a
 80007b8:	0049      	lsls	r1, r1, #1
 80007ba:	187b      	adds	r3, r7, r1
 80007bc:	4a8f      	ldr	r2, [pc, #572]	; (80009fc <main+0x2a8>)
 80007be:	ca31      	ldmia	r2!, {r0, r4, r5}
 80007c0:	c331      	stmia	r3!, {r0, r4, r5}
 80007c2:	6812      	ldr	r2, [r2, #0]
 80007c4:	601a      	str	r2, [r3, #0]
  YpSerialRxQueueHandle = osMessageCreate(osMessageQ(YpSerialRxQueue), NULL);
 80007c6:	187b      	adds	r3, r7, r1
 80007c8:	2100      	movs	r1, #0
 80007ca:	0018      	movs	r0, r3
 80007cc:	f006 fa09 	bl	8006be2 <osMessageCreate>
 80007d0:	0002      	movs	r2, r0
 80007d2:	4b8b      	ldr	r3, [pc, #556]	; (8000a00 <main+0x2ac>)
 80007d4:	601a      	str	r2, [r3, #0]

  /* definition and creation of CrSerialRxQueue */
  osMessageQDef(CrSerialRxQueue, 100, uint8_t);
 80007d6:	2192      	movs	r1, #146	; 0x92
 80007d8:	0049      	lsls	r1, r1, #1
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	4a89      	ldr	r2, [pc, #548]	; (8000a04 <main+0x2b0>)
 80007de:	ca31      	ldmia	r2!, {r0, r4, r5}
 80007e0:	c331      	stmia	r3!, {r0, r4, r5}
 80007e2:	6812      	ldr	r2, [r2, #0]
 80007e4:	601a      	str	r2, [r3, #0]
  CrSerialRxQueueHandle = osMessageCreate(osMessageQ(CrSerialRxQueue), NULL);
 80007e6:	187b      	adds	r3, r7, r1
 80007e8:	2100      	movs	r1, #0
 80007ea:	0018      	movs	r0, r3
 80007ec:	f006 f9f9 	bl	8006be2 <osMessageCreate>
 80007f0:	0002      	movs	r2, r0
 80007f2:	4b85      	ldr	r3, [pc, #532]	; (8000a08 <main+0x2b4>)
 80007f4:	601a      	str	r2, [r3, #0]

  /* definition and creation of WarningReqQueue */
  osMessageQStaticDef(WarningReqQueue, 16, uint8_t, WarningReqQueueBuffer, &WarningReqQueueControlBlock);
 80007f6:	218a      	movs	r1, #138	; 0x8a
 80007f8:	0049      	lsls	r1, r1, #1
 80007fa:	187b      	adds	r3, r7, r1
 80007fc:	4a83      	ldr	r2, [pc, #524]	; (8000a0c <main+0x2b8>)
 80007fe:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000800:	c331      	stmia	r3!, {r0, r4, r5}
 8000802:	6812      	ldr	r2, [r2, #0]
 8000804:	601a      	str	r2, [r3, #0]
  WarningReqQueueHandle = osMessageCreate(osMessageQ(WarningReqQueue), NULL);
 8000806:	187b      	adds	r3, r7, r1
 8000808:	2100      	movs	r1, #0
 800080a:	0018      	movs	r0, r3
 800080c:	f006 f9e9 	bl	8006be2 <osMessageCreate>
 8000810:	0002      	movs	r2, r0
 8000812:	4b7f      	ldr	r3, [pc, #508]	; (8000a10 <main+0x2bc>)
 8000814:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  osMailQDef(YpSerialTxMail, 2, YpSerialBuff_t);
 8000816:	1d7b      	adds	r3, r7, #5
 8000818:	33ff      	adds	r3, #255	; 0xff
 800081a:	2202      	movs	r2, #2
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	1d7b      	adds	r3, r7, #5
 8000820:	33ff      	adds	r3, #255	; 0xff
 8000822:	2218      	movs	r2, #24
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	1d7b      	adds	r3, r7, #5
 8000828:	33ff      	adds	r3, #255	; 0xff
 800082a:	2288      	movs	r2, #136	; 0x88
 800082c:	0052      	lsls	r2, r2, #1
 800082e:	18ba      	adds	r2, r7, r2
 8000830:	609a      	str	r2, [r3, #8]
  YpSerialTxMailHandle = osMailCreate(osMailQ(YpSerialTxMail), NULL);
 8000832:	1d7b      	adds	r3, r7, #5
 8000834:	33ff      	adds	r3, #255	; 0xff
 8000836:	2100      	movs	r1, #0
 8000838:	0018      	movs	r0, r3
 800083a:	f006 f9fb 	bl	8006c34 <osMailCreate>
 800083e:	0002      	movs	r2, r0
 8000840:	4b74      	ldr	r3, [pc, #464]	; (8000a14 <main+0x2c0>)
 8000842:	601a      	str	r2, [r3, #0]

  osMailQDef(YpSerialRxMail, 2, YpSerialBuff_t);
 8000844:	21f4      	movs	r1, #244	; 0xf4
 8000846:	187b      	adds	r3, r7, r1
 8000848:	2202      	movs	r2, #2
 800084a:	601a      	str	r2, [r3, #0]
 800084c:	187b      	adds	r3, r7, r1
 800084e:	2218      	movs	r2, #24
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	187b      	adds	r3, r7, r1
 8000854:	1c7a      	adds	r2, r7, #1
 8000856:	32ff      	adds	r2, #255	; 0xff
 8000858:	609a      	str	r2, [r3, #8]
  YpSerialRxMailHandle = osMailCreate(osMailQ(YpSerialRxMail), NULL);
 800085a:	187b      	adds	r3, r7, r1
 800085c:	2100      	movs	r1, #0
 800085e:	0018      	movs	r0, r3
 8000860:	f006 f9e8 	bl	8006c34 <osMailCreate>
 8000864:	0002      	movs	r2, r0
 8000866:	4b6c      	ldr	r3, [pc, #432]	; (8000a18 <main+0x2c4>)
 8000868:	601a      	str	r2, [r3, #0]

  osMailQDef(CrSerialTxMail, 2, CrSerialBuff_t);
 800086a:	21e4      	movs	r1, #228	; 0xe4
 800086c:	187b      	adds	r3, r7, r1
 800086e:	2202      	movs	r2, #2
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	187b      	adds	r3, r7, r1
 8000874:	2284      	movs	r2, #132	; 0x84
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	187b      	adds	r3, r7, r1
 800087a:	22f0      	movs	r2, #240	; 0xf0
 800087c:	18ba      	adds	r2, r7, r2
 800087e:	609a      	str	r2, [r3, #8]
  CrSerialTxMailHandle = osMailCreate(osMailQ(CrSerialTxMail), NULL);
 8000880:	187b      	adds	r3, r7, r1
 8000882:	2100      	movs	r1, #0
 8000884:	0018      	movs	r0, r3
 8000886:	f006 f9d5 	bl	8006c34 <osMailCreate>
 800088a:	0002      	movs	r2, r0
 800088c:	4b63      	ldr	r3, [pc, #396]	; (8000a1c <main+0x2c8>)
 800088e:	601a      	str	r2, [r3, #0]

  osMailQDef(CrSerialRxMail, 2, CrSerialBuff_t);
 8000890:	21d4      	movs	r1, #212	; 0xd4
 8000892:	187b      	adds	r3, r7, r1
 8000894:	2202      	movs	r2, #2
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2284      	movs	r2, #132	; 0x84
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	22e0      	movs	r2, #224	; 0xe0
 80008a2:	18ba      	adds	r2, r7, r2
 80008a4:	609a      	str	r2, [r3, #8]
  CrSerialRxMailHandle = osMailCreate(osMailQ(CrSerialRxMail), NULL);
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2100      	movs	r1, #0
 80008aa:	0018      	movs	r0, r3
 80008ac:	f006 f9c2 	bl	8006c34 <osMailCreate>
 80008b0:	0002      	movs	r2, r0
 80008b2:	4b5b      	ldr	r3, [pc, #364]	; (8000a20 <main+0x2cc>)
 80008b4:	601a      	str	r2, [r3, #0]

  osMailQDef(MainControlMai, 2, CrSerialBuff_t);
 80008b6:	21c4      	movs	r1, #196	; 0xc4
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	2202      	movs	r2, #2
 80008bc:	601a      	str	r2, [r3, #0]
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	2284      	movs	r2, #132	; 0x84
 80008c2:	605a      	str	r2, [r3, #4]
 80008c4:	187b      	adds	r3, r7, r1
 80008c6:	22d0      	movs	r2, #208	; 0xd0
 80008c8:	18ba      	adds	r2, r7, r2
 80008ca:	609a      	str	r2, [r3, #8]
  MainControlMailHandle = osMailCreate(osMailQ(MainControlMai), NULL);
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	2100      	movs	r1, #0
 80008d0:	0018      	movs	r0, r3
 80008d2:	f006 f9af 	bl	8006c34 <osMailCreate>
 80008d6:	0002      	movs	r2, r0
 80008d8:	4b52      	ldr	r3, [pc, #328]	; (8000a24 <main+0x2d0>)
 80008da:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of MainControlTask */
  osThreadStaticDef(MainControlTask, MainControlTaskEntry, osPriorityNormal, 0, 128, MainControlTaskBuffer, &MainControlTaskControlBlock);
 80008dc:	21a8      	movs	r1, #168	; 0xa8
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	4a51      	ldr	r2, [pc, #324]	; (8000a28 <main+0x2d4>)
 80008e2:	ca31      	ldmia	r2!, {r0, r4, r5}
 80008e4:	c331      	stmia	r3!, {r0, r4, r5}
 80008e6:	ca31      	ldmia	r2!, {r0, r4, r5}
 80008e8:	c331      	stmia	r3!, {r0, r4, r5}
 80008ea:	6812      	ldr	r2, [r2, #0]
 80008ec:	601a      	str	r2, [r3, #0]
  MainControlTaskHandle = osThreadCreate(osThread(MainControlTask), NULL);
 80008ee:	187b      	adds	r3, r7, r1
 80008f0:	2100      	movs	r1, #0
 80008f2:	0018      	movs	r0, r3
 80008f4:	f005 ff13 	bl	800671e <osThreadCreate>
 80008f8:	0002      	movs	r2, r0
 80008fa:	4b4c      	ldr	r3, [pc, #304]	; (8000a2c <main+0x2d8>)
 80008fc:	601a      	str	r2, [r3, #0]

  /* definition and creation of Cyclic */
  osThreadStaticDef(Cyclic, CyclicTaskEntry, osPriorityBelowNormal, 0, 128, CyclicBuffer, &CyclicControlBlock);
 80008fe:	218c      	movs	r1, #140	; 0x8c
 8000900:	187b      	adds	r3, r7, r1
 8000902:	4a4b      	ldr	r2, [pc, #300]	; (8000a30 <main+0x2dc>)
 8000904:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000906:	c331      	stmia	r3!, {r0, r4, r5}
 8000908:	ca31      	ldmia	r2!, {r0, r4, r5}
 800090a:	c331      	stmia	r3!, {r0, r4, r5}
 800090c:	6812      	ldr	r2, [r2, #0]
 800090e:	601a      	str	r2, [r3, #0]
  CyclicHandle = osThreadCreate(osThread(Cyclic), NULL);
 8000910:	187b      	adds	r3, r7, r1
 8000912:	2100      	movs	r1, #0
 8000914:	0018      	movs	r0, r3
 8000916:	f005 ff02 	bl	800671e <osThreadCreate>
 800091a:	0002      	movs	r2, r0
 800091c:	4b45      	ldr	r3, [pc, #276]	; (8000a34 <main+0x2e0>)
 800091e:	601a      	str	r2, [r3, #0]

  /* definition and creation of Idle */
  osThreadStaticDef(Idle, IdleTaskEntry, osPriorityIdle, 0, 128, IdleBuffer, &IdleControlBlock);
 8000920:	2170      	movs	r1, #112	; 0x70
 8000922:	187b      	adds	r3, r7, r1
 8000924:	4a44      	ldr	r2, [pc, #272]	; (8000a38 <main+0x2e4>)
 8000926:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000928:	c331      	stmia	r3!, {r0, r4, r5}
 800092a:	ca31      	ldmia	r2!, {r0, r4, r5}
 800092c:	c331      	stmia	r3!, {r0, r4, r5}
 800092e:	6812      	ldr	r2, [r2, #0]
 8000930:	601a      	str	r2, [r3, #0]
  IdleHandle = osThreadCreate(osThread(Idle), NULL);
 8000932:	187b      	adds	r3, r7, r1
 8000934:	2100      	movs	r1, #0
 8000936:	0018      	movs	r0, r3
 8000938:	f005 fef1 	bl	800671e <osThreadCreate>
 800093c:	0002      	movs	r2, r0
 800093e:	4b3f      	ldr	r3, [pc, #252]	; (8000a3c <main+0x2e8>)
 8000940:	601a      	str	r2, [r3, #0]

  /* definition and creation of YpSerialRx */
  osThreadStaticDef(YpSerialRx, YpSerialRxTaskEntry, osPriorityAboveNormal, 0, 128, YpSerialRxBuffer, &YpSerialRxControlBlock);
 8000942:	2154      	movs	r1, #84	; 0x54
 8000944:	187b      	adds	r3, r7, r1
 8000946:	4a3e      	ldr	r2, [pc, #248]	; (8000a40 <main+0x2ec>)
 8000948:	ca31      	ldmia	r2!, {r0, r4, r5}
 800094a:	c331      	stmia	r3!, {r0, r4, r5}
 800094c:	ca31      	ldmia	r2!, {r0, r4, r5}
 800094e:	c331      	stmia	r3!, {r0, r4, r5}
 8000950:	6812      	ldr	r2, [r2, #0]
 8000952:	601a      	str	r2, [r3, #0]
  YpSerialRxHandle = osThreadCreate(osThread(YpSerialRx), NULL);
 8000954:	187b      	adds	r3, r7, r1
 8000956:	2100      	movs	r1, #0
 8000958:	0018      	movs	r0, r3
 800095a:	f005 fee0 	bl	800671e <osThreadCreate>
 800095e:	0002      	movs	r2, r0
 8000960:	4b38      	ldr	r3, [pc, #224]	; (8000a44 <main+0x2f0>)
 8000962:	601a      	str	r2, [r3, #0]

  /* definition and creation of YpSerialTx */
  osThreadStaticDef(YpSerialTx, YpSerialTxTaskEntry, osPriorityAboveNormal, 0, 128, YpSerialTxBuffer, &YpSerialTxControlBlock);
 8000964:	4b38      	ldr	r3, [pc, #224]	; (8000a48 <main+0x2f4>)
 8000966:	22a8      	movs	r2, #168	; 0xa8
 8000968:	0052      	lsls	r2, r2, #1
 800096a:	4694      	mov	ip, r2
 800096c:	44bc      	add	ip, r7
 800096e:	4463      	add	r3, ip
 8000970:	4a36      	ldr	r2, [pc, #216]	; (8000a4c <main+0x2f8>)
 8000972:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000974:	c313      	stmia	r3!, {r0, r1, r4}
 8000976:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000978:	c313      	stmia	r3!, {r0, r1, r4}
 800097a:	6812      	ldr	r2, [r2, #0]
 800097c:	601a      	str	r2, [r3, #0]
  YpSerialTxHandle = osThreadCreate(osThread(YpSerialTx), NULL);
 800097e:	2338      	movs	r3, #56	; 0x38
 8000980:	18fb      	adds	r3, r7, r3
 8000982:	2100      	movs	r1, #0
 8000984:	0018      	movs	r0, r3
 8000986:	f005 feca 	bl	800671e <osThreadCreate>
 800098a:	0002      	movs	r2, r0
 800098c:	4b30      	ldr	r3, [pc, #192]	; (8000a50 <main+0x2fc>)
 800098e:	601a      	str	r2, [r3, #0]

  /* definition and creation of CrSerialRx */
  osThreadStaticDef(CrSerialRx, CrSerialRxTaskEntry, osPriorityAboveNormal, 0, 128, CrSerialRxBuffer, &CrSerialRxControlBlock);
 8000990:	4b30      	ldr	r3, [pc, #192]	; (8000a54 <main+0x300>)
 8000992:	22a8      	movs	r2, #168	; 0xa8
 8000994:	0052      	lsls	r2, r2, #1
 8000996:	4694      	mov	ip, r2
 8000998:	44bc      	add	ip, r7
 800099a:	4463      	add	r3, ip
 800099c:	4a2e      	ldr	r2, [pc, #184]	; (8000a58 <main+0x304>)
 800099e:	ca13      	ldmia	r2!, {r0, r1, r4}
 80009a0:	c313      	stmia	r3!, {r0, r1, r4}
 80009a2:	ca13      	ldmia	r2!, {r0, r1, r4}
 80009a4:	c313      	stmia	r3!, {r0, r1, r4}
 80009a6:	6812      	ldr	r2, [r2, #0]
 80009a8:	601a      	str	r2, [r3, #0]
  CrSerialRxHandle = osThreadCreate(osThread(CrSerialRx), NULL);
 80009aa:	231c      	movs	r3, #28
 80009ac:	18fb      	adds	r3, r7, r3
 80009ae:	2100      	movs	r1, #0
 80009b0:	0018      	movs	r0, r3
 80009b2:	f005 feb4 	bl	800671e <osThreadCreate>
 80009b6:	0002      	movs	r2, r0
 80009b8:	4b28      	ldr	r3, [pc, #160]	; (8000a5c <main+0x308>)
 80009ba:	601a      	str	r2, [r3, #0]

  /* definition and creation of CrSerialTx */
  osThreadStaticDef(CrSerialTx, CrSerialTxTaskEntry, osPriorityAboveNormal, 0, 128, CrSerialTxBuffer, &CrSerialTxControlBlock);
 80009bc:	4b28      	ldr	r3, [pc, #160]	; (8000a60 <main+0x30c>)
 80009be:	22a8      	movs	r2, #168	; 0xa8
 80009c0:	0052      	lsls	r2, r2, #1
 80009c2:	4694      	mov	ip, r2
 80009c4:	44bc      	add	ip, r7
 80009c6:	4463      	add	r3, ip
 80009c8:	4a26      	ldr	r2, [pc, #152]	; (8000a64 <main+0x310>)
 80009ca:	ca13      	ldmia	r2!, {r0, r1, r4}
 80009cc:	c313      	stmia	r3!, {r0, r1, r4}
 80009ce:	ca13      	ldmia	r2!, {r0, r1, r4}
 80009d0:	c313      	stmia	r3!, {r0, r1, r4}
 80009d2:	6812      	ldr	r2, [r2, #0]
 80009d4:	601a      	str	r2, [r3, #0]
  CrSerialTxHandle = osThreadCreate(osThread(CrSerialTx), NULL);
 80009d6:	003b      	movs	r3, r7
 80009d8:	2100      	movs	r1, #0
 80009da:	0018      	movs	r0, r3
 80009dc:	f005 fe9f 	bl	800671e <osThreadCreate>
 80009e0:	0002      	movs	r2, r0
 80009e2:	4b21      	ldr	r3, [pc, #132]	; (8000a68 <main+0x314>)
 80009e4:	601a      	str	r2, [r3, #0]
	/* ウォッチドッグタイマーリセット */
//	MX_IWDG_Init();


	//
	Cyclic_Init();
 80009e6:	f7ff fe6b 	bl	80006c0 <Cyclic_Init>


  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80009ea:	f005 fe90 	bl	800670e <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009ee:	e7fe      	b.n	80009ee <main+0x29a>
 80009f0:	00186a00 	.word	0x00186a00
 80009f4:	08009590 	.word	0x08009590
 80009f8:	200025cc 	.word	0x200025cc
 80009fc:	08009598 	.word	0x08009598
 8000a00:	200036c8 	.word	0x200036c8
 8000a04:	080095a8 	.word	0x080095a8
 8000a08:	20002c90 	.word	0x20002c90
 8000a0c:	080095b8 	.word	0x080095b8
 8000a10:	20002e98 	.word	0x20002e98
 8000a14:	200023c8 	.word	0x200023c8
 8000a18:	20002c94 	.word	0x20002c94
 8000a1c:	200023c4 	.word	0x200023c4
 8000a20:	20002eec 	.word	0x20002eec
 8000a24:	200025e0 	.word	0x200025e0
 8000a28:	080095d8 	.word	0x080095d8
 8000a2c:	200022f8 	.word	0x200022f8
 8000a30:	080095fc 	.word	0x080095fc
 8000a34:	200036c0 	.word	0x200036c0
 8000a38:	08009620 	.word	0x08009620
 8000a3c:	2000283c 	.word	0x2000283c
 8000a40:	08009648 	.word	0x08009648
 8000a44:	200025e4 	.word	0x200025e4
 8000a48:	fffffee8 	.word	0xfffffee8
 8000a4c:	08009670 	.word	0x08009670
 8000a50:	20003410 	.word	0x20003410
 8000a54:	fffffecc 	.word	0xfffffecc
 8000a58:	08009698 	.word	0x08009698
 8000a5c:	20003414 	.word	0x20003414
 8000a60:	fffffeb0 	.word	0xfffffeb0
 8000a64:	080096c0 	.word	0x080096c0
 8000a68:	20002ee8 	.word	0x20002ee8

08000a6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a6c:	b590      	push	{r4, r7, lr}
 8000a6e:	b0a1      	sub	sp, #132	; 0x84
 8000a70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a72:	2448      	movs	r4, #72	; 0x48
 8000a74:	193b      	adds	r3, r7, r4
 8000a76:	0018      	movs	r0, r3
 8000a78:	2338      	movs	r3, #56	; 0x38
 8000a7a:	001a      	movs	r2, r3
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	f008 fd72 	bl	8009566 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a82:	2338      	movs	r3, #56	; 0x38
 8000a84:	18fb      	adds	r3, r7, r3
 8000a86:	0018      	movs	r0, r3
 8000a88:	2310      	movs	r3, #16
 8000a8a:	001a      	movs	r2, r3
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	f008 fd6a 	bl	8009566 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a92:	1d3b      	adds	r3, r7, #4
 8000a94:	0018      	movs	r0, r3
 8000a96:	2334      	movs	r3, #52	; 0x34
 8000a98:	001a      	movs	r2, r3
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	f008 fd63 	bl	8009566 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000aa0:	2380      	movs	r3, #128	; 0x80
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	f002 fb27 	bl	80030f8 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000aaa:	193b      	adds	r3, r7, r4
 8000aac:	220a      	movs	r2, #10
 8000aae:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ab0:	193b      	adds	r3, r7, r4
 8000ab2:	2280      	movs	r2, #128	; 0x80
 8000ab4:	0052      	lsls	r2, r2, #1
 8000ab6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000ab8:	0021      	movs	r1, r4
 8000aba:	187b      	adds	r3, r7, r1
 8000abc:	2200      	movs	r2, #0
 8000abe:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ac0:	187b      	adds	r3, r7, r1
 8000ac2:	2240      	movs	r2, #64	; 0x40
 8000ac4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ac6:	187b      	adds	r3, r7, r1
 8000ac8:	2201      	movs	r2, #1
 8000aca:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000acc:	187b      	adds	r3, r7, r1
 8000ace:	2200      	movs	r2, #0
 8000ad0:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ad2:	187b      	adds	r3, r7, r1
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	f002 fb5b 	bl	8003190 <HAL_RCC_OscConfig>
 8000ada:	1e03      	subs	r3, r0, #0
 8000adc:	d001      	beq.n	8000ae2 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000ade:	f000 f9c1 	bl	8000e64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ae2:	2138      	movs	r1, #56	; 0x38
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	2207      	movs	r2, #7
 8000ae8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000aea:	187b      	adds	r3, r7, r1
 8000aec:	2200      	movs	r2, #0
 8000aee:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	2200      	movs	r2, #0
 8000af4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	2200      	movs	r2, #0
 8000afa:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000afc:	187b      	adds	r3, r7, r1
 8000afe:	2100      	movs	r1, #0
 8000b00:	0018      	movs	r0, r3
 8000b02:	f002 fe65 	bl	80037d0 <HAL_RCC_ClockConfig>
 8000b06:	1e03      	subs	r3, r0, #0
 8000b08:	d001      	beq.n	8000b0e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000b0a:	f000 f9ab 	bl	8000e64 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 8000b0e:	1d3b      	adds	r3, r7, #4
 8000b10:	2203      	movs	r2, #3
 8000b12:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000b14:	1d3b      	adds	r3, r7, #4
 8000b16:	2200      	movs	r2, #0
 8000b18:	605a      	str	r2, [r3, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b1a:	1d3b      	adds	r3, r7, #4
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	0018      	movs	r0, r3
 8000b24:	f003 f828 	bl	8003b78 <HAL_RCCEx_PeriphCLKConfig>
 8000b28:	1e03      	subs	r3, r0, #0
 8000b2a:	d001      	beq.n	8000b30 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000b2c:	f000 f99a 	bl	8000e64 <Error_Handler>
  }
}
 8000b30:	46c0      	nop			; (mov r8, r8)
 8000b32:	46bd      	mov	sp, r7
 8000b34:	b021      	add	sp, #132	; 0x84
 8000b36:	bd90      	pop	{r4, r7, pc}

08000b38 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b3c:	4b23      	ldr	r3, [pc, #140]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b3e:	4a24      	ldr	r2, [pc, #144]	; (8000bd0 <MX_USART1_UART_Init+0x98>)
 8000b40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000b42:	4b22      	ldr	r3, [pc, #136]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b44:	2296      	movs	r2, #150	; 0x96
 8000b46:	0212      	lsls	r2, r2, #8
 8000b48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4a:	4b20      	ldr	r3, [pc, #128]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b50:	4b1e      	ldr	r3, [pc, #120]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b56:	4b1d      	ldr	r3, [pc, #116]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b5c:	4b1b      	ldr	r3, [pc, #108]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b5e:	220c      	movs	r2, #12
 8000b60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b62:	4b1a      	ldr	r3, [pc, #104]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b68:	4b18      	ldr	r3, [pc, #96]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b6e:	4b17      	ldr	r3, [pc, #92]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b74:	4b15      	ldr	r3, [pc, #84]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b7a:	4b14      	ldr	r3, [pc, #80]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b80:	4b12      	ldr	r3, [pc, #72]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b82:	0018      	movs	r0, r3
 8000b84:	f003 fbf0 	bl	8004368 <HAL_UART_Init>
 8000b88:	1e03      	subs	r3, r0, #0
 8000b8a:	d001      	beq.n	8000b90 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b8c:	f000 f96a 	bl	8000e64 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b90:	4b0e      	ldr	r3, [pc, #56]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000b92:	2100      	movs	r1, #0
 8000b94:	0018      	movs	r0, r3
 8000b96:	f005 fca7 	bl	80064e8 <HAL_UARTEx_SetTxFifoThreshold>
 8000b9a:	1e03      	subs	r3, r0, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b9e:	f000 f961 	bl	8000e64 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ba2:	4b0a      	ldr	r3, [pc, #40]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f005 fcde 	bl	8006568 <HAL_UARTEx_SetRxFifoThreshold>
 8000bac:	1e03      	subs	r3, r0, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000bb0:	f000 f958 	bl	8000e64 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000bb4:	4b05      	ldr	r3, [pc, #20]	; (8000bcc <MX_USART1_UART_Init+0x94>)
 8000bb6:	0018      	movs	r0, r3
 8000bb8:	f005 fc5c 	bl	8006474 <HAL_UARTEx_DisableFifoMode>
 8000bbc:	1e03      	subs	r3, r0, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000bc0:	f000 f950 	bl	8000e64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000bc4:	46c0      	nop			; (mov r8, r8)
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	20002b5c 	.word	0x20002b5c
 8000bd0:	40013800 	.word	0x40013800

08000bd4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bd8:	4b23      	ldr	r3, [pc, #140]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000bda:	4a24      	ldr	r2, [pc, #144]	; (8000c6c <MX_USART2_UART_Init+0x98>)
 8000bdc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000bde:	4b22      	ldr	r3, [pc, #136]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000be0:	2296      	movs	r2, #150	; 0x96
 8000be2:	0192      	lsls	r2, r2, #6
 8000be4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000be6:	4b20      	ldr	r3, [pc, #128]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000bec:	4b1e      	ldr	r3, [pc, #120]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000bee:	2280      	movs	r2, #128	; 0x80
 8000bf0:	0192      	lsls	r2, r2, #6
 8000bf2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bf4:	4b1c      	ldr	r3, [pc, #112]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bfa:	4b1b      	ldr	r3, [pc, #108]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000bfc:	220c      	movs	r2, #12
 8000bfe:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c00:	4b19      	ldr	r3, [pc, #100]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c06:	4b18      	ldr	r3, [pc, #96]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c0c:	4b16      	ldr	r3, [pc, #88]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c12:	4b15      	ldr	r3, [pc, #84]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c18:	4b13      	ldr	r3, [pc, #76]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c1e:	4b12      	ldr	r3, [pc, #72]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000c20:	0018      	movs	r0, r3
 8000c22:	f003 fba1 	bl	8004368 <HAL_UART_Init>
 8000c26:	1e03      	subs	r3, r0, #0
 8000c28:	d001      	beq.n	8000c2e <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000c2a:	f000 f91b 	bl	8000e64 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000c30:	2100      	movs	r1, #0
 8000c32:	0018      	movs	r0, r3
 8000c34:	f005 fc58 	bl	80064e8 <HAL_UARTEx_SetTxFifoThreshold>
 8000c38:	1e03      	subs	r3, r0, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000c3c:	f000 f912 	bl	8000e64 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c40:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000c42:	2100      	movs	r1, #0
 8000c44:	0018      	movs	r0, r3
 8000c46:	f005 fc8f 	bl	8006568 <HAL_UARTEx_SetRxFifoThreshold>
 8000c4a:	1e03      	subs	r3, r0, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000c4e:	f000 f909 	bl	8000e64 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000c52:	4b05      	ldr	r3, [pc, #20]	; (8000c68 <MX_USART2_UART_Init+0x94>)
 8000c54:	0018      	movs	r0, r3
 8000c56:	f005 fc0d 	bl	8006474 <HAL_UARTEx_DisableFifoMode>
 8000c5a:	1e03      	subs	r3, r0, #0
 8000c5c:	d001      	beq.n	8000c62 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000c5e:	f000 f901 	bl	8000e64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	20003184 	.word	0x20003184
 8000c6c:	40004400 	.word	0x40004400

08000c70 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c76:	4b10      	ldr	r3, [pc, #64]	; (8000cb8 <MX_DMA_Init+0x48>)
 8000c78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c7a:	4b0f      	ldr	r3, [pc, #60]	; (8000cb8 <MX_DMA_Init+0x48>)
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	430a      	orrs	r2, r1
 8000c80:	639a      	str	r2, [r3, #56]	; 0x38
 8000c82:	4b0d      	ldr	r3, [pc, #52]	; (8000cb8 <MX_DMA_Init+0x48>)
 8000c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c86:	2201      	movs	r2, #1
 8000c88:	4013      	ands	r3, r2
 8000c8a:	607b      	str	r3, [r7, #4]
 8000c8c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8000c8e:	2200      	movs	r2, #0
 8000c90:	2103      	movs	r1, #3
 8000c92:	2009      	movs	r0, #9
 8000c94:	f001 fdba 	bl	800280c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000c98:	2009      	movs	r0, #9
 8000c9a:	f001 fdcc 	bl	8002836 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2103      	movs	r1, #3
 8000ca2:	200a      	movs	r0, #10
 8000ca4:	f001 fdb2 	bl	800280c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000ca8:	200a      	movs	r0, #10
 8000caa:	f001 fdc4 	bl	8002836 <HAL_NVIC_EnableIRQ>

}
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	b002      	add	sp, #8
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	46c0      	nop			; (mov r8, r8)
 8000cb8:	40021000 	.word	0x40021000

08000cbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b089      	sub	sp, #36	; 0x24
 8000cc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc2:	240c      	movs	r4, #12
 8000cc4:	193b      	adds	r3, r7, r4
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	2314      	movs	r3, #20
 8000cca:	001a      	movs	r2, r3
 8000ccc:	2100      	movs	r1, #0
 8000cce:	f008 fc4a 	bl	8009566 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd2:	4b28      	ldr	r3, [pc, #160]	; (8000d74 <MX_GPIO_Init+0xb8>)
 8000cd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cd6:	4b27      	ldr	r3, [pc, #156]	; (8000d74 <MX_GPIO_Init+0xb8>)
 8000cd8:	2101      	movs	r1, #1
 8000cda:	430a      	orrs	r2, r1
 8000cdc:	635a      	str	r2, [r3, #52]	; 0x34
 8000cde:	4b25      	ldr	r3, [pc, #148]	; (8000d74 <MX_GPIO_Init+0xb8>)
 8000ce0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cea:	4b22      	ldr	r3, [pc, #136]	; (8000d74 <MX_GPIO_Init+0xb8>)
 8000cec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cee:	4b21      	ldr	r3, [pc, #132]	; (8000d74 <MX_GPIO_Init+0xb8>)
 8000cf0:	2102      	movs	r1, #2
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	635a      	str	r2, [r3, #52]	; 0x34
 8000cf6:	4b1f      	ldr	r3, [pc, #124]	; (8000d74 <MX_GPIO_Init+0xb8>)
 8000cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cfa:	2202      	movs	r2, #2
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000d02:	2380      	movs	r3, #128	; 0x80
 8000d04:	0219      	lsls	r1, r3, #8
 8000d06:	23a0      	movs	r3, #160	; 0xa0
 8000d08:	05db      	lsls	r3, r3, #23
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f002 f9d5 	bl	80030bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 8000d12:	4b19      	ldr	r3, [pc, #100]	; (8000d78 <MX_GPIO_Init+0xbc>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	2138      	movs	r1, #56	; 0x38
 8000d18:	0018      	movs	r0, r3
 8000d1a:	f002 f9cf 	bl	80030bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000d1e:	193b      	adds	r3, r7, r4
 8000d20:	2280      	movs	r2, #128	; 0x80
 8000d22:	0212      	lsls	r2, r2, #8
 8000d24:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d26:	193b      	adds	r3, r7, r4
 8000d28:	2201      	movs	r2, #1
 8000d2a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2c:	193b      	adds	r3, r7, r4
 8000d2e:	2200      	movs	r2, #0
 8000d30:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d32:	193b      	adds	r3, r7, r4
 8000d34:	2200      	movs	r2, #0
 8000d36:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000d38:	193a      	adds	r2, r7, r4
 8000d3a:	23a0      	movs	r3, #160	; 0xa0
 8000d3c:	05db      	lsls	r3, r3, #23
 8000d3e:	0011      	movs	r1, r2
 8000d40:	0018      	movs	r0, r3
 8000d42:	f002 f857 	bl	8002df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin|LED4_Pin;
 8000d46:	0021      	movs	r1, r4
 8000d48:	187b      	adds	r3, r7, r1
 8000d4a:	2238      	movs	r2, #56	; 0x38
 8000d4c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4e:	187b      	adds	r3, r7, r1
 8000d50:	2201      	movs	r2, #1
 8000d52:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	187b      	adds	r3, r7, r1
 8000d56:	2200      	movs	r2, #0
 8000d58:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5a:	187b      	adds	r3, r7, r1
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d60:	187b      	adds	r3, r7, r1
 8000d62:	4a05      	ldr	r2, [pc, #20]	; (8000d78 <MX_GPIO_Init+0xbc>)
 8000d64:	0019      	movs	r1, r3
 8000d66:	0010      	movs	r0, r2
 8000d68:	f002 f844 	bl	8002df4 <HAL_GPIO_Init>

}
 8000d6c:	46c0      	nop			; (mov r8, r8)
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	b009      	add	sp, #36	; 0x24
 8000d72:	bd90      	pop	{r4, r7, pc}
 8000d74:	40021000 	.word	0x40021000
 8000d78:	50000400 	.word	0x50000400

08000d7c <HAL_UART_TxCpltCallback>:
{
}
#endif

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
    if( huart->Instance == huart1.Instance )
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	4b09      	ldr	r3, [pc, #36]	; (8000db0 <HAL_UART_TxCpltCallback+0x34>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	d102      	bne.n	8000d96 <HAL_UART_TxCpltCallback+0x1a>
    {
        UART1_TxCpltCallback();
 8000d90:	f000 ffd0 	bl	8001d34 <UART1_TxCpltCallback>
    else if( huart->Instance == huart4.Instance )
    {
        UART4_TxCpltCallback();
    }
#endif
}
 8000d94:	e007      	b.n	8000da6 <HAL_UART_TxCpltCallback+0x2a>
    else if( huart->Instance == huart2.Instance )
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <HAL_UART_TxCpltCallback+0x38>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d101      	bne.n	8000da6 <HAL_UART_TxCpltCallback+0x2a>
        UART2_TxCpltCallback();
 8000da2:	f001 fae5 	bl	8002370 <UART2_TxCpltCallback>
}
 8000da6:	46c0      	nop			; (mov r8, r8)
 8000da8:	46bd      	mov	sp, r7
 8000daa:	b002      	add	sp, #8
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	46c0      	nop			; (mov r8, r8)
 8000db0:	20002b5c 	.word	0x20002b5c
 8000db4:	20003184 	.word	0x20003184

08000db8 <HAL_UART_RxCpltCallback>:
{
}
#endif

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
    if( huart->Instance == huart1.Instance )
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b09      	ldr	r3, [pc, #36]	; (8000dec <HAL_UART_RxCpltCallback+0x34>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	429a      	cmp	r2, r3
 8000dca:	d102      	bne.n	8000dd2 <HAL_UART_RxCpltCallback+0x1a>
    {
        UART1_RxCpltCallback();
 8000dcc:	f000 fdce 	bl	800196c <UART1_RxCpltCallback>
    else if( huart->Instance == huart4.Instance )
    {
        UART4_RxCpltCallback();
    }
#endif
}
 8000dd0:	e007      	b.n	8000de2 <HAL_UART_RxCpltCallback+0x2a>
    else if( huart->Instance == huart2.Instance )
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <HAL_UART_RxCpltCallback+0x38>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	429a      	cmp	r2, r3
 8000ddc:	d101      	bne.n	8000de2 <HAL_UART_RxCpltCallback+0x2a>
        UART2_RxCpltCallback();
 8000dde:	f001 f8df 	bl	8001fa0 <UART2_RxCpltCallback>
}
 8000de2:	46c0      	nop			; (mov r8, r8)
 8000de4:	46bd      	mov	sp, r7
 8000de6:	b002      	add	sp, #8
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	46c0      	nop			; (mov r8, r8)
 8000dec:	20002b5c 	.word	0x20002b5c
 8000df0:	20003184 	.word	0x20003184

08000df4 <HAL_UART_ErrorCallback>:
{
}
#endif

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
    if( huart->Instance == huart1.Instance )
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	4b09      	ldr	r3, [pc, #36]	; (8000e28 <HAL_UART_ErrorCallback+0x34>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d102      	bne.n	8000e0e <HAL_UART_ErrorCallback+0x1a>
    {
        UART1_ErrorCallback();
 8000e08:	f000 fe7c 	bl	8001b04 <UART1_ErrorCallback>
    else if( huart->Instance == huart4.Instance )
    {
        UART4_ErrorCallback();
    }
#endif
}
 8000e0c:	e007      	b.n	8000e1e <HAL_UART_ErrorCallback+0x2a>
    else if( huart->Instance == huart2.Instance )
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <HAL_UART_ErrorCallback+0x38>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	429a      	cmp	r2, r3
 8000e18:	d101      	bne.n	8000e1e <HAL_UART_ErrorCallback+0x2a>
        UART2_ErrorCallback();
 8000e1a:	f001 f991 	bl	8002140 <UART2_ErrorCallback>
}
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b002      	add	sp, #8
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	46c0      	nop			; (mov r8, r8)
 8000e28:	20002b5c 	.word	0x20002b5c
 8000e2c:	20003184 	.word	0x20003184

08000e30 <IdleTaskEntry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_IdleTaskEntry */
__weak void IdleTaskEntry(void const * argument)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]

	// SLEEP MODE SET
    HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);

#else
	osDelay(1);
 8000e38:	2001      	movs	r0, #1
 8000e3a:	f005 fcbd 	bl	80067b8 <osDelay>
 8000e3e:	e7fb      	b.n	8000e38 <IdleTaskEntry+0x8>

08000e40 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a04      	ldr	r2, [pc, #16]	; (8000e60 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d101      	bne.n	8000e56 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e52:	f001 fc39 	bl	80026c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	b002      	add	sp, #8
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	46c0      	nop			; (mov r8, r8)
 8000e60:	40002000 	.word	0x40002000

08000e64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000e68:	46c0      	nop			; (mov r8, r8)
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
	...

08000e70 <MAIN_Init>:
 *	引数	：なし
 *	戻り値	：なし
 *
 *****************************************************************************/
void MAIN_Init( void )
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0

	mainstatus = STATUS_INIT; 			             // 初期動作中
 8000e74:	4b0b      	ldr	r3, [pc, #44]	; (8000ea4 <MAIN_Init+0x34>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	701a      	strb	r2, [r3, #0]
	next_mainstatus = STATUS_INIT; 			         // 初期動作中
 8000e7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ea8 <MAIN_Init+0x38>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	701a      	strb	r2, [r3, #0]
	err_status = ERR_NON;
 8000e80:	4b0a      	ldr	r3, [pc, #40]	; (8000eac <MAIN_Init+0x3c>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	701a      	strb	r2, [r3, #0]

	init_seq = INIT_SEQ_CR_TX_SETINVENTORY;
 8000e86:	4b0a      	ldr	r3, [pc, #40]	; (8000eb0 <MAIN_Init+0x40>)
 8000e88:	2201      	movs	r2, #1
 8000e8a:	701a      	strb	r2, [r3, #0]

 	read_cardkind.byte = CR_KIND_INI;				// 読み込みカード種別初期値
 8000e8c:	4b09      	ldr	r3, [pc, #36]	; (8000eb4 <MAIN_Init+0x44>)
 8000e8e:	2204      	movs	r2, #4
 8000e90:	701a      	strb	r2, [r3, #0]
	

	// カードリーダ初期設定開始
	crres_cnt = 0;
 8000e92:	4b09      	ldr	r3, [pc, #36]	; (8000eb8 <MAIN_Init+0x48>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	701a      	strb	r2, [r3, #0]
	init_cr_tx_dataset();
 8000e98:	f000 f810 	bl	8000ebc <init_cr_tx_dataset>

}
 8000e9c:	46c0      	nop			; (mov r8, r8)
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	46c0      	nop			; (mov r8, r8)
 8000ea4:	200006d4 	.word	0x200006d4
 8000ea8:	200006d5 	.word	0x200006d5
 8000eac:	200006d6 	.word	0x200006d6
 8000eb0:	200006d7 	.word	0x200006d7
 8000eb4:	200038cc 	.word	0x200038cc
 8000eb8:	200006dc 	.word	0x200006dc

08000ebc <init_cr_tx_dataset>:
 *	引数	：コマンド
 *	戻り値	：なし
 *
 *****************************************************************************/
static void init_cr_tx_dataset(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b08a      	sub	sp, #40	; 0x28
 8000ec0:	af00      	add	r7, sp, #0
//	U2 *pp;

	U1 p_data[30];
	U1 i,j,len,cmd;
		
	if (init_seq >= INIT_SEQ_CR_COMPLETE)
 8000ec2:	4b31      	ldr	r3, [pc, #196]	; (8000f88 <init_cr_tx_dataset+0xcc>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b0e      	cmp	r3, #14
 8000ec8:	d85a      	bhi.n	8000f80 <init_cr_tx_dataset+0xc4>
	{
		return;
	}

	crres_tm = CR_RES_ERRTM;
 8000eca:	4b30      	ldr	r3, [pc, #192]	; (8000f8c <init_cr_tx_dataset+0xd0>)
 8000ecc:	2264      	movs	r2, #100	; 0x64
 8000ece:	801a      	strh	r2, [r3, #0]


	//　データ部抽出
	i = init_seq / 2;
 8000ed0:	4b2d      	ldr	r3, [pc, #180]	; (8000f88 <init_cr_tx_dataset+0xcc>)
 8000ed2:	781a      	ldrb	r2, [r3, #0]
 8000ed4:	2122      	movs	r1, #34	; 0x22
 8000ed6:	187b      	adds	r3, r7, r1
 8000ed8:	0852      	lsrs	r2, r2, #1
 8000eda:	701a      	strb	r2, [r3, #0]

	cmd = CR_TX_INI_DATA_TBL[i].cmd;
 8000edc:	187b      	adds	r3, r7, r1
 8000ede:	7819      	ldrb	r1, [r3, #0]
 8000ee0:	2321      	movs	r3, #33	; 0x21
 8000ee2:	18fb      	adds	r3, r7, r3
 8000ee4:	4a2a      	ldr	r2, [pc, #168]	; (8000f90 <init_cr_tx_dataset+0xd4>)
 8000ee6:	00c9      	lsls	r1, r1, #3
 8000ee8:	5c8a      	ldrb	r2, [r1, r2]
 8000eea:	701a      	strb	r2, [r3, #0]

	ans = CR_TX_INI_DATA_TBL;
 8000eec:	4b28      	ldr	r3, [pc, #160]	; (8000f90 <init_cr_tx_dataset+0xd4>)
 8000eee:	627b      	str	r3, [r7, #36]	; 0x24

	for(j = 0; j < i; j++)
 8000ef0:	2323      	movs	r3, #35	; 0x23
 8000ef2:	18fb      	adds	r3, r7, r3
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	701a      	strb	r2, [r3, #0]
 8000ef8:	e008      	b.n	8000f0c <init_cr_tx_dataset+0x50>
	{
		++ans;
 8000efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000efc:	3308      	adds	r3, #8
 8000efe:	627b      	str	r3, [r7, #36]	; 0x24
	for(j = 0; j < i; j++)
 8000f00:	2123      	movs	r1, #35	; 0x23
 8000f02:	187b      	adds	r3, r7, r1
 8000f04:	781a      	ldrb	r2, [r3, #0]
 8000f06:	187b      	adds	r3, r7, r1
 8000f08:	3201      	adds	r2, #1
 8000f0a:	701a      	strb	r2, [r3, #0]
 8000f0c:	2323      	movs	r3, #35	; 0x23
 8000f0e:	18fa      	adds	r2, r7, r3
 8000f10:	2322      	movs	r3, #34	; 0x22
 8000f12:	18fb      	adds	r3, r7, r3
 8000f14:	7812      	ldrb	r2, [r2, #0]
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d3ee      	bcc.n	8000efa <init_cr_tx_dataset+0x3e>
	}

	len = *ans->str;
 8000f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	881a      	ldrh	r2, [r3, #0]
 8000f22:	2320      	movs	r3, #32
 8000f24:	18fb      	adds	r3, r7, r3
 8000f26:	701a      	strb	r2, [r3, #0]

	for(j = 1; j <= len; j++)
 8000f28:	2323      	movs	r3, #35	; 0x23
 8000f2a:	18fb      	adds	r3, r7, r3
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	701a      	strb	r2, [r3, #0]
 8000f30:	e012      	b.n	8000f58 <init_cr_tx_dataset+0x9c>
	{
		p_data[(j-1)] = *((ans->str)+j);
 8000f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f34:	685a      	ldr	r2, [r3, #4]
 8000f36:	2023      	movs	r0, #35	; 0x23
 8000f38:	183b      	adds	r3, r7, r0
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	005b      	lsls	r3, r3, #1
 8000f3e:	18d3      	adds	r3, r2, r3
 8000f40:	881a      	ldrh	r2, [r3, #0]
 8000f42:	183b      	adds	r3, r7, r0
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	3b01      	subs	r3, #1
 8000f48:	b2d1      	uxtb	r1, r2
 8000f4a:	003a      	movs	r2, r7
 8000f4c:	54d1      	strb	r1, [r2, r3]
	for(j = 1; j <= len; j++)
 8000f4e:	183b      	adds	r3, r7, r0
 8000f50:	781a      	ldrb	r2, [r3, #0]
 8000f52:	183b      	adds	r3, r7, r0
 8000f54:	3201      	adds	r2, #1
 8000f56:	701a      	strb	r2, [r3, #0]
 8000f58:	2323      	movs	r3, #35	; 0x23
 8000f5a:	18fa      	adds	r2, r7, r3
 8000f5c:	2320      	movs	r3, #32
 8000f5e:	18fb      	adds	r3, r7, r3
 8000f60:	7812      	ldrb	r2, [r2, #0]
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d9e4      	bls.n	8000f32 <init_cr_tx_dataset+0x76>
	}

	// コマンドセット
	req_tx_cr_serial( 0x00, cmd ,&p_data[0], len );
 8000f68:	2320      	movs	r3, #32
 8000f6a:	18fb      	adds	r3, r7, r3
 8000f6c:	7818      	ldrb	r0, [r3, #0]
 8000f6e:	003a      	movs	r2, r7
 8000f70:	2321      	movs	r3, #33	; 0x21
 8000f72:	18fb      	adds	r3, r7, r3
 8000f74:	7819      	ldrb	r1, [r3, #0]
 8000f76:	0003      	movs	r3, r0
 8000f78:	2000      	movs	r0, #0
 8000f7a:	f000 ff99 	bl	8001eb0 <req_tx_cr_serial>
 8000f7e:	e000      	b.n	8000f82 <init_cr_tx_dataset+0xc6>
		return;
 8000f80:	46c0      	nop			; (mov r8, r8)
}
 8000f82:	46bd      	mov	sp, r7
 8000f84:	b00a      	add	sp, #40	; 0x28
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	200006d7 	.word	0x200006d7
 8000f8c:	200006da 	.word	0x200006da
 8000f90:	08009750 	.word	0x08009750

08000f94 <nor_yp_tx_dataset>:
 *
 *****************************************************************************/


static void nor_yp_tx_dataset(U1 pra)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08c      	sub	sp, #48	; 0x30
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	0002      	movs	r2, r0
 8000f9c:	1dfb      	adds	r3, r7, #7
 8000f9e:	701a      	strb	r2, [r3, #0]

	U1 p_data[30];
	U1 i,j,len,cmd;
		
	//　データ部抽出
	i = pra;
 8000fa0:	212a      	movs	r1, #42	; 0x2a
 8000fa2:	187b      	adds	r3, r7, r1
 8000fa4:	1dfa      	adds	r2, r7, #7
 8000fa6:	7812      	ldrb	r2, [r2, #0]
 8000fa8:	701a      	strb	r2, [r3, #0]
	cmd = YP_TX_NOR_DATA_TBL[i].cmd;
 8000faa:	187b      	adds	r3, r7, r1
 8000fac:	7819      	ldrb	r1, [r3, #0]
 8000fae:	2329      	movs	r3, #41	; 0x29
 8000fb0:	18fb      	adds	r3, r7, r3
 8000fb2:	4a2f      	ldr	r2, [pc, #188]	; (8001070 <nor_yp_tx_dataset+0xdc>)
 8000fb4:	00c9      	lsls	r1, r1, #3
 8000fb6:	5c8a      	ldrb	r2, [r1, r2]
 8000fb8:	701a      	strb	r2, [r3, #0]

	ans = YP_TX_NOR_DATA_TBL;
 8000fba:	4b2d      	ldr	r3, [pc, #180]	; (8001070 <nor_yp_tx_dataset+0xdc>)
 8000fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(j = 0; j < i; j++)
 8000fbe:	232b      	movs	r3, #43	; 0x2b
 8000fc0:	18fb      	adds	r3, r7, r3
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	701a      	strb	r2, [r3, #0]
 8000fc6:	e008      	b.n	8000fda <nor_yp_tx_dataset+0x46>
	{
		++ans;
 8000fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fca:	3308      	adds	r3, #8
 8000fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(j = 0; j < i; j++)
 8000fce:	212b      	movs	r1, #43	; 0x2b
 8000fd0:	187b      	adds	r3, r7, r1
 8000fd2:	781a      	ldrb	r2, [r3, #0]
 8000fd4:	187b      	adds	r3, r7, r1
 8000fd6:	3201      	adds	r2, #1
 8000fd8:	701a      	strb	r2, [r3, #0]
 8000fda:	232b      	movs	r3, #43	; 0x2b
 8000fdc:	18fa      	adds	r2, r7, r3
 8000fde:	232a      	movs	r3, #42	; 0x2a
 8000fe0:	18fb      	adds	r3, r7, r3
 8000fe2:	7812      	ldrb	r2, [r2, #0]
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d3ee      	bcc.n	8000fc8 <nor_yp_tx_dataset+0x34>
	}

	len = *ans->str;
 8000fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	881a      	ldrh	r2, [r3, #0]
 8000ff0:	2328      	movs	r3, #40	; 0x28
 8000ff2:	18fb      	adds	r3, r7, r3
 8000ff4:	701a      	strb	r2, [r3, #0]

	for(j = 1; j <= len; j++)
 8000ff6:	232b      	movs	r3, #43	; 0x2b
 8000ff8:	18fb      	adds	r3, r7, r3
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	701a      	strb	r2, [r3, #0]
 8000ffe:	e013      	b.n	8001028 <nor_yp_tx_dataset+0x94>
	{
		p_data[(j-1)] = *((ans->str)+j);
 8001000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001002:	685a      	ldr	r2, [r3, #4]
 8001004:	202b      	movs	r0, #43	; 0x2b
 8001006:	183b      	adds	r3, r7, r0
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	18d3      	adds	r3, r2, r3
 800100e:	881a      	ldrh	r2, [r3, #0]
 8001010:	183b      	adds	r3, r7, r0
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	3b01      	subs	r3, #1
 8001016:	b2d1      	uxtb	r1, r2
 8001018:	2208      	movs	r2, #8
 800101a:	18ba      	adds	r2, r7, r2
 800101c:	54d1      	strb	r1, [r2, r3]
	for(j = 1; j <= len; j++)
 800101e:	183b      	adds	r3, r7, r0
 8001020:	781a      	ldrb	r2, [r3, #0]
 8001022:	183b      	adds	r3, r7, r0
 8001024:	3201      	adds	r2, #1
 8001026:	701a      	strb	r2, [r3, #0]
 8001028:	232b      	movs	r3, #43	; 0x2b
 800102a:	18fa      	adds	r2, r7, r3
 800102c:	2328      	movs	r3, #40	; 0x28
 800102e:	18fb      	adds	r3, r7, r3
 8001030:	7812      	ldrb	r2, [r2, #0]
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	429a      	cmp	r2, r3
 8001036:	d9e3      	bls.n	8001000 <nor_yp_tx_dataset+0x6c>
	}


	// コマンドセット
	//ステータスセット 
	p_data[0] = mainstatus;
 8001038:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <nor_yp_tx_dataset+0xe0>)
 800103a:	781a      	ldrb	r2, [r3, #0]
 800103c:	2108      	movs	r1, #8
 800103e:	187b      	adds	r3, r7, r1
 8001040:	701a      	strb	r2, [r3, #0]
	//カード種別セット 
	p_data[1] = read_cardkind.byte;
 8001042:	4b0d      	ldr	r3, [pc, #52]	; (8001078 <nor_yp_tx_dataset+0xe4>)
 8001044:	781a      	ldrb	r2, [r3, #0]
 8001046:	187b      	adds	r3, r7, r1
 8001048:	705a      	strb	r2, [r3, #1]
	//エラーコードセット 
	p_data[2] = err_status;
 800104a:	4b0c      	ldr	r3, [pc, #48]	; (800107c <nor_yp_tx_dataset+0xe8>)
 800104c:	781a      	ldrb	r2, [r3, #0]
 800104e:	187b      	adds	r3, r7, r1
 8001050:	709a      	strb	r2, [r3, #2]
	
	req_tx_yp_serial( 0x00, cmd ,&p_data[0], len );
 8001052:	2328      	movs	r3, #40	; 0x28
 8001054:	18fb      	adds	r3, r7, r3
 8001056:	7818      	ldrb	r0, [r3, #0]
 8001058:	187a      	adds	r2, r7, r1
 800105a:	2329      	movs	r3, #41	; 0x29
 800105c:	18fb      	adds	r3, r7, r3
 800105e:	7819      	ldrb	r1, [r3, #0]
 8001060:	0003      	movs	r3, r0
 8001062:	2000      	movs	r0, #0
 8001064:	f001 fac8 	bl	80025f8 <req_tx_yp_serial>
}
 8001068:	46c0      	nop			; (mov r8, r8)
 800106a:	46bd      	mov	sp, r7
 800106c:	b00c      	add	sp, #48	; 0x30
 800106e:	bd80      	pop	{r7, pc}
 8001070:	080097c0 	.word	0x080097c0
 8001074:	200006d4 	.word	0x200006d4
 8001078:	200038cc 	.word	0x200038cc
 800107c:	200006d6 	.word	0x200006d6

08001080 <MainControlTaskEntry>:
 *	戻り値	：なし
 *
 *****************************************************************************/

void MainControlTaskEntry(void const * argument)
{
 8001080:	b590      	push	{r4, r7, lr}
 8001082:	b089      	sub	sp, #36	; 0x24
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN MainControlTaskEntry */
  /* Infinite loop */
  for(;;)
  {
		osEvent event = osMailGet(MainControlMailHandle, osWaitForever);
 8001088:	4b41      	ldr	r3, [pc, #260]	; (8001190 <MainControlTaskEntry+0x110>)
 800108a:	6819      	ldr	r1, [r3, #0]
 800108c:	2408      	movs	r4, #8
 800108e:	1938      	adds	r0, r7, r4
 8001090:	2301      	movs	r3, #1
 8001092:	425b      	negs	r3, r3
 8001094:	001a      	movs	r2, r3
 8001096:	f005 fe77 	bl	8006d88 <osMailGet>
		if (event.status == osEventMail )
 800109a:	193b      	adds	r3, r7, r4
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b20      	cmp	r3, #32
 80010a0:	d000      	beq.n	80010a4 <MainControlTaskEntry+0x24>
 80010a2:	e071      	b.n	8001188 <MainControlTaskEntry+0x108>
		{
				MainControlBuff_t *p_Rxmail = (MainControlBuff_t *)event.value.p;
 80010a4:	2308      	movs	r3, #8
 80010a6:	18fb      	adds	r3, r7, r3
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	617b      	str	r3, [r7, #20]
				if (p_Rxmail)
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d062      	beq.n	8001178 <MainControlTaskEntry+0xf8>
				{
					//受信データ解析
					switch(p_Rxmail->status)
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d00e      	beq.n	80010d8 <MainControlTaskEntry+0x58>
 80010ba:	2b02      	cmp	r3, #2
 80010bc:	d043      	beq.n	8001146 <MainControlTaskEntry+0xc6>
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d000      	beq.n	80010c4 <MainControlTaskEntry+0x44>
									break;
							}
							break;

   					default:
							break;
 80010c2:	e05a      	b.n	800117a <MainControlTaskEntry+0xfa>
				   			parse_yprx_serial( (const U1 *)p_Rxmail->buff, p_Rxmail->len );
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	3308      	adds	r3, #8
 80010c8:	001a      	movs	r2, r3
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	0019      	movs	r1, r3
 80010d0:	0010      	movs	r0, r2
 80010d2:	f000 f869 	bl	80011a8 <parse_yprx_serial>
							break;
 80010d6:	e050      	b.n	800117a <MainControlTaskEntry+0xfa>
						    for (i=0 ; i < p_Rxmail->len; i++){
 80010d8:	2300      	movs	r3, #0
 80010da:	61bb      	str	r3, [r7, #24]
 80010dc:	e00c      	b.n	80010f8 <MainControlTaskEntry+0x78>
								cr_rev_data[i] = p_Rxmail->buff[i];		
 80010de:	697a      	ldr	r2, [r7, #20]
 80010e0:	69bb      	ldr	r3, [r7, #24]
 80010e2:	18d3      	adds	r3, r2, r3
 80010e4:	3308      	adds	r3, #8
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	0019      	movs	r1, r3
 80010ea:	4b2a      	ldr	r3, [pc, #168]	; (8001194 <MainControlTaskEntry+0x114>)
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	0092      	lsls	r2, r2, #2
 80010f0:	50d1      	str	r1, [r2, r3]
						    for (i=0 ; i < p_Rxmail->len; i++){
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	3301      	adds	r3, #1
 80010f6:	61bb      	str	r3, [r7, #24]
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	429a      	cmp	r2, r3
 8001100:	dbed      	blt.n	80010de <MainControlTaskEntry+0x5e>
							switch (mainstatus)
 8001102:	4b25      	ldr	r3, [pc, #148]	; (8001198 <MainControlTaskEntry+0x118>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b01      	cmp	r3, #1
 8001108:	d00b      	beq.n	8001122 <MainControlTaskEntry+0xa2>
 800110a:	dc11      	bgt.n	8001130 <MainControlTaskEntry+0xb0>
 800110c:	2b00      	cmp	r3, #0
 800110e:	d110      	bne.n	8001132 <MainControlTaskEntry+0xb2>
									evnt = tburtevt[(init_seq/2)];
 8001110:	4b22      	ldr	r3, [pc, #136]	; (800119c <MainControlTaskEntry+0x11c>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	085b      	lsrs	r3, r3, #1
 8001116:	b2db      	uxtb	r3, r3
 8001118:	001a      	movs	r2, r3
 800111a:	4b21      	ldr	r3, [pc, #132]	; (80011a0 <MainControlTaskEntry+0x120>)
 800111c:	5c9b      	ldrb	r3, [r3, r2]
 800111e:	61fb      	str	r3, [r7, #28]
									break;
 8001120:	e007      	b.n	8001132 <MainControlTaskEntry+0xb2>
									evnt = tburtevt[tx_cmd];
 8001122:	4b20      	ldr	r3, [pc, #128]	; (80011a4 <MainControlTaskEntry+0x124>)
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	001a      	movs	r2, r3
 8001128:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <MainControlTaskEntry+0x120>)
 800112a:	5c9b      	ldrb	r3, [r3, r2]
 800112c:	61fb      	str	r3, [r7, #28]
									break;
 800112e:	e000      	b.n	8001132 <MainControlTaskEntry+0xb2>
									break;
 8001130:	46c0      	nop			; (mov r8, r8)
				   			parse_crrx_serial( (const U1 *)p_Rxmail->buff, p_Rxmail->len , evnt);
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	3308      	adds	r3, #8
 8001136:	0018      	movs	r0, r3
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	69fa      	ldr	r2, [r7, #28]
 800113e:	0019      	movs	r1, r3
 8001140:	f000 f98c 	bl	800145c <parse_crrx_serial>
							break;
 8001144:	e019      	b.n	800117a <MainControlTaskEntry+0xfa>
							switch (mainstatus)
 8001146:	4b14      	ldr	r3, [pc, #80]	; (8001198 <MainControlTaskEntry+0x118>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d000      	beq.n	8001150 <MainControlTaskEntry+0xd0>
							break;
 800114e:	e014      	b.n	800117a <MainControlTaskEntry+0xfa>
									if (p_Rxmail->buff[0] == CR_RES_ERR)
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	7a1b      	ldrb	r3, [r3, #8]
 8001154:	2b01      	cmp	r3, #1
 8001156:	d10b      	bne.n	8001170 <MainControlTaskEntry+0xf0>
										evnt = QAPEV_CRRESTM;			// カードリーダ応答タイムオーバ
 8001158:	2361      	movs	r3, #97	; 0x61
 800115a:	61fb      	str	r3, [r7, #28]
							   			parse_crrx_serial( (const U1 *)p_Rxmail->buff, p_Rxmail->len , evnt);
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	3308      	adds	r3, #8
 8001160:	0018      	movs	r0, r3
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	69fa      	ldr	r2, [r7, #28]
 8001168:	0019      	movs	r1, r3
 800116a:	f000 f977 	bl	800145c <parse_crrx_serial>
									break;
 800116e:	e001      	b.n	8001174 <MainControlTaskEntry+0xf4>
										evnt = QAPEV_CRRESTM_DECI;			// カードリーダ応答タイムオーバ確定
 8001170:	2362      	movs	r3, #98	; 0x62
 8001172:	61fb      	str	r3, [r7, #28]
									break;
 8001174:	46c0      	nop			; (mov r8, r8)
							break;
 8001176:	e000      	b.n	800117a <MainControlTaskEntry+0xfa>
					}
				}
 8001178:	46c0      	nop			; (mov r8, r8)
       	osMailFree(MainControlMailHandle, p_Rxmail);
 800117a:	4b05      	ldr	r3, [pc, #20]	; (8001190 <MainControlTaskEntry+0x110>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	697a      	ldr	r2, [r7, #20]
 8001180:	0011      	movs	r1, r2
 8001182:	0018      	movs	r0, r3
 8001184:	f005 fe72 	bl	8006e6c <osMailFree>
		}
	    osDelay(1);
 8001188:	2001      	movs	r0, #1
 800118a:	f005 fb15 	bl	80067b8 <osDelay>
  {
 800118e:	e77b      	b.n	8001088 <MainControlTaskEntry+0x8>
 8001190:	200025e0 	.word	0x200025e0
 8001194:	200006e0 	.word	0x200006e0
 8001198:	200006d4 	.word	0x200006d4
 800119c:	200006d7 	.word	0x200006d7
 80011a0:	080097e8 	.word	0x080097e8
 80011a4:	200006d8 	.word	0x200006d8

080011a8 <parse_yprx_serial>:
//***************************************************
//		YPシリアルからのデータ
//***************************************************

static Bool parse_yprx_serial( const U1 *p_buff, int len )
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b088      	sub	sp, #32
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]

	switch( p_buff[YP_IDX_CMD] )
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	3303      	adds	r3, #3
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2ba3      	cmp	r3, #163	; 0xa3
 80011ba:	d002      	beq.n	80011c2 <parse_yprx_serial+0x1a>
 80011bc:	2ba4      	cmp	r3, #164	; 0xa4
 80011be:	d008      	beq.n	80011d2 <parse_yprx_serial+0x2a>
 80011c0:	e00f      	b.n	80011e2 <parse_yprx_serial+0x3a>
	{
		case YPCMD_CARDREADERRESERVE1:

			{
			  	U1 ret_code[15];
				ret_code[0] = 1;
 80011c2:	2110      	movs	r1, #16
 80011c4:	187b      	adds	r3, r7, r1
 80011c6:	2201      	movs	r2, #1
 80011c8:	701a      	strb	r2, [r3, #0]
				ret_code[1] = 2;
 80011ca:	187b      	adds	r3, r7, r1
 80011cc:	2202      	movs	r2, #2
 80011ce:	705a      	strb	r2, [r3, #1]
			}
			break;
 80011d0:	e009      	b.n	80011e6 <parse_yprx_serial+0x3e>

		case YPCMD_CARDREADERRESERVE2:
			{
			  	U1 ret_code[2];
				ret_code[0] = 1;
 80011d2:	210c      	movs	r1, #12
 80011d4:	187b      	adds	r3, r7, r1
 80011d6:	2201      	movs	r2, #1
 80011d8:	701a      	strb	r2, [r3, #0]
				ret_code[1] = 2;
 80011da:	187b      	adds	r3, r7, r1
 80011dc:	2202      	movs	r2, #2
 80011de:	705a      	strb	r2, [r3, #1]
			}

			break;
 80011e0:	e001      	b.n	80011e6 <parse_yprx_serial+0x3e>

    default:
	    	return false;
 80011e2:	2300      	movs	r3, #0
 80011e4:	e000      	b.n	80011e8 <parse_yprx_serial+0x40>

    }
    return true;
 80011e6:	2301      	movs	r3, #1
}
 80011e8:	0018      	movs	r0, r3
 80011ea:	46bd      	mov	sp, r7
 80011ec:	b008      	add	sp, #32
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <req_status>:
//******************************************
//		ステータス問合せ要求応答
//
//******************************************
void req_status( U1 *p_status, U1 *p_kind, U1 *p_err )
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
	U1 a;


	a = mainstatus;
 80011fc:	2117      	movs	r1, #23
 80011fe:	187b      	adds	r3, r7, r1
 8001200:	4a0b      	ldr	r2, [pc, #44]	; (8001230 <req_status+0x40>)
 8001202:	7812      	ldrb	r2, [r2, #0]
 8001204:	701a      	strb	r2, [r3, #0]
	*p_status = a;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	187a      	adds	r2, r7, r1
 800120a:	7812      	ldrb	r2, [r2, #0]
 800120c:	701a      	strb	r2, [r3, #0]

	*p_kind = read_cardkind.byte;	 
 800120e:	4b09      	ldr	r3, [pc, #36]	; (8001234 <req_status+0x44>)
 8001210:	781a      	ldrb	r2, [r3, #0]
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	701a      	strb	r2, [r3, #0]

	a = err_status;
 8001216:	187b      	adds	r3, r7, r1
 8001218:	4a07      	ldr	r2, [pc, #28]	; (8001238 <req_status+0x48>)
 800121a:	7812      	ldrb	r2, [r2, #0]
 800121c:	701a      	strb	r2, [r3, #0]
	*p_err = a;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	187a      	adds	r2, r7, r1
 8001222:	7812      	ldrb	r2, [r2, #0]
 8001224:	701a      	strb	r2, [r3, #0]

}
 8001226:	46c0      	nop			; (mov r8, r8)
 8001228:	46bd      	mov	sp, r7
 800122a:	b006      	add	sp, #24
 800122c:	bd80      	pop	{r7, pc}
 800122e:	46c0      	nop			; (mov r8, r8)
 8001230:	200006d4 	.word	0x200006d4
 8001234:	200038cc 	.word	0x200038cc
 8001238:	200006d6 	.word	0x200006d6

0800123c <req_chgkind>:
//******************************************
//		読取カード種別変更
//
//******************************************
void req_chgkind( U1 *p_kind)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]

	read_cardkind.byte = *p_kind;	 
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	781a      	ldrb	r2, [r3, #0]
 8001248:	4b02      	ldr	r3, [pc, #8]	; (8001254 <req_chgkind+0x18>)
 800124a:	701a      	strb	r2, [r3, #0]

}
 800124c:	46c0      	nop			; (mov r8, r8)
 800124e:	46bd      	mov	sp, r7
 8001250:	b002      	add	sp, #8
 8001252:	bd80      	pop	{r7, pc}
 8001254:	200038cc 	.word	0x200038cc

08001258 <CR_SerialResponseCheak>:
 *	戻り値	：なし
 *
 *****************************************************************************/

void CR_SerialResponseCheak( void )
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
	
	if (crres_tm != 0)
 800125e:	4b17      	ldr	r3, [pc, #92]	; (80012bc <CR_SerialResponseCheak+0x64>)
 8001260:	881b      	ldrh	r3, [r3, #0]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d026      	beq.n	80012b4 <CR_SerialResponseCheak+0x5c>
	{
		if ((--crres_tm) == 0)
 8001266:	4b15      	ldr	r3, [pc, #84]	; (80012bc <CR_SerialResponseCheak+0x64>)
 8001268:	881b      	ldrh	r3, [r3, #0]
 800126a:	3b01      	subs	r3, #1
 800126c:	b29a      	uxth	r2, r3
 800126e:	4b13      	ldr	r3, [pc, #76]	; (80012bc <CR_SerialResponseCheak+0x64>)
 8001270:	801a      	strh	r2, [r3, #0]
 8001272:	4b12      	ldr	r3, [pc, #72]	; (80012bc <CR_SerialResponseCheak+0x64>)
 8001274:	881b      	ldrh	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d11c      	bne.n	80012b4 <CR_SerialResponseCheak+0x5c>
		{
			// カードリーダデータ送信後レスポンス無し判定
   			MainControlBuff_t *p_mail = osMailAlloc(MainControlMailHandle, osWaitForever);
 800127a:	4b11      	ldr	r3, [pc, #68]	; (80012c0 <CR_SerialResponseCheak+0x68>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	2301      	movs	r3, #1
 8001280:	425b      	negs	r3, r3
 8001282:	0019      	movs	r1, r3
 8001284:	0010      	movs	r0, r2
 8001286:	f005 fd31 	bl	8006cec <osMailAlloc>
 800128a:	0003      	movs	r3, r0
 800128c:	607b      	str	r3, [r7, #4]
		   	if( p_mail )
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d00f      	beq.n	80012b4 <CR_SerialResponseCheak+0x5c>
		   	{
   		    	p_mail->status = RX_CRSERIALRESPONSE;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2202      	movs	r2, #2
 8001298:	601a      	str	r2, [r3, #0]
     		  	p_mail->len = CR_RES_LEN;					// fix 0x01
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2201      	movs	r2, #1
 800129e:	605a      	str	r2, [r3, #4]
      			p_mail->buff[0] = CR_RES_ERR;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2201      	movs	r2, #1
 80012a4:	721a      	strb	r2, [r3, #8]
       			osMailPut(MainControlMailHandle, p_mail);
 80012a6:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <CR_SerialResponseCheak+0x68>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	0011      	movs	r1, r2
 80012ae:	0018      	movs	r0, r3
 80012b0:	f005 fd32 	bl	8006d18 <osMailPut>
   			}
   		}
   	}

}
 80012b4:	46c0      	nop			; (mov r8, r8)
 80012b6:	46bd      	mov	sp, r7
 80012b8:	b002      	add	sp, #8
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	200006da 	.word	0x200006da
 80012c0:	200025e0 	.word	0x200025e0

080012c4 <tsk000>:
//		カードリーダ　イニシャル設定
//		イニシャル開始 
//      コマンド送信0x71 の　ACK　受信 
//******************************************
void	tsk000(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0

	init_seq = INIT_SEQ_CR_TX_SETCOMMOD1;
 80012c8:	4b05      	ldr	r3, [pc, #20]	; (80012e0 <tsk000+0x1c>)
 80012ca:	2203      	movs	r2, #3
 80012cc:	701a      	strb	r2, [r3, #0]

	crres_cnt = 0;
 80012ce:	4b05      	ldr	r3, [pc, #20]	; (80012e4 <tsk000+0x20>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
	init_cr_tx_dataset();
 80012d4:	f7ff fdf2 	bl	8000ebc <init_cr_tx_dataset>
}
 80012d8:	46c0      	nop			; (mov r8, r8)
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	46c0      	nop			; (mov r8, r8)
 80012e0:	200006d7 	.word	0x200006d7
 80012e4:	200006dc 	.word	0x200006dc

080012e8 <tsk001>:
//		カードリーダ　イニシャル設定
//		イニシャル開始 
//      コマンド送信0x70 の　ACK　受信 
//******************************************
void	tsk001(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0


	init_seq = INIT_SEQ_CR_TX_SETMODE;
 80012ec:	4b03      	ldr	r3, [pc, #12]	; (80012fc <tsk001+0x14>)
 80012ee:	2205      	movs	r2, #5
 80012f0:	701a      	strb	r2, [r3, #0]
	init_cr_tx_dataset();
 80012f2:	f7ff fde3 	bl	8000ebc <init_cr_tx_dataset>
}
 80012f6:	46c0      	nop			; (mov r8, r8)
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	200006d7 	.word	0x200006d7

08001300 <tsk002>:
//		カードリーダ　イニシャル設定
//		イニシャル開始 
//      コマンド送信0x4E の　ACK　受信 
//******************************************
void	tsk002(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0


	init_seq = INIT_SEQ_CR_TX_SETCOMMOD2;
 8001304:	4b03      	ldr	r3, [pc, #12]	; (8001314 <tsk002+0x14>)
 8001306:	2207      	movs	r2, #7
 8001308:	701a      	strb	r2, [r3, #0]
	init_cr_tx_dataset();
 800130a:	f7ff fdd7 	bl	8000ebc <init_cr_tx_dataset>
}
 800130e:	46c0      	nop			; (mov r8, r8)
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	200006d7 	.word	0x200006d7

08001318 <tsk003>:
//		カードリーダ　イニシャル設定
//		イニシャル開始 
//      コマンド送信0x70 の　ACK　受信 
//******************************************
void	tsk003(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0


	init_seq = INIT_SEQ_CR_TX_REQMODE1;
 800131c:	4b03      	ldr	r3, [pc, #12]	; (800132c <tsk003+0x14>)
 800131e:	2209      	movs	r2, #9
 8001320:	701a      	strb	r2, [r3, #0]
	init_cr_tx_dataset();
 8001322:	f7ff fdcb 	bl	8000ebc <init_cr_tx_dataset>
}
 8001326:	46c0      	nop			; (mov r8, r8)
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	200006d7 	.word	0x200006d7

08001330 <tsk004>:
//		カードリーダ　イニシャル設定
//		イニシャル開始 
//      コマンド送信0x4F の　ACK　受信 
//******************************************
void	tsk004(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0


	init_seq = INIT_SEQ_CR_TX_REQMODE2;
 8001334:	4b03      	ldr	r3, [pc, #12]	; (8001344 <tsk004+0x14>)
 8001336:	220b      	movs	r2, #11
 8001338:	701a      	strb	r2, [r3, #0]
	init_cr_tx_dataset();
 800133a:	f7ff fdbf 	bl	8000ebc <init_cr_tx_dataset>
}
 800133e:	46c0      	nop			; (mov r8, r8)
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	200006d7 	.word	0x200006d7

08001348 <tsk005>:
//		カードリーダ　イニシャル設定
//		イニシャル開始 
//      コマンド送信0x4F の　ACK　受信 
//******************************************
void	tsk005(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0


	init_seq = INIT_SEQ_CR_TX_REQMODE3;
 800134c:	4b03      	ldr	r3, [pc, #12]	; (800135c <tsk005+0x14>)
 800134e:	220d      	movs	r2, #13
 8001350:	701a      	strb	r2, [r3, #0]
	init_cr_tx_dataset();
 8001352:	f7ff fdb3 	bl	8000ebc <init_cr_tx_dataset>
}
 8001356:	46c0      	nop			; (mov r8, r8)
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	200006d7 	.word	0x200006d7

08001360 <tsk006>:
//		カードリーダ　イニシャル設定
//		イニシャル開始 
//      コマンド送信0x4F の　ACK　受信 
//******************************************
void	tsk006(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
	mainstatus = STATUS_NOR1; 			 // 通常動作中
 8001364:	4b07      	ldr	r3, [pc, #28]	; (8001384 <tsk006+0x24>)
 8001366:	2201      	movs	r2, #1
 8001368:	701a      	strb	r2, [r3, #0]
	next_mainstatus = STATUS_NOR1; 		 // 通常動作中
 800136a:	4b07      	ldr	r3, [pc, #28]	; (8001388 <tsk006+0x28>)
 800136c:	2201      	movs	r2, #1
 800136e:	701a      	strb	r2, [r3, #0]
	init_seq = INIT_SEQ_CR_COMPLETE;
 8001370:	4b06      	ldr	r3, [pc, #24]	; (800138c <tsk006+0x2c>)
 8001372:	220f      	movs	r2, #15
 8001374:	701a      	strb	r2, [r3, #0]

	//YP SERIALに初期設定完了通知
	nor_yp_tx_dataset(YP_TX_PRA_STATUS);
 8001376:	2000      	movs	r0, #0
 8001378:	f7ff fe0c 	bl	8000f94 <nor_yp_tx_dataset>
}
 800137c:	46c0      	nop			; (mov r8, r8)
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	46c0      	nop			; (mov r8, r8)
 8001384:	200006d4 	.word	0x200006d4
 8001388:	200006d5 	.word	0x200006d5
 800138c:	200006d7 	.word	0x200006d7

08001390 <tsk008>:
//		カードリーダ　イニシャル設定
//		イニシャル開始 
//      応答無しタイムオーバ
//******************************************
void	tsk008(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0

	if (++crres_cnt >= 3)
 8001396:	4b17      	ldr	r3, [pc, #92]	; (80013f4 <tsk008+0x64>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	3301      	adds	r3, #1
 800139c:	b2da      	uxtb	r2, r3
 800139e:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <tsk008+0x64>)
 80013a0:	701a      	strb	r2, [r3, #0]
 80013a2:	4b14      	ldr	r3, [pc, #80]	; (80013f4 <tsk008+0x64>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d91d      	bls.n	80013e6 <tsk008+0x56>
	{
		// カードリーダデータ送信後レスポンス無し判定
		MainControlBuff_t *p_mail = osMailAlloc(MainControlMailHandle, osWaitForever);
 80013aa:	4b13      	ldr	r3, [pc, #76]	; (80013f8 <tsk008+0x68>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	2301      	movs	r3, #1
 80013b0:	425b      	negs	r3, r3
 80013b2:	0019      	movs	r1, r3
 80013b4:	0010      	movs	r0, r2
 80013b6:	f005 fc99 	bl	8006cec <osMailAlloc>
 80013ba:	0003      	movs	r3, r0
 80013bc:	607b      	str	r3, [r7, #4]
	   	if( p_mail )
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d012      	beq.n	80013ea <tsk008+0x5a>
	   	{
   	    	p_mail->status = RX_CRSERIALRESPONSE;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2202      	movs	r2, #2
 80013c8:	601a      	str	r2, [r3, #0]
    	  	p_mail->len = CR_RES_LEN;					// fix 0x01
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2201      	movs	r2, #1
 80013ce:	605a      	str	r2, [r3, #4]
    		p_mail->buff[0] = CR_RES_ERRDECI;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2202      	movs	r2, #2
 80013d4:	721a      	strb	r2, [r3, #8]
    		osMailPut(MainControlMailHandle, p_mail);
 80013d6:	4b08      	ldr	r3, [pc, #32]	; (80013f8 <tsk008+0x68>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	0011      	movs	r1, r2
 80013de:	0018      	movs	r0, r3
 80013e0:	f005 fc9a 	bl	8006d18 <osMailPut>
	}else{
		// 再送信
		init_cr_tx_dataset();
	}

}
 80013e4:	e001      	b.n	80013ea <tsk008+0x5a>
		init_cr_tx_dataset();
 80013e6:	f7ff fd69 	bl	8000ebc <init_cr_tx_dataset>
}
 80013ea:	46c0      	nop			; (mov r8, r8)
 80013ec:	46bd      	mov	sp, r7
 80013ee:	b002      	add	sp, #8
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	46c0      	nop			; (mov r8, r8)
 80013f4:	200006dc 	.word	0x200006dc
 80013f8:	200025e0 	.word	0x200025e0

080013fc <tsk009>:
//		カードリーダ　イニシャル設定
//		イニシャル開始 
//      応答無しタイムオーバ確定
//******************************************
void	tsk009(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0


}
 8001400:	46c0      	nop			; (mov r8, r8)
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
	...

08001408 <tsk010>:
//		カードリーダ　通常時
//		応答受信
//
//******************************************
void	tsk010(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0

		// テスト　test
		
init_seq = 1;
 800140c:	4b05      	ldr	r3, [pc, #20]	; (8001424 <tsk010+0x1c>)
 800140e:	2201      	movs	r2, #1
 8001410:	701a      	strb	r2, [r3, #0]
		nor_yp_tx_dataset(YP_TX_PRA_STATUS); // YP Serialへ送信
 8001412:	2000      	movs	r0, #0
 8001414:	f7ff fdbe 	bl	8000f94 <nor_yp_tx_dataset>
		next_mainstatus = STATUS_NOR2; 		 // 通常動作中
 8001418:	4b03      	ldr	r3, [pc, #12]	; (8001428 <tsk010+0x20>)
 800141a:	2202      	movs	r2, #2
 800141c:	701a      	strb	r2, [r3, #0]
}
 800141e:	46c0      	nop			; (mov r8, r8)
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	200006d7 	.word	0x200006d7
 8001428:	200006d5 	.word	0x200006d5

0800142c <tsk011>:

void	tsk011(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
}
 8001430:	46c0      	nop			; (mov r8, r8)
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
	...

08001438 <tsk012>:

void	tsk012(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
		// テスト test
init_seq = 3;
 800143c:	4b05      	ldr	r3, [pc, #20]	; (8001454 <tsk012+0x1c>)
 800143e:	2203      	movs	r2, #3
 8001440:	701a      	strb	r2, [r3, #0]
		nor_yp_tx_dataset(YP_TX_PRA_STATUS);				// YP Serialへ送信
 8001442:	2000      	movs	r0, #0
 8001444:	f7ff fda6 	bl	8000f94 <nor_yp_tx_dataset>
		next_mainstatus = STATUS_NOR1; 		 // 通常動作中
 8001448:	4b03      	ldr	r3, [pc, #12]	; (8001458 <tsk012+0x20>)
 800144a:	2201      	movs	r2, #1
 800144c:	701a      	strb	r2, [r3, #0]
}
 800144e:	46c0      	nop			; (mov r8, r8)
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	200006d7 	.word	0x200006d7
 8001458:	200006d5 	.word	0x200006d5

0800145c <parse_crrx_serial>:
//***************************************************
//		カードリーダからのデータ
//***************************************************

static Bool parse_crrx_serial( const U1 *p_buff, int len , int evnt)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]

	evnt = p_buff[CR_IDX_CMD];             /* イベント(＝受信コマンド)取り出し  */
#endif

   	/* タスク検索    */
    for (p = tbevad[mainstatus] ; p->evnt != 0; p++){
 8001468:	4b18      	ldr	r3, [pc, #96]	; (80014cc <parse_crrx_serial+0x70>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	001a      	movs	r2, r3
 800146e:	4b18      	ldr	r3, [pc, #96]	; (80014d0 <parse_crrx_serial+0x74>)
 8001470:	0092      	lsls	r2, r2, #2
 8001472:	58d3      	ldr	r3, [r2, r3]
 8001474:	617b      	str	r3, [r7, #20]
 8001476:	e01e      	b.n	80014b6 <parse_crrx_serial+0x5a>

    	if ( p->evnt == evnt){	                             /* ｲﾍﾞﾝﾄが一致するまで検索   */
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	001a      	movs	r2, r3
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4293      	cmp	r3, r2
 8001482:	d115      	bne.n	80014b0 <parse_crrx_serial+0x54>
        	next_mainstatus = p->next;                       /* 次状態番号を読み込み      */
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	785a      	ldrb	r2, [r3, #1]
 8001488:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <parse_crrx_serial+0x78>)
 800148a:	701a      	strb	r2, [r3, #0]
            (*(p->tsk))();                                   /* ﾀｽｸを実行する             */
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	4798      	blx	r3
            if(next_mainstatus > 0)
 8001492:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <parse_crrx_serial+0x78>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d012      	beq.n	80014c0 <parse_crrx_serial+0x64>
            {
            	if(mainstatus != next_mainstatus)
 800149a:	4b0c      	ldr	r3, [pc, #48]	; (80014cc <parse_crrx_serial+0x70>)
 800149c:	781a      	ldrb	r2, [r3, #0]
 800149e:	4b0d      	ldr	r3, [pc, #52]	; (80014d4 <parse_crrx_serial+0x78>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d00c      	beq.n	80014c0 <parse_crrx_serial+0x64>
            	{    								        /* 次状態設定           */
                	mainstatus = next_mainstatus;
 80014a6:	4b0b      	ldr	r3, [pc, #44]	; (80014d4 <parse_crrx_serial+0x78>)
 80014a8:	781a      	ldrb	r2, [r3, #0]
 80014aa:	4b08      	ldr	r3, [pc, #32]	; (80014cc <parse_crrx_serial+0x70>)
 80014ac:	701a      	strb	r2, [r3, #0]
                }
            }
            break;
 80014ae:	e007      	b.n	80014c0 <parse_crrx_serial+0x64>
    for (p = tbevad[mainstatus] ; p->evnt != 0; p++){
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	3308      	adds	r3, #8
 80014b4:	617b      	str	r3, [r7, #20]
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d1dc      	bne.n	8001478 <parse_crrx_serial+0x1c>
 80014be:	e000      	b.n	80014c2 <parse_crrx_serial+0x66>
            break;
 80014c0:	46c0      	nop			; (mov r8, r8)
        }
	}

    return true;
 80014c2:	2301      	movs	r3, #1
}
 80014c4:	0018      	movs	r0, r3
 80014c6:	46bd      	mov	sp, r7
 80014c8:	b006      	add	sp, #24
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	200006d4 	.word	0x200006d4
 80014d0:	08009874 	.word	0x08009874
 80014d4:	200006d5 	.word	0x200006d5

080014d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014de:	4b0f      	ldr	r3, [pc, #60]	; (800151c <HAL_MspInit+0x44>)
 80014e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014e2:	4b0e      	ldr	r3, [pc, #56]	; (800151c <HAL_MspInit+0x44>)
 80014e4:	2101      	movs	r1, #1
 80014e6:	430a      	orrs	r2, r1
 80014e8:	641a      	str	r2, [r3, #64]	; 0x40
 80014ea:	4b0c      	ldr	r3, [pc, #48]	; (800151c <HAL_MspInit+0x44>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ee:	2201      	movs	r2, #1
 80014f0:	4013      	ands	r3, r2
 80014f2:	607b      	str	r3, [r7, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014f6:	4b09      	ldr	r3, [pc, #36]	; (800151c <HAL_MspInit+0x44>)
 80014f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80014fa:	4b08      	ldr	r3, [pc, #32]	; (800151c <HAL_MspInit+0x44>)
 80014fc:	2180      	movs	r1, #128	; 0x80
 80014fe:	0549      	lsls	r1, r1, #21
 8001500:	430a      	orrs	r2, r1
 8001502:	63da      	str	r2, [r3, #60]	; 0x3c
 8001504:	4b05      	ldr	r3, [pc, #20]	; (800151c <HAL_MspInit+0x44>)
 8001506:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001508:	2380      	movs	r3, #128	; 0x80
 800150a:	055b      	lsls	r3, r3, #21
 800150c:	4013      	ands	r3, r2
 800150e:	603b      	str	r3, [r7, #0]
 8001510:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001512:	46c0      	nop			; (mov r8, r8)
 8001514:	46bd      	mov	sp, r7
 8001516:	b002      	add	sp, #8
 8001518:	bd80      	pop	{r7, pc}
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	40021000 	.word	0x40021000

08001520 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	2380      	movs	r3, #128	; 0x80
 800152e:	05db      	lsls	r3, r3, #23
 8001530:	429a      	cmp	r2, r3
 8001532:	d113      	bne.n	800155c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001534:	4b0b      	ldr	r3, [pc, #44]	; (8001564 <HAL_TIM_Base_MspInit+0x44>)
 8001536:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001538:	4b0a      	ldr	r3, [pc, #40]	; (8001564 <HAL_TIM_Base_MspInit+0x44>)
 800153a:	2101      	movs	r1, #1
 800153c:	430a      	orrs	r2, r1
 800153e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001540:	4b08      	ldr	r3, [pc, #32]	; (8001564 <HAL_TIM_Base_MspInit+0x44>)
 8001542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001544:	2201      	movs	r2, #1
 8001546:	4013      	ands	r3, r2
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800154c:	2200      	movs	r2, #0
 800154e:	2100      	movs	r1, #0
 8001550:	200f      	movs	r0, #15
 8001552:	f001 f95b 	bl	800280c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001556:	200f      	movs	r0, #15
 8001558:	f001 f96d 	bl	8002836 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800155c:	46c0      	nop			; (mov r8, r8)
 800155e:	46bd      	mov	sp, r7
 8001560:	b004      	add	sp, #16
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40021000 	.word	0x40021000

08001568 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b08c      	sub	sp, #48	; 0x30
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001570:	231c      	movs	r3, #28
 8001572:	18fb      	adds	r3, r7, r3
 8001574:	0018      	movs	r0, r3
 8001576:	2314      	movs	r3, #20
 8001578:	001a      	movs	r2, r3
 800157a:	2100      	movs	r1, #0
 800157c:	f007 fff3 	bl	8009566 <memset>
  if(huart->Instance==USART1)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a67      	ldr	r2, [pc, #412]	; (8001724 <HAL_UART_MspInit+0x1bc>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d161      	bne.n	800164e <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800158a:	4b67      	ldr	r3, [pc, #412]	; (8001728 <HAL_UART_MspInit+0x1c0>)
 800158c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800158e:	4b66      	ldr	r3, [pc, #408]	; (8001728 <HAL_UART_MspInit+0x1c0>)
 8001590:	2180      	movs	r1, #128	; 0x80
 8001592:	01c9      	lsls	r1, r1, #7
 8001594:	430a      	orrs	r2, r1
 8001596:	641a      	str	r2, [r3, #64]	; 0x40
 8001598:	4b63      	ldr	r3, [pc, #396]	; (8001728 <HAL_UART_MspInit+0x1c0>)
 800159a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800159c:	2380      	movs	r3, #128	; 0x80
 800159e:	01db      	lsls	r3, r3, #7
 80015a0:	4013      	ands	r3, r2
 80015a2:	61bb      	str	r3, [r7, #24]
 80015a4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a6:	4b60      	ldr	r3, [pc, #384]	; (8001728 <HAL_UART_MspInit+0x1c0>)
 80015a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015aa:	4b5f      	ldr	r3, [pc, #380]	; (8001728 <HAL_UART_MspInit+0x1c0>)
 80015ac:	2102      	movs	r1, #2
 80015ae:	430a      	orrs	r2, r1
 80015b0:	635a      	str	r2, [r3, #52]	; 0x34
 80015b2:	4b5d      	ldr	r3, [pc, #372]	; (8001728 <HAL_UART_MspInit+0x1c0>)
 80015b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015b6:	2202      	movs	r2, #2
 80015b8:	4013      	ands	r3, r2
 80015ba:	617b      	str	r3, [r7, #20]
 80015bc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015be:	211c      	movs	r1, #28
 80015c0:	187b      	adds	r3, r7, r1
 80015c2:	22c0      	movs	r2, #192	; 0xc0
 80015c4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c6:	187b      	adds	r3, r7, r1
 80015c8:	2202      	movs	r2, #2
 80015ca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	187b      	adds	r3, r7, r1
 80015ce:	2200      	movs	r2, #0
 80015d0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d2:	187b      	adds	r3, r7, r1
 80015d4:	2200      	movs	r2, #0
 80015d6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80015d8:	187b      	adds	r3, r7, r1
 80015da:	2200      	movs	r2, #0
 80015dc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015de:	187b      	adds	r3, r7, r1
 80015e0:	4a52      	ldr	r2, [pc, #328]	; (800172c <HAL_UART_MspInit+0x1c4>)
 80015e2:	0019      	movs	r1, r3
 80015e4:	0010      	movs	r0, r2
 80015e6:	f001 fc05 	bl	8002df4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 80015ea:	4b51      	ldr	r3, [pc, #324]	; (8001730 <HAL_UART_MspInit+0x1c8>)
 80015ec:	4a51      	ldr	r2, [pc, #324]	; (8001734 <HAL_UART_MspInit+0x1cc>)
 80015ee:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80015f0:	4b4f      	ldr	r3, [pc, #316]	; (8001730 <HAL_UART_MspInit+0x1c8>)
 80015f2:	2233      	movs	r2, #51	; 0x33
 80015f4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015f6:	4b4e      	ldr	r3, [pc, #312]	; (8001730 <HAL_UART_MspInit+0x1c8>)
 80015f8:	2210      	movs	r2, #16
 80015fa:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015fc:	4b4c      	ldr	r3, [pc, #304]	; (8001730 <HAL_UART_MspInit+0x1c8>)
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001602:	4b4b      	ldr	r3, [pc, #300]	; (8001730 <HAL_UART_MspInit+0x1c8>)
 8001604:	2280      	movs	r2, #128	; 0x80
 8001606:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001608:	4b49      	ldr	r3, [pc, #292]	; (8001730 <HAL_UART_MspInit+0x1c8>)
 800160a:	2200      	movs	r2, #0
 800160c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800160e:	4b48      	ldr	r3, [pc, #288]	; (8001730 <HAL_UART_MspInit+0x1c8>)
 8001610:	2200      	movs	r2, #0
 8001612:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001614:	4b46      	ldr	r3, [pc, #280]	; (8001730 <HAL_UART_MspInit+0x1c8>)
 8001616:	2200      	movs	r2, #0
 8001618:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800161a:	4b45      	ldr	r3, [pc, #276]	; (8001730 <HAL_UART_MspInit+0x1c8>)
 800161c:	2200      	movs	r2, #0
 800161e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001620:	4b43      	ldr	r3, [pc, #268]	; (8001730 <HAL_UART_MspInit+0x1c8>)
 8001622:	0018      	movs	r0, r3
 8001624:	f001 f918 	bl	8002858 <HAL_DMA_Init>
 8001628:	1e03      	subs	r3, r0, #0
 800162a:	d001      	beq.n	8001630 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 800162c:	f7ff fc1a 	bl	8000e64 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4a3f      	ldr	r2, [pc, #252]	; (8001730 <HAL_UART_MspInit+0x1c8>)
 8001634:	675a      	str	r2, [r3, #116]	; 0x74
 8001636:	4b3e      	ldr	r3, [pc, #248]	; (8001730 <HAL_UART_MspInit+0x1c8>)
 8001638:	687a      	ldr	r2, [r7, #4]
 800163a:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800163c:	2200      	movs	r2, #0
 800163e:	2100      	movs	r1, #0
 8001640:	201b      	movs	r0, #27
 8001642:	f001 f8e3 	bl	800280c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001646:	201b      	movs	r0, #27
 8001648:	f001 f8f5 	bl	8002836 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800164c:	e066      	b.n	800171c <HAL_UART_MspInit+0x1b4>
  else if(huart->Instance==USART2)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a39      	ldr	r2, [pc, #228]	; (8001738 <HAL_UART_MspInit+0x1d0>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d161      	bne.n	800171c <HAL_UART_MspInit+0x1b4>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001658:	4b33      	ldr	r3, [pc, #204]	; (8001728 <HAL_UART_MspInit+0x1c0>)
 800165a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800165c:	4b32      	ldr	r3, [pc, #200]	; (8001728 <HAL_UART_MspInit+0x1c0>)
 800165e:	2180      	movs	r1, #128	; 0x80
 8001660:	0289      	lsls	r1, r1, #10
 8001662:	430a      	orrs	r2, r1
 8001664:	63da      	str	r2, [r3, #60]	; 0x3c
 8001666:	4b30      	ldr	r3, [pc, #192]	; (8001728 <HAL_UART_MspInit+0x1c0>)
 8001668:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800166a:	2380      	movs	r3, #128	; 0x80
 800166c:	029b      	lsls	r3, r3, #10
 800166e:	4013      	ands	r3, r2
 8001670:	613b      	str	r3, [r7, #16]
 8001672:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001674:	4b2c      	ldr	r3, [pc, #176]	; (8001728 <HAL_UART_MspInit+0x1c0>)
 8001676:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001678:	4b2b      	ldr	r3, [pc, #172]	; (8001728 <HAL_UART_MspInit+0x1c0>)
 800167a:	2101      	movs	r1, #1
 800167c:	430a      	orrs	r2, r1
 800167e:	635a      	str	r2, [r3, #52]	; 0x34
 8001680:	4b29      	ldr	r3, [pc, #164]	; (8001728 <HAL_UART_MspInit+0x1c0>)
 8001682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001684:	2201      	movs	r2, #1
 8001686:	4013      	ands	r3, r2
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800168c:	211c      	movs	r1, #28
 800168e:	187b      	adds	r3, r7, r1
 8001690:	220c      	movs	r2, #12
 8001692:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001694:	187b      	adds	r3, r7, r1
 8001696:	2202      	movs	r2, #2
 8001698:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	187b      	adds	r3, r7, r1
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a0:	187b      	adds	r3, r7, r1
 80016a2:	2200      	movs	r2, #0
 80016a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80016a6:	187b      	adds	r3, r7, r1
 80016a8:	2201      	movs	r2, #1
 80016aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ac:	187a      	adds	r2, r7, r1
 80016ae:	23a0      	movs	r3, #160	; 0xa0
 80016b0:	05db      	lsls	r3, r3, #23
 80016b2:	0011      	movs	r1, r2
 80016b4:	0018      	movs	r0, r3
 80016b6:	f001 fb9d 	bl	8002df4 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel2;
 80016ba:	4b20      	ldr	r3, [pc, #128]	; (800173c <HAL_UART_MspInit+0x1d4>)
 80016bc:	4a20      	ldr	r2, [pc, #128]	; (8001740 <HAL_UART_MspInit+0x1d8>)
 80016be:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80016c0:	4b1e      	ldr	r3, [pc, #120]	; (800173c <HAL_UART_MspInit+0x1d4>)
 80016c2:	2235      	movs	r2, #53	; 0x35
 80016c4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016c6:	4b1d      	ldr	r3, [pc, #116]	; (800173c <HAL_UART_MspInit+0x1d4>)
 80016c8:	2210      	movs	r2, #16
 80016ca:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016cc:	4b1b      	ldr	r3, [pc, #108]	; (800173c <HAL_UART_MspInit+0x1d4>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80016d2:	4b1a      	ldr	r3, [pc, #104]	; (800173c <HAL_UART_MspInit+0x1d4>)
 80016d4:	2280      	movs	r2, #128	; 0x80
 80016d6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016d8:	4b18      	ldr	r3, [pc, #96]	; (800173c <HAL_UART_MspInit+0x1d4>)
 80016da:	2200      	movs	r2, #0
 80016dc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016de:	4b17      	ldr	r3, [pc, #92]	; (800173c <HAL_UART_MspInit+0x1d4>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80016e4:	4b15      	ldr	r3, [pc, #84]	; (800173c <HAL_UART_MspInit+0x1d4>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80016ea:	4b14      	ldr	r3, [pc, #80]	; (800173c <HAL_UART_MspInit+0x1d4>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80016f0:	4b12      	ldr	r3, [pc, #72]	; (800173c <HAL_UART_MspInit+0x1d4>)
 80016f2:	0018      	movs	r0, r3
 80016f4:	f001 f8b0 	bl	8002858 <HAL_DMA_Init>
 80016f8:	1e03      	subs	r3, r0, #0
 80016fa:	d001      	beq.n	8001700 <HAL_UART_MspInit+0x198>
      Error_Handler();
 80016fc:	f7ff fbb2 	bl	8000e64 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4a0e      	ldr	r2, [pc, #56]	; (800173c <HAL_UART_MspInit+0x1d4>)
 8001704:	675a      	str	r2, [r3, #116]	; 0x74
 8001706:	4b0d      	ldr	r3, [pc, #52]	; (800173c <HAL_UART_MspInit+0x1d4>)
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	629a      	str	r2, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800170c:	2200      	movs	r2, #0
 800170e:	2100      	movs	r1, #0
 8001710:	201c      	movs	r0, #28
 8001712:	f001 f87b 	bl	800280c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001716:	201c      	movs	r0, #28
 8001718:	f001 f88d 	bl	8002836 <HAL_NVIC_EnableIRQ>
}
 800171c:	46c0      	nop			; (mov r8, r8)
 800171e:	46bd      	mov	sp, r7
 8001720:	b00c      	add	sp, #48	; 0x30
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40013800 	.word	0x40013800
 8001728:	40021000 	.word	0x40021000
 800172c:	50000400 	.word	0x50000400
 8001730:	20002a40 	.word	0x20002a40
 8001734:	40020008 	.word	0x40020008
 8001738:	40004400 	.word	0x40004400
 800173c:	20002a9c 	.word	0x20002a9c
 8001740:	4002001c 	.word	0x4002001c

08001744 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08a      	sub	sp, #40	; 0x28
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800174c:	2300      	movs	r3, #0
 800174e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8001750:	2300      	movs	r3, #0
 8001752:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM14_IRQn, TickPriority ,0); 
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2200      	movs	r2, #0
 8001758:	0019      	movs	r1, r3
 800175a:	2013      	movs	r0, #19
 800175c:	f001 f856 	bl	800280c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM14_IRQn); 
 8001760:	2013      	movs	r0, #19
 8001762:	f001 f868 	bl	8002836 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001766:	4b21      	ldr	r3, [pc, #132]	; (80017ec <HAL_InitTick+0xa8>)
 8001768:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800176a:	4b20      	ldr	r3, [pc, #128]	; (80017ec <HAL_InitTick+0xa8>)
 800176c:	2180      	movs	r1, #128	; 0x80
 800176e:	0209      	lsls	r1, r1, #8
 8001770:	430a      	orrs	r2, r1
 8001772:	641a      	str	r2, [r3, #64]	; 0x40
 8001774:	4b1d      	ldr	r3, [pc, #116]	; (80017ec <HAL_InitTick+0xa8>)
 8001776:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001778:	2380      	movs	r3, #128	; 0x80
 800177a:	021b      	lsls	r3, r3, #8
 800177c:	4013      	ands	r3, r2
 800177e:	60bb      	str	r3, [r7, #8]
 8001780:	68bb      	ldr	r3, [r7, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001782:	230c      	movs	r3, #12
 8001784:	18fa      	adds	r2, r7, r3
 8001786:	2310      	movs	r3, #16
 8001788:	18fb      	adds	r3, r7, r3
 800178a:	0011      	movs	r1, r2
 800178c:	0018      	movs	r0, r3
 800178e:	f002 f9c9 	bl	8003b24 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM14 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001792:	f002 f9b1 	bl	8003af8 <HAL_RCC_GetPCLK1Freq>
 8001796:	0003      	movs	r3, r0
 8001798:	627b      	str	r3, [r7, #36]	; 0x24
   
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800179a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800179c:	4914      	ldr	r1, [pc, #80]	; (80017f0 <HAL_InitTick+0xac>)
 800179e:	0018      	movs	r0, r3
 80017a0:	f7fe fcb2 	bl	8000108 <__udivsi3>
 80017a4:	0003      	movs	r3, r0
 80017a6:	3b01      	subs	r3, #1
 80017a8:	623b      	str	r3, [r7, #32]
  
  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 80017aa:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <HAL_InitTick+0xb0>)
 80017ac:	4a12      	ldr	r2, [pc, #72]	; (80017f8 <HAL_InitTick+0xb4>)
 80017ae:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000 / 1000) - 1;
 80017b0:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <HAL_InitTick+0xb0>)
 80017b2:	4a12      	ldr	r2, [pc, #72]	; (80017fc <HAL_InitTick+0xb8>)
 80017b4:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 80017b6:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <HAL_InitTick+0xb0>)
 80017b8:	6a3a      	ldr	r2, [r7, #32]
 80017ba:	605a      	str	r2, [r3, #4]
  htim14.Init.ClockDivision = 0;
 80017bc:	4b0d      	ldr	r3, [pc, #52]	; (80017f4 <HAL_InitTick+0xb0>)
 80017be:	2200      	movs	r2, #0
 80017c0:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c2:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <HAL_InitTick+0xb0>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 80017c8:	4b0a      	ldr	r3, [pc, #40]	; (80017f4 <HAL_InitTick+0xb0>)
 80017ca:	0018      	movs	r0, r3
 80017cc:	f002 fb8c 	bl	8003ee8 <HAL_TIM_Base_Init>
 80017d0:	1e03      	subs	r3, r0, #0
 80017d2:	d105      	bne.n	80017e0 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 80017d4:	4b07      	ldr	r3, [pc, #28]	; (80017f4 <HAL_InitTick+0xb0>)
 80017d6:	0018      	movs	r0, r3
 80017d8:	f002 fbb2 	bl	8003f40 <HAL_TIM_Base_Start_IT>
 80017dc:	0003      	movs	r3, r0
 80017de:	e000      	b.n	80017e2 <HAL_InitTick+0x9e>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
}
 80017e2:	0018      	movs	r0, r3
 80017e4:	46bd      	mov	sp, r7
 80017e6:	b00a      	add	sp, #40	; 0x28
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	46c0      	nop			; (mov r8, r8)
 80017ec:	40021000 	.word	0x40021000
 80017f0:	000f4240 	.word	0x000f4240
 80017f4:	200038d0 	.word	0x200038d0
 80017f8:	40002000 	.word	0x40002000
 80017fc:	000003e7 	.word	0x000003e7

08001800 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001804:	46c0      	nop			; (mov r8, r8)
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}

0800180a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800180e:	e7fe      	b.n	800180e <HardFault_Handler+0x4>

08001810 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001814:	4b03      	ldr	r3, [pc, #12]	; (8001824 <DMA1_Channel1_IRQHandler+0x14>)
 8001816:	0018      	movs	r0, r3
 8001818:	f001 f9aa 	bl	8002b70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800181c:	46c0      	nop			; (mov r8, r8)
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	46c0      	nop			; (mov r8, r8)
 8001824:	20002a40 	.word	0x20002a40

08001828 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800182c:	4b03      	ldr	r3, [pc, #12]	; (800183c <DMA1_Channel2_3_IRQHandler+0x14>)
 800182e:	0018      	movs	r0, r3
 8001830:	f001 f99e 	bl	8002b70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001834:	46c0      	nop			; (mov r8, r8)
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	20002a9c 	.word	0x20002a9c

08001840 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001844:	4b03      	ldr	r3, [pc, #12]	; (8001854 <TIM2_IRQHandler+0x14>)
 8001846:	0018      	movs	r0, r3
 8001848:	f002 fba4 	bl	8003f94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800184c:	46c0      	nop			; (mov r8, r8)
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	46c0      	nop			; (mov r8, r8)
 8001854:	20002f44 	.word	0x20002f44

08001858 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800185c:	4b03      	ldr	r3, [pc, #12]	; (800186c <TIM14_IRQHandler+0x14>)
 800185e:	0018      	movs	r0, r3
 8001860:	f002 fb98 	bl	8003f94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8001864:	46c0      	nop			; (mov r8, r8)
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	46c0      	nop			; (mov r8, r8)
 800186c:	200038d0 	.word	0x200038d0

08001870 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001874:	4b03      	ldr	r3, [pc, #12]	; (8001884 <USART1_IRQHandler+0x14>)
 8001876:	0018      	movs	r0, r3
 8001878:	f002 ff54 	bl	8004724 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800187c:	46c0      	nop			; (mov r8, r8)
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	46c0      	nop			; (mov r8, r8)
 8001884:	20002b5c 	.word	0x20002b5c

08001888 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800188c:	4b03      	ldr	r3, [pc, #12]	; (800189c <USART2_IRQHandler+0x14>)
 800188e:	0018      	movs	r0, r3
 8001890:	f002 ff48 	bl	8004724 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001894:	46c0      	nop			; (mov r8, r8)
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	46c0      	nop			; (mov r8, r8)
 800189c:	20003184 	.word	0x20003184

080018a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80018a4:	4b03      	ldr	r3, [pc, #12]	; (80018b4 <SystemInit+0x14>)
 80018a6:	2280      	movs	r2, #128	; 0x80
 80018a8:	0512      	lsls	r2, r2, #20
 80018aa:	609a      	str	r2, [r3, #8]
#endif
}
 80018ac:	46c0      	nop			; (mov r8, r8)
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	46c0      	nop			; (mov r8, r8)
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <CR_Init>:
 *	引数	：なし
 *	戻り値	：なし
 *
 *****************************************************************************/
void CR_Init( void )
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0

	/* ｼﾘｱﾙ通信周期処理制御情報ｸﾘｱ */
	c_memset( (U1 *)&cr_serial, 0x00, sizeof( CRS_SERIAL ) );
 80018bc:	4b0b      	ldr	r3, [pc, #44]	; (80018ec <CR_Init+0x34>)
 80018be:	2208      	movs	r2, #8
 80018c0:	2100      	movs	r1, #0
 80018c2:	0018      	movs	r0, r3
 80018c4:	f7fe fed2 	bl	800066c <c_memset>

	/* ｼﾘｱﾙ通信時の受信制御情報ｸﾘｱ */
	c_memset( (U1 *)&cr_rx, 0x00, sizeof( CrSerialRx_t ) );
 80018c8:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <CR_Init+0x38>)
 80018ca:	228c      	movs	r2, #140	; 0x8c
 80018cc:	2100      	movs	r1, #0
 80018ce:	0018      	movs	r0, r3
 80018d0:	f7fe fecc 	bl	800066c <c_memset>

	/* ｼﾘｱﾙ通信時の送信制御情報ｸﾘｱ */
	c_memset( (U1 *)&cr_tx, 0x00, sizeof( CrSerialBuff_t ) );
 80018d4:	4b07      	ldr	r3, [pc, #28]	; (80018f4 <CR_Init+0x3c>)
 80018d6:	2284      	movs	r2, #132	; 0x84
 80018d8:	2100      	movs	r1, #0
 80018da:	0018      	movs	r0, r3
 80018dc:	f7fe fec6 	bl	800066c <c_memset>


	CR_SerialOpen( YPS_MODE_NORMAL );
 80018e0:	2000      	movs	r0, #0
 80018e2:	f000 f809 	bl	80018f8 <CR_SerialOpen>

}
 80018e6:	46c0      	nop			; (mov r8, r8)
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20000758 	.word	0x20000758
 80018f0:	20000760 	.word	0x20000760
 80018f4:	200007ec 	.word	0x200007ec

080018f8 <CR_SerialOpen>:
 *	戻り値	：OK--.正常
 *			  NG--.異常
 *
 *****************************************************************************/
U1 CR_SerialOpen(U1	mode)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	0002      	movs	r2, r0
 8001900:	1dfb      	adds	r3, r7, #7
 8001902:	701a      	strb	r2, [r3, #0]
	U1	ret = OK;		/* 関数の戻り値格納用 */
 8001904:	230f      	movs	r3, #15
 8001906:	18fb      	adds	r3, r7, r3
 8001908:	2201      	movs	r2, #1
 800190a:	701a      	strb	r2, [r3, #0]


	/* 既に起動済みか？ */
	if ( cr_serial.stat != NOCONN_STATUS ) {
 800190c:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <CR_SerialOpen+0x48>)
 800190e:	785b      	ldrb	r3, [r3, #1]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <CR_SerialOpen+0x20>
		return( NG );
 8001914:	2300      	movs	r3, #0
 8001916:	e00f      	b.n	8001938 <CR_SerialOpen+0x40>
	}

	/* ｼﾘｱﾙ通信ﾓｰﾄﾞ指定 */
	switch ( mode ) {
 8001918:	1dfb      	adds	r3, r7, #7
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d104      	bne.n	800192a <CR_SerialOpen+0x32>

	case YPS_MODE_NORMAL:				/* 周期送信ﾓｰﾄﾞ		*/
		cr_serial.stat = CONNECTED_STATUS;
 8001920:	4b07      	ldr	r3, [pc, #28]	; (8001940 <CR_SerialOpen+0x48>)
 8001922:	2201      	movs	r2, #1
 8001924:	705a      	strb	r2, [r3, #1]
		/* CR通信初期化実施 */
		cr_SerialInit();
 8001926:	f000 f80d 	bl	8001944 <cr_SerialInit>

	default:							/* その他			*/
		ret = NG;
 800192a:	210f      	movs	r1, #15
 800192c:	187b      	adds	r3, r7, r1
 800192e:	2200      	movs	r2, #0
 8001930:	701a      	strb	r2, [r3, #0]
		break;
 8001932:	46c0      	nop			; (mov r8, r8)
	}

	return( ret );
 8001934:	187b      	adds	r3, r7, r1
 8001936:	781b      	ldrb	r3, [r3, #0]
}
 8001938:	0018      	movs	r0, r3
 800193a:	46bd      	mov	sp, r7
 800193c:	b004      	add	sp, #16
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20000758 	.word	0x20000758

08001944 <cr_SerialInit>:
 *	引数	：なし
 *	戻り値	：
 *
 *****************************************************************************/
void cr_SerialInit( void )
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0

//	MX_USART1_UART_Init();

	/* ｼﾘｱﾙ受信動作開始 */
	cr_rx.stat = RX_ACTVE;
 8001948:	4b05      	ldr	r3, [pc, #20]	; (8001960 <cr_SerialInit+0x1c>)
 800194a:	2201      	movs	r2, #1
 800194c:	709a      	strb	r2, [r3, #2]

	HAL_UART_Receive_IT(&huart1, &buffer, 1);		// 受信開始UART1(TO カードリーダ）
 800194e:	4905      	ldr	r1, [pc, #20]	; (8001964 <cr_SerialInit+0x20>)
 8001950:	4b05      	ldr	r3, [pc, #20]	; (8001968 <cr_SerialInit+0x24>)
 8001952:	2201      	movs	r2, #1
 8001954:	0018      	movs	r0, r3
 8001956:	f002 fd5d 	bl	8004414 <HAL_UART_Receive_IT>

}
 800195a:	46c0      	nop			; (mov r8, r8)
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	20000760 	.word	0x20000760
 8001964:	20000870 	.word	0x20000870
 8001968:	20002b5c 	.word	0x20002b5c

0800196c <UART1_RxCpltCallback>:
 *	引数	：なし
 *	戻り値	：
 *
 *****************************************************************************/
void	UART1_RxCpltCallback(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0

	uint8_t	rxdat;


	rxdat = buffer;										// 受信データ抽出
 8001972:	1dfb      	adds	r3, r7, #7
 8001974:	4a5e      	ldr	r2, [pc, #376]	; (8001af0 <UART1_RxCpltCallback+0x184>)
 8001976:	7812      	ldrb	r2, [r2, #0]
 8001978:	701a      	strb	r2, [r3, #0]

	// データ受信状態により処理
	switch ( cr_rx.stat ) {
 800197a:	4b5e      	ldr	r3, [pc, #376]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 800197c:	789b      	ldrb	r3, [r3, #2]
 800197e:	2b02      	cmp	r3, #2
 8001980:	d02a      	beq.n	80019d8 <UART1_RxCpltCallback+0x6c>
 8001982:	2b03      	cmp	r3, #3
 8001984:	d05c      	beq.n	8001a40 <UART1_RxCpltCallback+0xd4>
 8001986:	2b01      	cmp	r3, #1
 8001988:	d000      	beq.n	800198c <UART1_RxCpltCallback+0x20>
 800198a:	e09f      	b.n	8001acc <UART1_RxCpltCallback+0x160>
	case RX_ACTVE:										//受信まち
		// 初回受信？
		if ( cr_rx.cnt == 0 ) {
 800198c:	4b59      	ldr	r3, [pc, #356]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d11a      	bne.n	80019ca <UART1_RxCpltCallback+0x5e>
			if (rxdat == LABL_DAT_STX)					// (0x02) 
 8001994:	1dfb      	adds	r3, r7, #7
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b02      	cmp	r3, #2
 800199a:	d000      	beq.n	800199e <UART1_RxCpltCallback+0x32>
 800199c:	e09a      	b.n	8001ad4 <UART1_RxCpltCallback+0x168>
			{
				cr_rx.stat = RX_RCVHEAD;				// 受信開始
 800199e:	4b55      	ldr	r3, [pc, #340]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019a0:	2202      	movs	r2, #2
 80019a2:	709a      	strb	r2, [r3, #2]
				cr_rx.buff[cr_rx.cnt] = rxdat;
 80019a4:	4b53      	ldr	r3, [pc, #332]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	4a52      	ldr	r2, [pc, #328]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019aa:	18d3      	adds	r3, r2, r3
 80019ac:	1dfa      	adds	r2, r7, #7
 80019ae:	7812      	ldrb	r2, [r2, #0]
 80019b0:	731a      	strb	r2, [r3, #12]
				cr_rx.cnt++;
 80019b2:	4b50      	ldr	r3, [pc, #320]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	1c5a      	adds	r2, r3, #1
 80019b8:	4b4e      	ldr	r3, [pc, #312]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019ba:	605a      	str	r2, [r3, #4]
				cr_rx.rxtmr = 0;
 80019bc:	4b4d      	ldr	r3, [pc, #308]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019be:	2200      	movs	r2, #0
 80019c0:	701a      	strb	r2, [r3, #0]
				cr_rx.len = 0;
 80019c2:	4b4c      	ldr	r3, [pc, #304]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	609a      	str	r2, [r3, #8]
		} else {
			cr_rx.cnt = 0;
			cr_rx.len = 0;
		}
		
		break;
 80019c8:	e084      	b.n	8001ad4 <UART1_RxCpltCallback+0x168>
			cr_rx.cnt = 0;
 80019ca:	4b4a      	ldr	r3, [pc, #296]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	605a      	str	r2, [r3, #4]
			cr_rx.len = 0;
 80019d0:	4b48      	ldr	r3, [pc, #288]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	609a      	str	r2, [r3, #8]
		break;
 80019d6:	e07d      	b.n	8001ad4 <UART1_RxCpltCallback+0x168>

	case RX_RCVHEAD:									/* データ長受信待ち		*/
		cr_rx.buff[cr_rx.cnt] = rxdat;
 80019d8:	4b46      	ldr	r3, [pc, #280]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	4a45      	ldr	r2, [pc, #276]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019de:	18d3      	adds	r3, r2, r3
 80019e0:	1dfa      	adds	r2, r7, #7
 80019e2:	7812      	ldrb	r2, [r2, #0]
 80019e4:	731a      	strb	r2, [r3, #12]
		if (cr_rx.cnt == ADD_CR_SERIAL_LEN){
 80019e6:	4b43      	ldr	r3, [pc, #268]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	2b03      	cmp	r3, #3
 80019ec:	d122      	bne.n	8001a34 <UART1_RxCpltCallback+0xc8>
			cr_rx.len = rxdat;
 80019ee:	1dfb      	adds	r3, r7, #7
 80019f0:	781a      	ldrb	r2, [r3, #0]
 80019f2:	4b40      	ldr	r3, [pc, #256]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019f4:	609a      	str	r2, [r3, #8]

			if ( cr_rx.len > CR_RXBUFMAX ) {
 80019f6:	4b3f      	ldr	r3, [pc, #252]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	2b78      	cmp	r3, #120	; 0x78
 80019fc:	dd09      	ble.n	8001a12 <UART1_RxCpltCallback+0xa6>
				/* 受信エラー */
				cr_rx.stat = RX_ACTVE;
 80019fe:	4b3d      	ldr	r3, [pc, #244]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a00:	2201      	movs	r2, #1
 8001a02:	709a      	strb	r2, [r3, #2]
				cr_rx.len = 0;
 8001a04:	4b3b      	ldr	r3, [pc, #236]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	609a      	str	r2, [r3, #8]
				cr_rx.cnt = 0;
 8001a0a:	4b3a      	ldr	r3, [pc, #232]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	605a      	str	r2, [r3, #4]
				cr_rx.rxtmr = 0;
			}
		}else{
			cr_rx.cnt++;
		}
		break;
 8001a10:	e063      	b.n	8001ada <UART1_RxCpltCallback+0x16e>
				cr_rx.len = cr_rx.len + ( CRS_HAEDER );	// 全バイト数(データ＋その他）
 8001a12:	4b38      	ldr	r3, [pc, #224]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	1dda      	adds	r2, r3, #7
 8001a18:	4b36      	ldr	r3, [pc, #216]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a1a:	609a      	str	r2, [r3, #8]
				cr_rx.stat = RX_RCVDATA;
 8001a1c:	4b35      	ldr	r3, [pc, #212]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a1e:	2203      	movs	r2, #3
 8001a20:	709a      	strb	r2, [r3, #2]
				cr_rx.cnt++;
 8001a22:	4b34      	ldr	r3, [pc, #208]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	1c5a      	adds	r2, r3, #1
 8001a28:	4b32      	ldr	r3, [pc, #200]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a2a:	605a      	str	r2, [r3, #4]
				cr_rx.rxtmr = 0;
 8001a2c:	4b31      	ldr	r3, [pc, #196]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	701a      	strb	r2, [r3, #0]
		break;
 8001a32:	e052      	b.n	8001ada <UART1_RxCpltCallback+0x16e>
			cr_rx.cnt++;
 8001a34:	4b2f      	ldr	r3, [pc, #188]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	1c5a      	adds	r2, r3, #1
 8001a3a:	4b2e      	ldr	r3, [pc, #184]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a3c:	605a      	str	r2, [r3, #4]
		break;
 8001a3e:	e04c      	b.n	8001ada <UART1_RxCpltCallback+0x16e>

	case RX_RCVDATA:									/* データ部受信			*/
		cr_rx.buff[cr_rx.cnt] = rxdat;
 8001a40:	4b2c      	ldr	r3, [pc, #176]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	4a2b      	ldr	r2, [pc, #172]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a46:	18d3      	adds	r3, r2, r3
 8001a48:	1dfa      	adds	r2, r7, #7
 8001a4a:	7812      	ldrb	r2, [r2, #0]
 8001a4c:	731a      	strb	r2, [r3, #12]
		cr_rx.cnt++;
 8001a4e:	4b29      	ldr	r3, [pc, #164]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	1c5a      	adds	r2, r3, #1
 8001a54:	4b27      	ldr	r3, [pc, #156]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a56:	605a      	str	r2, [r3, #4]
		cr_rx.rxtmr = 0;
 8001a58:	4b26      	ldr	r3, [pc, #152]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	701a      	strb	r2, [r3, #0]
		/* 受信データ長 */
		if ( cr_rx.cnt >= cr_rx.len ) {
 8001a5e:	4b25      	ldr	r3, [pc, #148]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a60:	685a      	ldr	r2, [r3, #4]
 8001a62:	4b24      	ldr	r3, [pc, #144]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	db36      	blt.n	8001ad8 <UART1_RxCpltCallback+0x16c>

			/* 受信確定データバッファ取り出し */

            CrSerialBuff_t *p_mail = osMailAlloc(CrSerialRxMailHandle, osWaitForever);
 8001a6a:	4b23      	ldr	r3, [pc, #140]	; (8001af8 <UART1_RxCpltCallback+0x18c>)
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	2301      	movs	r3, #1
 8001a70:	425b      	negs	r3, r3
 8001a72:	0019      	movs	r1, r3
 8001a74:	0010      	movs	r0, r2
 8001a76:	f005 f939 	bl	8006cec <osMailAlloc>
 8001a7a:	0003      	movs	r3, r0
 8001a7c:	603b      	str	r3, [r7, #0]
            if( p_mail )
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d013      	beq.n	8001aac <UART1_RxCpltCallback+0x140>
            {
                p_mail->len = cr_rx.len;
 8001a84:	4b1b      	ldr	r3, [pc, #108]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001a86:	689a      	ldr	r2, [r3, #8]
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	601a      	str	r2, [r3, #0]
                memcpy(p_mail->buff, cr_rx.buff, p_mail->len);
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	1d18      	adds	r0, r3, #4
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	001a      	movs	r2, r3
 8001a96:	4b19      	ldr	r3, [pc, #100]	; (8001afc <UART1_RxCpltCallback+0x190>)
 8001a98:	0019      	movs	r1, r3
 8001a9a:	f007 fd5b 	bl	8009554 <memcpy>
                osMailPut(CrSerialRxMailHandle, p_mail);
 8001a9e:	4b16      	ldr	r3, [pc, #88]	; (8001af8 <UART1_RxCpltCallback+0x18c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	683a      	ldr	r2, [r7, #0]
 8001aa4:	0011      	movs	r1, r2
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	f005 f936 	bl	8006d18 <osMailPut>
            }

			//受信バッファクリア
			c_memset( (U1 *)&cr_rx, 0x00, sizeof( CrSerialRx_t ) );
 8001aac:	4b11      	ldr	r3, [pc, #68]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001aae:	228c      	movs	r2, #140	; 0x8c
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	0018      	movs	r0, r3
 8001ab4:	f7fe fdda 	bl	800066c <c_memset>
			cr_rx.stat = RX_ACTVE;
 8001ab8:	4b0e      	ldr	r3, [pc, #56]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001aba:	2201      	movs	r2, #1
 8001abc:	709a      	strb	r2, [r3, #2]
			cr_rx.len = 0;
 8001abe:	4b0d      	ldr	r3, [pc, #52]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
			cr_rx.cnt = 0;
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	605a      	str	r2, [r3, #4]

		}
		break;
 8001aca:	e005      	b.n	8001ad8 <UART1_RxCpltCallback+0x16c>

	case RX_RCVERR:
	default:
		cr_rx.stat = RX_RCVERR;
 8001acc:	4b09      	ldr	r3, [pc, #36]	; (8001af4 <UART1_RxCpltCallback+0x188>)
 8001ace:	2204      	movs	r2, #4
 8001ad0:	709a      	strb	r2, [r3, #2]
		break;
 8001ad2:	e002      	b.n	8001ada <UART1_RxCpltCallback+0x16e>
		break;
 8001ad4:	46c0      	nop			; (mov r8, r8)
 8001ad6:	e000      	b.n	8001ada <UART1_RxCpltCallback+0x16e>
		break;
 8001ad8:	46c0      	nop			; (mov r8, r8)
	}

	HAL_UART_Receive_IT(&huart1, &buffer, 1);			//	受信＆割り込み許可
 8001ada:	4905      	ldr	r1, [pc, #20]	; (8001af0 <UART1_RxCpltCallback+0x184>)
 8001adc:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <UART1_RxCpltCallback+0x194>)
 8001ade:	2201      	movs	r2, #1
 8001ae0:	0018      	movs	r0, r3
 8001ae2:	f002 fc97 	bl	8004414 <HAL_UART_Receive_IT>

}
 8001ae6:	46c0      	nop			; (mov r8, r8)
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	b002      	add	sp, #8
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	46c0      	nop			; (mov r8, r8)
 8001af0:	20000870 	.word	0x20000870
 8001af4:	20000760 	.word	0x20000760
 8001af8:	20002eec 	.word	0x20002eec
 8001afc:	2000076c 	.word	0x2000076c
 8001b00:	20002b5c 	.word	0x20002b5c

08001b04 <UART1_ErrorCallback>:
/*																	*/
/*		UART1受信エラー処理											*/
/*																	*/
/*------------------------------------------------------------------*/
void	UART1_ErrorCallback(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0

	cr_ResetRxError( );
 8001b08:	f000 f83c 	bl	8001b84 <cr_ResetRxError>

}
 8001b0c:	46c0      	nop			; (mov r8, r8)
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <cr_serial_checksum>:
 *	引数	：データ長　データ先頭アドレス
 *	戻り値	：
 *
 *****************************************************************************/
static U1 cr_serial_checksum( const U1 *p_frame )
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b086      	sub	sp, #24
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
    U1 sum = 0;
 8001b1a:	2317      	movs	r3, #23
 8001b1c:	18fb      	adds	r3, r7, r3
 8001b1e:	2200      	movs	r2, #0
 8001b20:	701a      	strb	r2, [r3, #0]
    U1 len = p_frame[ADD_CR_SERIAL_LEN] + 5;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	3303      	adds	r3, #3
 8001b26:	781a      	ldrb	r2, [r3, #0]
 8001b28:	230f      	movs	r3, #15
 8001b2a:	18fb      	adds	r3, r7, r3
 8001b2c:	3205      	adds	r2, #5
 8001b2e:	701a      	strb	r2, [r3, #0]

    for( int i=0 ; i<len ; i++ )
 8001b30:	2300      	movs	r3, #0
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	e00c      	b.n	8001b50 <cr_serial_checksum+0x3e>
    {
        sum += p_frame[i];
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	18d3      	adds	r3, r2, r3
 8001b3c:	7819      	ldrb	r1, [r3, #0]
 8001b3e:	2217      	movs	r2, #23
 8001b40:	18bb      	adds	r3, r7, r2
 8001b42:	18ba      	adds	r2, r7, r2
 8001b44:	7812      	ldrb	r2, [r2, #0]
 8001b46:	188a      	adds	r2, r1, r2
 8001b48:	701a      	strb	r2, [r3, #0]
    for( int i=0 ; i<len ; i++ )
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	613b      	str	r3, [r7, #16]
 8001b50:	230f      	movs	r3, #15
 8001b52:	18fb      	adds	r3, r7, r3
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	dbec      	blt.n	8001b36 <cr_serial_checksum+0x24>
    }

    return sum;
 8001b5c:	2317      	movs	r3, #23
 8001b5e:	18fb      	adds	r3, r7, r3
 8001b60:	781b      	ldrb	r3, [r3, #0]
}
 8001b62:	0018      	movs	r0, r3
 8001b64:	46bd      	mov	sp, r7
 8001b66:	b006      	add	sp, #24
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <idx_sum>:

//--------------------------------------------------------------------------------
static int idx_sum( const U1 *p_frame )
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b082      	sub	sp, #8
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
    return 5 + p_frame[IDX_LEN];
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	3303      	adds	r3, #3
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	3305      	adds	r3, #5
}
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	b002      	add	sp, #8
 8001b80:	bd80      	pop	{r7, pc}
	...

08001b84 <cr_ResetRxError>:
 *	引数	：なし
 *	戻り値	：なし
 *
 *****************************************************************************/
static void cr_ResetRxError( void )
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0

	// 受信バッファクリア
	c_memset( (U1 *)&cr_rx, 0x00, sizeof( CrSerialRx_t ) );
 8001b88:	4b08      	ldr	r3, [pc, #32]	; (8001bac <cr_ResetRxError+0x28>)
 8001b8a:	228c      	movs	r2, #140	; 0x8c
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f7fe fd6c 	bl	800066c <c_memset>

	cr_rx.stat = RX_ACTVE;
 8001b94:	4b05      	ldr	r3, [pc, #20]	; (8001bac <cr_ResetRxError+0x28>)
 8001b96:	2201      	movs	r2, #1
 8001b98:	709a      	strb	r2, [r3, #2]

	HAL_UART_Receive_IT(&huart1, &buffer, 1);		// 受信開始UART2(TO 外部接続機器（YPフォーマット）
 8001b9a:	4905      	ldr	r1, [pc, #20]	; (8001bb0 <cr_ResetRxError+0x2c>)
 8001b9c:	4b05      	ldr	r3, [pc, #20]	; (8001bb4 <cr_ResetRxError+0x30>)
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	f002 fc37 	bl	8004414 <HAL_UART_Receive_IT>

	return;
 8001ba6:	46c0      	nop			; (mov r8, r8)
}
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	20000760 	.word	0x20000760
 8001bb0:	20000870 	.word	0x20000870
 8001bb4:	20002b5c 	.word	0x20002b5c

08001bb8 <cr_ClearRxError>:
 *	引数	：なし
 *	戻り値	：なし
 *
 *****************************************************************************/
static void cr_ClearRxError( void )
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bbc:	b672      	cpsid	i

	/* 受信動作停止 */
    __disable_irq();

	// 受信バッファクリア
	c_memset( (U1 *)&cr_rx, 0x00, sizeof( CrSerialRx_t ) );
 8001bbe:	4b09      	ldr	r3, [pc, #36]	; (8001be4 <cr_ClearRxError+0x2c>)
 8001bc0:	228c      	movs	r2, #140	; 0x8c
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	f7fe fd51 	bl	800066c <c_memset>

	cr_rx.stat = RX_ACTVE;
 8001bca:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <cr_ClearRxError+0x2c>)
 8001bcc:	2201      	movs	r2, #1
 8001bce:	709a      	strb	r2, [r3, #2]
  __ASM volatile ("cpsie i" : : : "memory");
 8001bd0:	b662      	cpsie	i

	/* 受信動作開始 */
    __enable_irq();

	HAL_UART_Receive_IT(&huart1, &buffer, 1);		// 受信開始UART1(TO カードリーダー）
 8001bd2:	4905      	ldr	r1, [pc, #20]	; (8001be8 <cr_ClearRxError+0x30>)
 8001bd4:	4b05      	ldr	r3, [pc, #20]	; (8001bec <cr_ClearRxError+0x34>)
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	0018      	movs	r0, r3
 8001bda:	f002 fc1b 	bl	8004414 <HAL_UART_Receive_IT>

}
 8001bde:	46c0      	nop			; (mov r8, r8)
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20000760 	.word	0x20000760
 8001be8:	20000870 	.word	0x20000870
 8001bec:	20002b5c 	.word	0x20002b5c

08001bf0 <CR_SerialRxCheak>:
 *	戻り値	：なし
 *
 *****************************************************************************/

void CR_SerialRxCheak( void )
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0

	/* 受信ｲﾍﾞﾝﾄがあるか？ */
	switch ( cr_rx.stat ) {
 8001bf4:	4b0e      	ldr	r3, [pc, #56]	; (8001c30 <CR_SerialRxCheak+0x40>)
 8001bf6:	789b      	ldrb	r3, [r3, #2]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	db06      	blt.n	8001c0a <CR_SerialRxCheak+0x1a>
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	dd11      	ble.n	8001c24 <CR_SerialRxCheak+0x34>
 8001c00:	2b04      	cmp	r3, #4
 8001c02:	d102      	bne.n	8001c0a <CR_SerialRxCheak+0x1a>
		break;

	case RX_RCVERR:			/* 受信ｴﾗｰ検知			*/

		/* 受信ﾘｾｯﾄ */
		cr_ClearRxError();
 8001c04:	f7ff ffd8 	bl	8001bb8 <cr_ClearRxError>
		break;
 8001c08:	e00f      	b.n	8001c2a <CR_SerialRxCheak+0x3a>

	default:					/* その他				*/
		cr_rx.rxtmr++;
 8001c0a:	4b09      	ldr	r3, [pc, #36]	; (8001c30 <CR_SerialRxCheak+0x40>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	4b07      	ldr	r3, [pc, #28]	; (8001c30 <CR_SerialRxCheak+0x40>)
 8001c14:	701a      	strb	r2, [r3, #0]
		if ( cr_rx.rxtmr > YPS_RXWTHTM ) {
 8001c16:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <CR_SerialRxCheak+0x40>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	2b0a      	cmp	r3, #10
 8001c1c:	d904      	bls.n	8001c28 <CR_SerialRxCheak+0x38>

			/* 受信ﾘｾｯﾄ */
			cr_ClearRxError();
 8001c1e:	f7ff ffcb 	bl	8001bb8 <cr_ClearRxError>

		}
		break;
 8001c22:	e001      	b.n	8001c28 <CR_SerialRxCheak+0x38>
		break;
 8001c24:	46c0      	nop			; (mov r8, r8)
 8001c26:	e000      	b.n	8001c2a <CR_SerialRxCheak+0x3a>
		break;
 8001c28:	46c0      	nop			; (mov r8, r8)
	}
}
 8001c2a:	46c0      	nop			; (mov r8, r8)
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	20000760 	.word	0x20000760

08001c34 <CrSerialRxTaskEntry>:
 *
 *****************************************************************************/
/* USER CODE Header_CrSerialRxTaskEntry */

void CrSerialRxTaskEntry(void const * argument)
{
 8001c34:	b590      	push	{r4, r7, lr}
 8001c36:	b087      	sub	sp, #28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN YpSerialRxTaskEntry */
  /* Infinite loop */
  for(;;)
  {
		osEvent event = osMailGet(CrSerialRxMailHandle, osWaitForever);
 8001c3c:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <CrSerialRxTaskEntry+0x60>)
 8001c3e:	6819      	ldr	r1, [r3, #0]
 8001c40:	2408      	movs	r4, #8
 8001c42:	1938      	adds	r0, r7, r4
 8001c44:	2301      	movs	r3, #1
 8001c46:	425b      	negs	r3, r3
 8001c48:	001a      	movs	r2, r3
 8001c4a:	f005 f89d 	bl	8006d88 <osMailGet>
		if (event.status == osEventMail )
 8001c4e:	193b      	adds	r3, r7, r4
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2b20      	cmp	r3, #32
 8001c54:	d119      	bne.n	8001c8a <CrSerialRxTaskEntry+0x56>
		{
			CrSerialBuff_t *p_Rxmail = (CrSerialBuff_t *)event.value.p;
 8001c56:	2308      	movs	r3, #8
 8001c58:	18fb      	adds	r3, r7, r3
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	617b      	str	r3, [r7, #20]
			if (p_Rxmail)
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d012      	beq.n	8001c8a <CrSerialRxTaskEntry+0x56>
			{
				if( p_Rxmail->len )
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d007      	beq.n	8001c7c <CrSerialRxTaskEntry+0x48>
				{

					//受信データ解析
                    parse_cr_serial( (const U1 *)p_Rxmail->buff, p_Rxmail->len );
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	1d1a      	adds	r2, r3, #4
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	0019      	movs	r1, r3
 8001c76:	0010      	movs	r0, r2
 8001c78:	f000 f8d2 	bl	8001e20 <parse_cr_serial>

               	}
               	osMailFree(CrSerialRxMailHandle, p_Rxmail);
 8001c7c:	4b05      	ldr	r3, [pc, #20]	; (8001c94 <CrSerialRxTaskEntry+0x60>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	697a      	ldr	r2, [r7, #20]
 8001c82:	0011      	movs	r1, r2
 8001c84:	0018      	movs	r0, r3
 8001c86:	f005 f8f1 	bl	8006e6c <osMailFree>
           	}
		}
	    osDelay(1);
 8001c8a:	2001      	movs	r0, #1
 8001c8c:	f004 fd94 	bl	80067b8 <osDelay>
  {
 8001c90:	e7d4      	b.n	8001c3c <CrSerialRxTaskEntry+0x8>
 8001c92:	46c0      	nop			; (mov r8, r8)
 8001c94:	20002eec 	.word	0x20002eec

08001c98 <CrSerialTxTaskEntry>:
 *
 *****************************************************************************/
/* USER CODE Header_CRSerialTxTaskEntry */

void CrSerialTxTaskEntry(void const * argument)
{
 8001c98:	b590      	push	{r4, r7, lr}
 8001c9a:	b08b      	sub	sp, #44	; 0x2c
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6178      	str	r0, [r7, #20]
  for(;;)
  {
		osEvent event = osMailGet(CrSerialTxMailHandle, osWaitForever);
 8001ca0:	4b20      	ldr	r3, [pc, #128]	; (8001d24 <CrSerialTxTaskEntry+0x8c>)
 8001ca2:	6819      	ldr	r1, [r3, #0]
 8001ca4:	2418      	movs	r4, #24
 8001ca6:	1938      	adds	r0, r7, r4
 8001ca8:	2301      	movs	r3, #1
 8001caa:	425b      	negs	r3, r3
 8001cac:	001a      	movs	r2, r3
 8001cae:	f005 f86b 	bl	8006d88 <osMailGet>
		if (event.status == osEventMail )
 8001cb2:	193b      	adds	r3, r7, r4
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2b20      	cmp	r3, #32
 8001cb8:	d126      	bne.n	8001d08 <CrSerialTxTaskEntry+0x70>
		{
			CrSerialBuff_t *p_mail = (CrSerialBuff_t *)event.value.p;
 8001cba:	2318      	movs	r3, #24
 8001cbc:	18fb      	adds	r3, r7, r3
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	627b      	str	r3, [r7, #36]	; 0x24
			if (p_mail)
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d01f      	beq.n	8001d08 <CrSerialTxTaskEntry+0x70>
			{
				if( p_mail->len )
 8001cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d014      	beq.n	8001cfa <CrSerialTxTaskEntry+0x62>
				{
                	cr_tx.len = p_mail->len;
 8001cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	4b14      	ldr	r3, [pc, #80]	; (8001d28 <CrSerialTxTaskEntry+0x90>)
 8001cd6:	601a      	str	r2, [r3, #0]
                	memcpy(cr_tx.buff, p_mail->buff, cr_tx.len);
 8001cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cda:	1d19      	adds	r1, r3, #4
 8001cdc:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <CrSerialTxTaskEntry+0x90>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	001a      	movs	r2, r3
 8001ce2:	4b12      	ldr	r3, [pc, #72]	; (8001d2c <CrSerialTxTaskEntry+0x94>)
 8001ce4:	0018      	movs	r0, r3
 8001ce6:	f007 fc35 	bl	8009554 <memcpy>

               		HAL_UART_Transmit_DMA(&huart1, (uint8_t *)cr_tx.buff, cr_tx.len);
 8001cea:	4b0f      	ldr	r3, [pc, #60]	; (8001d28 <CrSerialTxTaskEntry+0x90>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	b29a      	uxth	r2, r3
 8001cf0:	490e      	ldr	r1, [pc, #56]	; (8001d2c <CrSerialTxTaskEntry+0x94>)
 8001cf2:	4b0f      	ldr	r3, [pc, #60]	; (8001d30 <CrSerialTxTaskEntry+0x98>)
 8001cf4:	0018      	movs	r0, r3
 8001cf6:	f002 fc81 	bl	80045fc <HAL_UART_Transmit_DMA>
               	}
               	osMailFree(CrSerialTxMailHandle, p_mail);
 8001cfa:	4b0a      	ldr	r3, [pc, #40]	; (8001d24 <CrSerialTxTaskEntry+0x8c>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d00:	0011      	movs	r1, r2
 8001d02:	0018      	movs	r0, r3
 8001d04:	f005 f8b2 	bl	8006e6c <osMailFree>
           	}
		}
		//waiting for tx complete signal (or timeout)
		osSignalWait(SIGNAL_CR_TXCOMP, cr_tx.len*100);
 8001d08:	4b07      	ldr	r3, [pc, #28]	; (8001d28 <CrSerialTxTaskEntry+0x90>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2264      	movs	r2, #100	; 0x64
 8001d0e:	4353      	muls	r3, r2
 8001d10:	001a      	movs	r2, r3
 8001d12:	003b      	movs	r3, r7
 8001d14:	2101      	movs	r1, #1
 8001d16:	0018      	movs	r0, r3
 8001d18:	f004 fe18 	bl	800694c <osSignalWait>

		osDelay(1);
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	f004 fd4b 	bl	80067b8 <osDelay>
  {
 8001d22:	e7bd      	b.n	8001ca0 <CrSerialTxTaskEntry+0x8>
 8001d24:	200023c4 	.word	0x200023c4
 8001d28:	200007ec 	.word	0x200007ec
 8001d2c:	200007f0 	.word	0x200007f0
 8001d30:	20002b5c 	.word	0x20002b5c

08001d34 <UART1_TxCpltCallback>:
 *	引数	：なし
 *	戻り値	：なし
 *
 *****************************************************************************/
void UART1_TxCpltCallback( void )
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
    osSignalSet(CrSerialTxHandle, SIGNAL_CR_TXCOMP);
 8001d38:	4b04      	ldr	r3, [pc, #16]	; (8001d4c <UART1_TxCpltCallback+0x18>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2101      	movs	r1, #1
 8001d3e:	0018      	movs	r0, r3
 8001d40:	f004 fdca 	bl	80068d8 <osSignalSet>
}
 8001d44:	46c0      	nop			; (mov r8, r8)
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	46c0      	nop			; (mov r8, r8)
 8001d4c:	20002ee8 	.word	0x20002ee8

08001d50 <tx_cr_serial>:
 *	戻り値	：なし
 *
 *****************************************************************************/
//--------------------------------------------------------------------------------
static void tx_cr_serial( U1 dst_adr, CRSerialCmd_e cmd, const U1 *p_data, int data_len )
{
 8001d50:	b590      	push	{r4, r7, lr}
 8001d52:	b087      	sub	sp, #28
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	60ba      	str	r2, [r7, #8]
 8001d58:	607b      	str	r3, [r7, #4]
 8001d5a:	230f      	movs	r3, #15
 8001d5c:	18fb      	adds	r3, r7, r3
 8001d5e:	1c02      	adds	r2, r0, #0
 8001d60:	701a      	strb	r2, [r3, #0]
 8001d62:	230e      	movs	r3, #14
 8001d64:	18fb      	adds	r3, r7, r3
 8001d66:	1c0a      	adds	r2, r1, #0
 8001d68:	701a      	strb	r2, [r3, #0]
    CrSerialBuff_t *p_yps = osMailAlloc( CrSerialTxMailHandle, osWaitForever );
 8001d6a:	4b2c      	ldr	r3, [pc, #176]	; (8001e1c <tx_cr_serial+0xcc>)
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	2301      	movs	r3, #1
 8001d70:	425b      	negs	r3, r3
 8001d72:	0019      	movs	r1, r3
 8001d74:	0010      	movs	r0, r2
 8001d76:	f004 ffb9 	bl	8006cec <osMailAlloc>
 8001d7a:	0003      	movs	r3, r0
 8001d7c:	617b      	str	r3, [r7, #20]
    
    if( p_yps )
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d047      	beq.n	8001e14 <tx_cr_serial+0xc4>
    {
        memset( p_yps, 0, sizeof(*p_yps) );
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	2284      	movs	r2, #132	; 0x84
 8001d88:	2100      	movs	r1, #0
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	f007 fbeb 	bl	8009566 <memset>

        p_yps->buff[IDX_STX] = LABL_DAT_STX;					
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	2202      	movs	r2, #2
 8001d94:	711a      	strb	r2, [r3, #4]
        p_yps->buff[IDX_ADR] = dst_adr;
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	220f      	movs	r2, #15
 8001d9a:	18ba      	adds	r2, r7, r2
 8001d9c:	7812      	ldrb	r2, [r2, #0]
 8001d9e:	715a      	strb	r2, [r3, #5]
        p_yps->buff[IDX_LEN] = (U1)data_len;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	b2da      	uxtb	r2, r3
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	71da      	strb	r2, [r3, #7]
        p_yps->buff[IDX_CMD] = (U1)cmd;
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	220e      	movs	r2, #14
 8001dac:	18ba      	adds	r2, r7, r2
 8001dae:	7812      	ldrb	r2, [r2, #0]
 8001db0:	719a      	strb	r2, [r3, #6]
        if( p_data )
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d006      	beq.n	8001dc6 <tx_cr_serial+0x76>
        {
            memcpy(&p_yps->buff[IDX_DAT], p_data, data_len );
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	3308      	adds	r3, #8
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	68b9      	ldr	r1, [r7, #8]
 8001dc0:	0018      	movs	r0, r3
 8001dc2:	f007 fbc7 	bl	8009554 <memcpy>
        }

		/* 送信するﾁｪｯｸｻﾑを計算して送信ﾃﾞｰﾀとしてｾｯﾄする*/
		/* ﾁｪｯｸｻﾑ算出 */
 
      	p_yps->buff[4 + (p_yps->buff[IDX_LEN])] = LABL_DAT_ETX;	// (0x03)
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	79db      	ldrb	r3, [r3, #7]
 8001dca:	3304      	adds	r3, #4
 8001dcc:	697a      	ldr	r2, [r7, #20]
 8001dce:	18d3      	adds	r3, r2, r3
 8001dd0:	2203      	movs	r2, #3
 8001dd2:	711a      	strb	r2, [r3, #4]
 	    p_yps->buff[5 + (p_yps->buff[IDX_LEN])] = cr_serial_checksum( p_yps->buff );
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	1d1a      	adds	r2, r3, #4
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	79db      	ldrb	r3, [r3, #7]
 8001ddc:	1d5c      	adds	r4, r3, #5
 8001dde:	0010      	movs	r0, r2
 8001de0:	f7ff fe97 	bl	8001b12 <cr_serial_checksum>
 8001de4:	0003      	movs	r3, r0
 8001de6:	001a      	movs	r2, r3
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	191b      	adds	r3, r3, r4
 8001dec:	711a      	strb	r2, [r3, #4]
      	p_yps->buff[6 + (p_yps->buff[IDX_LEN])] = LABL_DAT_CR;	// (0x0D)
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	79db      	ldrb	r3, [r3, #7]
 8001df2:	3306      	adds	r3, #6
 8001df4:	697a      	ldr	r2, [r7, #20]
 8001df6:	18d3      	adds	r3, r2, r3
 8001df8:	220d      	movs	r2, #13
 8001dfa:	711a      	strb	r2, [r3, #4]

        p_yps->len = 7 + p_yps->buff[IDX_LEN];					//送信バイト数セット
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	79db      	ldrb	r3, [r3, #7]
 8001e00:	1dda      	adds	r2, r3, #7
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	601a      	str	r2, [r3, #0]

        osMailPut(CrSerialTxMailHandle, p_yps);
 8001e06:	4b05      	ldr	r3, [pc, #20]	; (8001e1c <tx_cr_serial+0xcc>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	697a      	ldr	r2, [r7, #20]
 8001e0c:	0011      	movs	r1, r2
 8001e0e:	0018      	movs	r0, r3
 8001e10:	f004 ff82 	bl	8006d18 <osMailPut>

    }
}
 8001e14:	46c0      	nop			; (mov r8, r8)
 8001e16:	46bd      	mov	sp, r7
 8001e18:	b007      	add	sp, #28
 8001e1a:	bd90      	pop	{r4, r7, pc}
 8001e1c:	200023c4 	.word	0x200023c4

08001e20 <parse_cr_serial>:
//
//		受信データ解析
//
//--------------------------------------------------------------------------------
static Bool parse_cr_serial( const U1 *p_buff, int len )
{
 8001e20:	b590      	push	{r4, r7, lr}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]

	// CHECKSUM判定
    if( cr_serial_checksum(p_buff) != p_buff[idx_sum(p_buff)] )
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	0018      	movs	r0, r3
 8001e2e:	f7ff fe70 	bl	8001b12 <cr_serial_checksum>
 8001e32:	0003      	movs	r3, r0
 8001e34:	001c      	movs	r4, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	0018      	movs	r0, r3
 8001e3a:	f7ff fe96 	bl	8001b6a <idx_sum>
 8001e3e:	0003      	movs	r3, r0
 8001e40:	001a      	movs	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	189b      	adds	r3, r3, r2
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	429c      	cmp	r4, r3
 8001e4a:	d001      	beq.n	8001e50 <parse_cr_serial+0x30>
    {
        return false;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	e028      	b.n	8001ea2 <parse_cr_serial+0x82>
    }

	// アドレス０判定
    if( p_buff[IDX_ADR] != 0x00 )
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	3301      	adds	r3, #1
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <parse_cr_serial+0x3e>
    {
        return false;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	e021      	b.n	8001ea2 <parse_cr_serial+0x82>
    }

	// メイン制御へデータ送信   
   	MainControlBuff_t *p_mail = osMailAlloc(MainControlMailHandle, osWaitForever);
 8001e5e:	4b13      	ldr	r3, [pc, #76]	; (8001eac <parse_cr_serial+0x8c>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	2301      	movs	r3, #1
 8001e64:	425b      	negs	r3, r3
 8001e66:	0019      	movs	r1, r3
 8001e68:	0010      	movs	r0, r2
 8001e6a:	f004 ff3f 	bl	8006cec <osMailAlloc>
 8001e6e:	0003      	movs	r3, r0
 8001e70:	60fb      	str	r3, [r7, #12]
   	if( p_mail )
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d013      	beq.n	8001ea0 <parse_cr_serial+0x80>
   	{
       	p_mail->status = RX_CRSERIAL;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	601a      	str	r2, [r3, #0]
       	p_mail->len = len;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	683a      	ldr	r2, [r7, #0]
 8001e82:	605a      	str	r2, [r3, #4]
       	memcpy(p_mail->buff, p_buff, len);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	3308      	adds	r3, #8
 8001e88:	683a      	ldr	r2, [r7, #0]
 8001e8a:	6879      	ldr	r1, [r7, #4]
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	f007 fb61 	bl	8009554 <memcpy>
       	osMailPut(MainControlMailHandle, p_mail);
 8001e92:	4b06      	ldr	r3, [pc, #24]	; (8001eac <parse_cr_serial+0x8c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68fa      	ldr	r2, [r7, #12]
 8001e98:	0011      	movs	r1, r2
 8001e9a:	0018      	movs	r0, r3
 8001e9c:	f004 ff3c 	bl	8006d18 <osMailPut>
   	}

    return true;
 8001ea0:	2301      	movs	r3, #1
}
 8001ea2:	0018      	movs	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	b005      	add	sp, #20
 8001ea8:	bd90      	pop	{r4, r7, pc}
 8001eaa:	46c0      	nop			; (mov r8, r8)
 8001eac:	200025e0 	.word	0x200025e0

08001eb0 <req_tx_cr_serial>:
//
//			送信要求
//
//---------------------------------------
void	req_tx_cr_serial( U1 src_adr, U1 command, const U1 *p_data, U1 len )
{
 8001eb0:	b590      	push	{r4, r7, lr}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	0004      	movs	r4, r0
 8001eb8:	0008      	movs	r0, r1
 8001eba:	603a      	str	r2, [r7, #0]
 8001ebc:	0019      	movs	r1, r3
 8001ebe:	1dfb      	adds	r3, r7, #7
 8001ec0:	1c22      	adds	r2, r4, #0
 8001ec2:	701a      	strb	r2, [r3, #0]
 8001ec4:	1dbb      	adds	r3, r7, #6
 8001ec6:	1c02      	adds	r2, r0, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
 8001eca:	1d7b      	adds	r3, r7, #5
 8001ecc:	1c0a      	adds	r2, r1, #0
 8001ece:	701a      	strb	r2, [r3, #0]

	tx_cr_serial( GET_ADR, command, &p_data[0], len );
 8001ed0:	1d7b      	adds	r3, r7, #5
 8001ed2:	7818      	ldrb	r0, [r3, #0]
 8001ed4:	683a      	ldr	r2, [r7, #0]
 8001ed6:	1dbb      	adds	r3, r7, #6
 8001ed8:	7819      	ldrb	r1, [r3, #0]
 8001eda:	0003      	movs	r3, r0
 8001edc:	2000      	movs	r0, #0
 8001ede:	f7ff ff37 	bl	8001d50 <tx_cr_serial>

}
 8001ee2:	46c0      	nop			; (mov r8, r8)
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	b003      	add	sp, #12
 8001ee8:	bd90      	pop	{r4, r7, pc}
	...

08001eec <YP_Init>:
 *	引数	：なし
 *	戻り値	：なし
 *
 *****************************************************************************/
void YP_Init( void )
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0

	/* ｼﾘｱﾙ通信周期処理制御情報ｸﾘｱ */
	c_memset( (U1 *)&yp_serial, 0x00, sizeof( YPS_SERIAL ) );
 8001ef0:	4b0b      	ldr	r3, [pc, #44]	; (8001f20 <YP_Init+0x34>)
 8001ef2:	2208      	movs	r2, #8
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	0018      	movs	r0, r3
 8001ef8:	f7fe fbb8 	bl	800066c <c_memset>

	/* ｼﾘｱﾙ通信時の受信制御情報ｸﾘｱ */
	c_memset( (U1 *)&yp_rx, 0x00, sizeof( YpSerialRx_t ) );
 8001efc:	4b09      	ldr	r3, [pc, #36]	; (8001f24 <YP_Init+0x38>)
 8001efe:	2220      	movs	r2, #32
 8001f00:	2100      	movs	r1, #0
 8001f02:	0018      	movs	r0, r3
 8001f04:	f7fe fbb2 	bl	800066c <c_memset>

	/* ｼﾘｱﾙ通信時の送信制御情報ｸﾘｱ */
	c_memset( (U1 *)&yp_tx, 0x00, sizeof( YpSerialBuff_t ) );
 8001f08:	4b07      	ldr	r3, [pc, #28]	; (8001f28 <YP_Init+0x3c>)
 8001f0a:	2218      	movs	r2, #24
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	0018      	movs	r0, r3
 8001f10:	f7fe fbac 	bl	800066c <c_memset>


	YP_SerialOpen( YPS_MODE_NORMAL );
 8001f14:	2000      	movs	r0, #0
 8001f16:	f000 f809 	bl	8001f2c <YP_SerialOpen>

}
 8001f1a:	46c0      	nop			; (mov r8, r8)
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	20000874 	.word	0x20000874
 8001f24:	2000087c 	.word	0x2000087c
 8001f28:	2000089c 	.word	0x2000089c

08001f2c <YP_SerialOpen>:
 *	戻り値	：OK--.正常
 *			  NG--.異常
 *
 *****************************************************************************/
U1 YP_SerialOpen(U1	mode)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	0002      	movs	r2, r0
 8001f34:	1dfb      	adds	r3, r7, #7
 8001f36:	701a      	strb	r2, [r3, #0]
	U1	ret = OK;		/* 関数の戻り値格納用 */
 8001f38:	230f      	movs	r3, #15
 8001f3a:	18fb      	adds	r3, r7, r3
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	701a      	strb	r2, [r3, #0]


	/* 既に起動済みか？ */
	if ( yp_serial.stat != NOCONN_STATUS ) {
 8001f40:	4b0c      	ldr	r3, [pc, #48]	; (8001f74 <YP_SerialOpen+0x48>)
 8001f42:	785b      	ldrb	r3, [r3, #1]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <YP_SerialOpen+0x20>
		return( NG );
 8001f48:	2300      	movs	r3, #0
 8001f4a:	e00f      	b.n	8001f6c <YP_SerialOpen+0x40>
	}

	/* ｼﾘｱﾙ通信ﾓｰﾄﾞ指定 */
	switch ( mode ) {
 8001f4c:	1dfb      	adds	r3, r7, #7
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d104      	bne.n	8001f5e <YP_SerialOpen+0x32>

	case YPS_MODE_NORMAL:				/* 周期送信ﾓｰﾄﾞ		*/
		yp_serial.stat = CONNECTED_STATUS;
 8001f54:	4b07      	ldr	r3, [pc, #28]	; (8001f74 <YP_SerialOpen+0x48>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	705a      	strb	r2, [r3, #1]
		/* YP通信初期化実施 */
		yp_SerialInit();
 8001f5a:	f000 f80d 	bl	8001f78 <yp_SerialInit>

	default:							/* その他			*/
		ret = NG;
 8001f5e:	210f      	movs	r1, #15
 8001f60:	187b      	adds	r3, r7, r1
 8001f62:	2200      	movs	r2, #0
 8001f64:	701a      	strb	r2, [r3, #0]
		break;
 8001f66:	46c0      	nop			; (mov r8, r8)
	}

	return( ret );
 8001f68:	187b      	adds	r3, r7, r1
 8001f6a:	781b      	ldrb	r3, [r3, #0]
}
 8001f6c:	0018      	movs	r0, r3
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	b004      	add	sp, #16
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	20000874 	.word	0x20000874

08001f78 <yp_SerialInit>:
 *	引数	：なし
 *	戻り値	：
 *
 *****************************************************************************/
void yp_SerialInit( void )
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0

//	MX_USART2_UART_Init();

	/* ｼﾘｱﾙ受信動作開始 */
	yp_rx.stat = RX_ACTVE;
 8001f7c:	4b05      	ldr	r3, [pc, #20]	; (8001f94 <yp_SerialInit+0x1c>)
 8001f7e:	2201      	movs	r2, #1
 8001f80:	709a      	strb	r2, [r3, #2]

	HAL_UART_Receive_IT(&huart2, &buffer, 1);		// 受信開始UART2(TO 外部接続機器（YPフォーマット）
 8001f82:	4905      	ldr	r1, [pc, #20]	; (8001f98 <yp_SerialInit+0x20>)
 8001f84:	4b05      	ldr	r3, [pc, #20]	; (8001f9c <yp_SerialInit+0x24>)
 8001f86:	2201      	movs	r2, #1
 8001f88:	0018      	movs	r0, r3
 8001f8a:	f002 fa43 	bl	8004414 <HAL_UART_Receive_IT>

}
 8001f8e:	46c0      	nop			; (mov r8, r8)
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	2000087c 	.word	0x2000087c
 8001f98:	200008b4 	.word	0x200008b4
 8001f9c:	20003184 	.word	0x20003184

08001fa0 <UART2_RxCpltCallback>:
 *	引数	：なし
 *	戻り値	：
 *
 *****************************************************************************/
void	UART2_RxCpltCallback(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0

	uint8_t	rxdat;
	uint8_t	data;

	rxdat = buffer;										// 受信データ抽出
 8001fa6:	230f      	movs	r3, #15
 8001fa8:	18fb      	adds	r3, r7, r3
 8001faa:	4a60      	ldr	r2, [pc, #384]	; (800212c <UART2_RxCpltCallback+0x18c>)
 8001fac:	7812      	ldrb	r2, [r2, #0]
 8001fae:	701a      	strb	r2, [r3, #0]

	// データ受信状態により処理
	switch ( yp_rx.stat ) {
 8001fb0:	4b5f      	ldr	r3, [pc, #380]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8001fb2:	789b      	ldrb	r3, [r3, #2]
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d036      	beq.n	8002026 <UART2_RxCpltCallback+0x86>
 8001fb8:	2b03      	cmp	r3, #3
 8001fba:	d05f      	beq.n	800207c <UART2_RxCpltCallback+0xdc>
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d000      	beq.n	8001fc2 <UART2_RxCpltCallback+0x22>
 8001fc0:	e0a3      	b.n	800210a <UART2_RxCpltCallback+0x16a>
	case RX_ACTVE:										//受信まち
		// 初回受信？
		if ( yp_rx.cnt == 0 ) {
 8001fc2:	4b5b      	ldr	r3, [pc, #364]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d129      	bne.n	800201e <UART2_RxCpltCallback+0x7e>
			data = rxdat & 0xF0;
 8001fca:	1dfb      	adds	r3, r7, #7
 8001fcc:	220f      	movs	r2, #15
 8001fce:	18ba      	adds	r2, r7, r2
 8001fd0:	7812      	ldrb	r2, [r2, #0]
 8001fd2:	210f      	movs	r1, #15
 8001fd4:	438a      	bics	r2, r1
 8001fd6:	701a      	strb	r2, [r3, #0]
			data = data >> 4;
 8001fd8:	1dfb      	adds	r3, r7, #7
 8001fda:	1dfa      	adds	r2, r7, #7
 8001fdc:	7812      	ldrb	r2, [r2, #0]
 8001fde:	0912      	lsrs	r2, r2, #4
 8001fe0:	701a      	strb	r2, [r3, #0]
			if ( ( data != 0 ) && ( data <= 7 ) ) {
 8001fe2:	1dfb      	adds	r3, r7, #7
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d100      	bne.n	8001fec <UART2_RxCpltCallback+0x4c>
 8001fea:	e092      	b.n	8002112 <UART2_RxCpltCallback+0x172>
 8001fec:	1dfb      	adds	r3, r7, #7
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	2b07      	cmp	r3, #7
 8001ff2:	d900      	bls.n	8001ff6 <UART2_RxCpltCallback+0x56>
 8001ff4:	e08d      	b.n	8002112 <UART2_RxCpltCallback+0x172>
				yp_rx.stat = RX_RCVHEAD;				//送信元判定
 8001ff6:	4b4e      	ldr	r3, [pc, #312]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	709a      	strb	r2, [r3, #2]
				yp_rx.buff[yp_rx.cnt] = rxdat;
 8001ffc:	4b4c      	ldr	r3, [pc, #304]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	4a4b      	ldr	r2, [pc, #300]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002002:	18d3      	adds	r3, r2, r3
 8002004:	220f      	movs	r2, #15
 8002006:	18ba      	adds	r2, r7, r2
 8002008:	7812      	ldrb	r2, [r2, #0]
 800200a:	731a      	strb	r2, [r3, #12]
				yp_rx.cnt++;
 800200c:	4b48      	ldr	r3, [pc, #288]	; (8002130 <UART2_RxCpltCallback+0x190>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	1c5a      	adds	r2, r3, #1
 8002012:	4b47      	ldr	r3, [pc, #284]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002014:	605a      	str	r2, [r3, #4]
				yp_rx.rxtmr = 0;
 8002016:	4b46      	ldr	r3, [pc, #280]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002018:	2200      	movs	r2, #0
 800201a:	701a      	strb	r2, [r3, #0]
			}
		} else {
			yp_rx.cnt = 0;
		}
		
		break;
 800201c:	e079      	b.n	8002112 <UART2_RxCpltCallback+0x172>
			yp_rx.cnt = 0;
 800201e:	4b44      	ldr	r3, [pc, #272]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002020:	2200      	movs	r2, #0
 8002022:	605a      	str	r2, [r3, #4]
		break;
 8002024:	e075      	b.n	8002112 <UART2_RxCpltCallback+0x172>

	case RX_RCVHEAD:									/* ヘッダ受信		*/
		yp_rx.buff[yp_rx.cnt] = rxdat;
 8002026:	4b42      	ldr	r3, [pc, #264]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	4a41      	ldr	r2, [pc, #260]	; (8002130 <UART2_RxCpltCallback+0x190>)
 800202c:	18d3      	adds	r3, r2, r3
 800202e:	210f      	movs	r1, #15
 8002030:	187a      	adds	r2, r7, r1
 8002032:	7812      	ldrb	r2, [r2, #0]
 8002034:	731a      	strb	r2, [r3, #12]
		yp_rx.len = rxdat;
 8002036:	187b      	adds	r3, r7, r1
 8002038:	781a      	ldrb	r2, [r3, #0]
 800203a:	4b3d      	ldr	r3, [pc, #244]	; (8002130 <UART2_RxCpltCallback+0x190>)
 800203c:	609a      	str	r2, [r3, #8]
		if ( yp_rx.len > YP_RXBUFMAX ) {
 800203e:	4b3c      	ldr	r3, [pc, #240]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	2b0f      	cmp	r3, #15
 8002044:	dd09      	ble.n	800205a <UART2_RxCpltCallback+0xba>
			/* 受信エラー */
			yp_rx.stat = RX_ACTVE;
 8002046:	4b3a      	ldr	r3, [pc, #232]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002048:	2201      	movs	r2, #1
 800204a:	709a      	strb	r2, [r3, #2]
			yp_rx.len = 0;
 800204c:	4b38      	ldr	r3, [pc, #224]	; (8002130 <UART2_RxCpltCallback+0x190>)
 800204e:	2200      	movs	r2, #0
 8002050:	609a      	str	r2, [r3, #8]
			yp_rx.cnt = 0;
 8002052:	4b37      	ldr	r3, [pc, #220]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002054:	2200      	movs	r2, #0
 8002056:	605a      	str	r2, [r3, #4]
			yp_rx.len = yp_rx.len + ( YPS_HAEDER );
			yp_rx.stat = RX_RCVDATA;
			yp_rx.cnt++;
			yp_rx.rxtmr = 0;
		}
		break;
 8002058:	e05e      	b.n	8002118 <UART2_RxCpltCallback+0x178>
			yp_rx.len = yp_rx.len + ( YPS_HAEDER );
 800205a:	4b35      	ldr	r3, [pc, #212]	; (8002130 <UART2_RxCpltCallback+0x190>)
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	1d5a      	adds	r2, r3, #5
 8002060:	4b33      	ldr	r3, [pc, #204]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002062:	609a      	str	r2, [r3, #8]
			yp_rx.stat = RX_RCVDATA;
 8002064:	4b32      	ldr	r3, [pc, #200]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002066:	2203      	movs	r2, #3
 8002068:	709a      	strb	r2, [r3, #2]
			yp_rx.cnt++;
 800206a:	4b31      	ldr	r3, [pc, #196]	; (8002130 <UART2_RxCpltCallback+0x190>)
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	1c5a      	adds	r2, r3, #1
 8002070:	4b2f      	ldr	r3, [pc, #188]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002072:	605a      	str	r2, [r3, #4]
			yp_rx.rxtmr = 0;
 8002074:	4b2e      	ldr	r3, [pc, #184]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002076:	2200      	movs	r2, #0
 8002078:	701a      	strb	r2, [r3, #0]
		break;
 800207a:	e04d      	b.n	8002118 <UART2_RxCpltCallback+0x178>

	case RX_RCVDATA:									/* データ部受信			*/
		yp_rx.buff[yp_rx.cnt] = rxdat;
 800207c:	4b2c      	ldr	r3, [pc, #176]	; (8002130 <UART2_RxCpltCallback+0x190>)
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	4a2b      	ldr	r2, [pc, #172]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002082:	18d3      	adds	r3, r2, r3
 8002084:	220f      	movs	r2, #15
 8002086:	18ba      	adds	r2, r7, r2
 8002088:	7812      	ldrb	r2, [r2, #0]
 800208a:	731a      	strb	r2, [r3, #12]
		yp_rx.cnt++;
 800208c:	4b28      	ldr	r3, [pc, #160]	; (8002130 <UART2_RxCpltCallback+0x190>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	1c5a      	adds	r2, r3, #1
 8002092:	4b27      	ldr	r3, [pc, #156]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002094:	605a      	str	r2, [r3, #4]
		yp_rx.rxtmr = 0;
 8002096:	4b26      	ldr	r3, [pc, #152]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002098:	2200      	movs	r2, #0
 800209a:	701a      	strb	r2, [r3, #0]
		/* 受信データ長 */
		if ( yp_rx.cnt >= yp_rx.len ) {
 800209c:	4b24      	ldr	r3, [pc, #144]	; (8002130 <UART2_RxCpltCallback+0x190>)
 800209e:	685a      	ldr	r2, [r3, #4]
 80020a0:	4b23      	ldr	r3, [pc, #140]	; (8002130 <UART2_RxCpltCallback+0x190>)
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	db36      	blt.n	8002116 <UART2_RxCpltCallback+0x176>

			/* 受信確定データバッファ取り出し */

            YpSerialBuff_t *p_mail = osMailAlloc(YpSerialRxMailHandle, osWaitForever);
 80020a8:	4b22      	ldr	r3, [pc, #136]	; (8002134 <UART2_RxCpltCallback+0x194>)
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	2301      	movs	r3, #1
 80020ae:	425b      	negs	r3, r3
 80020b0:	0019      	movs	r1, r3
 80020b2:	0010      	movs	r0, r2
 80020b4:	f004 fe1a 	bl	8006cec <osMailAlloc>
 80020b8:	0003      	movs	r3, r0
 80020ba:	60bb      	str	r3, [r7, #8]
            if( p_mail )
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d013      	beq.n	80020ea <UART2_RxCpltCallback+0x14a>
            {
                p_mail->len = yp_rx.len;
 80020c2:	4b1b      	ldr	r3, [pc, #108]	; (8002130 <UART2_RxCpltCallback+0x190>)
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	601a      	str	r2, [r3, #0]
                memcpy(p_mail->buff, yp_rx.buff, p_mail->len);
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	1d18      	adds	r0, r3, #4
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	001a      	movs	r2, r3
 80020d4:	4b18      	ldr	r3, [pc, #96]	; (8002138 <UART2_RxCpltCallback+0x198>)
 80020d6:	0019      	movs	r1, r3
 80020d8:	f007 fa3c 	bl	8009554 <memcpy>
                osMailPut(YpSerialRxMailHandle, p_mail);
 80020dc:	4b15      	ldr	r3, [pc, #84]	; (8002134 <UART2_RxCpltCallback+0x194>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68ba      	ldr	r2, [r7, #8]
 80020e2:	0011      	movs	r1, r2
 80020e4:	0018      	movs	r0, r3
 80020e6:	f004 fe17 	bl	8006d18 <osMailPut>
            }

			//受信バッファクリア
			c_memset( (U1 *)&yp_rx, 0x00, sizeof( YpSerialRx_t ) );
 80020ea:	4b11      	ldr	r3, [pc, #68]	; (8002130 <UART2_RxCpltCallback+0x190>)
 80020ec:	2220      	movs	r2, #32
 80020ee:	2100      	movs	r1, #0
 80020f0:	0018      	movs	r0, r3
 80020f2:	f7fe fabb 	bl	800066c <c_memset>
			yp_rx.stat = RX_ACTVE;
 80020f6:	4b0e      	ldr	r3, [pc, #56]	; (8002130 <UART2_RxCpltCallback+0x190>)
 80020f8:	2201      	movs	r2, #1
 80020fa:	709a      	strb	r2, [r3, #2]
			yp_rx.len = 0;
 80020fc:	4b0c      	ldr	r3, [pc, #48]	; (8002130 <UART2_RxCpltCallback+0x190>)
 80020fe:	2200      	movs	r2, #0
 8002100:	609a      	str	r2, [r3, #8]
			yp_rx.cnt = 0;
 8002102:	4b0b      	ldr	r3, [pc, #44]	; (8002130 <UART2_RxCpltCallback+0x190>)
 8002104:	2200      	movs	r2, #0
 8002106:	605a      	str	r2, [r3, #4]

		}
		break;
 8002108:	e005      	b.n	8002116 <UART2_RxCpltCallback+0x176>

	case RX_RCVERR:
	default:
		yp_rx.stat = RX_RCVERR;
 800210a:	4b09      	ldr	r3, [pc, #36]	; (8002130 <UART2_RxCpltCallback+0x190>)
 800210c:	2204      	movs	r2, #4
 800210e:	709a      	strb	r2, [r3, #2]
		break;
 8002110:	e002      	b.n	8002118 <UART2_RxCpltCallback+0x178>
		break;
 8002112:	46c0      	nop			; (mov r8, r8)
 8002114:	e000      	b.n	8002118 <UART2_RxCpltCallback+0x178>
		break;
 8002116:	46c0      	nop			; (mov r8, r8)
	}

	HAL_UART_Receive_IT(&huart2, &buffer, 1);			//	受信＆割り込み許可
 8002118:	4904      	ldr	r1, [pc, #16]	; (800212c <UART2_RxCpltCallback+0x18c>)
 800211a:	4b08      	ldr	r3, [pc, #32]	; (800213c <UART2_RxCpltCallback+0x19c>)
 800211c:	2201      	movs	r2, #1
 800211e:	0018      	movs	r0, r3
 8002120:	f002 f978 	bl	8004414 <HAL_UART_Receive_IT>

}
 8002124:	46c0      	nop			; (mov r8, r8)
 8002126:	46bd      	mov	sp, r7
 8002128:	b004      	add	sp, #16
 800212a:	bd80      	pop	{r7, pc}
 800212c:	200008b4 	.word	0x200008b4
 8002130:	2000087c 	.word	0x2000087c
 8002134:	20002c94 	.word	0x20002c94
 8002138:	20000888 	.word	0x20000888
 800213c:	20003184 	.word	0x20003184

08002140 <UART2_ErrorCallback>:
/*																	*/
/*		UART2受信エラー処理											*/
/*																	*/
/*------------------------------------------------------------------*/
void	UART2_ErrorCallback(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0

	yp_ResetRxError( );
 8002144:	f000 f83c 	bl	80021c0 <yp_ResetRxError>

}
 8002148:	46c0      	nop			; (mov r8, r8)
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}

0800214e <yp_serial_checksum>:
	return( sum );
}

//--------------------------------------------------------------------------------
static U1 yp_serial_checksum( const U1 *p_frame )
{
 800214e:	b580      	push	{r7, lr}
 8002150:	b086      	sub	sp, #24
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
    U1 sum = 0;
 8002156:	2317      	movs	r3, #23
 8002158:	18fb      	adds	r3, r7, r3
 800215a:	2200      	movs	r2, #0
 800215c:	701a      	strb	r2, [r3, #0]
    U1 len = p_frame[1] + 4;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3301      	adds	r3, #1
 8002162:	781a      	ldrb	r2, [r3, #0]
 8002164:	230f      	movs	r3, #15
 8002166:	18fb      	adds	r3, r7, r3
 8002168:	3204      	adds	r2, #4
 800216a:	701a      	strb	r2, [r3, #0]

    for( int i=0 ; i<len ; i++ )
 800216c:	2300      	movs	r3, #0
 800216e:	613b      	str	r3, [r7, #16]
 8002170:	e00c      	b.n	800218c <yp_serial_checksum+0x3e>
    {
        sum += p_frame[i];
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	18d3      	adds	r3, r2, r3
 8002178:	7819      	ldrb	r1, [r3, #0]
 800217a:	2217      	movs	r2, #23
 800217c:	18bb      	adds	r3, r7, r2
 800217e:	18ba      	adds	r2, r7, r2
 8002180:	7812      	ldrb	r2, [r2, #0]
 8002182:	188a      	adds	r2, r1, r2
 8002184:	701a      	strb	r2, [r3, #0]
    for( int i=0 ; i<len ; i++ )
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	3301      	adds	r3, #1
 800218a:	613b      	str	r3, [r7, #16]
 800218c:	230f      	movs	r3, #15
 800218e:	18fb      	adds	r3, r7, r3
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	429a      	cmp	r2, r3
 8002196:	dbec      	blt.n	8002172 <yp_serial_checksum+0x24>
    }

    return sum;
 8002198:	2317      	movs	r3, #23
 800219a:	18fb      	adds	r3, r7, r3
 800219c:	781b      	ldrb	r3, [r3, #0]
}
 800219e:	0018      	movs	r0, r3
 80021a0:	46bd      	mov	sp, r7
 80021a2:	b006      	add	sp, #24
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <idx_sum>:

//--------------------------------------------------------------------------------
static int idx_sum( const U1 *p_frame )
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b082      	sub	sp, #8
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	6078      	str	r0, [r7, #4]
    return 4 + p_frame[IDX_LEN];
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	3301      	adds	r3, #1
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	3304      	adds	r3, #4
}
 80021b6:	0018      	movs	r0, r3
 80021b8:	46bd      	mov	sp, r7
 80021ba:	b002      	add	sp, #8
 80021bc:	bd80      	pop	{r7, pc}
	...

080021c0 <yp_ResetRxError>:
 *	引数	：なし
 *	戻り値	：なし
 *
 *****************************************************************************/
static void yp_ResetRxError( void )
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0

	// 受信バッファクリア
	c_memset( (U1 *)&yp_rx, 0x00, sizeof( YpSerialRx_t ) );
 80021c4:	4b08      	ldr	r3, [pc, #32]	; (80021e8 <yp_ResetRxError+0x28>)
 80021c6:	2220      	movs	r2, #32
 80021c8:	2100      	movs	r1, #0
 80021ca:	0018      	movs	r0, r3
 80021cc:	f7fe fa4e 	bl	800066c <c_memset>

	yp_rx.stat = RX_ACTVE;
 80021d0:	4b05      	ldr	r3, [pc, #20]	; (80021e8 <yp_ResetRxError+0x28>)
 80021d2:	2201      	movs	r2, #1
 80021d4:	709a      	strb	r2, [r3, #2]

	HAL_UART_Receive_IT(&huart2, &buffer, 1);		// 受信開始UART2(TO 外部接続機器（YPフォーマット）
 80021d6:	4905      	ldr	r1, [pc, #20]	; (80021ec <yp_ResetRxError+0x2c>)
 80021d8:	4b05      	ldr	r3, [pc, #20]	; (80021f0 <yp_ResetRxError+0x30>)
 80021da:	2201      	movs	r2, #1
 80021dc:	0018      	movs	r0, r3
 80021de:	f002 f919 	bl	8004414 <HAL_UART_Receive_IT>

	return;
 80021e2:	46c0      	nop			; (mov r8, r8)
}
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	2000087c 	.word	0x2000087c
 80021ec:	200008b4 	.word	0x200008b4
 80021f0:	20003184 	.word	0x20003184

080021f4 <yp_ClearRxError>:
 *	引数	：なし
 *	戻り値	：なし
 *
 *****************************************************************************/
static void yp_ClearRxError( void )
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80021f8:	b672      	cpsid	i

	/* 受信動作停止 */
    __disable_irq();

	// 受信バッファクリア
	c_memset( (U1 *)&yp_rx, 0x00, sizeof( YpSerialRx_t ) );
 80021fa:	4b09      	ldr	r3, [pc, #36]	; (8002220 <yp_ClearRxError+0x2c>)
 80021fc:	2220      	movs	r2, #32
 80021fe:	2100      	movs	r1, #0
 8002200:	0018      	movs	r0, r3
 8002202:	f7fe fa33 	bl	800066c <c_memset>

	yp_rx.stat = RX_ACTVE;
 8002206:	4b06      	ldr	r3, [pc, #24]	; (8002220 <yp_ClearRxError+0x2c>)
 8002208:	2201      	movs	r2, #1
 800220a:	709a      	strb	r2, [r3, #2]
  __ASM volatile ("cpsie i" : : : "memory");
 800220c:	b662      	cpsie	i

	/* 受信動作開始 */
    __enable_irq();

	HAL_UART_Receive_IT(&huart2, &buffer, 1);		// 受信開始UART2(TO 外部接続機器（YPフォーマット）
 800220e:	4905      	ldr	r1, [pc, #20]	; (8002224 <yp_ClearRxError+0x30>)
 8002210:	4b05      	ldr	r3, [pc, #20]	; (8002228 <yp_ClearRxError+0x34>)
 8002212:	2201      	movs	r2, #1
 8002214:	0018      	movs	r0, r3
 8002216:	f002 f8fd 	bl	8004414 <HAL_UART_Receive_IT>

}
 800221a:	46c0      	nop			; (mov r8, r8)
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	2000087c 	.word	0x2000087c
 8002224:	200008b4 	.word	0x200008b4
 8002228:	20003184 	.word	0x20003184

0800222c <YP_SerialRxCheak>:
 *	戻り値	：なし
 *
 *****************************************************************************/

void YP_SerialRxCheak( void )
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0

	/* 受信ｲﾍﾞﾝﾄがあるか？ */
	switch ( yp_rx.stat ) {
 8002230:	4b0e      	ldr	r3, [pc, #56]	; (800226c <YP_SerialRxCheak+0x40>)
 8002232:	789b      	ldrb	r3, [r3, #2]
 8002234:	2b00      	cmp	r3, #0
 8002236:	db06      	blt.n	8002246 <YP_SerialRxCheak+0x1a>
 8002238:	2b01      	cmp	r3, #1
 800223a:	dd11      	ble.n	8002260 <YP_SerialRxCheak+0x34>
 800223c:	2b04      	cmp	r3, #4
 800223e:	d102      	bne.n	8002246 <YP_SerialRxCheak+0x1a>
		break;

	case RX_RCVERR:			/* 受信ｴﾗｰ検知			*/

		/* 受信ﾘｾｯﾄ */
		yp_ClearRxError();
 8002240:	f7ff ffd8 	bl	80021f4 <yp_ClearRxError>
		break;
 8002244:	e00f      	b.n	8002266 <YP_SerialRxCheak+0x3a>

	default:					/* その他				*/
		yp_rx.rxtmr++;
 8002246:	4b09      	ldr	r3, [pc, #36]	; (800226c <YP_SerialRxCheak+0x40>)
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	3301      	adds	r3, #1
 800224c:	b2da      	uxtb	r2, r3
 800224e:	4b07      	ldr	r3, [pc, #28]	; (800226c <YP_SerialRxCheak+0x40>)
 8002250:	701a      	strb	r2, [r3, #0]
		if ( yp_rx.rxtmr > YPS_RXWTHTM ) {
 8002252:	4b06      	ldr	r3, [pc, #24]	; (800226c <YP_SerialRxCheak+0x40>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	2b0a      	cmp	r3, #10
 8002258:	d904      	bls.n	8002264 <YP_SerialRxCheak+0x38>

			/* 受信ﾘｾｯﾄ */
			yp_ClearRxError();
 800225a:	f7ff ffcb 	bl	80021f4 <yp_ClearRxError>

		}
		break;
 800225e:	e001      	b.n	8002264 <YP_SerialRxCheak+0x38>
		break;
 8002260:	46c0      	nop			; (mov r8, r8)
 8002262:	e000      	b.n	8002266 <YP_SerialRxCheak+0x3a>
		break;
 8002264:	46c0      	nop			; (mov r8, r8)
	}
}
 8002266:	46c0      	nop			; (mov r8, r8)
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	2000087c 	.word	0x2000087c

08002270 <YpSerialRxTaskEntry>:
 *
 *****************************************************************************/
/* USER CODE Header_YpSerialRxTaskEntry */

void YpSerialRxTaskEntry(void const * argument)
{
 8002270:	b590      	push	{r4, r7, lr}
 8002272:	b087      	sub	sp, #28
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN YpSerialRxTaskEntry */
  /* Infinite loop */
  for(;;)
  {
		osEvent event = osMailGet(YpSerialRxMailHandle, osWaitForever);
 8002278:	4b15      	ldr	r3, [pc, #84]	; (80022d0 <YpSerialRxTaskEntry+0x60>)
 800227a:	6819      	ldr	r1, [r3, #0]
 800227c:	2408      	movs	r4, #8
 800227e:	1938      	adds	r0, r7, r4
 8002280:	2301      	movs	r3, #1
 8002282:	425b      	negs	r3, r3
 8002284:	001a      	movs	r2, r3
 8002286:	f004 fd7f 	bl	8006d88 <osMailGet>
		if (event.status == osEventMail )
 800228a:	193b      	adds	r3, r7, r4
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2b20      	cmp	r3, #32
 8002290:	d119      	bne.n	80022c6 <YpSerialRxTaskEntry+0x56>
		{
			YpSerialBuff_t *p_Rxmail = (YpSerialBuff_t *)event.value.p;
 8002292:	2308      	movs	r3, #8
 8002294:	18fb      	adds	r3, r7, r3
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	617b      	str	r3, [r7, #20]
			if (p_Rxmail)
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d012      	beq.n	80022c6 <YpSerialRxTaskEntry+0x56>
			{
				if( p_Rxmail->len )
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d007      	beq.n	80022b8 <YpSerialRxTaskEntry+0x48>
				{

					//受信データ解析
                    parse_yp_serial( (const U1 *)p_Rxmail->buff, p_Rxmail->len );
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	1d1a      	adds	r2, r3, #4
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	0019      	movs	r1, r3
 80022b2:	0010      	movs	r0, r2
 80022b4:	f000 f8d0 	bl	8002458 <parse_yp_serial>

               	}
               	osMailFree(YpSerialRxMailHandle, p_Rxmail);
 80022b8:	4b05      	ldr	r3, [pc, #20]	; (80022d0 <YpSerialRxTaskEntry+0x60>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	697a      	ldr	r2, [r7, #20]
 80022be:	0011      	movs	r1, r2
 80022c0:	0018      	movs	r0, r3
 80022c2:	f004 fdd3 	bl	8006e6c <osMailFree>
           	}
		}
	    osDelay(1);
 80022c6:	2001      	movs	r0, #1
 80022c8:	f004 fa76 	bl	80067b8 <osDelay>
  {
 80022cc:	e7d4      	b.n	8002278 <YpSerialRxTaskEntry+0x8>
 80022ce:	46c0      	nop			; (mov r8, r8)
 80022d0:	20002c94 	.word	0x20002c94

080022d4 <YpSerialTxTaskEntry>:
 *
 *****************************************************************************/
/* USER CODE Header_YpSerialTxTaskEntry */

void YpSerialTxTaskEntry(void const * argument)
{
 80022d4:	b590      	push	{r4, r7, lr}
 80022d6:	b08b      	sub	sp, #44	; 0x2c
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6178      	str	r0, [r7, #20]
  for(;;)
  {
		osEvent event = osMailGet(YpSerialTxMailHandle, osWaitForever);
 80022dc:	4b20      	ldr	r3, [pc, #128]	; (8002360 <YpSerialTxTaskEntry+0x8c>)
 80022de:	6819      	ldr	r1, [r3, #0]
 80022e0:	2418      	movs	r4, #24
 80022e2:	1938      	adds	r0, r7, r4
 80022e4:	2301      	movs	r3, #1
 80022e6:	425b      	negs	r3, r3
 80022e8:	001a      	movs	r2, r3
 80022ea:	f004 fd4d 	bl	8006d88 <osMailGet>
		if (event.status == osEventMail )
 80022ee:	193b      	adds	r3, r7, r4
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2b20      	cmp	r3, #32
 80022f4:	d126      	bne.n	8002344 <YpSerialTxTaskEntry+0x70>
		{
			YpSerialBuff_t *p_mail = (YpSerialBuff_t *)event.value.p;
 80022f6:	2318      	movs	r3, #24
 80022f8:	18fb      	adds	r3, r7, r3
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	627b      	str	r3, [r7, #36]	; 0x24
			if (p_mail)
 80022fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002300:	2b00      	cmp	r3, #0
 8002302:	d01f      	beq.n	8002344 <YpSerialTxTaskEntry+0x70>
			{
				if( p_mail->len )
 8002304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d014      	beq.n	8002336 <YpSerialTxTaskEntry+0x62>
				{
                	yp_tx.len = p_mail->len;
 800230c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	4b14      	ldr	r3, [pc, #80]	; (8002364 <YpSerialTxTaskEntry+0x90>)
 8002312:	601a      	str	r2, [r3, #0]
                	memcpy(yp_tx.buff, p_mail->buff, yp_tx.len);
 8002314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002316:	1d19      	adds	r1, r3, #4
 8002318:	4b12      	ldr	r3, [pc, #72]	; (8002364 <YpSerialTxTaskEntry+0x90>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	001a      	movs	r2, r3
 800231e:	4b12      	ldr	r3, [pc, #72]	; (8002368 <YpSerialTxTaskEntry+0x94>)
 8002320:	0018      	movs	r0, r3
 8002322:	f007 f917 	bl	8009554 <memcpy>

               		HAL_UART_Transmit_DMA(&huart2, (uint8_t *)yp_tx.buff, yp_tx.len);
 8002326:	4b0f      	ldr	r3, [pc, #60]	; (8002364 <YpSerialTxTaskEntry+0x90>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	b29a      	uxth	r2, r3
 800232c:	490e      	ldr	r1, [pc, #56]	; (8002368 <YpSerialTxTaskEntry+0x94>)
 800232e:	4b0f      	ldr	r3, [pc, #60]	; (800236c <YpSerialTxTaskEntry+0x98>)
 8002330:	0018      	movs	r0, r3
 8002332:	f002 f963 	bl	80045fc <HAL_UART_Transmit_DMA>
               	}
               	osMailFree(YpSerialTxMailHandle, p_mail);
 8002336:	4b0a      	ldr	r3, [pc, #40]	; (8002360 <YpSerialTxTaskEntry+0x8c>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800233c:	0011      	movs	r1, r2
 800233e:	0018      	movs	r0, r3
 8002340:	f004 fd94 	bl	8006e6c <osMailFree>
           	}
		}
		//waiting for tx complete signal (or timeout)
		osSignalWait(SIGNAL_YPSERIAL_TXCOMP, yp_tx.len*100);
 8002344:	4b07      	ldr	r3, [pc, #28]	; (8002364 <YpSerialTxTaskEntry+0x90>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2264      	movs	r2, #100	; 0x64
 800234a:	4353      	muls	r3, r2
 800234c:	001a      	movs	r2, r3
 800234e:	003b      	movs	r3, r7
 8002350:	2101      	movs	r1, #1
 8002352:	0018      	movs	r0, r3
 8002354:	f004 fafa 	bl	800694c <osSignalWait>

		osDelay(1);
 8002358:	2001      	movs	r0, #1
 800235a:	f004 fa2d 	bl	80067b8 <osDelay>
  {
 800235e:	e7bd      	b.n	80022dc <YpSerialTxTaskEntry+0x8>
 8002360:	200023c8 	.word	0x200023c8
 8002364:	2000089c 	.word	0x2000089c
 8002368:	200008a0 	.word	0x200008a0
 800236c:	20003184 	.word	0x20003184

08002370 <UART2_TxCpltCallback>:
 *	引数	：なし
 *	戻り値	：なし
 *
 *****************************************************************************/
void UART2_TxCpltCallback( void )
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
    osSignalSet(YpSerialTxHandle, SIGNAL_YPSERIAL_TXCOMP);
 8002374:	4b04      	ldr	r3, [pc, #16]	; (8002388 <UART2_TxCpltCallback+0x18>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2101      	movs	r1, #1
 800237a:	0018      	movs	r0, r3
 800237c:	f004 faac 	bl	80068d8 <osSignalSet>
}
 8002380:	46c0      	nop			; (mov r8, r8)
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	46c0      	nop			; (mov r8, r8)
 8002388:	20003410 	.word	0x20003410

0800238c <tx_yp_serial>:
 *	戻り値	：なし
 *
 *****************************************************************************/
//--------------------------------------------------------------------------------
static void tx_yp_serial( U1 dst_adr, YpSerialCmd_e cmd, const U1 *p_data, int data_len )
{
 800238c:	b5b0      	push	{r4, r5, r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	60ba      	str	r2, [r7, #8]
 8002394:	607b      	str	r3, [r7, #4]
 8002396:	230f      	movs	r3, #15
 8002398:	18fb      	adds	r3, r7, r3
 800239a:	1c02      	adds	r2, r0, #0
 800239c:	701a      	strb	r2, [r3, #0]
 800239e:	230e      	movs	r3, #14
 80023a0:	18fb      	adds	r3, r7, r3
 80023a2:	1c0a      	adds	r2, r1, #0
 80023a4:	701a      	strb	r2, [r3, #0]
    YpSerialBuff_t *p_yps = osMailAlloc( YpSerialTxMailHandle, osWaitForever );
 80023a6:	4b2b      	ldr	r3, [pc, #172]	; (8002454 <tx_yp_serial+0xc8>)
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	2301      	movs	r3, #1
 80023ac:	425b      	negs	r3, r3
 80023ae:	0019      	movs	r1, r3
 80023b0:	0010      	movs	r0, r2
 80023b2:	f004 fc9b 	bl	8006cec <osMailAlloc>
 80023b6:	0003      	movs	r3, r0
 80023b8:	617b      	str	r3, [r7, #20]
    
    if( p_yps )
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d045      	beq.n	800244c <tx_yp_serial+0xc0>
    {
        memset( p_yps, 0, sizeof(*p_yps) );
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	2218      	movs	r2, #24
 80023c4:	2100      	movs	r1, #0
 80023c6:	0018      	movs	r0, r3
 80023c8:	f007 f8cd 	bl	8009566 <memset>

        p_yps->buff[IDX_ADR] = (U1)((ADR_SELF << 4) | (dst_adr & 0x0f));
 80023cc:	230f      	movs	r3, #15
 80023ce:	18fb      	adds	r3, r7, r3
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	b25b      	sxtb	r3, r3
 80023d4:	220f      	movs	r2, #15
 80023d6:	4013      	ands	r3, r2
 80023d8:	b25b      	sxtb	r3, r3
 80023da:	2240      	movs	r2, #64	; 0x40
 80023dc:	4252      	negs	r2, r2
 80023de:	4313      	orrs	r3, r2
 80023e0:	b25b      	sxtb	r3, r3
 80023e2:	b2da      	uxtb	r2, r3
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	711a      	strb	r2, [r3, #4]
        p_yps->buff[IDX_LEN] = (U1)data_len;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	b2da      	uxtb	r2, r3
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	715a      	strb	r2, [r3, #5]
        p_yps->buff[IDX_SCR] = NO_SCR;
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	227a      	movs	r2, #122	; 0x7a
 80023f4:	719a      	strb	r2, [r3, #6]
        p_yps->buff[IDX_CMD] = (U1)cmd;
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	220e      	movs	r2, #14
 80023fa:	18ba      	adds	r2, r7, r2
 80023fc:	7812      	ldrb	r2, [r2, #0]
 80023fe:	71da      	strb	r2, [r3, #7]
        if( p_data )
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d006      	beq.n	8002414 <tx_yp_serial+0x88>
        {
            memcpy(&p_yps->buff[IDX_DAT], p_data, data_len );
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	3308      	adds	r3, #8
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	68b9      	ldr	r1, [r7, #8]
 800240e:	0018      	movs	r0, r3
 8002410:	f007 f8a0 	bl	8009554 <memcpy>
        }

		/* 送信するﾁｪｯｸｻﾑを計算して送信ﾃﾞｰﾀとしてｾｯﾄする*/
		/* ﾁｪｯｸｻﾑ算出 */
        p_yps->buff[idx_sum(p_yps->buff)] = yp_serial_checksum( p_yps->buff );
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	1d1d      	adds	r5, r3, #4
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	3304      	adds	r3, #4
 800241c:	0018      	movs	r0, r3
 800241e:	f7ff fec2 	bl	80021a6 <idx_sum>
 8002422:	0004      	movs	r4, r0
 8002424:	0028      	movs	r0, r5
 8002426:	f7ff fe92 	bl	800214e <yp_serial_checksum>
 800242a:	0003      	movs	r3, r0
 800242c:	001a      	movs	r2, r3
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	191b      	adds	r3, r3, r4
 8002432:	711a      	strb	r2, [r3, #4]

        p_yps->len = 5 + p_yps->buff[IDX_LEN];
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	795b      	ldrb	r3, [r3, #5]
 8002438:	1d5a      	adds	r2, r3, #5
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	601a      	str	r2, [r3, #0]

        osMailPut(YpSerialTxMailHandle, p_yps);
 800243e:	4b05      	ldr	r3, [pc, #20]	; (8002454 <tx_yp_serial+0xc8>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	697a      	ldr	r2, [r7, #20]
 8002444:	0011      	movs	r1, r2
 8002446:	0018      	movs	r0, r3
 8002448:	f004 fc66 	bl	8006d18 <osMailPut>
    }
}
 800244c:	46c0      	nop			; (mov r8, r8)
 800244e:	46bd      	mov	sp, r7
 8002450:	b006      	add	sp, #24
 8002452:	bdb0      	pop	{r4, r5, r7, pc}
 8002454:	200023c8 	.word	0x200023c8

08002458 <parse_yp_serial>:
//
//		受信データ解析
//
//--------------------------------------------------------------------------------
static Bool parse_yp_serial( const U1 *p_buff, int len )
{
 8002458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800245a:	b08d      	sub	sp, #52	; 0x34
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]

	// CHECKSUM判定
    if( yp_serial_checksum(p_buff) != p_buff[idx_sum(p_buff)] )
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	0018      	movs	r0, r3
 8002466:	f7ff fe72 	bl	800214e <yp_serial_checksum>
 800246a:	0003      	movs	r3, r0
 800246c:	001c      	movs	r4, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	0018      	movs	r0, r3
 8002472:	f7ff fe98 	bl	80021a6 <idx_sum>
 8002476:	0003      	movs	r3, r0
 8002478:	001a      	movs	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	189b      	adds	r3, r3, r2
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	429c      	cmp	r4, r3
 8002482:	d001      	beq.n	8002488 <parse_yp_serial+0x30>
    {
        return false;
 8002484:	2300      	movs	r3, #0
 8002486:	e0ae      	b.n	80025e6 <parse_yp_serial+0x18e>
    }

	// スクランブル７A判定
    if( p_buff[IDX_SCR] != 0x7A )
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3302      	adds	r3, #2
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	2b7a      	cmp	r3, #122	; 0x7a
 8002490:	d001      	beq.n	8002496 <parse_yp_serial+0x3e>
    {
        return false;
 8002492:	2300      	movs	r3, #0
 8002494:	e0a7      	b.n	80025e6 <parse_yp_serial+0x18e>
    }

	// アドレス設定
    U1 src_adr = GET_SRCADR(p_buff[IDX_ADR]);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	781a      	ldrb	r2, [r3, #0]
 800249a:	232f      	movs	r3, #47	; 0x2f
 800249c:	18fb      	adds	r3, r7, r3
 800249e:	0912      	lsrs	r2, r2, #4
 80024a0:	701a      	strb	r2, [r3, #0]

    switch( p_buff[IDX_CMD] )
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	3303      	adds	r3, #3
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	3ba0      	subs	r3, #160	; 0xa0
 80024aa:	2b04      	cmp	r3, #4
 80024ac:	d900      	bls.n	80024b0 <parse_yp_serial+0x58>
 80024ae:	e094      	b.n	80025da <parse_yp_serial+0x182>
 80024b0:	009a      	lsls	r2, r3, #2
 80024b2:	4b4f      	ldr	r3, [pc, #316]	; (80025f0 <parse_yp_serial+0x198>)
 80024b4:	18d3      	adds	r3, r2, r3
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	469f      	mov	pc, r3
			  	U1 ret_status;
			  	U1 ret_cardkind;
			  	U1 ret_err;
				
				// ステータス要求
				req_status(&ret_status, &ret_cardkind,	&ret_err );
 80024ba:	241d      	movs	r4, #29
 80024bc:	193a      	adds	r2, r7, r4
 80024be:	251e      	movs	r5, #30
 80024c0:	1979      	adds	r1, r7, r5
 80024c2:	261f      	movs	r6, #31
 80024c4:	19bb      	adds	r3, r7, r6
 80024c6:	0018      	movs	r0, r3
 80024c8:	f7fe fe92 	bl	80011f0 <req_status>

				//ステータスセット 
				ret_code[0] = ret_status;
 80024cc:	19bb      	adds	r3, r7, r6
 80024ce:	781a      	ldrb	r2, [r3, #0]
 80024d0:	2120      	movs	r1, #32
 80024d2:	187b      	adds	r3, r7, r1
 80024d4:	701a      	strb	r2, [r3, #0]
				//カード種別セット 
				ret_code[1] = ret_cardkind;
 80024d6:	197b      	adds	r3, r7, r5
 80024d8:	781a      	ldrb	r2, [r3, #0]
 80024da:	187b      	adds	r3, r7, r1
 80024dc:	705a      	strb	r2, [r3, #1]
				//エラーコードセット 
				ret_code[2] = ret_err;
 80024de:	193b      	adds	r3, r7, r4
 80024e0:	781a      	ldrb	r2, [r3, #0]
 80024e2:	187b      	adds	r3, r7, r1
 80024e4:	709a      	strb	r2, [r3, #2]

				tx_yp_serial( src_adr, Cmd_YpSerialStatus, &ret_code[0], sizeof(ret_code) );
 80024e6:	187a      	adds	r2, r7, r1
 80024e8:	232f      	movs	r3, #47	; 0x2f
 80024ea:	18fb      	adds	r3, r7, r3
 80024ec:	7818      	ldrb	r0, [r3, #0]
 80024ee:	2303      	movs	r3, #3
 80024f0:	21a0      	movs	r1, #160	; 0xa0
 80024f2:	f7ff ff4b 	bl	800238c <tx_yp_serial>
							//アドレス    　　コマンド　　　　データ　　　　　　データ長

			}
	        break;
 80024f6:	e075      	b.n	80025e4 <parse_yp_serial+0x18c>

	case	ReqCmd_YpSerialReset:	// 0xA1
			{
				// リセット応答
		  		U1 ret_code[1] = {0x00};// 0x00 fix
 80024f8:	211c      	movs	r1, #28
 80024fa:	187b      	adds	r3, r7, r1
 80024fc:	2200      	movs	r2, #0
 80024fe:	701a      	strb	r2, [r3, #0]
				tx_yp_serial( src_adr, Cmd_YpSerialReset, &ret_code[0], sizeof(ret_code) );
 8002500:	187a      	adds	r2, r7, r1
 8002502:	232f      	movs	r3, #47	; 0x2f
 8002504:	18fb      	adds	r3, r7, r3
 8002506:	7818      	ldrb	r0, [r3, #0]
 8002508:	2301      	movs	r3, #1
 800250a:	21a1      	movs	r1, #161	; 0xa1
 800250c:	f7ff ff3e 	bl	800238c <tx_yp_serial>



			}        
		
			break;
 8002510:	e068      	b.n	80025e4 <parse_yp_serial+0x18c>
				// カード種別要求
		  		U1 ret_code[1];
				U1 p;

				// 変更データ設定
				p = p_buff[IDX_DAT];
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	791a      	ldrb	r2, [r3, #4]
 8002516:	2117      	movs	r1, #23
 8002518:	187b      	adds	r3, r7, r1
 800251a:	701a      	strb	r2, [r3, #0]
				req_chgkind(&p);
 800251c:	187b      	adds	r3, r7, r1
 800251e:	0018      	movs	r0, r3
 8002520:	f7fe fe8c 	bl	800123c <req_chgkind>

		  		
				// カード読取種別応答
		  		ret_code[0] = p_buff[IDX_DAT];
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	791a      	ldrb	r2, [r3, #4]
 8002528:	2118      	movs	r1, #24
 800252a:	187b      	adds	r3, r7, r1
 800252c:	701a      	strb	r2, [r3, #0]
		  		
				tx_yp_serial( src_adr, Cmd_YpSerialReqKind, &ret_code[0], sizeof(ret_code) );
 800252e:	187a      	adds	r2, r7, r1
 8002530:	232f      	movs	r3, #47	; 0x2f
 8002532:	18fb      	adds	r3, r7, r3
 8002534:	7818      	ldrb	r0, [r3, #0]
 8002536:	2301      	movs	r3, #1
 8002538:	21a2      	movs	r1, #162	; 0xa2
 800253a:	f7ff ff27 	bl	800238c <tx_yp_serial>


			}        
        	break;
 800253e:	e051      	b.n	80025e4 <parse_yp_serial+0x18c>
// TEST

	case	ReqCmd_YpSerialReserve1:	// 0xA3
			{
				// メイン制御へデータ送信   
		    	MainControlBuff_t *p_mail = osMailAlloc(MainControlMailHandle, osWaitForever);
 8002540:	4b2c      	ldr	r3, [pc, #176]	; (80025f4 <parse_yp_serial+0x19c>)
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	2301      	movs	r3, #1
 8002546:	425b      	negs	r3, r3
 8002548:	0019      	movs	r1, r3
 800254a:	0010      	movs	r0, r2
 800254c:	f004 fbce 	bl	8006cec <osMailAlloc>
 8002550:	0003      	movs	r3, r0
 8002552:	627b      	str	r3, [r7, #36]	; 0x24
            	if( p_mail )
 8002554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002556:	2b00      	cmp	r3, #0
 8002558:	d041      	beq.n	80025de <parse_yp_serial+0x186>
            	{
                	p_mail->status = RX_YPSERIAL;
 800255a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
                	p_mail->len = len;
 8002560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002562:	683a      	ldr	r2, [r7, #0]
 8002564:	605a      	str	r2, [r3, #4]
                	memcpy(p_mail->buff, p_buff, len);
 8002566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002568:	3308      	adds	r3, #8
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	6879      	ldr	r1, [r7, #4]
 800256e:	0018      	movs	r0, r3
 8002570:	f006 fff0 	bl	8009554 <memcpy>
                	osMailPut(MainControlMailHandle, p_mail);
 8002574:	4b1f      	ldr	r3, [pc, #124]	; (80025f4 <parse_yp_serial+0x19c>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800257a:	0011      	movs	r1, r2
 800257c:	0018      	movs	r0, r3
 800257e:	f004 fbcb 	bl	8006d18 <osMailPut>
            	}
	        }	
			break;
 8002582:	e02c      	b.n	80025de <parse_yp_serial+0x186>

	case	ReqCmd_YpSerialReserve2: // 0xA4
			//TEST
			{
			  	U1 ret_code[15];
				tx_yp_serial( src_adr, Cmd_YpSerialReserve2, &ret_code[0], sizeof(ret_code) );
 8002584:	2308      	movs	r3, #8
 8002586:	18fa      	adds	r2, r7, r3
 8002588:	232f      	movs	r3, #47	; 0x2f
 800258a:	18fb      	adds	r3, r7, r3
 800258c:	7818      	ldrb	r0, [r3, #0]
 800258e:	230f      	movs	r3, #15
 8002590:	21a4      	movs	r1, #164	; 0xa4
 8002592:	f7ff fefb 	bl	800238c <tx_yp_serial>

		    	MainControlBuff_t *p_mail = osMailAlloc(MainControlMailHandle, osWaitForever);
 8002596:	4b17      	ldr	r3, [pc, #92]	; (80025f4 <parse_yp_serial+0x19c>)
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	2301      	movs	r3, #1
 800259c:	425b      	negs	r3, r3
 800259e:	0019      	movs	r1, r3
 80025a0:	0010      	movs	r0, r2
 80025a2:	f004 fba3 	bl	8006cec <osMailAlloc>
 80025a6:	0003      	movs	r3, r0
 80025a8:	62bb      	str	r3, [r7, #40]	; 0x28
            	if( p_mail )
 80025aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d018      	beq.n	80025e2 <parse_yp_serial+0x18a>
            	{
                	p_mail->status = RX_YPSERIAL;
 80025b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]
                	p_mail->len = len;
 80025b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	605a      	str	r2, [r3, #4]
                	memcpy(p_mail->buff, p_buff, len);
 80025bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025be:	3308      	adds	r3, #8
 80025c0:	683a      	ldr	r2, [r7, #0]
 80025c2:	6879      	ldr	r1, [r7, #4]
 80025c4:	0018      	movs	r0, r3
 80025c6:	f006 ffc5 	bl	8009554 <memcpy>
                	osMailPut(MainControlMailHandle, p_mail);
 80025ca:	4b0a      	ldr	r3, [pc, #40]	; (80025f4 <parse_yp_serial+0x19c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80025d0:	0011      	movs	r1, r2
 80025d2:	0018      	movs	r0, r3
 80025d4:	f004 fba0 	bl	8006d18 <osMailPut>


			}        
//TEST
			
        	break;
 80025d8:	e003      	b.n	80025e2 <parse_yp_serial+0x18a>


    default:
	    	return false;
 80025da:	2300      	movs	r3, #0
 80025dc:	e003      	b.n	80025e6 <parse_yp_serial+0x18e>
			break;
 80025de:	46c0      	nop			; (mov r8, r8)
 80025e0:	e000      	b.n	80025e4 <parse_yp_serial+0x18c>
        	break;
 80025e2:	46c0      	nop			; (mov r8, r8)

    }
    return true;
 80025e4:	2301      	movs	r3, #1
}
 80025e6:	0018      	movs	r0, r3
 80025e8:	46bd      	mov	sp, r7
 80025ea:	b00d      	add	sp, #52	; 0x34
 80025ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025ee:	46c0      	nop			; (mov r8, r8)
 80025f0:	080098e0 	.word	0x080098e0
 80025f4:	200025e0 	.word	0x200025e0

080025f8 <req_tx_yp_serial>:
//
//			送信要求
//
//---------------------------------------
void	req_tx_yp_serial( U1 src_adr, U1 command, const U1 *p_data, U1 len )
{
 80025f8:	b590      	push	{r4, r7, lr}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	0004      	movs	r4, r0
 8002600:	0008      	movs	r0, r1
 8002602:	603a      	str	r2, [r7, #0]
 8002604:	0019      	movs	r1, r3
 8002606:	1dfb      	adds	r3, r7, #7
 8002608:	1c22      	adds	r2, r4, #0
 800260a:	701a      	strb	r2, [r3, #0]
 800260c:	1dbb      	adds	r3, r7, #6
 800260e:	1c02      	adds	r2, r0, #0
 8002610:	701a      	strb	r2, [r3, #0]
 8002612:	1d7b      	adds	r3, r7, #5
 8002614:	1c0a      	adds	r2, r1, #0
 8002616:	701a      	strb	r2, [r3, #0]

	tx_yp_serial( src_adr, command, &p_data[0], len );
 8002618:	1d7b      	adds	r3, r7, #5
 800261a:	781c      	ldrb	r4, [r3, #0]
 800261c:	683a      	ldr	r2, [r7, #0]
 800261e:	1dbb      	adds	r3, r7, #6
 8002620:	7819      	ldrb	r1, [r3, #0]
 8002622:	1dfb      	adds	r3, r7, #7
 8002624:	7818      	ldrb	r0, [r3, #0]
 8002626:	0023      	movs	r3, r4
 8002628:	f7ff feb0 	bl	800238c <tx_yp_serial>

}
 800262c:	46c0      	nop			; (mov r8, r8)
 800262e:	46bd      	mov	sp, r7
 8002630:	b003      	add	sp, #12
 8002632:	bd90      	pop	{r4, r7, pc}

08002634 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002634:	480d      	ldr	r0, [pc, #52]	; (800266c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002636:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002638:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800263a:	e003      	b.n	8002644 <LoopCopyDataInit>

0800263c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800263c:	4b0c      	ldr	r3, [pc, #48]	; (8002670 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800263e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002640:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002642:	3104      	adds	r1, #4

08002644 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002644:	480b      	ldr	r0, [pc, #44]	; (8002674 <LoopForever+0xa>)
  ldr r3, =_edata
 8002646:	4b0c      	ldr	r3, [pc, #48]	; (8002678 <LoopForever+0xe>)
  adds r2, r0, r1
 8002648:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800264a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800264c:	d3f6      	bcc.n	800263c <CopyDataInit>
  ldr r2, =_sbss
 800264e:	4a0b      	ldr	r2, [pc, #44]	; (800267c <LoopForever+0x12>)
  b LoopFillZerobss
 8002650:	e002      	b.n	8002658 <LoopFillZerobss>

08002652 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002652:	2300      	movs	r3, #0
  str  r3, [r2]
 8002654:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002656:	3204      	adds	r2, #4

08002658 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8002658:	4b09      	ldr	r3, [pc, #36]	; (8002680 <LoopForever+0x16>)
  cmp r2, r3
 800265a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800265c:	d3f9      	bcc.n	8002652 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800265e:	f7ff f91f 	bl	80018a0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002662:	f006 ff53 	bl	800950c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002666:	f7fe f875 	bl	8000754 <main>

0800266a <LoopForever>:

LoopForever:
    b LoopForever
 800266a:	e7fe      	b.n	800266a <LoopForever>
  ldr   r0, =_estack
 800266c:	20009000 	.word	0x20009000
  ldr r3, =_sidata
 8002670:	08009954 	.word	0x08009954
  ldr r0, =_sdata
 8002674:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002678:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 800267c:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8002680:	20003954 	.word	0x20003954

08002684 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002684:	e7fe      	b.n	8002684 <ADC1_COMP_IRQHandler>
	...

08002688 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800268e:	1dfb      	adds	r3, r7, #7
 8002690:	2200      	movs	r2, #0
 8002692:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002694:	4b0b      	ldr	r3, [pc, #44]	; (80026c4 <HAL_Init+0x3c>)
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	4b0a      	ldr	r3, [pc, #40]	; (80026c4 <HAL_Init+0x3c>)
 800269a:	2180      	movs	r1, #128	; 0x80
 800269c:	0049      	lsls	r1, r1, #1
 800269e:	430a      	orrs	r2, r1
 80026a0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026a2:	2000      	movs	r0, #0
 80026a4:	f7ff f84e 	bl	8001744 <HAL_InitTick>
 80026a8:	1e03      	subs	r3, r0, #0
 80026aa:	d003      	beq.n	80026b4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80026ac:	1dfb      	adds	r3, r7, #7
 80026ae:	2201      	movs	r2, #1
 80026b0:	701a      	strb	r2, [r3, #0]
 80026b2:	e001      	b.n	80026b8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80026b4:	f7fe ff10 	bl	80014d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026b8:	1dfb      	adds	r3, r7, #7
 80026ba:	781b      	ldrb	r3, [r3, #0]
}
 80026bc:	0018      	movs	r0, r3
 80026be:	46bd      	mov	sp, r7
 80026c0:	b002      	add	sp, #8
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	40022000 	.word	0x40022000

080026c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026cc:	4b04      	ldr	r3, [pc, #16]	; (80026e0 <HAL_IncTick+0x18>)
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	4b04      	ldr	r3, [pc, #16]	; (80026e4 <HAL_IncTick+0x1c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	18d2      	adds	r2, r2, r3
 80026d6:	4b02      	ldr	r3, [pc, #8]	; (80026e0 <HAL_IncTick+0x18>)
 80026d8:	601a      	str	r2, [r3, #0]
}
 80026da:	46c0      	nop			; (mov r8, r8)
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	20003910 	.word	0x20003910
 80026e4:	20000008 	.word	0x20000008

080026e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  return uwTick;
 80026ec:	4b02      	ldr	r3, [pc, #8]	; (80026f8 <HAL_GetTick+0x10>)
 80026ee:	681b      	ldr	r3, [r3, #0]
}
 80026f0:	0018      	movs	r0, r3
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	46c0      	nop			; (mov r8, r8)
 80026f8:	20003910 	.word	0x20003910

080026fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	0002      	movs	r2, r0
 8002704:	1dfb      	adds	r3, r7, #7
 8002706:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002708:	1dfb      	adds	r3, r7, #7
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	2b7f      	cmp	r3, #127	; 0x7f
 800270e:	d809      	bhi.n	8002724 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002710:	1dfb      	adds	r3, r7, #7
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	001a      	movs	r2, r3
 8002716:	231f      	movs	r3, #31
 8002718:	401a      	ands	r2, r3
 800271a:	4b04      	ldr	r3, [pc, #16]	; (800272c <__NVIC_EnableIRQ+0x30>)
 800271c:	2101      	movs	r1, #1
 800271e:	4091      	lsls	r1, r2
 8002720:	000a      	movs	r2, r1
 8002722:	601a      	str	r2, [r3, #0]
  }
}
 8002724:	46c0      	nop			; (mov r8, r8)
 8002726:	46bd      	mov	sp, r7
 8002728:	b002      	add	sp, #8
 800272a:	bd80      	pop	{r7, pc}
 800272c:	e000e100 	.word	0xe000e100

08002730 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002730:	b590      	push	{r4, r7, lr}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	0002      	movs	r2, r0
 8002738:	6039      	str	r1, [r7, #0]
 800273a:	1dfb      	adds	r3, r7, #7
 800273c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800273e:	1dfb      	adds	r3, r7, #7
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	2b7f      	cmp	r3, #127	; 0x7f
 8002744:	d828      	bhi.n	8002798 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002746:	4a2f      	ldr	r2, [pc, #188]	; (8002804 <__NVIC_SetPriority+0xd4>)
 8002748:	1dfb      	adds	r3, r7, #7
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	b25b      	sxtb	r3, r3
 800274e:	089b      	lsrs	r3, r3, #2
 8002750:	33c0      	adds	r3, #192	; 0xc0
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	589b      	ldr	r3, [r3, r2]
 8002756:	1dfa      	adds	r2, r7, #7
 8002758:	7812      	ldrb	r2, [r2, #0]
 800275a:	0011      	movs	r1, r2
 800275c:	2203      	movs	r2, #3
 800275e:	400a      	ands	r2, r1
 8002760:	00d2      	lsls	r2, r2, #3
 8002762:	21ff      	movs	r1, #255	; 0xff
 8002764:	4091      	lsls	r1, r2
 8002766:	000a      	movs	r2, r1
 8002768:	43d2      	mvns	r2, r2
 800276a:	401a      	ands	r2, r3
 800276c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	019b      	lsls	r3, r3, #6
 8002772:	22ff      	movs	r2, #255	; 0xff
 8002774:	401a      	ands	r2, r3
 8002776:	1dfb      	adds	r3, r7, #7
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	0018      	movs	r0, r3
 800277c:	2303      	movs	r3, #3
 800277e:	4003      	ands	r3, r0
 8002780:	00db      	lsls	r3, r3, #3
 8002782:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002784:	481f      	ldr	r0, [pc, #124]	; (8002804 <__NVIC_SetPriority+0xd4>)
 8002786:	1dfb      	adds	r3, r7, #7
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	b25b      	sxtb	r3, r3
 800278c:	089b      	lsrs	r3, r3, #2
 800278e:	430a      	orrs	r2, r1
 8002790:	33c0      	adds	r3, #192	; 0xc0
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002796:	e031      	b.n	80027fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002798:	4a1b      	ldr	r2, [pc, #108]	; (8002808 <__NVIC_SetPriority+0xd8>)
 800279a:	1dfb      	adds	r3, r7, #7
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	0019      	movs	r1, r3
 80027a0:	230f      	movs	r3, #15
 80027a2:	400b      	ands	r3, r1
 80027a4:	3b08      	subs	r3, #8
 80027a6:	089b      	lsrs	r3, r3, #2
 80027a8:	3306      	adds	r3, #6
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	18d3      	adds	r3, r2, r3
 80027ae:	3304      	adds	r3, #4
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	1dfa      	adds	r2, r7, #7
 80027b4:	7812      	ldrb	r2, [r2, #0]
 80027b6:	0011      	movs	r1, r2
 80027b8:	2203      	movs	r2, #3
 80027ba:	400a      	ands	r2, r1
 80027bc:	00d2      	lsls	r2, r2, #3
 80027be:	21ff      	movs	r1, #255	; 0xff
 80027c0:	4091      	lsls	r1, r2
 80027c2:	000a      	movs	r2, r1
 80027c4:	43d2      	mvns	r2, r2
 80027c6:	401a      	ands	r2, r3
 80027c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	019b      	lsls	r3, r3, #6
 80027ce:	22ff      	movs	r2, #255	; 0xff
 80027d0:	401a      	ands	r2, r3
 80027d2:	1dfb      	adds	r3, r7, #7
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	0018      	movs	r0, r3
 80027d8:	2303      	movs	r3, #3
 80027da:	4003      	ands	r3, r0
 80027dc:	00db      	lsls	r3, r3, #3
 80027de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027e0:	4809      	ldr	r0, [pc, #36]	; (8002808 <__NVIC_SetPriority+0xd8>)
 80027e2:	1dfb      	adds	r3, r7, #7
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	001c      	movs	r4, r3
 80027e8:	230f      	movs	r3, #15
 80027ea:	4023      	ands	r3, r4
 80027ec:	3b08      	subs	r3, #8
 80027ee:	089b      	lsrs	r3, r3, #2
 80027f0:	430a      	orrs	r2, r1
 80027f2:	3306      	adds	r3, #6
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	18c3      	adds	r3, r0, r3
 80027f8:	3304      	adds	r3, #4
 80027fa:	601a      	str	r2, [r3, #0]
}
 80027fc:	46c0      	nop			; (mov r8, r8)
 80027fe:	46bd      	mov	sp, r7
 8002800:	b003      	add	sp, #12
 8002802:	bd90      	pop	{r4, r7, pc}
 8002804:	e000e100 	.word	0xe000e100
 8002808:	e000ed00 	.word	0xe000ed00

0800280c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	60b9      	str	r1, [r7, #8]
 8002814:	607a      	str	r2, [r7, #4]
 8002816:	210f      	movs	r1, #15
 8002818:	187b      	adds	r3, r7, r1
 800281a:	1c02      	adds	r2, r0, #0
 800281c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800281e:	68ba      	ldr	r2, [r7, #8]
 8002820:	187b      	adds	r3, r7, r1
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	b25b      	sxtb	r3, r3
 8002826:	0011      	movs	r1, r2
 8002828:	0018      	movs	r0, r3
 800282a:	f7ff ff81 	bl	8002730 <__NVIC_SetPriority>
}
 800282e:	46c0      	nop			; (mov r8, r8)
 8002830:	46bd      	mov	sp, r7
 8002832:	b004      	add	sp, #16
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	0002      	movs	r2, r0
 800283e:	1dfb      	adds	r3, r7, #7
 8002840:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002842:	1dfb      	adds	r3, r7, #7
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	b25b      	sxtb	r3, r3
 8002848:	0018      	movs	r0, r3
 800284a:	f7ff ff57 	bl	80026fc <__NVIC_EnableIRQ>
}
 800284e:	46c0      	nop			; (mov r8, r8)
 8002850:	46bd      	mov	sp, r7
 8002852:	b002      	add	sp, #8
 8002854:	bd80      	pop	{r7, pc}
	...

08002858 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d101      	bne.n	800286a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e077      	b.n	800295a <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a3d      	ldr	r2, [pc, #244]	; (8002964 <HAL_DMA_Init+0x10c>)
 8002870:	4694      	mov	ip, r2
 8002872:	4463      	add	r3, ip
 8002874:	2114      	movs	r1, #20
 8002876:	0018      	movs	r0, r3
 8002878:	f7fd fc46 	bl	8000108 <__udivsi3>
 800287c:	0003      	movs	r3, r0
 800287e:	009a      	lsls	r2, r3, #2
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2225      	movs	r2, #37	; 0x25
 8002888:	2102      	movs	r1, #2
 800288a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4934      	ldr	r1, [pc, #208]	; (8002968 <HAL_DMA_Init+0x110>)
 8002898:	400a      	ands	r2, r1
 800289a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	6819      	ldr	r1, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	689a      	ldr	r2, [r3, #8]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	431a      	orrs	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	691b      	ldr	r3, [r3, #16]
 80028b0:	431a      	orrs	r2, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	695b      	ldr	r3, [r3, #20]
 80028b6:	431a      	orrs	r2, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	431a      	orrs	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	69db      	ldr	r3, [r3, #28]
 80028c2:	431a      	orrs	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a1b      	ldr	r3, [r3, #32]
 80028c8:	431a      	orrs	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	0018      	movs	r0, r3
 80028d6:	f000 fa3d 	bl	8002d54 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	689a      	ldr	r2, [r3, #8]
 80028de:	2380      	movs	r3, #128	; 0x80
 80028e0:	01db      	lsls	r3, r3, #7
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d102      	bne.n	80028ec <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685a      	ldr	r2, [r3, #4]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028f4:	21ff      	movs	r1, #255	; 0xff
 80028f6:	400a      	ands	r2, r1
 80028f8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002902:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d011      	beq.n	8002930 <HAL_DMA_Init+0xd8>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	2b04      	cmp	r3, #4
 8002912:	d80d      	bhi.n	8002930 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	0018      	movs	r0, r3
 8002918:	f000 fa48 	bl	8002dac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002920:	2200      	movs	r2, #0
 8002922:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800292c:	605a      	str	r2, [r3, #4]
 800292e:	e008      	b.n	8002942 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2225      	movs	r2, #37	; 0x25
 800294c:	2101      	movs	r1, #1
 800294e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2224      	movs	r2, #36	; 0x24
 8002954:	2100      	movs	r1, #0
 8002956:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	0018      	movs	r0, r3
 800295c:	46bd      	mov	sp, r7
 800295e:	b002      	add	sp, #8
 8002960:	bd80      	pop	{r7, pc}
 8002962:	46c0      	nop			; (mov r8, r8)
 8002964:	bffdfff8 	.word	0xbffdfff8
 8002968:	ffff800f 	.word	0xffff800f

0800296c <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b086      	sub	sp, #24
 8002970:	af00      	add	r7, sp, #0
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	607a      	str	r2, [r7, #4]
 8002978:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800297a:	2317      	movs	r3, #23
 800297c:	18fb      	adds	r3, r7, r3
 800297e:	2200      	movs	r2, #0
 8002980:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2224      	movs	r2, #36	; 0x24
 8002986:	5c9b      	ldrb	r3, [r3, r2]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d101      	bne.n	8002990 <HAL_DMA_Start_IT+0x24>
 800298c:	2302      	movs	r3, #2
 800298e:	e070      	b.n	8002a72 <HAL_DMA_Start_IT+0x106>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2224      	movs	r2, #36	; 0x24
 8002994:	2101      	movs	r1, #1
 8002996:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2225      	movs	r2, #37	; 0x25
 800299c:	5c9b      	ldrb	r3, [r3, r2]
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d157      	bne.n	8002a54 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2225      	movs	r2, #37	; 0x25
 80029a8:	2102      	movs	r1, #2
 80029aa:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2200      	movs	r2, #0
 80029b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2101      	movs	r1, #1
 80029be:	438a      	bics	r2, r1
 80029c0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	68b9      	ldr	r1, [r7, #8]
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 f983 	bl	8002cd4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d008      	beq.n	80029e8 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	210e      	movs	r1, #14
 80029e2:	430a      	orrs	r2, r1
 80029e4:	601a      	str	r2, [r3, #0]
 80029e6:	e00f      	b.n	8002a08 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2104      	movs	r1, #4
 80029f4:	438a      	bics	r2, r1
 80029f6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	210a      	movs	r1, #10
 8002a04:	430a      	orrs	r2, r1
 8002a06:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	2380      	movs	r3, #128	; 0x80
 8002a10:	025b      	lsls	r3, r3, #9
 8002a12:	4013      	ands	r3, r2
 8002a14:	d008      	beq.n	8002a28 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a20:	2180      	movs	r1, #128	; 0x80
 8002a22:	0049      	lsls	r1, r1, #1
 8002a24:	430a      	orrs	r2, r1
 8002a26:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d008      	beq.n	8002a42 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a3a:	2180      	movs	r1, #128	; 0x80
 8002a3c:	0049      	lsls	r1, r1, #1
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2101      	movs	r1, #1
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	601a      	str	r2, [r3, #0]
 8002a52:	e007      	b.n	8002a64 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2224      	movs	r2, #36	; 0x24
 8002a58:	2100      	movs	r1, #0
 8002a5a:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a5c:	2317      	movs	r3, #23
 8002a5e:	18fb      	adds	r3, r7, r3
 8002a60:	2202      	movs	r2, #2
 8002a62:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2224      	movs	r2, #36	; 0x24
 8002a68:	2100      	movs	r1, #0
 8002a6a:	5499      	strb	r1, [r3, r2]

  return status;
 8002a6c:	2317      	movs	r3, #23
 8002a6e:	18fb      	adds	r3, r7, r3
 8002a70:	781b      	ldrb	r3, [r3, #0]
}
 8002a72:	0018      	movs	r0, r3
 8002a74:	46bd      	mov	sp, r7
 8002a76:	b006      	add	sp, #24
 8002a78:	bd80      	pop	{r7, pc}
	...

08002a7c <HAL_DMA_Abort_IT>:
  * @param  hdma    pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a84:	230f      	movs	r3, #15
 8002a86:	18fb      	adds	r3, r7, r3
 8002a88:	2200      	movs	r2, #0
 8002a8a:	701a      	strb	r2, [r3, #0]

  /* Process Unlocked/locked */
  __HAL_UNLOCK(hdma);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2224      	movs	r2, #36	; 0x24
 8002a90:	2100      	movs	r1, #0
 8002a92:	5499      	strb	r1, [r3, r2]
  __HAL_LOCK(hdma);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2224      	movs	r2, #36	; 0x24
 8002a98:	5c9b      	ldrb	r3, [r3, r2]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d101      	bne.n	8002aa2 <HAL_DMA_Abort_IT+0x26>
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	e05e      	b.n	8002b60 <HAL_DMA_Abort_IT+0xe4>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2224      	movs	r2, #36	; 0x24
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2225      	movs	r2, #37	; 0x25
 8002aae:	5c9b      	ldrb	r3, [r3, r2]
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d007      	beq.n	8002ac6 <HAL_DMA_Abort_IT+0x4a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2204      	movs	r2, #4
 8002aba:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002abc:	230f      	movs	r3, #15
 8002abe:	18fb      	adds	r3, r7, r3
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	701a      	strb	r2, [r3, #0]
 8002ac4:	e049      	b.n	8002b5a <HAL_DMA_Abort_IT+0xde>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	210e      	movs	r1, #14
 8002ad2:	438a      	bics	r2, r1
 8002ad4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	438a      	bics	r2, r1
 8002ae4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af0:	491d      	ldr	r1, [pc, #116]	; (8002b68 <HAL_DMA_Abort_IT+0xec>)
 8002af2:	400a      	ands	r2, r1
 8002af4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1cU)));
 8002af6:	4b1d      	ldr	r3, [pc, #116]	; (8002b6c <HAL_DMA_Abort_IT+0xf0>)
 8002af8:	6859      	ldr	r1, [r3, #4]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	221c      	movs	r2, #28
 8002b00:	4013      	ands	r3, r2
 8002b02:	2201      	movs	r2, #1
 8002b04:	409a      	lsls	r2, r3
 8002b06:	4b19      	ldr	r3, [pc, #100]	; (8002b6c <HAL_DMA_Abort_IT+0xf0>)
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002b14:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d00c      	beq.n	8002b38 <HAL_DMA_Abort_IT+0xbc>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b28:	490f      	ldr	r1, [pc, #60]	; (8002b68 <HAL_DMA_Abort_IT+0xec>)
 8002b2a:	400a      	ands	r2, r1
 8002b2c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002b36:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2225      	movs	r2, #37	; 0x25
 8002b3c:	2101      	movs	r1, #1
 8002b3e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2224      	movs	r2, #36	; 0x24
 8002b44:	2100      	movs	r1, #0
 8002b46:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d004      	beq.n	8002b5a <HAL_DMA_Abort_IT+0xde>
    {
      hdma->XferAbortCallback(hdma);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	0010      	movs	r0, r2
 8002b58:	4798      	blx	r3
    }
  }
  return status;
 8002b5a:	230f      	movs	r3, #15
 8002b5c:	18fb      	adds	r3, r7, r3
 8002b5e:	781b      	ldrb	r3, [r3, #0]
}
 8002b60:	0018      	movs	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	b004      	add	sp, #16
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	fffffeff 	.word	0xfffffeff
 8002b6c:	40020000 	.word	0x40020000

08002b70 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 8002b78:	4b55      	ldr	r3, [pc, #340]	; (8002cd0 <HAL_DMA_IRQHandler+0x160>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8a:	221c      	movs	r2, #28
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	2204      	movs	r2, #4
 8002b90:	409a      	lsls	r2, r3
 8002b92:	0013      	movs	r3, r2
 8002b94:	68fa      	ldr	r2, [r7, #12]
 8002b96:	4013      	ands	r3, r2
 8002b98:	d027      	beq.n	8002bea <HAL_DMA_IRQHandler+0x7a>
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	2204      	movs	r2, #4
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	d023      	beq.n	8002bea <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2220      	movs	r2, #32
 8002baa:	4013      	ands	r3, r2
 8002bac:	d107      	bne.n	8002bbe <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2104      	movs	r1, #4
 8002bba:	438a      	bics	r2, r1
 8002bbc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8002bbe:	4b44      	ldr	r3, [pc, #272]	; (8002cd0 <HAL_DMA_IRQHandler+0x160>)
 8002bc0:	6859      	ldr	r1, [r3, #4]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc6:	221c      	movs	r2, #28
 8002bc8:	4013      	ands	r3, r2
 8002bca:	2204      	movs	r2, #4
 8002bcc:	409a      	lsls	r2, r3
 8002bce:	4b40      	ldr	r3, [pc, #256]	; (8002cd0 <HAL_DMA_IRQHandler+0x160>)
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d100      	bne.n	8002bde <HAL_DMA_IRQHandler+0x6e>
 8002bdc:	e073      	b.n	8002cc6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	0010      	movs	r0, r2
 8002be6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002be8:	e06d      	b.n	8002cc6 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	221c      	movs	r2, #28
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	2202      	movs	r2, #2
 8002bf4:	409a      	lsls	r2, r3
 8002bf6:	0013      	movs	r3, r2
 8002bf8:	68fa      	ldr	r2, [r7, #12]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	d02e      	beq.n	8002c5c <HAL_DMA_IRQHandler+0xec>
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	2202      	movs	r2, #2
 8002c02:	4013      	ands	r3, r2
 8002c04:	d02a      	beq.n	8002c5c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2220      	movs	r2, #32
 8002c0e:	4013      	ands	r3, r2
 8002c10:	d10b      	bne.n	8002c2a <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	210a      	movs	r1, #10
 8002c1e:	438a      	bics	r2, r1
 8002c20:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2225      	movs	r2, #37	; 0x25
 8002c26:	2101      	movs	r1, #1
 8002c28:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8002c2a:	4b29      	ldr	r3, [pc, #164]	; (8002cd0 <HAL_DMA_IRQHandler+0x160>)
 8002c2c:	6859      	ldr	r1, [r3, #4]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c32:	221c      	movs	r2, #28
 8002c34:	4013      	ands	r3, r2
 8002c36:	2202      	movs	r2, #2
 8002c38:	409a      	lsls	r2, r3
 8002c3a:	4b25      	ldr	r3, [pc, #148]	; (8002cd0 <HAL_DMA_IRQHandler+0x160>)
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2224      	movs	r2, #36	; 0x24
 8002c44:	2100      	movs	r1, #0
 8002c46:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d03a      	beq.n	8002cc6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	0010      	movs	r0, r2
 8002c58:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002c5a:	e034      	b.n	8002cc6 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c60:	221c      	movs	r2, #28
 8002c62:	4013      	ands	r3, r2
 8002c64:	2208      	movs	r2, #8
 8002c66:	409a      	lsls	r2, r3
 8002c68:	0013      	movs	r3, r2
 8002c6a:	68fa      	ldr	r2, [r7, #12]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	d02b      	beq.n	8002cc8 <HAL_DMA_IRQHandler+0x158>
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	2208      	movs	r2, #8
 8002c74:	4013      	ands	r3, r2
 8002c76:	d027      	beq.n	8002cc8 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	210e      	movs	r1, #14
 8002c84:	438a      	bics	r2, r1
 8002c86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex& 0x1cU)));
 8002c88:	4b11      	ldr	r3, [pc, #68]	; (8002cd0 <HAL_DMA_IRQHandler+0x160>)
 8002c8a:	6859      	ldr	r1, [r3, #4]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c90:	221c      	movs	r2, #28
 8002c92:	4013      	ands	r3, r2
 8002c94:	2201      	movs	r2, #1
 8002c96:	409a      	lsls	r2, r3
 8002c98:	4b0d      	ldr	r3, [pc, #52]	; (8002cd0 <HAL_DMA_IRQHandler+0x160>)
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2225      	movs	r2, #37	; 0x25
 8002ca8:	2101      	movs	r1, #1
 8002caa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2224      	movs	r2, #36	; 0x24
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d005      	beq.n	8002cc8 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	0010      	movs	r0, r2
 8002cc4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002cc6:	46c0      	nop			; (mov r8, r8)
 8002cc8:	46c0      	nop			; (mov r8, r8)
}
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	b004      	add	sp, #16
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	40020000 	.word	0x40020000

08002cd4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
 8002ce0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002cea:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d004      	beq.n	8002cfe <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cf8:	68fa      	ldr	r2, [r7, #12]
 8002cfa:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002cfc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8002cfe:	4b14      	ldr	r3, [pc, #80]	; (8002d50 <DMA_SetConfig+0x7c>)
 8002d00:	6859      	ldr	r1, [r3, #4]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d06:	221c      	movs	r2, #28
 8002d08:	4013      	ands	r3, r2
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	409a      	lsls	r2, r3
 8002d0e:	4b10      	ldr	r3, [pc, #64]	; (8002d50 <DMA_SetConfig+0x7c>)
 8002d10:	430a      	orrs	r2, r1
 8002d12:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	2b10      	cmp	r3, #16
 8002d22:	d108      	bne.n	8002d36 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68ba      	ldr	r2, [r7, #8]
 8002d32:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d34:	e007      	b.n	8002d46 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68ba      	ldr	r2, [r7, #8]
 8002d3c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	60da      	str	r2, [r3, #12]
}
 8002d46:	46c0      	nop			; (mov r8, r8)
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	b004      	add	sp, #16
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	46c0      	nop			; (mov r8, r8)
 8002d50:	40020000 	.word	0x40020000

08002d54 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	001a      	movs	r2, r3
 8002d62:	23ff      	movs	r3, #255	; 0xff
 8002d64:	4013      	ands	r3, r2
 8002d66:	3b08      	subs	r3, #8
 8002d68:	2114      	movs	r1, #20
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	f7fd f9cc 	bl	8000108 <__udivsi3>
 8002d70:	0003      	movs	r3, r0
 8002d72:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d78:	089b      	lsrs	r3, r3, #2
 8002d7a:	4a0a      	ldr	r2, [pc, #40]	; (8002da4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8002d7c:	4694      	mov	ip, r2
 8002d7e:	4463      	add	r3, ip
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	001a      	movs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4a07      	ldr	r2, [pc, #28]	; (8002da8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002d8c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	221c      	movs	r2, #28
 8002d92:	4013      	ands	r3, r2
 8002d94:	2201      	movs	r2, #1
 8002d96:	409a      	lsls	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8002d9c:	46c0      	nop			; (mov r8, r8)
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	b004      	add	sp, #16
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	10008200 	.word	0x10008200
 8002da8:	40020880 	.word	0x40020880

08002dac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	22ff      	movs	r2, #255	; 0xff
 8002dba:	4013      	ands	r3, r2
 8002dbc:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	4a0a      	ldr	r2, [pc, #40]	; (8002dec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002dc2:	4694      	mov	ip, r2
 8002dc4:	4463      	add	r3, ip
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	001a      	movs	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a07      	ldr	r2, [pc, #28]	; (8002df0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002dd2:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	2203      	movs	r2, #3
 8002dda:	4013      	ands	r3, r2
 8002ddc:	2201      	movs	r2, #1
 8002dde:	409a      	lsls	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	659a      	str	r2, [r3, #88]	; 0x58
}
 8002de4:	46c0      	nop			; (mov r8, r8)
 8002de6:	46bd      	mov	sp, r7
 8002de8:	b004      	add	sp, #16
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	1000823f 	.word	0x1000823f
 8002df0:	40020940 	.word	0x40020940

08002df4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e02:	e147      	b.n	8003094 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2101      	movs	r1, #1
 8002e0a:	697a      	ldr	r2, [r7, #20]
 8002e0c:	4091      	lsls	r1, r2
 8002e0e:	000a      	movs	r2, r1
 8002e10:	4013      	ands	r3, r2
 8002e12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d100      	bne.n	8002e1c <HAL_GPIO_Init+0x28>
 8002e1a:	e138      	b.n	800308e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d003      	beq.n	8002e2c <HAL_GPIO_Init+0x38>
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	2b12      	cmp	r3, #18
 8002e2a:	d123      	bne.n	8002e74 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	08da      	lsrs	r2, r3, #3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	3208      	adds	r2, #8
 8002e34:	0092      	lsls	r2, r2, #2
 8002e36:	58d3      	ldr	r3, [r2, r3]
 8002e38:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	2207      	movs	r2, #7
 8002e3e:	4013      	ands	r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	220f      	movs	r2, #15
 8002e44:	409a      	lsls	r2, r3
 8002e46:	0013      	movs	r3, r2
 8002e48:	43da      	mvns	r2, r3
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	691a      	ldr	r2, [r3, #16]
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	2107      	movs	r1, #7
 8002e58:	400b      	ands	r3, r1
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	409a      	lsls	r2, r3
 8002e5e:	0013      	movs	r3, r2
 8002e60:	693a      	ldr	r2, [r7, #16]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	08da      	lsrs	r2, r3, #3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	3208      	adds	r2, #8
 8002e6e:	0092      	lsls	r2, r2, #2
 8002e70:	6939      	ldr	r1, [r7, #16]
 8002e72:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	2203      	movs	r2, #3
 8002e80:	409a      	lsls	r2, r3
 8002e82:	0013      	movs	r3, r2
 8002e84:	43da      	mvns	r2, r3
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	2203      	movs	r2, #3
 8002e92:	401a      	ands	r2, r3
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	409a      	lsls	r2, r3
 8002e9a:	0013      	movs	r3, r2
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	693a      	ldr	r2, [r7, #16]
 8002ea6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d00b      	beq.n	8002ec8 <HAL_GPIO_Init+0xd4>
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d007      	beq.n	8002ec8 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ebc:	2b11      	cmp	r3, #17
 8002ebe:	d003      	beq.n	8002ec8 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	2b12      	cmp	r3, #18
 8002ec6:	d130      	bne.n	8002f2a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	2203      	movs	r2, #3
 8002ed4:	409a      	lsls	r2, r3
 8002ed6:	0013      	movs	r3, r2
 8002ed8:	43da      	mvns	r2, r3
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	4013      	ands	r3, r2
 8002ede:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	68da      	ldr	r2, [r3, #12]
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	409a      	lsls	r2, r3
 8002eea:	0013      	movs	r3, r2
 8002eec:	693a      	ldr	r2, [r7, #16]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	693a      	ldr	r2, [r7, #16]
 8002ef6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002efe:	2201      	movs	r2, #1
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	409a      	lsls	r2, r3
 8002f04:	0013      	movs	r3, r2
 8002f06:	43da      	mvns	r2, r3
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	091b      	lsrs	r3, r3, #4
 8002f14:	2201      	movs	r2, #1
 8002f16:	401a      	ands	r2, r3
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	409a      	lsls	r2, r3
 8002f1c:	0013      	movs	r3, r2
 8002f1e:	693a      	ldr	r2, [r7, #16]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	693a      	ldr	r2, [r7, #16]
 8002f28:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	2203      	movs	r2, #3
 8002f36:	409a      	lsls	r2, r3
 8002f38:	0013      	movs	r3, r2
 8002f3a:	43da      	mvns	r2, r3
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	4013      	ands	r3, r2
 8002f40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	409a      	lsls	r2, r3
 8002f4c:	0013      	movs	r3, r2
 8002f4e:	693a      	ldr	r2, [r7, #16]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	693a      	ldr	r2, [r7, #16]
 8002f58:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	685a      	ldr	r2, [r3, #4]
 8002f5e:	2380      	movs	r3, #128	; 0x80
 8002f60:	055b      	lsls	r3, r3, #21
 8002f62:	4013      	ands	r3, r2
 8002f64:	d100      	bne.n	8002f68 <HAL_GPIO_Init+0x174>
 8002f66:	e092      	b.n	800308e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002f68:	4a50      	ldr	r2, [pc, #320]	; (80030ac <HAL_GPIO_Init+0x2b8>)
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	089b      	lsrs	r3, r3, #2
 8002f6e:	3318      	adds	r3, #24
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	589b      	ldr	r3, [r3, r2]
 8002f74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	2203      	movs	r2, #3
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	00db      	lsls	r3, r3, #3
 8002f7e:	220f      	movs	r2, #15
 8002f80:	409a      	lsls	r2, r3
 8002f82:	0013      	movs	r3, r2
 8002f84:	43da      	mvns	r2, r3
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	23a0      	movs	r3, #160	; 0xa0
 8002f90:	05db      	lsls	r3, r3, #23
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d013      	beq.n	8002fbe <HAL_GPIO_Init+0x1ca>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a45      	ldr	r2, [pc, #276]	; (80030b0 <HAL_GPIO_Init+0x2bc>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d00d      	beq.n	8002fba <HAL_GPIO_Init+0x1c6>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a44      	ldr	r2, [pc, #272]	; (80030b4 <HAL_GPIO_Init+0x2c0>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d007      	beq.n	8002fb6 <HAL_GPIO_Init+0x1c2>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a43      	ldr	r2, [pc, #268]	; (80030b8 <HAL_GPIO_Init+0x2c4>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d101      	bne.n	8002fb2 <HAL_GPIO_Init+0x1be>
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e006      	b.n	8002fc0 <HAL_GPIO_Init+0x1cc>
 8002fb2:	2305      	movs	r3, #5
 8002fb4:	e004      	b.n	8002fc0 <HAL_GPIO_Init+0x1cc>
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	e002      	b.n	8002fc0 <HAL_GPIO_Init+0x1cc>
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e000      	b.n	8002fc0 <HAL_GPIO_Init+0x1cc>
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	697a      	ldr	r2, [r7, #20]
 8002fc2:	2103      	movs	r1, #3
 8002fc4:	400a      	ands	r2, r1
 8002fc6:	00d2      	lsls	r2, r2, #3
 8002fc8:	4093      	lsls	r3, r2
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002fd0:	4936      	ldr	r1, [pc, #216]	; (80030ac <HAL_GPIO_Init+0x2b8>)
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	089b      	lsrs	r3, r3, #2
 8002fd6:	3318      	adds	r3, #24
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	693a      	ldr	r2, [r7, #16]
 8002fdc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002fde:	4a33      	ldr	r2, [pc, #204]	; (80030ac <HAL_GPIO_Init+0x2b8>)
 8002fe0:	2380      	movs	r3, #128	; 0x80
 8002fe2:	58d3      	ldr	r3, [r2, r3]
 8002fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	43da      	mvns	r2, r3
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	4013      	ands	r3, r2
 8002fee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685a      	ldr	r2, [r3, #4]
 8002ff4:	2380      	movs	r3, #128	; 0x80
 8002ff6:	025b      	lsls	r3, r3, #9
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	d003      	beq.n	8003004 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 8002ffc:	693a      	ldr	r2, [r7, #16]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	4313      	orrs	r3, r2
 8003002:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003004:	4929      	ldr	r1, [pc, #164]	; (80030ac <HAL_GPIO_Init+0x2b8>)
 8003006:	2280      	movs	r2, #128	; 0x80
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 800300c:	4a27      	ldr	r2, [pc, #156]	; (80030ac <HAL_GPIO_Init+0x2b8>)
 800300e:	2384      	movs	r3, #132	; 0x84
 8003010:	58d3      	ldr	r3, [r2, r3]
 8003012:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	43da      	mvns	r2, r3
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	4013      	ands	r3, r2
 800301c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	685a      	ldr	r2, [r3, #4]
 8003022:	2380      	movs	r3, #128	; 0x80
 8003024:	029b      	lsls	r3, r3, #10
 8003026:	4013      	ands	r3, r2
 8003028:	d003      	beq.n	8003032 <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	4313      	orrs	r3, r2
 8003030:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003032:	491e      	ldr	r1, [pc, #120]	; (80030ac <HAL_GPIO_Init+0x2b8>)
 8003034:	2284      	movs	r2, #132	; 0x84
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800303a:	4b1c      	ldr	r3, [pc, #112]	; (80030ac <HAL_GPIO_Init+0x2b8>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	43da      	mvns	r2, r3
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	4013      	ands	r3, r2
 8003048:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685a      	ldr	r2, [r3, #4]
 800304e:	2380      	movs	r3, #128	; 0x80
 8003050:	035b      	lsls	r3, r3, #13
 8003052:	4013      	ands	r3, r2
 8003054:	d003      	beq.n	800305e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	4313      	orrs	r3, r2
 800305c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800305e:	4b13      	ldr	r3, [pc, #76]	; (80030ac <HAL_GPIO_Init+0x2b8>)
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003064:	4b11      	ldr	r3, [pc, #68]	; (80030ac <HAL_GPIO_Init+0x2b8>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	43da      	mvns	r2, r3
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	4013      	ands	r3, r2
 8003072:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685a      	ldr	r2, [r3, #4]
 8003078:	2380      	movs	r3, #128	; 0x80
 800307a:	039b      	lsls	r3, r3, #14
 800307c:	4013      	ands	r3, r2
 800307e:	d003      	beq.n	8003088 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003080:	693a      	ldr	r2, [r7, #16]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	4313      	orrs	r3, r2
 8003086:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003088:	4b08      	ldr	r3, [pc, #32]	; (80030ac <HAL_GPIO_Init+0x2b8>)
 800308a:	693a      	ldr	r2, [r7, #16]
 800308c:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	3301      	adds	r3, #1
 8003092:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	40da      	lsrs	r2, r3
 800309c:	1e13      	subs	r3, r2, #0
 800309e:	d000      	beq.n	80030a2 <HAL_GPIO_Init+0x2ae>
 80030a0:	e6b0      	b.n	8002e04 <HAL_GPIO_Init+0x10>
  }
}
 80030a2:	46c0      	nop			; (mov r8, r8)
 80030a4:	46bd      	mov	sp, r7
 80030a6:	b006      	add	sp, #24
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	46c0      	nop			; (mov r8, r8)
 80030ac:	40021800 	.word	0x40021800
 80030b0:	50000400 	.word	0x50000400
 80030b4:	50000800 	.word	0x50000800
 80030b8:	50000c00 	.word	0x50000c00

080030bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	0008      	movs	r0, r1
 80030c6:	0011      	movs	r1, r2
 80030c8:	1cbb      	adds	r3, r7, #2
 80030ca:	1c02      	adds	r2, r0, #0
 80030cc:	801a      	strh	r2, [r3, #0]
 80030ce:	1c7b      	adds	r3, r7, #1
 80030d0:	1c0a      	adds	r2, r1, #0
 80030d2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030d4:	1c7b      	adds	r3, r7, #1
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d004      	beq.n	80030e6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030dc:	1cbb      	adds	r3, r7, #2
 80030de:	881a      	ldrh	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030e4:	e003      	b.n	80030ee <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030e6:	1cbb      	adds	r3, r7, #2
 80030e8:	881a      	ldrh	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	629a      	str	r2, [r3, #40]	; 0x28
}
 80030ee:	46c0      	nop			; (mov r8, r8)
 80030f0:	46bd      	mov	sp, r7
 80030f2:	b002      	add	sp, #8
 80030f4:	bd80      	pop	{r7, pc}
	...

080030f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003100:	4b19      	ldr	r3, [pc, #100]	; (8003168 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a19      	ldr	r2, [pc, #100]	; (800316c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003106:	4013      	ands	r3, r2
 8003108:	0019      	movs	r1, r3
 800310a:	4b17      	ldr	r3, [pc, #92]	; (8003168 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	430a      	orrs	r2, r1
 8003110:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	2380      	movs	r3, #128	; 0x80
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	429a      	cmp	r2, r3
 800311a:	d11f      	bne.n	800315c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 800311c:	4b14      	ldr	r3, [pc, #80]	; (8003170 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	0013      	movs	r3, r2
 8003122:	005b      	lsls	r3, r3, #1
 8003124:	189b      	adds	r3, r3, r2
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	4912      	ldr	r1, [pc, #72]	; (8003174 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800312a:	0018      	movs	r0, r3
 800312c:	f7fc ffec 	bl	8000108 <__udivsi3>
 8003130:	0003      	movs	r3, r0
 8003132:	3301      	adds	r3, #1
 8003134:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003136:	e008      	b.n	800314a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d003      	beq.n	8003146 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	3b01      	subs	r3, #1
 8003142:	60fb      	str	r3, [r7, #12]
 8003144:	e001      	b.n	800314a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e009      	b.n	800315e <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800314a:	4b07      	ldr	r3, [pc, #28]	; (8003168 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800314c:	695a      	ldr	r2, [r3, #20]
 800314e:	2380      	movs	r3, #128	; 0x80
 8003150:	00db      	lsls	r3, r3, #3
 8003152:	401a      	ands	r2, r3
 8003154:	2380      	movs	r3, #128	; 0x80
 8003156:	00db      	lsls	r3, r3, #3
 8003158:	429a      	cmp	r2, r3
 800315a:	d0ed      	beq.n	8003138 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	0018      	movs	r0, r3
 8003160:	46bd      	mov	sp, r7
 8003162:	b004      	add	sp, #16
 8003164:	bd80      	pop	{r7, pc}
 8003166:	46c0      	nop			; (mov r8, r8)
 8003168:	40007000 	.word	0x40007000
 800316c:	fffff9ff 	.word	0xfffff9ff
 8003170:	20000000 	.word	0x20000000
 8003174:	000f4240 	.word	0x000f4240

08003178 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800317c:	4b03      	ldr	r3, [pc, #12]	; (800318c <LL_RCC_GetAPB1Prescaler+0x14>)
 800317e:	689a      	ldr	r2, [r3, #8]
 8003180:	23e0      	movs	r3, #224	; 0xe0
 8003182:	01db      	lsls	r3, r3, #7
 8003184:	4013      	ands	r3, r2
}
 8003186:	0018      	movs	r0, r3
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	40021000 	.word	0x40021000

08003190 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b088      	sub	sp, #32
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e304      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2201      	movs	r2, #1
 80031a8:	4013      	ands	r3, r2
 80031aa:	d100      	bne.n	80031ae <HAL_RCC_OscConfig+0x1e>
 80031ac:	e07c      	b.n	80032a8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031ae:	4bc3      	ldr	r3, [pc, #780]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	2238      	movs	r2, #56	; 0x38
 80031b4:	4013      	ands	r3, r2
 80031b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031b8:	4bc0      	ldr	r3, [pc, #768]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	2203      	movs	r2, #3
 80031be:	4013      	ands	r3, r2
 80031c0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	2b10      	cmp	r3, #16
 80031c6:	d102      	bne.n	80031ce <HAL_RCC_OscConfig+0x3e>
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	2b03      	cmp	r3, #3
 80031cc:	d002      	beq.n	80031d4 <HAL_RCC_OscConfig+0x44>
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	2b08      	cmp	r3, #8
 80031d2:	d10b      	bne.n	80031ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031d4:	4bb9      	ldr	r3, [pc, #740]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	2380      	movs	r3, #128	; 0x80
 80031da:	029b      	lsls	r3, r3, #10
 80031dc:	4013      	ands	r3, r2
 80031de:	d062      	beq.n	80032a6 <HAL_RCC_OscConfig+0x116>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d15e      	bne.n	80032a6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e2df      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	2380      	movs	r3, #128	; 0x80
 80031f2:	025b      	lsls	r3, r3, #9
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d107      	bne.n	8003208 <HAL_RCC_OscConfig+0x78>
 80031f8:	4bb0      	ldr	r3, [pc, #704]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	4baf      	ldr	r3, [pc, #700]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80031fe:	2180      	movs	r1, #128	; 0x80
 8003200:	0249      	lsls	r1, r1, #9
 8003202:	430a      	orrs	r2, r1
 8003204:	601a      	str	r2, [r3, #0]
 8003206:	e020      	b.n	800324a <HAL_RCC_OscConfig+0xba>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685a      	ldr	r2, [r3, #4]
 800320c:	23a0      	movs	r3, #160	; 0xa0
 800320e:	02db      	lsls	r3, r3, #11
 8003210:	429a      	cmp	r2, r3
 8003212:	d10e      	bne.n	8003232 <HAL_RCC_OscConfig+0xa2>
 8003214:	4ba9      	ldr	r3, [pc, #676]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	4ba8      	ldr	r3, [pc, #672]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 800321a:	2180      	movs	r1, #128	; 0x80
 800321c:	02c9      	lsls	r1, r1, #11
 800321e:	430a      	orrs	r2, r1
 8003220:	601a      	str	r2, [r3, #0]
 8003222:	4ba6      	ldr	r3, [pc, #664]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	4ba5      	ldr	r3, [pc, #660]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003228:	2180      	movs	r1, #128	; 0x80
 800322a:	0249      	lsls	r1, r1, #9
 800322c:	430a      	orrs	r2, r1
 800322e:	601a      	str	r2, [r3, #0]
 8003230:	e00b      	b.n	800324a <HAL_RCC_OscConfig+0xba>
 8003232:	4ba2      	ldr	r3, [pc, #648]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	4ba1      	ldr	r3, [pc, #644]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003238:	49a1      	ldr	r1, [pc, #644]	; (80034c0 <HAL_RCC_OscConfig+0x330>)
 800323a:	400a      	ands	r2, r1
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	4b9f      	ldr	r3, [pc, #636]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	4b9e      	ldr	r3, [pc, #632]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003244:	499f      	ldr	r1, [pc, #636]	; (80034c4 <HAL_RCC_OscConfig+0x334>)
 8003246:	400a      	ands	r2, r1
 8003248:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d014      	beq.n	800327c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003252:	f7ff fa49 	bl	80026e8 <HAL_GetTick>
 8003256:	0003      	movs	r3, r0
 8003258:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800325a:	e008      	b.n	800326e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800325c:	f7ff fa44 	bl	80026e8 <HAL_GetTick>
 8003260:	0002      	movs	r2, r0
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b64      	cmp	r3, #100	; 0x64
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e29e      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800326e:	4b93      	ldr	r3, [pc, #588]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	2380      	movs	r3, #128	; 0x80
 8003274:	029b      	lsls	r3, r3, #10
 8003276:	4013      	ands	r3, r2
 8003278:	d0f0      	beq.n	800325c <HAL_RCC_OscConfig+0xcc>
 800327a:	e015      	b.n	80032a8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800327c:	f7ff fa34 	bl	80026e8 <HAL_GetTick>
 8003280:	0003      	movs	r3, r0
 8003282:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003284:	e008      	b.n	8003298 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003286:	f7ff fa2f 	bl	80026e8 <HAL_GetTick>
 800328a:	0002      	movs	r2, r0
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	2b64      	cmp	r3, #100	; 0x64
 8003292:	d901      	bls.n	8003298 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e289      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003298:	4b88      	ldr	r3, [pc, #544]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	2380      	movs	r3, #128	; 0x80
 800329e:	029b      	lsls	r3, r3, #10
 80032a0:	4013      	ands	r3, r2
 80032a2:	d1f0      	bne.n	8003286 <HAL_RCC_OscConfig+0xf6>
 80032a4:	e000      	b.n	80032a8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032a6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2202      	movs	r2, #2
 80032ae:	4013      	ands	r3, r2
 80032b0:	d100      	bne.n	80032b4 <HAL_RCC_OscConfig+0x124>
 80032b2:	e099      	b.n	80033e8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032b4:	4b81      	ldr	r3, [pc, #516]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	2238      	movs	r2, #56	; 0x38
 80032ba:	4013      	ands	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032be:	4b7f      	ldr	r3, [pc, #508]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	2203      	movs	r2, #3
 80032c4:	4013      	ands	r3, r2
 80032c6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	2b10      	cmp	r3, #16
 80032cc:	d102      	bne.n	80032d4 <HAL_RCC_OscConfig+0x144>
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d002      	beq.n	80032da <HAL_RCC_OscConfig+0x14a>
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d135      	bne.n	8003346 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032da:	4b78      	ldr	r3, [pc, #480]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	2380      	movs	r3, #128	; 0x80
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	4013      	ands	r3, r2
 80032e4:	d005      	beq.n	80032f2 <HAL_RCC_OscConfig+0x162>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e25c      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032f2:	4b72      	ldr	r3, [pc, #456]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	4a74      	ldr	r2, [pc, #464]	; (80034c8 <HAL_RCC_OscConfig+0x338>)
 80032f8:	4013      	ands	r3, r2
 80032fa:	0019      	movs	r1, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	021a      	lsls	r2, r3, #8
 8003302:	4b6e      	ldr	r3, [pc, #440]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003304:	430a      	orrs	r2, r1
 8003306:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d112      	bne.n	8003334 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800330e:	4b6b      	ldr	r3, [pc, #428]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a6e      	ldr	r2, [pc, #440]	; (80034cc <HAL_RCC_OscConfig+0x33c>)
 8003314:	4013      	ands	r3, r2
 8003316:	0019      	movs	r1, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	691a      	ldr	r2, [r3, #16]
 800331c:	4b67      	ldr	r3, [pc, #412]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 800331e:	430a      	orrs	r2, r1
 8003320:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003322:	4b66      	ldr	r3, [pc, #408]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	0adb      	lsrs	r3, r3, #11
 8003328:	2207      	movs	r2, #7
 800332a:	4013      	ands	r3, r2
 800332c:	4a68      	ldr	r2, [pc, #416]	; (80034d0 <HAL_RCC_OscConfig+0x340>)
 800332e:	40da      	lsrs	r2, r3
 8003330:	4b68      	ldr	r3, [pc, #416]	; (80034d4 <HAL_RCC_OscConfig+0x344>)
 8003332:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003334:	4b68      	ldr	r3, [pc, #416]	; (80034d8 <HAL_RCC_OscConfig+0x348>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	0018      	movs	r0, r3
 800333a:	f7fe fa03 	bl	8001744 <HAL_InitTick>
 800333e:	1e03      	subs	r3, r0, #0
 8003340:	d051      	beq.n	80033e6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e232      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d030      	beq.n	80033b0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800334e:	4b5b      	ldr	r3, [pc, #364]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a5e      	ldr	r2, [pc, #376]	; (80034cc <HAL_RCC_OscConfig+0x33c>)
 8003354:	4013      	ands	r3, r2
 8003356:	0019      	movs	r1, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	691a      	ldr	r2, [r3, #16]
 800335c:	4b57      	ldr	r3, [pc, #348]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 800335e:	430a      	orrs	r2, r1
 8003360:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003362:	4b56      	ldr	r3, [pc, #344]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	4b55      	ldr	r3, [pc, #340]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003368:	2180      	movs	r1, #128	; 0x80
 800336a:	0049      	lsls	r1, r1, #1
 800336c:	430a      	orrs	r2, r1
 800336e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003370:	f7ff f9ba 	bl	80026e8 <HAL_GetTick>
 8003374:	0003      	movs	r3, r0
 8003376:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003378:	e008      	b.n	800338c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800337a:	f7ff f9b5 	bl	80026e8 <HAL_GetTick>
 800337e:	0002      	movs	r2, r0
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	2b02      	cmp	r3, #2
 8003386:	d901      	bls.n	800338c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e20f      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800338c:	4b4b      	ldr	r3, [pc, #300]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	2380      	movs	r3, #128	; 0x80
 8003392:	00db      	lsls	r3, r3, #3
 8003394:	4013      	ands	r3, r2
 8003396:	d0f0      	beq.n	800337a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003398:	4b48      	ldr	r3, [pc, #288]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	4a4a      	ldr	r2, [pc, #296]	; (80034c8 <HAL_RCC_OscConfig+0x338>)
 800339e:	4013      	ands	r3, r2
 80033a0:	0019      	movs	r1, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	021a      	lsls	r2, r3, #8
 80033a8:	4b44      	ldr	r3, [pc, #272]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80033aa:	430a      	orrs	r2, r1
 80033ac:	605a      	str	r2, [r3, #4]
 80033ae:	e01b      	b.n	80033e8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80033b0:	4b42      	ldr	r3, [pc, #264]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	4b41      	ldr	r3, [pc, #260]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80033b6:	4949      	ldr	r1, [pc, #292]	; (80034dc <HAL_RCC_OscConfig+0x34c>)
 80033b8:	400a      	ands	r2, r1
 80033ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033bc:	f7ff f994 	bl	80026e8 <HAL_GetTick>
 80033c0:	0003      	movs	r3, r0
 80033c2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033c4:	e008      	b.n	80033d8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033c6:	f7ff f98f 	bl	80026e8 <HAL_GetTick>
 80033ca:	0002      	movs	r2, r0
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	d901      	bls.n	80033d8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80033d4:	2303      	movs	r3, #3
 80033d6:	e1e9      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033d8:	4b38      	ldr	r3, [pc, #224]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	2380      	movs	r3, #128	; 0x80
 80033de:	00db      	lsls	r3, r3, #3
 80033e0:	4013      	ands	r3, r2
 80033e2:	d1f0      	bne.n	80033c6 <HAL_RCC_OscConfig+0x236>
 80033e4:	e000      	b.n	80033e8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033e6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2208      	movs	r2, #8
 80033ee:	4013      	ands	r3, r2
 80033f0:	d047      	beq.n	8003482 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80033f2:	4b32      	ldr	r3, [pc, #200]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	2238      	movs	r2, #56	; 0x38
 80033f8:	4013      	ands	r3, r2
 80033fa:	2b18      	cmp	r3, #24
 80033fc:	d10a      	bne.n	8003414 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80033fe:	4b2f      	ldr	r3, [pc, #188]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003400:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003402:	2202      	movs	r2, #2
 8003404:	4013      	ands	r3, r2
 8003406:	d03c      	beq.n	8003482 <HAL_RCC_OscConfig+0x2f2>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d138      	bne.n	8003482 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e1cb      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d019      	beq.n	8003450 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800341c:	4b27      	ldr	r3, [pc, #156]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 800341e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003420:	4b26      	ldr	r3, [pc, #152]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003422:	2101      	movs	r1, #1
 8003424:	430a      	orrs	r2, r1
 8003426:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003428:	f7ff f95e 	bl	80026e8 <HAL_GetTick>
 800342c:	0003      	movs	r3, r0
 800342e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003430:	e008      	b.n	8003444 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003432:	f7ff f959 	bl	80026e8 <HAL_GetTick>
 8003436:	0002      	movs	r2, r0
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	2b02      	cmp	r3, #2
 800343e:	d901      	bls.n	8003444 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e1b3      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003444:	4b1d      	ldr	r3, [pc, #116]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003446:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003448:	2202      	movs	r2, #2
 800344a:	4013      	ands	r3, r2
 800344c:	d0f1      	beq.n	8003432 <HAL_RCC_OscConfig+0x2a2>
 800344e:	e018      	b.n	8003482 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003450:	4b1a      	ldr	r3, [pc, #104]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003452:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003454:	4b19      	ldr	r3, [pc, #100]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003456:	2101      	movs	r1, #1
 8003458:	438a      	bics	r2, r1
 800345a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800345c:	f7ff f944 	bl	80026e8 <HAL_GetTick>
 8003460:	0003      	movs	r3, r0
 8003462:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003464:	e008      	b.n	8003478 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003466:	f7ff f93f 	bl	80026e8 <HAL_GetTick>
 800346a:	0002      	movs	r2, r0
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	2b02      	cmp	r3, #2
 8003472:	d901      	bls.n	8003478 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e199      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003478:	4b10      	ldr	r3, [pc, #64]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 800347a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800347c:	2202      	movs	r2, #2
 800347e:	4013      	ands	r3, r2
 8003480:	d1f1      	bne.n	8003466 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2204      	movs	r2, #4
 8003488:	4013      	ands	r3, r2
 800348a:	d100      	bne.n	800348e <HAL_RCC_OscConfig+0x2fe>
 800348c:	e0c6      	b.n	800361c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800348e:	231f      	movs	r3, #31
 8003490:	18fb      	adds	r3, r7, r3
 8003492:	2200      	movs	r2, #0
 8003494:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003496:	4b09      	ldr	r3, [pc, #36]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	2238      	movs	r2, #56	; 0x38
 800349c:	4013      	ands	r3, r2
 800349e:	2b20      	cmp	r3, #32
 80034a0:	d11e      	bne.n	80034e0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80034a2:	4b06      	ldr	r3, [pc, #24]	; (80034bc <HAL_RCC_OscConfig+0x32c>)
 80034a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a6:	2202      	movs	r2, #2
 80034a8:	4013      	ands	r3, r2
 80034aa:	d100      	bne.n	80034ae <HAL_RCC_OscConfig+0x31e>
 80034ac:	e0b6      	b.n	800361c <HAL_RCC_OscConfig+0x48c>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d000      	beq.n	80034b8 <HAL_RCC_OscConfig+0x328>
 80034b6:	e0b1      	b.n	800361c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e177      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
 80034bc:	40021000 	.word	0x40021000
 80034c0:	fffeffff 	.word	0xfffeffff
 80034c4:	fffbffff 	.word	0xfffbffff
 80034c8:	ffff80ff 	.word	0xffff80ff
 80034cc:	ffffc7ff 	.word	0xffffc7ff
 80034d0:	00f42400 	.word	0x00f42400
 80034d4:	20000000 	.word	0x20000000
 80034d8:	20000004 	.word	0x20000004
 80034dc:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80034e0:	4bb4      	ldr	r3, [pc, #720]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80034e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034e4:	2380      	movs	r3, #128	; 0x80
 80034e6:	055b      	lsls	r3, r3, #21
 80034e8:	4013      	ands	r3, r2
 80034ea:	d101      	bne.n	80034f0 <HAL_RCC_OscConfig+0x360>
 80034ec:	2301      	movs	r3, #1
 80034ee:	e000      	b.n	80034f2 <HAL_RCC_OscConfig+0x362>
 80034f0:	2300      	movs	r3, #0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d011      	beq.n	800351a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80034f6:	4baf      	ldr	r3, [pc, #700]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80034f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034fa:	4bae      	ldr	r3, [pc, #696]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80034fc:	2180      	movs	r1, #128	; 0x80
 80034fe:	0549      	lsls	r1, r1, #21
 8003500:	430a      	orrs	r2, r1
 8003502:	63da      	str	r2, [r3, #60]	; 0x3c
 8003504:	4bab      	ldr	r3, [pc, #684]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003506:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003508:	2380      	movs	r3, #128	; 0x80
 800350a:	055b      	lsls	r3, r3, #21
 800350c:	4013      	ands	r3, r2
 800350e:	60fb      	str	r3, [r7, #12]
 8003510:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003512:	231f      	movs	r3, #31
 8003514:	18fb      	adds	r3, r7, r3
 8003516:	2201      	movs	r2, #1
 8003518:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800351a:	4ba7      	ldr	r3, [pc, #668]	; (80037b8 <HAL_RCC_OscConfig+0x628>)
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	2380      	movs	r3, #128	; 0x80
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	4013      	ands	r3, r2
 8003524:	d11a      	bne.n	800355c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003526:	4ba4      	ldr	r3, [pc, #656]	; (80037b8 <HAL_RCC_OscConfig+0x628>)
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	4ba3      	ldr	r3, [pc, #652]	; (80037b8 <HAL_RCC_OscConfig+0x628>)
 800352c:	2180      	movs	r1, #128	; 0x80
 800352e:	0049      	lsls	r1, r1, #1
 8003530:	430a      	orrs	r2, r1
 8003532:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003534:	f7ff f8d8 	bl	80026e8 <HAL_GetTick>
 8003538:	0003      	movs	r3, r0
 800353a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800353c:	e008      	b.n	8003550 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800353e:	f7ff f8d3 	bl	80026e8 <HAL_GetTick>
 8003542:	0002      	movs	r2, r0
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	2b02      	cmp	r3, #2
 800354a:	d901      	bls.n	8003550 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e12d      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003550:	4b99      	ldr	r3, [pc, #612]	; (80037b8 <HAL_RCC_OscConfig+0x628>)
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	2380      	movs	r3, #128	; 0x80
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	4013      	ands	r3, r2
 800355a:	d0f0      	beq.n	800353e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	2b01      	cmp	r3, #1
 8003562:	d106      	bne.n	8003572 <HAL_RCC_OscConfig+0x3e2>
 8003564:	4b93      	ldr	r3, [pc, #588]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003566:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003568:	4b92      	ldr	r3, [pc, #584]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 800356a:	2101      	movs	r1, #1
 800356c:	430a      	orrs	r2, r1
 800356e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003570:	e01c      	b.n	80035ac <HAL_RCC_OscConfig+0x41c>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	2b05      	cmp	r3, #5
 8003578:	d10c      	bne.n	8003594 <HAL_RCC_OscConfig+0x404>
 800357a:	4b8e      	ldr	r3, [pc, #568]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 800357c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800357e:	4b8d      	ldr	r3, [pc, #564]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003580:	2104      	movs	r1, #4
 8003582:	430a      	orrs	r2, r1
 8003584:	65da      	str	r2, [r3, #92]	; 0x5c
 8003586:	4b8b      	ldr	r3, [pc, #556]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003588:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800358a:	4b8a      	ldr	r3, [pc, #552]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 800358c:	2101      	movs	r1, #1
 800358e:	430a      	orrs	r2, r1
 8003590:	65da      	str	r2, [r3, #92]	; 0x5c
 8003592:	e00b      	b.n	80035ac <HAL_RCC_OscConfig+0x41c>
 8003594:	4b87      	ldr	r3, [pc, #540]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003596:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003598:	4b86      	ldr	r3, [pc, #536]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 800359a:	2101      	movs	r1, #1
 800359c:	438a      	bics	r2, r1
 800359e:	65da      	str	r2, [r3, #92]	; 0x5c
 80035a0:	4b84      	ldr	r3, [pc, #528]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80035a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80035a4:	4b83      	ldr	r3, [pc, #524]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80035a6:	2104      	movs	r1, #4
 80035a8:	438a      	bics	r2, r1
 80035aa:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d014      	beq.n	80035de <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b4:	f7ff f898 	bl	80026e8 <HAL_GetTick>
 80035b8:	0003      	movs	r3, r0
 80035ba:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035bc:	e009      	b.n	80035d2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035be:	f7ff f893 	bl	80026e8 <HAL_GetTick>
 80035c2:	0002      	movs	r2, r0
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	4a7c      	ldr	r2, [pc, #496]	; (80037bc <HAL_RCC_OscConfig+0x62c>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e0ec      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035d2:	4b78      	ldr	r3, [pc, #480]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80035d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d6:	2202      	movs	r2, #2
 80035d8:	4013      	ands	r3, r2
 80035da:	d0f0      	beq.n	80035be <HAL_RCC_OscConfig+0x42e>
 80035dc:	e013      	b.n	8003606 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035de:	f7ff f883 	bl	80026e8 <HAL_GetTick>
 80035e2:	0003      	movs	r3, r0
 80035e4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035e6:	e009      	b.n	80035fc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035e8:	f7ff f87e 	bl	80026e8 <HAL_GetTick>
 80035ec:	0002      	movs	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	4a72      	ldr	r2, [pc, #456]	; (80037bc <HAL_RCC_OscConfig+0x62c>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d901      	bls.n	80035fc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e0d7      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035fc:	4b6d      	ldr	r3, [pc, #436]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80035fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003600:	2202      	movs	r2, #2
 8003602:	4013      	ands	r3, r2
 8003604:	d1f0      	bne.n	80035e8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003606:	231f      	movs	r3, #31
 8003608:	18fb      	adds	r3, r7, r3
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	2b01      	cmp	r3, #1
 800360e:	d105      	bne.n	800361c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003610:	4b68      	ldr	r3, [pc, #416]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003612:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003614:	4b67      	ldr	r3, [pc, #412]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003616:	496a      	ldr	r1, [pc, #424]	; (80037c0 <HAL_RCC_OscConfig+0x630>)
 8003618:	400a      	ands	r2, r1
 800361a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	69db      	ldr	r3, [r3, #28]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d100      	bne.n	8003626 <HAL_RCC_OscConfig+0x496>
 8003624:	e0c1      	b.n	80037aa <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003626:	4b63      	ldr	r3, [pc, #396]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	2238      	movs	r2, #56	; 0x38
 800362c:	4013      	ands	r3, r2
 800362e:	2b10      	cmp	r3, #16
 8003630:	d100      	bne.n	8003634 <HAL_RCC_OscConfig+0x4a4>
 8003632:	e081      	b.n	8003738 <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	69db      	ldr	r3, [r3, #28]
 8003638:	2b02      	cmp	r3, #2
 800363a:	d156      	bne.n	80036ea <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800363c:	4b5d      	ldr	r3, [pc, #372]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	4b5c      	ldr	r3, [pc, #368]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003642:	4960      	ldr	r1, [pc, #384]	; (80037c4 <HAL_RCC_OscConfig+0x634>)
 8003644:	400a      	ands	r2, r1
 8003646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003648:	f7ff f84e 	bl	80026e8 <HAL_GetTick>
 800364c:	0003      	movs	r3, r0
 800364e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003650:	e008      	b.n	8003664 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003652:	f7ff f849 	bl	80026e8 <HAL_GetTick>
 8003656:	0002      	movs	r2, r0
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	2b02      	cmp	r3, #2
 800365e:	d901      	bls.n	8003664 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e0a3      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003664:	4b53      	ldr	r3, [pc, #332]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	2380      	movs	r3, #128	; 0x80
 800366a:	049b      	lsls	r3, r3, #18
 800366c:	4013      	ands	r3, r2
 800366e:	d1f0      	bne.n	8003652 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003670:	4b50      	ldr	r3, [pc, #320]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	4a54      	ldr	r2, [pc, #336]	; (80037c8 <HAL_RCC_OscConfig+0x638>)
 8003676:	4013      	ands	r3, r2
 8003678:	0019      	movs	r1, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a1a      	ldr	r2, [r3, #32]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003682:	431a      	orrs	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003688:	021b      	lsls	r3, r3, #8
 800368a:	431a      	orrs	r2, r3
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003690:	431a      	orrs	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003696:	431a      	orrs	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800369c:	431a      	orrs	r2, r3
 800369e:	4b45      	ldr	r3, [pc, #276]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80036a0:	430a      	orrs	r2, r1
 80036a2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036a4:	4b43      	ldr	r3, [pc, #268]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	4b42      	ldr	r3, [pc, #264]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80036aa:	2180      	movs	r1, #128	; 0x80
 80036ac:	0449      	lsls	r1, r1, #17
 80036ae:	430a      	orrs	r2, r1
 80036b0:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80036b2:	4b40      	ldr	r3, [pc, #256]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80036b4:	68da      	ldr	r2, [r3, #12]
 80036b6:	4b3f      	ldr	r3, [pc, #252]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80036b8:	2180      	movs	r1, #128	; 0x80
 80036ba:	0549      	lsls	r1, r1, #21
 80036bc:	430a      	orrs	r2, r1
 80036be:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c0:	f7ff f812 	bl	80026e8 <HAL_GetTick>
 80036c4:	0003      	movs	r3, r0
 80036c6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036c8:	e008      	b.n	80036dc <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ca:	f7ff f80d 	bl	80026e8 <HAL_GetTick>
 80036ce:	0002      	movs	r2, r0
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d901      	bls.n	80036dc <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	e067      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036dc:	4b35      	ldr	r3, [pc, #212]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	2380      	movs	r3, #128	; 0x80
 80036e2:	049b      	lsls	r3, r3, #18
 80036e4:	4013      	ands	r3, r2
 80036e6:	d0f0      	beq.n	80036ca <HAL_RCC_OscConfig+0x53a>
 80036e8:	e05f      	b.n	80037aa <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ea:	4b32      	ldr	r3, [pc, #200]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	4b31      	ldr	r3, [pc, #196]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80036f0:	4934      	ldr	r1, [pc, #208]	; (80037c4 <HAL_RCC_OscConfig+0x634>)
 80036f2:	400a      	ands	r2, r1
 80036f4:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80036f6:	4b2f      	ldr	r3, [pc, #188]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80036f8:	68da      	ldr	r2, [r3, #12]
 80036fa:	4b2e      	ldr	r3, [pc, #184]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 80036fc:	2103      	movs	r1, #3
 80036fe:	438a      	bics	r2, r1
 8003700:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003702:	4b2c      	ldr	r3, [pc, #176]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003704:	68da      	ldr	r2, [r3, #12]
 8003706:	4b2b      	ldr	r3, [pc, #172]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003708:	4930      	ldr	r1, [pc, #192]	; (80037cc <HAL_RCC_OscConfig+0x63c>)
 800370a:	400a      	ands	r2, r1
 800370c:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800370e:	f7fe ffeb 	bl	80026e8 <HAL_GetTick>
 8003712:	0003      	movs	r3, r0
 8003714:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003716:	e008      	b.n	800372a <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003718:	f7fe ffe6 	bl	80026e8 <HAL_GetTick>
 800371c:	0002      	movs	r2, r0
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e040      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800372a:	4b22      	ldr	r3, [pc, #136]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	2380      	movs	r3, #128	; 0x80
 8003730:	049b      	lsls	r3, r3, #18
 8003732:	4013      	ands	r3, r2
 8003734:	d1f0      	bne.n	8003718 <HAL_RCC_OscConfig+0x588>
 8003736:	e038      	b.n	80037aa <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	69db      	ldr	r3, [r3, #28]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d101      	bne.n	8003744 <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e033      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
      }
      else
      {   
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003744:	4b1b      	ldr	r3, [pc, #108]	; (80037b4 <HAL_RCC_OscConfig+0x624>)
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	617b      	str	r3, [r7, #20]
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	2203      	movs	r2, #3
 800374e:	401a      	ands	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a1b      	ldr	r3, [r3, #32]
 8003754:	429a      	cmp	r2, r3
 8003756:	d126      	bne.n	80037a6 <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	2270      	movs	r2, #112	; 0x70
 800375c:	401a      	ands	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003762:	429a      	cmp	r2, r3
 8003764:	d11f      	bne.n	80037a6 <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003766:	697a      	ldr	r2, [r7, #20]
 8003768:	23fe      	movs	r3, #254	; 0xfe
 800376a:	01db      	lsls	r3, r3, #7
 800376c:	401a      	ands	r2, r3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003772:	021b      	lsls	r3, r3, #8
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003774:	429a      	cmp	r2, r3
 8003776:	d116      	bne.n	80037a6 <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003778:	697a      	ldr	r2, [r7, #20]
 800377a:	23f8      	movs	r3, #248	; 0xf8
 800377c:	039b      	lsls	r3, r3, #14
 800377e:	401a      	ands	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003784:	429a      	cmp	r2, r3
 8003786:	d10e      	bne.n	80037a6 <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	23e0      	movs	r3, #224	; 0xe0
 800378c:	051b      	lsls	r3, r3, #20
 800378e:	401a      	ands	r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003794:	429a      	cmp	r2, r3
 8003796:	d106      	bne.n	80037a6 <HAL_RCC_OscConfig+0x616>
#endif
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	0f5b      	lsrs	r3, r3, #29
 800379c:	075a      	lsls	r2, r3, #29
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d001      	beq.n	80037aa <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e000      	b.n	80037ac <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	0018      	movs	r0, r3
 80037ae:	46bd      	mov	sp, r7
 80037b0:	b008      	add	sp, #32
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	40021000 	.word	0x40021000
 80037b8:	40007000 	.word	0x40007000
 80037bc:	00001388 	.word	0x00001388
 80037c0:	efffffff 	.word	0xefffffff
 80037c4:	feffffff 	.word	0xfeffffff
 80037c8:	11c1808c 	.word	0x11c1808c
 80037cc:	eefeffff 	.word	0xeefeffff

080037d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d101      	bne.n	80037e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e0e9      	b.n	80039b8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037e4:	4b76      	ldr	r3, [pc, #472]	; (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2207      	movs	r2, #7
 80037ea:	4013      	ands	r3, r2
 80037ec:	683a      	ldr	r2, [r7, #0]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d91e      	bls.n	8003830 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037f2:	4b73      	ldr	r3, [pc, #460]	; (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2207      	movs	r2, #7
 80037f8:	4393      	bics	r3, r2
 80037fa:	0019      	movs	r1, r3
 80037fc:	4b70      	ldr	r3, [pc, #448]	; (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 80037fe:	683a      	ldr	r2, [r7, #0]
 8003800:	430a      	orrs	r2, r1
 8003802:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003804:	f7fe ff70 	bl	80026e8 <HAL_GetTick>
 8003808:	0003      	movs	r3, r0
 800380a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800380c:	e009      	b.n	8003822 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800380e:	f7fe ff6b 	bl	80026e8 <HAL_GetTick>
 8003812:	0002      	movs	r2, r0
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	4a6a      	ldr	r2, [pc, #424]	; (80039c4 <HAL_RCC_ClockConfig+0x1f4>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d901      	bls.n	8003822 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e0ca      	b.n	80039b8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003822:	4b67      	ldr	r3, [pc, #412]	; (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2207      	movs	r2, #7
 8003828:	4013      	ands	r3, r2
 800382a:	683a      	ldr	r2, [r7, #0]
 800382c:	429a      	cmp	r2, r3
 800382e:	d1ee      	bne.n	800380e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2202      	movs	r2, #2
 8003836:	4013      	ands	r3, r2
 8003838:	d015      	beq.n	8003866 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2204      	movs	r2, #4
 8003840:	4013      	ands	r3, r2
 8003842:	d006      	beq.n	8003852 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003844:	4b60      	ldr	r3, [pc, #384]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003846:	689a      	ldr	r2, [r3, #8]
 8003848:	4b5f      	ldr	r3, [pc, #380]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 800384a:	21e0      	movs	r1, #224	; 0xe0
 800384c:	01c9      	lsls	r1, r1, #7
 800384e:	430a      	orrs	r2, r1
 8003850:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003852:	4b5d      	ldr	r3, [pc, #372]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	4a5d      	ldr	r2, [pc, #372]	; (80039cc <HAL_RCC_ClockConfig+0x1fc>)
 8003858:	4013      	ands	r3, r2
 800385a:	0019      	movs	r1, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	689a      	ldr	r2, [r3, #8]
 8003860:	4b59      	ldr	r3, [pc, #356]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003862:	430a      	orrs	r2, r1
 8003864:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	2201      	movs	r2, #1
 800386c:	4013      	ands	r3, r2
 800386e:	d057      	beq.n	8003920 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d107      	bne.n	8003888 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003878:	4b53      	ldr	r3, [pc, #332]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	2380      	movs	r3, #128	; 0x80
 800387e:	029b      	lsls	r3, r3, #10
 8003880:	4013      	ands	r3, r2
 8003882:	d12b      	bne.n	80038dc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e097      	b.n	80039b8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	2b02      	cmp	r3, #2
 800388e:	d107      	bne.n	80038a0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003890:	4b4d      	ldr	r3, [pc, #308]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	2380      	movs	r3, #128	; 0x80
 8003896:	049b      	lsls	r3, r3, #18
 8003898:	4013      	ands	r3, r2
 800389a:	d11f      	bne.n	80038dc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e08b      	b.n	80039b8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d107      	bne.n	80038b8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038a8:	4b47      	ldr	r3, [pc, #284]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	2380      	movs	r3, #128	; 0x80
 80038ae:	00db      	lsls	r3, r3, #3
 80038b0:	4013      	ands	r3, r2
 80038b2:	d113      	bne.n	80038dc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e07f      	b.n	80039b8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	2b03      	cmp	r3, #3
 80038be:	d106      	bne.n	80038ce <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038c0:	4b41      	ldr	r3, [pc, #260]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 80038c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038c4:	2202      	movs	r2, #2
 80038c6:	4013      	ands	r3, r2
 80038c8:	d108      	bne.n	80038dc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e074      	b.n	80039b8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038ce:	4b3e      	ldr	r3, [pc, #248]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 80038d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d2:	2202      	movs	r2, #2
 80038d4:	4013      	ands	r3, r2
 80038d6:	d101      	bne.n	80038dc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e06d      	b.n	80039b8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038dc:	4b3a      	ldr	r3, [pc, #232]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	2207      	movs	r2, #7
 80038e2:	4393      	bics	r3, r2
 80038e4:	0019      	movs	r1, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685a      	ldr	r2, [r3, #4]
 80038ea:	4b37      	ldr	r3, [pc, #220]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 80038ec:	430a      	orrs	r2, r1
 80038ee:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038f0:	f7fe fefa 	bl	80026e8 <HAL_GetTick>
 80038f4:	0003      	movs	r3, r0
 80038f6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f8:	e009      	b.n	800390e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038fa:	f7fe fef5 	bl	80026e8 <HAL_GetTick>
 80038fe:	0002      	movs	r2, r0
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	4a2f      	ldr	r2, [pc, #188]	; (80039c4 <HAL_RCC_ClockConfig+0x1f4>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d901      	bls.n	800390e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e054      	b.n	80039b8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800390e:	4b2e      	ldr	r3, [pc, #184]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	2238      	movs	r2, #56	; 0x38
 8003914:	401a      	ands	r2, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	00db      	lsls	r3, r3, #3
 800391c:	429a      	cmp	r2, r3
 800391e:	d1ec      	bne.n	80038fa <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003920:	4b27      	ldr	r3, [pc, #156]	; (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2207      	movs	r2, #7
 8003926:	4013      	ands	r3, r2
 8003928:	683a      	ldr	r2, [r7, #0]
 800392a:	429a      	cmp	r2, r3
 800392c:	d21e      	bcs.n	800396c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800392e:	4b24      	ldr	r3, [pc, #144]	; (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2207      	movs	r2, #7
 8003934:	4393      	bics	r3, r2
 8003936:	0019      	movs	r1, r3
 8003938:	4b21      	ldr	r3, [pc, #132]	; (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 800393a:	683a      	ldr	r2, [r7, #0]
 800393c:	430a      	orrs	r2, r1
 800393e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003940:	f7fe fed2 	bl	80026e8 <HAL_GetTick>
 8003944:	0003      	movs	r3, r0
 8003946:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003948:	e009      	b.n	800395e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800394a:	f7fe fecd 	bl	80026e8 <HAL_GetTick>
 800394e:	0002      	movs	r2, r0
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	4a1b      	ldr	r2, [pc, #108]	; (80039c4 <HAL_RCC_ClockConfig+0x1f4>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d901      	bls.n	800395e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e02c      	b.n	80039b8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800395e:	4b18      	ldr	r3, [pc, #96]	; (80039c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2207      	movs	r2, #7
 8003964:	4013      	ands	r3, r2
 8003966:	683a      	ldr	r2, [r7, #0]
 8003968:	429a      	cmp	r2, r3
 800396a:	d1ee      	bne.n	800394a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2204      	movs	r2, #4
 8003972:	4013      	ands	r3, r2
 8003974:	d009      	beq.n	800398a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003976:	4b14      	ldr	r3, [pc, #80]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	4a15      	ldr	r2, [pc, #84]	; (80039d0 <HAL_RCC_ClockConfig+0x200>)
 800397c:	4013      	ands	r3, r2
 800397e:	0019      	movs	r1, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	68da      	ldr	r2, [r3, #12]
 8003984:	4b10      	ldr	r3, [pc, #64]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003986:	430a      	orrs	r2, r1
 8003988:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800398a:	f000 f829 	bl	80039e0 <HAL_RCC_GetSysClockFreq>
 800398e:	0001      	movs	r1, r0
 8003990:	4b0d      	ldr	r3, [pc, #52]	; (80039c8 <HAL_RCC_ClockConfig+0x1f8>)
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	0a1b      	lsrs	r3, r3, #8
 8003996:	220f      	movs	r2, #15
 8003998:	401a      	ands	r2, r3
 800399a:	4b0e      	ldr	r3, [pc, #56]	; (80039d4 <HAL_RCC_ClockConfig+0x204>)
 800399c:	0092      	lsls	r2, r2, #2
 800399e:	58d3      	ldr	r3, [r2, r3]
 80039a0:	221f      	movs	r2, #31
 80039a2:	4013      	ands	r3, r2
 80039a4:	000a      	movs	r2, r1
 80039a6:	40da      	lsrs	r2, r3
 80039a8:	4b0b      	ldr	r3, [pc, #44]	; (80039d8 <HAL_RCC_ClockConfig+0x208>)
 80039aa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80039ac:	4b0b      	ldr	r3, [pc, #44]	; (80039dc <HAL_RCC_ClockConfig+0x20c>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	0018      	movs	r0, r3
 80039b2:	f7fd fec7 	bl	8001744 <HAL_InitTick>
 80039b6:	0003      	movs	r3, r0
}
 80039b8:	0018      	movs	r0, r3
 80039ba:	46bd      	mov	sp, r7
 80039bc:	b004      	add	sp, #16
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	40022000 	.word	0x40022000
 80039c4:	00001388 	.word	0x00001388
 80039c8:	40021000 	.word	0x40021000
 80039cc:	fffff0ff 	.word	0xfffff0ff
 80039d0:	ffff8fff 	.word	0xffff8fff
 80039d4:	08009880 	.word	0x08009880
 80039d8:	20000000 	.word	0x20000000
 80039dc:	20000004 	.word	0x20000004

080039e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80039e6:	4b3c      	ldr	r3, [pc, #240]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	2238      	movs	r2, #56	; 0x38
 80039ec:	4013      	ands	r3, r2
 80039ee:	d10f      	bne.n	8003a10 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80039f0:	4b39      	ldr	r3, [pc, #228]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	0adb      	lsrs	r3, r3, #11
 80039f6:	2207      	movs	r2, #7
 80039f8:	4013      	ands	r3, r2
 80039fa:	2201      	movs	r2, #1
 80039fc:	409a      	lsls	r2, r3
 80039fe:	0013      	movs	r3, r2
 8003a00:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003a02:	6839      	ldr	r1, [r7, #0]
 8003a04:	4835      	ldr	r0, [pc, #212]	; (8003adc <HAL_RCC_GetSysClockFreq+0xfc>)
 8003a06:	f7fc fb7f 	bl	8000108 <__udivsi3>
 8003a0a:	0003      	movs	r3, r0
 8003a0c:	613b      	str	r3, [r7, #16]
 8003a0e:	e05d      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003a10:	4b31      	ldr	r3, [pc, #196]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	2238      	movs	r2, #56	; 0x38
 8003a16:	4013      	ands	r3, r2
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d102      	bne.n	8003a22 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a1c:	4b30      	ldr	r3, [pc, #192]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0x100>)
 8003a1e:	613b      	str	r3, [r7, #16]
 8003a20:	e054      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003a22:	4b2d      	ldr	r3, [pc, #180]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	2238      	movs	r2, #56	; 0x38
 8003a28:	4013      	ands	r3, r2
 8003a2a:	2b10      	cmp	r3, #16
 8003a2c:	d138      	bne.n	8003aa0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003a2e:	4b2a      	ldr	r3, [pc, #168]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	2203      	movs	r2, #3
 8003a34:	4013      	ands	r3, r2
 8003a36:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a38:	4b27      	ldr	r3, [pc, #156]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	091b      	lsrs	r3, r3, #4
 8003a3e:	2207      	movs	r2, #7
 8003a40:	4013      	ands	r3, r2
 8003a42:	3301      	adds	r3, #1
 8003a44:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2b03      	cmp	r3, #3
 8003a4a:	d10d      	bne.n	8003a68 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco =  (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a4c:	68b9      	ldr	r1, [r7, #8]
 8003a4e:	4824      	ldr	r0, [pc, #144]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0x100>)
 8003a50:	f7fc fb5a 	bl	8000108 <__udivsi3>
 8003a54:	0003      	movs	r3, r0
 8003a56:	0019      	movs	r1, r3
 8003a58:	4b1f      	ldr	r3, [pc, #124]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	0a1b      	lsrs	r3, r3, #8
 8003a5e:	227f      	movs	r2, #127	; 0x7f
 8003a60:	4013      	ands	r3, r2
 8003a62:	434b      	muls	r3, r1
 8003a64:	617b      	str	r3, [r7, #20]
        break;
 8003a66:	e00d      	b.n	8003a84 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003a68:	68b9      	ldr	r1, [r7, #8]
 8003a6a:	481c      	ldr	r0, [pc, #112]	; (8003adc <HAL_RCC_GetSysClockFreq+0xfc>)
 8003a6c:	f7fc fb4c 	bl	8000108 <__udivsi3>
 8003a70:	0003      	movs	r3, r0
 8003a72:	0019      	movs	r1, r3
 8003a74:	4b18      	ldr	r3, [pc, #96]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	0a1b      	lsrs	r3, r3, #8
 8003a7a:	227f      	movs	r2, #127	; 0x7f
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	434b      	muls	r3, r1
 8003a80:	617b      	str	r3, [r7, #20]
        break;
 8003a82:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003a84:	4b14      	ldr	r3, [pc, #80]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	0f5b      	lsrs	r3, r3, #29
 8003a8a:	2207      	movs	r2, #7
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	3301      	adds	r3, #1
 8003a90:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003a92:	6879      	ldr	r1, [r7, #4]
 8003a94:	6978      	ldr	r0, [r7, #20]
 8003a96:	f7fc fb37 	bl	8000108 <__udivsi3>
 8003a9a:	0003      	movs	r3, r0
 8003a9c:	613b      	str	r3, [r7, #16]
 8003a9e:	e015      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003aa0:	4b0d      	ldr	r3, [pc, #52]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	2238      	movs	r2, #56	; 0x38
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	2b20      	cmp	r3, #32
 8003aaa:	d103      	bne.n	8003ab4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003aac:	2380      	movs	r3, #128	; 0x80
 8003aae:	021b      	lsls	r3, r3, #8
 8003ab0:	613b      	str	r3, [r7, #16]
 8003ab2:	e00b      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003ab4:	4b08      	ldr	r3, [pc, #32]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	2238      	movs	r2, #56	; 0x38
 8003aba:	4013      	ands	r3, r2
 8003abc:	2b18      	cmp	r3, #24
 8003abe:	d103      	bne.n	8003ac8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003ac0:	23fa      	movs	r3, #250	; 0xfa
 8003ac2:	01db      	lsls	r3, r3, #7
 8003ac4:	613b      	str	r3, [r7, #16]
 8003ac6:	e001      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003acc:	693b      	ldr	r3, [r7, #16]
}
 8003ace:	0018      	movs	r0, r3
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	b006      	add	sp, #24
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	46c0      	nop			; (mov r8, r8)
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	00f42400 	.word	0x00f42400
 8003ae0:	007a1200 	.word	0x007a1200

08003ae4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ae8:	4b02      	ldr	r3, [pc, #8]	; (8003af4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003aea:	681b      	ldr	r3, [r3, #0]
}
 8003aec:	0018      	movs	r0, r3
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	46c0      	nop			; (mov r8, r8)
 8003af4:	20000000 	.word	0x20000000

08003af8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003af8:	b5b0      	push	{r4, r5, r7, lr}
 8003afa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003afc:	f7ff fff2 	bl	8003ae4 <HAL_RCC_GetHCLKFreq>
 8003b00:	0004      	movs	r4, r0
 8003b02:	f7ff fb39 	bl	8003178 <LL_RCC_GetAPB1Prescaler>
 8003b06:	0003      	movs	r3, r0
 8003b08:	0b1a      	lsrs	r2, r3, #12
 8003b0a:	4b05      	ldr	r3, [pc, #20]	; (8003b20 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b0c:	0092      	lsls	r2, r2, #2
 8003b0e:	58d3      	ldr	r3, [r2, r3]
 8003b10:	221f      	movs	r2, #31
 8003b12:	4013      	ands	r3, r2
 8003b14:	40dc      	lsrs	r4, r3
 8003b16:	0023      	movs	r3, r4
}
 8003b18:	0018      	movs	r0, r3
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bdb0      	pop	{r4, r5, r7, pc}
 8003b1e:	46c0      	nop			; (mov r8, r8)
 8003b20:	080098c0 	.word	0x080098c0

08003b24 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2207      	movs	r2, #7
 8003b32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003b34:	4b0e      	ldr	r3, [pc, #56]	; (8003b70 <HAL_RCC_GetClockConfig+0x4c>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	2207      	movs	r2, #7
 8003b3a:	401a      	ands	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003b40:	4b0b      	ldr	r3, [pc, #44]	; (8003b70 <HAL_RCC_GetClockConfig+0x4c>)
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	23f0      	movs	r3, #240	; 0xf0
 8003b46:	011b      	lsls	r3, r3, #4
 8003b48:	401a      	ands	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 8003b4e:	4b08      	ldr	r3, [pc, #32]	; (8003b70 <HAL_RCC_GetClockConfig+0x4c>)
 8003b50:	689a      	ldr	r2, [r3, #8]
 8003b52:	23e0      	movs	r3, #224	; 0xe0
 8003b54:	01db      	lsls	r3, r3, #7
 8003b56:	401a      	ands	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003b5c:	4b05      	ldr	r3, [pc, #20]	; (8003b74 <HAL_RCC_GetClockConfig+0x50>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2207      	movs	r2, #7
 8003b62:	401a      	ands	r2, r3
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	601a      	str	r2, [r3, #0]
}
 8003b68:	46c0      	nop			; (mov r8, r8)
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	b002      	add	sp, #8
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	40021000 	.word	0x40021000
 8003b74:	40022000 	.word	0x40022000

08003b78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b086      	sub	sp, #24
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003b80:	2313      	movs	r3, #19
 8003b82:	18fb      	adds	r3, r7, r3
 8003b84:	2200      	movs	r2, #0
 8003b86:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b88:	2312      	movs	r3, #18
 8003b8a:	18fb      	adds	r3, r7, r3
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	2380      	movs	r3, #128	; 0x80
 8003b96:	029b      	lsls	r3, r3, #10
 8003b98:	4013      	ands	r3, r2
 8003b9a:	d100      	bne.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003b9c:	e0a4      	b.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b9e:	2311      	movs	r3, #17
 8003ba0:	18fb      	adds	r3, r7, r3
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ba6:	4bc3      	ldr	r3, [pc, #780]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003ba8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003baa:	2380      	movs	r3, #128	; 0x80
 8003bac:	055b      	lsls	r3, r3, #21
 8003bae:	4013      	ands	r3, r2
 8003bb0:	d111      	bne.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bb2:	4bc0      	ldr	r3, [pc, #768]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003bb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bb6:	4bbf      	ldr	r3, [pc, #764]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003bb8:	2180      	movs	r1, #128	; 0x80
 8003bba:	0549      	lsls	r1, r1, #21
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	63da      	str	r2, [r3, #60]	; 0x3c
 8003bc0:	4bbc      	ldr	r3, [pc, #752]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003bc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bc4:	2380      	movs	r3, #128	; 0x80
 8003bc6:	055b      	lsls	r3, r3, #21
 8003bc8:	4013      	ands	r3, r2
 8003bca:	60bb      	str	r3, [r7, #8]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bce:	2311      	movs	r3, #17
 8003bd0:	18fb      	adds	r3, r7, r3
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bd6:	4bb8      	ldr	r3, [pc, #736]	; (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	4bb7      	ldr	r3, [pc, #732]	; (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003bdc:	2180      	movs	r1, #128	; 0x80
 8003bde:	0049      	lsls	r1, r1, #1
 8003be0:	430a      	orrs	r2, r1
 8003be2:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003be4:	f7fe fd80 	bl	80026e8 <HAL_GetTick>
 8003be8:	0003      	movs	r3, r0
 8003bea:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bec:	e00b      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bee:	f7fe fd7b 	bl	80026e8 <HAL_GetTick>
 8003bf2:	0002      	movs	r2, r0
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d904      	bls.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        ret = HAL_TIMEOUT;
 8003bfc:	2313      	movs	r3, #19
 8003bfe:	18fb      	adds	r3, r7, r3
 8003c00:	2203      	movs	r2, #3
 8003c02:	701a      	strb	r2, [r3, #0]
        break;
 8003c04:	e005      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c06:	4bac      	ldr	r3, [pc, #688]	; (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	2380      	movs	r3, #128	; 0x80
 8003c0c:	005b      	lsls	r3, r3, #1
 8003c0e:	4013      	ands	r3, r2
 8003c10:	d0ed      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }

    if (ret == HAL_OK)
 8003c12:	2313      	movs	r3, #19
 8003c14:	18fb      	adds	r3, r7, r3
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d154      	bne.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003c1c:	4ba5      	ldr	r3, [pc, #660]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c1e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c20:	23c0      	movs	r3, #192	; 0xc0
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	4013      	ands	r3, r2
 8003c26:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d019      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0xea>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d014      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003c38:	4b9e      	ldr	r3, [pc, #632]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c3c:	4a9f      	ldr	r2, [pc, #636]	; (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003c3e:	4013      	ands	r3, r2
 8003c40:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c42:	4b9c      	ldr	r3, [pc, #624]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c46:	4b9b      	ldr	r3, [pc, #620]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c48:	2180      	movs	r1, #128	; 0x80
 8003c4a:	0249      	lsls	r1, r1, #9
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c50:	4b98      	ldr	r3, [pc, #608]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c52:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c54:	4b97      	ldr	r3, [pc, #604]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c56:	499a      	ldr	r1, [pc, #616]	; (8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8003c58:	400a      	ands	r2, r1
 8003c5a:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c5c:	4b95      	ldr	r3, [pc, #596]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	2201      	movs	r2, #1
 8003c66:	4013      	ands	r3, r2
 8003c68:	d016      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x120>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c6a:	f7fe fd3d 	bl	80026e8 <HAL_GetTick>
 8003c6e:	0003      	movs	r3, r0
 8003c70:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c72:	e00c      	b.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c74:	f7fe fd38 	bl	80026e8 <HAL_GetTick>
 8003c78:	0002      	movs	r2, r0
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	4a91      	ldr	r2, [pc, #580]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d904      	bls.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x116>
          {
            ret = HAL_TIMEOUT;
 8003c84:	2313      	movs	r3, #19
 8003c86:	18fb      	adds	r3, r7, r3
 8003c88:	2203      	movs	r2, #3
 8003c8a:	701a      	strb	r2, [r3, #0]
            break;
 8003c8c:	e004      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x120>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c8e:	4b89      	ldr	r3, [pc, #548]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c92:	2202      	movs	r2, #2
 8003c94:	4013      	ands	r3, r2
 8003c96:	d0ed      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xfc>
          }
        }
      }

      if (ret == HAL_OK)
 8003c98:	2313      	movs	r3, #19
 8003c9a:	18fb      	adds	r3, r7, r3
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10a      	bne.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x140>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ca2:	4b84      	ldr	r3, [pc, #528]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003ca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ca6:	4a85      	ldr	r2, [pc, #532]	; (8003ebc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003ca8:	4013      	ands	r3, r2
 8003caa:	0019      	movs	r1, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cb0:	4b80      	ldr	r3, [pc, #512]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	65da      	str	r2, [r3, #92]	; 0x5c
 8003cb6:	e00c      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003cb8:	2312      	movs	r3, #18
 8003cba:	18fb      	adds	r3, r7, r3
 8003cbc:	2213      	movs	r2, #19
 8003cbe:	18ba      	adds	r2, r7, r2
 8003cc0:	7812      	ldrb	r2, [r2, #0]
 8003cc2:	701a      	strb	r2, [r3, #0]
 8003cc4:	e005      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cc6:	2312      	movs	r3, #18
 8003cc8:	18fb      	adds	r3, r7, r3
 8003cca:	2213      	movs	r2, #19
 8003ccc:	18ba      	adds	r2, r7, r2
 8003cce:	7812      	ldrb	r2, [r2, #0]
 8003cd0:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cd2:	2311      	movs	r3, #17
 8003cd4:	18fb      	adds	r3, r7, r3
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d105      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x170>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cdc:	4b75      	ldr	r3, [pc, #468]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003cde:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ce0:	4b74      	ldr	r3, [pc, #464]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003ce2:	4979      	ldr	r1, [pc, #484]	; (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8003ce4:	400a      	ands	r2, r1
 8003ce6:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2201      	movs	r2, #1
 8003cee:	4013      	ands	r3, r2
 8003cf0:	d009      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cf2:	4b70      	ldr	r3, [pc, #448]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf6:	2203      	movs	r2, #3
 8003cf8:	4393      	bics	r3, r2
 8003cfa:	0019      	movs	r1, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685a      	ldr	r2, [r3, #4]
 8003d00:	4b6c      	ldr	r3, [pc, #432]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d02:	430a      	orrs	r2, r1
 8003d04:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2202      	movs	r2, #2
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	d009      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d10:	4b68      	ldr	r3, [pc, #416]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d14:	220c      	movs	r2, #12
 8003d16:	4393      	bics	r3, r2
 8003d18:	0019      	movs	r1, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	689a      	ldr	r2, [r3, #8]
 8003d1e:	4b65      	ldr	r3, [pc, #404]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d20:	430a      	orrs	r2, r1
 8003d22:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_LPUART1SEL)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2220      	movs	r2, #32
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	d009      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d2e:	4b61      	ldr	r3, [pc, #388]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d32:	4a66      	ldr	r2, [pc, #408]	; (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8003d34:	4013      	ands	r3, r2
 8003d36:	0019      	movs	r1, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	68da      	ldr	r2, [r3, #12]
 8003d3c:	4b5d      	ldr	r3, [pc, #372]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPUART1SEL */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	2380      	movs	r3, #128	; 0x80
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	d009      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d4e:	4b59      	ldr	r3, [pc, #356]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d52:	4a5f      	ldr	r2, [pc, #380]	; (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003d54:	4013      	ands	r3, r2
 8003d56:	0019      	movs	r1, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	699a      	ldr	r2, [r3, #24]
 8003d5c:	4b55      	ldr	r3, [pc, #340]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	2380      	movs	r3, #128	; 0x80
 8003d68:	00db      	lsls	r3, r3, #3
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	d009      	beq.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d6e:	4b51      	ldr	r3, [pc, #324]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d72:	4a58      	ldr	r2, [pc, #352]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003d74:	4013      	ands	r3, r2
 8003d76:	0019      	movs	r1, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	69da      	ldr	r2, [r3, #28]
 8003d7c:	4b4d      	ldr	r3, [pc, #308]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d7e:	430a      	orrs	r2, r1
 8003d80:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2240      	movs	r2, #64	; 0x40
 8003d88:	4013      	ands	r3, r2
 8003d8a:	d009      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d8c:	4b49      	ldr	r3, [pc, #292]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d90:	4a51      	ldr	r2, [pc, #324]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8003d92:	4013      	ands	r3, r2
 8003d94:	0019      	movs	r1, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	691a      	ldr	r2, [r3, #16]
 8003d9a:	4b46      	ldr	r3, [pc, #280]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RCC_CCIPR_RNGSEL */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	2380      	movs	r3, #128	; 0x80
 8003da6:	01db      	lsls	r3, r3, #7
 8003da8:	4013      	ands	r3, r2
 8003daa:	d015      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003dac:	4b41      	ldr	r3, [pc, #260]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	0899      	lsrs	r1, r3, #2
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a1a      	ldr	r2, [r3, #32]
 8003db8:	4b3e      	ldr	r3, [pc, #248]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a1a      	ldr	r2, [r3, #32]
 8003dc2:	2380      	movs	r3, #128	; 0x80
 8003dc4:	05db      	lsls	r3, r3, #23
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d106      	bne.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003dca:	4b3a      	ldr	r3, [pc, #232]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003dcc:	68da      	ldr	r2, [r3, #12]
 8003dce:	4b39      	ldr	r3, [pc, #228]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003dd0:	2180      	movs	r1, #128	; 0x80
 8003dd2:	0249      	lsls	r1, r1, #9
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR_CECSEL)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	2380      	movs	r3, #128	; 0x80
 8003dde:	031b      	lsls	r3, r3, #12
 8003de0:	4013      	ands	r3, r2
 8003de2:	d009      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003de4:	4b33      	ldr	r3, [pc, #204]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003de8:	2240      	movs	r2, #64	; 0x40
 8003dea:	4393      	bics	r3, r2
 8003dec:	0019      	movs	r1, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003df2:	4b30      	ldr	r3, [pc, #192]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003df4:	430a      	orrs	r2, r1
 8003df6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_CECSEL */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	2380      	movs	r3, #128	; 0x80
 8003dfe:	039b      	lsls	r3, r3, #14
 8003e00:	4013      	ands	r3, r2
 8003e02:	d016      	beq.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003e04:	4b2b      	ldr	r3, [pc, #172]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e08:	4a34      	ldr	r2, [pc, #208]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	0019      	movs	r1, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e12:	4b28      	ldr	r3, [pc, #160]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e14:	430a      	orrs	r2, r1
 8003e16:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e1c:	2380      	movs	r3, #128	; 0x80
 8003e1e:	03db      	lsls	r3, r3, #15
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d106      	bne.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003e24:	4b23      	ldr	r3, [pc, #140]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e26:	68da      	ldr	r2, [r3, #12]
 8003e28:	4b22      	ldr	r3, [pc, #136]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e2a:	2180      	movs	r1, #128	; 0x80
 8003e2c:	0449      	lsls	r1, r1, #17
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	2380      	movs	r3, #128	; 0x80
 8003e38:	03db      	lsls	r3, r3, #15
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	d016      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003e3e:	4b1d      	ldr	r3, [pc, #116]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e42:	4a27      	ldr	r2, [pc, #156]	; (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8003e44:	4013      	ands	r3, r2
 8003e46:	0019      	movs	r1, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e4c:	4b19      	ldr	r3, [pc, #100]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e56:	2380      	movs	r3, #128	; 0x80
 8003e58:	045b      	lsls	r3, r3, #17
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d106      	bne.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003e5e:	4b15      	ldr	r3, [pc, #84]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e60:	68da      	ldr	r2, [r3, #12]
 8003e62:	4b14      	ldr	r3, [pc, #80]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e64:	2180      	movs	r1, #128	; 0x80
 8003e66:	0449      	lsls	r1, r1, #17
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	2380      	movs	r3, #128	; 0x80
 8003e72:	011b      	lsls	r3, r3, #4
 8003e74:	4013      	ands	r3, r2
 8003e76:	d016      	beq.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x32e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003e78:	4b0e      	ldr	r3, [pc, #56]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e7c:	4a19      	ldr	r2, [pc, #100]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8003e7e:	4013      	ands	r3, r2
 8003e80:	0019      	movs	r1, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	695a      	ldr	r2, [r3, #20]
 8003e86:	4b0b      	ldr	r3, [pc, #44]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e88:	430a      	orrs	r2, r1
 8003e8a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	695a      	ldr	r2, [r3, #20]
 8003e90:	2380      	movs	r3, #128	; 0x80
 8003e92:	01db      	lsls	r3, r3, #7
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d106      	bne.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x32e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003e98:	4b06      	ldr	r3, [pc, #24]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e9a:	68da      	ldr	r2, [r3, #12]
 8003e9c:	4b05      	ldr	r3, [pc, #20]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003e9e:	2180      	movs	r1, #128	; 0x80
 8003ea0:	0249      	lsls	r1, r1, #9
 8003ea2:	430a      	orrs	r2, r1
 8003ea4:	60da      	str	r2, [r3, #12]
    }
  }

  return status;
 8003ea6:	2312      	movs	r3, #18
 8003ea8:	18fb      	adds	r3, r7, r3
 8003eaa:	781b      	ldrb	r3, [r3, #0]
}
 8003eac:	0018      	movs	r0, r3
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	b006      	add	sp, #24
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	40007000 	.word	0x40007000
 8003ebc:	fffffcff 	.word	0xfffffcff
 8003ec0:	fffeffff 	.word	0xfffeffff
 8003ec4:	00001388 	.word	0x00001388
 8003ec8:	efffffff 	.word	0xefffffff
 8003ecc:	fffff3ff 	.word	0xfffff3ff
 8003ed0:	fff3ffff 	.word	0xfff3ffff
 8003ed4:	ffcfffff 	.word	0xffcfffff
 8003ed8:	ffffcfff 	.word	0xffffcfff
 8003edc:	ffbfffff 	.word	0xffbfffff
 8003ee0:	feffffff 	.word	0xfeffffff
 8003ee4:	ffff3fff 	.word	0xffff3fff

08003ee8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e01e      	b.n	8003f38 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	223d      	movs	r2, #61	; 0x3d
 8003efe:	5c9b      	ldrb	r3, [r3, r2]
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d107      	bne.n	8003f16 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	223c      	movs	r2, #60	; 0x3c
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	0018      	movs	r0, r3
 8003f12:	f7fd fb05 	bl	8001520 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	223d      	movs	r2, #61	; 0x3d
 8003f1a:	2102      	movs	r1, #2
 8003f1c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	3304      	adds	r3, #4
 8003f26:	0019      	movs	r1, r3
 8003f28:	0010      	movs	r0, r2
 8003f2a:	f000 f985 	bl	8004238 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	223d      	movs	r2, #61	; 0x3d
 8003f32:	2101      	movs	r1, #1
 8003f34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	0018      	movs	r0, r3
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	b002      	add	sp, #8
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68da      	ldr	r2, [r3, #12]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2101      	movs	r1, #1
 8003f54:	430a      	orrs	r2, r1
 8003f56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	4a0c      	ldr	r2, [pc, #48]	; (8003f90 <HAL_TIM_Base_Start_IT+0x50>)
 8003f60:	4013      	ands	r3, r2
 8003f62:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2b06      	cmp	r3, #6
 8003f68:	d00c      	beq.n	8003f84 <HAL_TIM_Base_Start_IT+0x44>
 8003f6a:	68fa      	ldr	r2, [r7, #12]
 8003f6c:	2380      	movs	r3, #128	; 0x80
 8003f6e:	025b      	lsls	r3, r3, #9
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d007      	beq.n	8003f84 <HAL_TIM_Base_Start_IT+0x44>
  {
    __HAL_TIM_ENABLE(htim);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2101      	movs	r1, #1
 8003f80:	430a      	orrs	r2, r1
 8003f82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	0018      	movs	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	b004      	add	sp, #16
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	46c0      	nop			; (mov r8, r8)
 8003f90:	00010007 	.word	0x00010007

08003f94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d124      	bne.n	8003ff4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	2202      	movs	r2, #2
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d11d      	bne.n	8003ff4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2203      	movs	r2, #3
 8003fbe:	4252      	negs	r2, r2
 8003fc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	2203      	movs	r2, #3
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	d004      	beq.n	8003fde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	0018      	movs	r0, r3
 8003fd8:	f000 f916 	bl	8004208 <HAL_TIM_IC_CaptureCallback>
 8003fdc:	e007      	b.n	8003fee <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	0018      	movs	r0, r3
 8003fe2:	f000 f909 	bl	80041f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	0018      	movs	r0, r3
 8003fea:	f000 f915 	bl	8004218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	2204      	movs	r2, #4
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	2b04      	cmp	r3, #4
 8004000:	d125      	bne.n	800404e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	2204      	movs	r2, #4
 800400a:	4013      	ands	r3, r2
 800400c:	2b04      	cmp	r3, #4
 800400e:	d11e      	bne.n	800404e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2205      	movs	r2, #5
 8004016:	4252      	negs	r2, r2
 8004018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2202      	movs	r2, #2
 800401e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	699a      	ldr	r2, [r3, #24]
 8004026:	23c0      	movs	r3, #192	; 0xc0
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	4013      	ands	r3, r2
 800402c:	d004      	beq.n	8004038 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	0018      	movs	r0, r3
 8004032:	f000 f8e9 	bl	8004208 <HAL_TIM_IC_CaptureCallback>
 8004036:	e007      	b.n	8004048 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	0018      	movs	r0, r3
 800403c:	f000 f8dc 	bl	80041f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	0018      	movs	r0, r3
 8004044:	f000 f8e8 	bl	8004218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	2208      	movs	r2, #8
 8004056:	4013      	ands	r3, r2
 8004058:	2b08      	cmp	r3, #8
 800405a:	d124      	bne.n	80040a6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	2208      	movs	r2, #8
 8004064:	4013      	ands	r3, r2
 8004066:	2b08      	cmp	r3, #8
 8004068:	d11d      	bne.n	80040a6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2209      	movs	r2, #9
 8004070:	4252      	negs	r2, r2
 8004072:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2204      	movs	r2, #4
 8004078:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	69db      	ldr	r3, [r3, #28]
 8004080:	2203      	movs	r2, #3
 8004082:	4013      	ands	r3, r2
 8004084:	d004      	beq.n	8004090 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	0018      	movs	r0, r3
 800408a:	f000 f8bd 	bl	8004208 <HAL_TIM_IC_CaptureCallback>
 800408e:	e007      	b.n	80040a0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	0018      	movs	r0, r3
 8004094:	f000 f8b0 	bl	80041f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	0018      	movs	r0, r3
 800409c:	f000 f8bc 	bl	8004218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	2210      	movs	r2, #16
 80040ae:	4013      	ands	r3, r2
 80040b0:	2b10      	cmp	r3, #16
 80040b2:	d125      	bne.n	8004100 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	2210      	movs	r2, #16
 80040bc:	4013      	ands	r3, r2
 80040be:	2b10      	cmp	r3, #16
 80040c0:	d11e      	bne.n	8004100 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2211      	movs	r2, #17
 80040c8:	4252      	negs	r2, r2
 80040ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2208      	movs	r2, #8
 80040d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	69da      	ldr	r2, [r3, #28]
 80040d8:	23c0      	movs	r3, #192	; 0xc0
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	4013      	ands	r3, r2
 80040de:	d004      	beq.n	80040ea <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	0018      	movs	r0, r3
 80040e4:	f000 f890 	bl	8004208 <HAL_TIM_IC_CaptureCallback>
 80040e8:	e007      	b.n	80040fa <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	0018      	movs	r0, r3
 80040ee:	f000 f883 	bl	80041f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	0018      	movs	r0, r3
 80040f6:	f000 f88f 	bl	8004218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	2201      	movs	r2, #1
 8004108:	4013      	ands	r3, r2
 800410a:	2b01      	cmp	r3, #1
 800410c:	d10f      	bne.n	800412e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	2201      	movs	r2, #1
 8004116:	4013      	ands	r3, r2
 8004118:	2b01      	cmp	r3, #1
 800411a:	d108      	bne.n	800412e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	2202      	movs	r2, #2
 8004122:	4252      	negs	r2, r2
 8004124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	0018      	movs	r0, r3
 800412a:	f7fc fe89 	bl	8000e40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	691b      	ldr	r3, [r3, #16]
 8004134:	2280      	movs	r2, #128	; 0x80
 8004136:	4013      	ands	r3, r2
 8004138:	2b80      	cmp	r3, #128	; 0x80
 800413a:	d10f      	bne.n	800415c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	2280      	movs	r2, #128	; 0x80
 8004144:	4013      	ands	r3, r2
 8004146:	2b80      	cmp	r3, #128	; 0x80
 8004148:	d108      	bne.n	800415c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2281      	movs	r2, #129	; 0x81
 8004150:	4252      	negs	r2, r2
 8004152:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	0018      	movs	r0, r3
 8004158:	f000 f8f6 	bl	8004348 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	691a      	ldr	r2, [r3, #16]
 8004162:	2380      	movs	r3, #128	; 0x80
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	401a      	ands	r2, r3
 8004168:	2380      	movs	r3, #128	; 0x80
 800416a:	005b      	lsls	r3, r3, #1
 800416c:	429a      	cmp	r2, r3
 800416e:	d10e      	bne.n	800418e <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68db      	ldr	r3, [r3, #12]
 8004176:	2280      	movs	r2, #128	; 0x80
 8004178:	4013      	ands	r3, r2
 800417a:	2b80      	cmp	r3, #128	; 0x80
 800417c:	d107      	bne.n	800418e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a1c      	ldr	r2, [pc, #112]	; (80041f4 <HAL_TIM_IRQHandler+0x260>)
 8004184:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	0018      	movs	r0, r3
 800418a:	f000 f8e5 	bl	8004358 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	691b      	ldr	r3, [r3, #16]
 8004194:	2240      	movs	r2, #64	; 0x40
 8004196:	4013      	ands	r3, r2
 8004198:	2b40      	cmp	r3, #64	; 0x40
 800419a:	d10f      	bne.n	80041bc <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	2240      	movs	r2, #64	; 0x40
 80041a4:	4013      	ands	r3, r2
 80041a6:	2b40      	cmp	r3, #64	; 0x40
 80041a8:	d108      	bne.n	80041bc <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2241      	movs	r2, #65	; 0x41
 80041b0:	4252      	negs	r2, r2
 80041b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	0018      	movs	r0, r3
 80041b8:	f000 f836 	bl	8004228 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	691b      	ldr	r3, [r3, #16]
 80041c2:	2220      	movs	r2, #32
 80041c4:	4013      	ands	r3, r2
 80041c6:	2b20      	cmp	r3, #32
 80041c8:	d10f      	bne.n	80041ea <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	2220      	movs	r2, #32
 80041d2:	4013      	ands	r3, r2
 80041d4:	2b20      	cmp	r3, #32
 80041d6:	d108      	bne.n	80041ea <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2221      	movs	r2, #33	; 0x21
 80041de:	4252      	negs	r2, r2
 80041e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	0018      	movs	r0, r3
 80041e6:	f000 f8a7 	bl	8004338 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041ea:	46c0      	nop			; (mov r8, r8)
 80041ec:	46bd      	mov	sp, r7
 80041ee:	b002      	add	sp, #8
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	46c0      	nop			; (mov r8, r8)
 80041f4:	fffffeff 	.word	0xfffffeff

080041f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b082      	sub	sp, #8
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004200:	46c0      	nop			; (mov r8, r8)
 8004202:	46bd      	mov	sp, r7
 8004204:	b002      	add	sp, #8
 8004206:	bd80      	pop	{r7, pc}

08004208 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004210:	46c0      	nop			; (mov r8, r8)
 8004212:	46bd      	mov	sp, r7
 8004214:	b002      	add	sp, #8
 8004216:	bd80      	pop	{r7, pc}

08004218 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b082      	sub	sp, #8
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004220:	46c0      	nop			; (mov r8, r8)
 8004222:	46bd      	mov	sp, r7
 8004224:	b002      	add	sp, #8
 8004226:	bd80      	pop	{r7, pc}

08004228 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004230:	46c0      	nop			; (mov r8, r8)
 8004232:	46bd      	mov	sp, r7
 8004234:	b002      	add	sp, #8
 8004236:	bd80      	pop	{r7, pc}

08004238 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
 8004240:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	4a34      	ldr	r2, [pc, #208]	; (800431c <TIM_Base_SetConfig+0xe4>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d008      	beq.n	8004262 <TIM_Base_SetConfig+0x2a>
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	2380      	movs	r3, #128	; 0x80
 8004254:	05db      	lsls	r3, r3, #23
 8004256:	429a      	cmp	r2, r3
 8004258:	d003      	beq.n	8004262 <TIM_Base_SetConfig+0x2a>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a30      	ldr	r2, [pc, #192]	; (8004320 <TIM_Base_SetConfig+0xe8>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d108      	bne.n	8004274 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2270      	movs	r2, #112	; 0x70
 8004266:	4393      	bics	r3, r2
 8004268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	4313      	orrs	r3, r2
 8004272:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a29      	ldr	r2, [pc, #164]	; (800431c <TIM_Base_SetConfig+0xe4>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d018      	beq.n	80042ae <TIM_Base_SetConfig+0x76>
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	2380      	movs	r3, #128	; 0x80
 8004280:	05db      	lsls	r3, r3, #23
 8004282:	429a      	cmp	r2, r3
 8004284:	d013      	beq.n	80042ae <TIM_Base_SetConfig+0x76>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a25      	ldr	r2, [pc, #148]	; (8004320 <TIM_Base_SetConfig+0xe8>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d00f      	beq.n	80042ae <TIM_Base_SetConfig+0x76>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a24      	ldr	r2, [pc, #144]	; (8004324 <TIM_Base_SetConfig+0xec>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d00b      	beq.n	80042ae <TIM_Base_SetConfig+0x76>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a23      	ldr	r2, [pc, #140]	; (8004328 <TIM_Base_SetConfig+0xf0>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d007      	beq.n	80042ae <TIM_Base_SetConfig+0x76>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a22      	ldr	r2, [pc, #136]	; (800432c <TIM_Base_SetConfig+0xf4>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d003      	beq.n	80042ae <TIM_Base_SetConfig+0x76>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a21      	ldr	r2, [pc, #132]	; (8004330 <TIM_Base_SetConfig+0xf8>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d108      	bne.n	80042c0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	4a20      	ldr	r2, [pc, #128]	; (8004334 <TIM_Base_SetConfig+0xfc>)
 80042b2:	4013      	ands	r3, r2
 80042b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	68fa      	ldr	r2, [r7, #12]
 80042bc:	4313      	orrs	r3, r2
 80042be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2280      	movs	r2, #128	; 0x80
 80042c4:	4393      	bics	r3, r2
 80042c6:	001a      	movs	r2, r3
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	695b      	ldr	r3, [r3, #20]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	68fa      	ldr	r2, [r7, #12]
 80042d4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	689a      	ldr	r2, [r3, #8]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a0c      	ldr	r2, [pc, #48]	; (800431c <TIM_Base_SetConfig+0xe4>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d00b      	beq.n	8004306 <TIM_Base_SetConfig+0xce>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a0d      	ldr	r2, [pc, #52]	; (8004328 <TIM_Base_SetConfig+0xf0>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d007      	beq.n	8004306 <TIM_Base_SetConfig+0xce>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a0c      	ldr	r2, [pc, #48]	; (800432c <TIM_Base_SetConfig+0xf4>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d003      	beq.n	8004306 <TIM_Base_SetConfig+0xce>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a0b      	ldr	r2, [pc, #44]	; (8004330 <TIM_Base_SetConfig+0xf8>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d103      	bne.n	800430e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	691a      	ldr	r2, [r3, #16]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	615a      	str	r2, [r3, #20]
}
 8004314:	46c0      	nop			; (mov r8, r8)
 8004316:	46bd      	mov	sp, r7
 8004318:	b004      	add	sp, #16
 800431a:	bd80      	pop	{r7, pc}
 800431c:	40012c00 	.word	0x40012c00
 8004320:	40000400 	.word	0x40000400
 8004324:	40002000 	.word	0x40002000
 8004328:	40014000 	.word	0x40014000
 800432c:	40014400 	.word	0x40014400
 8004330:	40014800 	.word	0x40014800
 8004334:	fffffcff 	.word	0xfffffcff

08004338 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004340:	46c0      	nop			; (mov r8, r8)
 8004342:	46bd      	mov	sp, r7
 8004344:	b002      	add	sp, #8
 8004346:	bd80      	pop	{r7, pc}

08004348 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004350:	46c0      	nop			; (mov r8, r8)
 8004352:	46bd      	mov	sp, r7
 8004354:	b002      	add	sp, #8
 8004356:	bd80      	pop	{r7, pc}

08004358 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004360:	46c0      	nop			; (mov r8, r8)
 8004362:	46bd      	mov	sp, r7
 8004364:	b002      	add	sp, #8
 8004366:	bd80      	pop	{r7, pc}

08004368 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e046      	b.n	8004408 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2280      	movs	r2, #128	; 0x80
 800437e:	589b      	ldr	r3, [r3, r2]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d107      	bne.n	8004394 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	227c      	movs	r2, #124	; 0x7c
 8004388:	2100      	movs	r1, #0
 800438a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	0018      	movs	r0, r3
 8004390:	f7fd f8ea 	bl	8001568 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2280      	movs	r2, #128	; 0x80
 8004398:	2124      	movs	r1, #36	; 0x24
 800439a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2101      	movs	r1, #1
 80043a8:	438a      	bics	r2, r1
 80043aa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	0018      	movs	r0, r3
 80043b0:	f000 fb1e 	bl	80049f0 <UART_SetConfig>
 80043b4:	0003      	movs	r3, r0
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d101      	bne.n	80043be <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e024      	b.n	8004408 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	0018      	movs	r0, r3
 80043ca:	f001 fc05 	bl	8005bd8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	685a      	ldr	r2, [r3, #4]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	490d      	ldr	r1, [pc, #52]	; (8004410 <HAL_UART_Init+0xa8>)
 80043da:	400a      	ands	r2, r1
 80043dc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	689a      	ldr	r2, [r3, #8]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	212a      	movs	r1, #42	; 0x2a
 80043ea:	438a      	bics	r2, r1
 80043ec:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2101      	movs	r1, #1
 80043fa:	430a      	orrs	r2, r1
 80043fc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	0018      	movs	r0, r3
 8004402:	f001 fc9d 	bl	8005d40 <UART_CheckIdleState>
 8004406:	0003      	movs	r3, r0
}
 8004408:	0018      	movs	r0, r3
 800440a:	46bd      	mov	sp, r7
 800440c:	b002      	add	sp, #8
 800440e:	bd80      	pop	{r7, pc}
 8004410:	ffffb7ff 	.word	0xffffb7ff

08004414 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	1dbb      	adds	r3, r7, #6
 8004420:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2284      	movs	r2, #132	; 0x84
 8004426:	589b      	ldr	r3, [r3, r2]
 8004428:	2b20      	cmp	r3, #32
 800442a:	d000      	beq.n	800442e <HAL_UART_Receive_IT+0x1a>
 800442c:	e0d6      	b.n	80045dc <HAL_UART_Receive_IT+0x1c8>
  {
    if ((pData == NULL) || (Size == 0U))
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d003      	beq.n	800443c <HAL_UART_Receive_IT+0x28>
 8004434:	1dbb      	adds	r3, r7, #6
 8004436:	881b      	ldrh	r3, [r3, #0]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d101      	bne.n	8004440 <HAL_UART_Receive_IT+0x2c>
    {
      return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e0ce      	b.n	80045de <HAL_UART_Receive_IT+0x1ca>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	689a      	ldr	r2, [r3, #8]
 8004444:	2380      	movs	r3, #128	; 0x80
 8004446:	015b      	lsls	r3, r3, #5
 8004448:	429a      	cmp	r2, r3
 800444a:	d109      	bne.n	8004460 <HAL_UART_Receive_IT+0x4c>
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	691b      	ldr	r3, [r3, #16]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d105      	bne.n	8004460 <HAL_UART_Receive_IT+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	2201      	movs	r2, #1
 8004458:	4013      	ands	r3, r2
 800445a:	d001      	beq.n	8004460 <HAL_UART_Receive_IT+0x4c>
      {
        return  HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e0be      	b.n	80045de <HAL_UART_Receive_IT+0x1ca>
      }
    }

    __HAL_LOCK(huart);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	227c      	movs	r2, #124	; 0x7c
 8004464:	5c9b      	ldrb	r3, [r3, r2]
 8004466:	2b01      	cmp	r3, #1
 8004468:	d101      	bne.n	800446e <HAL_UART_Receive_IT+0x5a>
 800446a:	2302      	movs	r3, #2
 800446c:	e0b7      	b.n	80045de <HAL_UART_Receive_IT+0x1ca>
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	227c      	movs	r2, #124	; 0x7c
 8004472:	2101      	movs	r1, #1
 8004474:	5499      	strb	r1, [r3, r2]

    huart->pRxBuffPtr  = pData;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	68ba      	ldr	r2, [r7, #8]
 800447a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	1dba      	adds	r2, r7, #6
 8004480:	215c      	movs	r1, #92	; 0x5c
 8004482:	8812      	ldrh	r2, [r2, #0]
 8004484:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	1dba      	adds	r2, r7, #6
 800448a:	215e      	movs	r1, #94	; 0x5e
 800448c:	8812      	ldrh	r2, [r2, #0]
 800448e:	525a      	strh	r2, [r3, r1]
    huart->RxISR       = NULL;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2200      	movs	r2, #0
 8004494:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	689a      	ldr	r2, [r3, #8]
 800449a:	2380      	movs	r3, #128	; 0x80
 800449c:	015b      	lsls	r3, r3, #5
 800449e:	429a      	cmp	r2, r3
 80044a0:	d10d      	bne.n	80044be <HAL_UART_Receive_IT+0xaa>
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d104      	bne.n	80044b4 <HAL_UART_Receive_IT+0xa0>
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2260      	movs	r2, #96	; 0x60
 80044ae:	494e      	ldr	r1, [pc, #312]	; (80045e8 <HAL_UART_Receive_IT+0x1d4>)
 80044b0:	5299      	strh	r1, [r3, r2]
 80044b2:	e02e      	b.n	8004512 <HAL_UART_Receive_IT+0xfe>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2260      	movs	r2, #96	; 0x60
 80044b8:	21ff      	movs	r1, #255	; 0xff
 80044ba:	5299      	strh	r1, [r3, r2]
 80044bc:	e029      	b.n	8004512 <HAL_UART_Receive_IT+0xfe>
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d10d      	bne.n	80044e2 <HAL_UART_Receive_IT+0xce>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d104      	bne.n	80044d8 <HAL_UART_Receive_IT+0xc4>
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2260      	movs	r2, #96	; 0x60
 80044d2:	21ff      	movs	r1, #255	; 0xff
 80044d4:	5299      	strh	r1, [r3, r2]
 80044d6:	e01c      	b.n	8004512 <HAL_UART_Receive_IT+0xfe>
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2260      	movs	r2, #96	; 0x60
 80044dc:	217f      	movs	r1, #127	; 0x7f
 80044de:	5299      	strh	r1, [r3, r2]
 80044e0:	e017      	b.n	8004512 <HAL_UART_Receive_IT+0xfe>
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	689a      	ldr	r2, [r3, #8]
 80044e6:	2380      	movs	r3, #128	; 0x80
 80044e8:	055b      	lsls	r3, r3, #21
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d10d      	bne.n	800450a <HAL_UART_Receive_IT+0xf6>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d104      	bne.n	8004500 <HAL_UART_Receive_IT+0xec>
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2260      	movs	r2, #96	; 0x60
 80044fa:	217f      	movs	r1, #127	; 0x7f
 80044fc:	5299      	strh	r1, [r3, r2]
 80044fe:	e008      	b.n	8004512 <HAL_UART_Receive_IT+0xfe>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2260      	movs	r2, #96	; 0x60
 8004504:	213f      	movs	r1, #63	; 0x3f
 8004506:	5299      	strh	r1, [r3, r2]
 8004508:	e003      	b.n	8004512 <HAL_UART_Receive_IT+0xfe>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2260      	movs	r2, #96	; 0x60
 800450e:	2100      	movs	r1, #0
 8004510:	5299      	strh	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2288      	movs	r2, #136	; 0x88
 8004516:	2100      	movs	r1, #0
 8004518:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2284      	movs	r2, #132	; 0x84
 800451e:	2122      	movs	r1, #34	; 0x22
 8004520:	5099      	str	r1, [r3, r2]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	689a      	ldr	r2, [r3, #8]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2101      	movs	r1, #1
 800452e:	430a      	orrs	r2, r1
 8004530:	609a      	str	r2, [r3, #8]

    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004536:	2380      	movs	r3, #128	; 0x80
 8004538:	059b      	lsls	r3, r3, #22
 800453a:	429a      	cmp	r2, r3
 800453c:	d12e      	bne.n	800459c <HAL_UART_Receive_IT+0x188>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2268      	movs	r2, #104	; 0x68
 8004542:	5a9b      	ldrh	r3, [r3, r2]
 8004544:	1dba      	adds	r2, r7, #6
 8004546:	8812      	ldrh	r2, [r2, #0]
 8004548:	429a      	cmp	r2, r3
 800454a:	d327      	bcc.n	800459c <HAL_UART_Receive_IT+0x188>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	689a      	ldr	r2, [r3, #8]
 8004550:	2380      	movs	r3, #128	; 0x80
 8004552:	015b      	lsls	r3, r3, #5
 8004554:	429a      	cmp	r2, r3
 8004556:	d107      	bne.n	8004568 <HAL_UART_Receive_IT+0x154>
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d103      	bne.n	8004568 <HAL_UART_Receive_IT+0x154>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4a22      	ldr	r2, [pc, #136]	; (80045ec <HAL_UART_Receive_IT+0x1d8>)
 8004564:	66da      	str	r2, [r3, #108]	; 0x6c
 8004566:	e002      	b.n	800456e <HAL_UART_Receive_IT+0x15a>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	4a21      	ldr	r2, [pc, #132]	; (80045f0 <HAL_UART_Receive_IT+0x1dc>)
 800456c:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	227c      	movs	r2, #124	; 0x7c
 8004572:	2100      	movs	r1, #0
 8004574:	5499      	strb	r1, [r3, r2]

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2180      	movs	r1, #128	; 0x80
 8004582:	0049      	lsls	r1, r1, #1
 8004584:	430a      	orrs	r2, r1
 8004586:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	689a      	ldr	r2, [r3, #8]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2180      	movs	r1, #128	; 0x80
 8004594:	0549      	lsls	r1, r1, #21
 8004596:	430a      	orrs	r2, r1
 8004598:	609a      	str	r2, [r3, #8]
 800459a:	e01d      	b.n	80045d8 <HAL_UART_Receive_IT+0x1c4>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	689a      	ldr	r2, [r3, #8]
 80045a0:	2380      	movs	r3, #128	; 0x80
 80045a2:	015b      	lsls	r3, r3, #5
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d107      	bne.n	80045b8 <HAL_UART_Receive_IT+0x1a4>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	691b      	ldr	r3, [r3, #16]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d103      	bne.n	80045b8 <HAL_UART_Receive_IT+0x1a4>
      {
        huart->RxISR = UART_RxISR_16BIT;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	4a10      	ldr	r2, [pc, #64]	; (80045f4 <HAL_UART_Receive_IT+0x1e0>)
 80045b4:	66da      	str	r2, [r3, #108]	; 0x6c
 80045b6:	e002      	b.n	80045be <HAL_UART_Receive_IT+0x1aa>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4a0f      	ldr	r2, [pc, #60]	; (80045f8 <HAL_UART_Receive_IT+0x1e4>)
 80045bc:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	227c      	movs	r2, #124	; 0x7c
 80045c2:	2100      	movs	r1, #0
 80045c4:	5499      	strb	r1, [r3, r2]

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2190      	movs	r1, #144	; 0x90
 80045d2:	0049      	lsls	r1, r1, #1
 80045d4:	430a      	orrs	r2, r1
 80045d6:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	e000      	b.n	80045de <HAL_UART_Receive_IT+0x1ca>
  }
  else
  {
    return HAL_BUSY;
 80045dc:	2302      	movs	r3, #2
  }
}
 80045de:	0018      	movs	r0, r3
 80045e0:	46bd      	mov	sp, r7
 80045e2:	b004      	add	sp, #16
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	46c0      	nop			; (mov r8, r8)
 80045e8:	000001ff 	.word	0x000001ff
 80045ec:	08006309 	.word	0x08006309
 80045f0:	080061cd 	.word	0x080061cd
 80045f4:	0800610d 	.word	0x0800610d
 80045f8:	0800604d 	.word	0x0800604d

080045fc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	1dbb      	adds	r3, r7, #6
 8004608:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2280      	movs	r2, #128	; 0x80
 800460e:	589b      	ldr	r3, [r3, r2]
 8004610:	2b20      	cmp	r3, #32
 8004612:	d000      	beq.n	8004616 <HAL_UART_Transmit_DMA+0x1a>
 8004614:	e07b      	b.n	800470e <HAL_UART_Transmit_DMA+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d003      	beq.n	8004624 <HAL_UART_Transmit_DMA+0x28>
 800461c:	1dbb      	adds	r3, r7, #6
 800461e:	881b      	ldrh	r3, [r3, #0]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d101      	bne.n	8004628 <HAL_UART_Transmit_DMA+0x2c>
    {
      return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e073      	b.n	8004710 <HAL_UART_Transmit_DMA+0x114>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	689a      	ldr	r2, [r3, #8]
 800462c:	2380      	movs	r3, #128	; 0x80
 800462e:	015b      	lsls	r3, r3, #5
 8004630:	429a      	cmp	r2, r3
 8004632:	d109      	bne.n	8004648 <HAL_UART_Transmit_DMA+0x4c>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	691b      	ldr	r3, [r3, #16]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d105      	bne.n	8004648 <HAL_UART_Transmit_DMA+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	2201      	movs	r2, #1
 8004640:	4013      	ands	r3, r2
 8004642:	d001      	beq.n	8004648 <HAL_UART_Transmit_DMA+0x4c>
      {
        return  HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e063      	b.n	8004710 <HAL_UART_Transmit_DMA+0x114>
      }
    }

    __HAL_LOCK(huart);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	227c      	movs	r2, #124	; 0x7c
 800464c:	5c9b      	ldrb	r3, [r3, r2]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d101      	bne.n	8004656 <HAL_UART_Transmit_DMA+0x5a>
 8004652:	2302      	movs	r3, #2
 8004654:	e05c      	b.n	8004710 <HAL_UART_Transmit_DMA+0x114>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	227c      	movs	r2, #124	; 0x7c
 800465a:	2101      	movs	r1, #1
 800465c:	5499      	strb	r1, [r3, r2]

    huart->pTxBuffPtr  = pData;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	68ba      	ldr	r2, [r7, #8]
 8004662:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	1dba      	adds	r2, r7, #6
 8004668:	2154      	movs	r1, #84	; 0x54
 800466a:	8812      	ldrh	r2, [r2, #0]
 800466c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	1dba      	adds	r2, r7, #6
 8004672:	2156      	movs	r1, #86	; 0x56
 8004674:	8812      	ldrh	r2, [r2, #0]
 8004676:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2288      	movs	r2, #136	; 0x88
 800467c:	2100      	movs	r1, #0
 800467e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2280      	movs	r2, #128	; 0x80
 8004684:	2121      	movs	r1, #33	; 0x21
 8004686:	5099      	str	r1, [r3, r2]

    if (huart->hdmatx != NULL)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800468c:	2b00      	cmp	r3, #0
 800468e:	d02c      	beq.n	80046ea <HAL_UART_Transmit_DMA+0xee>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004694:	4a20      	ldr	r2, [pc, #128]	; (8004718 <HAL_UART_Transmit_DMA+0x11c>)
 8004696:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800469c:	4a1f      	ldr	r2, [pc, #124]	; (800471c <HAL_UART_Transmit_DMA+0x120>)
 800469e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046a4:	4a1e      	ldr	r2, [pc, #120]	; (8004720 <HAL_UART_Transmit_DMA+0x124>)
 80046a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046ac:	2200      	movs	r2, #0
 80046ae:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6f58      	ldr	r0, [r3, #116]	; 0x74
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046b8:	0019      	movs	r1, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	3328      	adds	r3, #40	; 0x28
 80046c0:	001a      	movs	r2, r3
 80046c2:	1dbb      	adds	r3, r7, #6
 80046c4:	881b      	ldrh	r3, [r3, #0]
 80046c6:	f7fe f951 	bl	800296c <HAL_DMA_Start_IT>
 80046ca:	1e03      	subs	r3, r0, #0
 80046cc:	d00d      	beq.n	80046ea <HAL_UART_Transmit_DMA+0xee>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2288      	movs	r2, #136	; 0x88
 80046d2:	2110      	movs	r1, #16
 80046d4:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	227c      	movs	r2, #124	; 0x7c
 80046da:	2100      	movs	r1, #0
 80046dc:	5499      	strb	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2280      	movs	r2, #128	; 0x80
 80046e2:	2120      	movs	r1, #32
 80046e4:	5099      	str	r1, [r3, r2]

        return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e012      	b.n	8004710 <HAL_UART_Transmit_DMA+0x114>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2240      	movs	r2, #64	; 0x40
 80046f0:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	227c      	movs	r2, #124	; 0x7c
 80046f6:	2100      	movs	r1, #0
 80046f8:	5499      	strb	r1, [r3, r2]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	689a      	ldr	r2, [r3, #8]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2180      	movs	r1, #128	; 0x80
 8004706:	430a      	orrs	r2, r1
 8004708:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800470a:	2300      	movs	r3, #0
 800470c:	e000      	b.n	8004710 <HAL_UART_Transmit_DMA+0x114>
  }
  else
  {
    return HAL_BUSY;
 800470e:	2302      	movs	r3, #2
  }
}
 8004710:	0018      	movs	r0, r3
 8004712:	46bd      	mov	sp, r7
 8004714:	b004      	add	sp, #16
 8004716:	bd80      	pop	{r7, pc}
 8004718:	08005ef1 	.word	0x08005ef1
 800471c:	08005f45 	.word	0x08005f45
 8004720:	08005f63 	.word	0x08005f63

08004724 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b088      	sub	sp, #32
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	69db      	ldr	r3, [r3, #28]
 8004732:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	220f      	movs	r2, #15
 8004748:	4013      	ands	r3, r2
 800474a:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d117      	bne.n	8004782 <HAL_UART_IRQHandler+0x5e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	2220      	movs	r2, #32
 8004756:	4013      	ands	r3, r2
 8004758:	d013      	beq.n	8004782 <HAL_UART_IRQHandler+0x5e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	2220      	movs	r2, #32
 800475e:	4013      	ands	r3, r2
 8004760:	d104      	bne.n	800476c <HAL_UART_IRQHandler+0x48>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	2380      	movs	r3, #128	; 0x80
 8004766:	055b      	lsls	r3, r3, #21
 8004768:	4013      	ands	r3, r2
 800476a:	d00a      	beq.n	8004782 <HAL_UART_IRQHandler+0x5e>
    {
      if (huart->RxISR != NULL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004770:	2b00      	cmp	r3, #0
 8004772:	d100      	bne.n	8004776 <HAL_UART_IRQHandler+0x52>
 8004774:	e127      	b.n	80049c6 <HAL_UART_IRQHandler+0x2a2>
      {
        huart->RxISR(huart);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	0010      	movs	r0, r2
 800477e:	4798      	blx	r3
      }
      return;
 8004780:	e121      	b.n	80049c6 <HAL_UART_IRQHandler+0x2a2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d100      	bne.n	800478a <HAL_UART_IRQHandler+0x66>
 8004788:	e0c8      	b.n	800491c <HAL_UART_IRQHandler+0x1f8>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	4a92      	ldr	r2, [pc, #584]	; (80049d8 <HAL_UART_IRQHandler+0x2b4>)
 800478e:	4013      	ands	r3, r2
 8004790:	d105      	bne.n	800479e <HAL_UART_IRQHandler+0x7a>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
 8004792:	69ba      	ldr	r2, [r7, #24]
 8004794:	2390      	movs	r3, #144	; 0x90
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	4013      	ands	r3, r2
 800479a:	d100      	bne.n	800479e <HAL_UART_IRQHandler+0x7a>
 800479c:	e0be      	b.n	800491c <HAL_UART_IRQHandler+0x1f8>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	2201      	movs	r2, #1
 80047a2:	4013      	ands	r3, r2
 80047a4:	d010      	beq.n	80047c8 <HAL_UART_IRQHandler+0xa4>
 80047a6:	69ba      	ldr	r2, [r7, #24]
 80047a8:	2380      	movs	r3, #128	; 0x80
 80047aa:	005b      	lsls	r3, r3, #1
 80047ac:	4013      	ands	r3, r2
 80047ae:	d00b      	beq.n	80047c8 <HAL_UART_IRQHandler+0xa4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2201      	movs	r2, #1
 80047b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2288      	movs	r2, #136	; 0x88
 80047bc:	589b      	ldr	r3, [r3, r2]
 80047be:	2201      	movs	r2, #1
 80047c0:	431a      	orrs	r2, r3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2188      	movs	r1, #136	; 0x88
 80047c6:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	2202      	movs	r2, #2
 80047cc:	4013      	ands	r3, r2
 80047ce:	d00f      	beq.n	80047f0 <HAL_UART_IRQHandler+0xcc>
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	2201      	movs	r2, #1
 80047d4:	4013      	ands	r3, r2
 80047d6:	d00b      	beq.n	80047f0 <HAL_UART_IRQHandler+0xcc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2202      	movs	r2, #2
 80047de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2288      	movs	r2, #136	; 0x88
 80047e4:	589b      	ldr	r3, [r3, r2]
 80047e6:	2204      	movs	r2, #4
 80047e8:	431a      	orrs	r2, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2188      	movs	r1, #136	; 0x88
 80047ee:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	2204      	movs	r2, #4
 80047f4:	4013      	ands	r3, r2
 80047f6:	d00f      	beq.n	8004818 <HAL_UART_IRQHandler+0xf4>
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	2201      	movs	r2, #1
 80047fc:	4013      	ands	r3, r2
 80047fe:	d00b      	beq.n	8004818 <HAL_UART_IRQHandler+0xf4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2204      	movs	r2, #4
 8004806:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2288      	movs	r2, #136	; 0x88
 800480c:	589b      	ldr	r3, [r3, r2]
 800480e:	2202      	movs	r2, #2
 8004810:	431a      	orrs	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2188      	movs	r1, #136	; 0x88
 8004816:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	2208      	movs	r2, #8
 800481c:	4013      	ands	r3, r2
 800481e:	d013      	beq.n	8004848 <HAL_UART_IRQHandler+0x124>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004820:	69bb      	ldr	r3, [r7, #24]
 8004822:	2220      	movs	r2, #32
 8004824:	4013      	ands	r3, r2
 8004826:	d103      	bne.n	8004830 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	4a6b      	ldr	r2, [pc, #428]	; (80049d8 <HAL_UART_IRQHandler+0x2b4>)
 800482c:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800482e:	d00b      	beq.n	8004848 <HAL_UART_IRQHandler+0x124>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2208      	movs	r2, #8
 8004836:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2288      	movs	r2, #136	; 0x88
 800483c:	589b      	ldr	r3, [r3, r2]
 800483e:	2208      	movs	r2, #8
 8004840:	431a      	orrs	r2, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2188      	movs	r1, #136	; 0x88
 8004846:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2288      	movs	r2, #136	; 0x88
 800484c:	589b      	ldr	r3, [r3, r2]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d100      	bne.n	8004854 <HAL_UART_IRQHandler+0x130>
 8004852:	e0ba      	b.n	80049ca <HAL_UART_IRQHandler+0x2a6>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	2220      	movs	r2, #32
 8004858:	4013      	ands	r3, r2
 800485a:	d011      	beq.n	8004880 <HAL_UART_IRQHandler+0x15c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	2220      	movs	r2, #32
 8004860:	4013      	ands	r3, r2
 8004862:	d104      	bne.n	800486e <HAL_UART_IRQHandler+0x14a>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004864:	697a      	ldr	r2, [r7, #20]
 8004866:	2380      	movs	r3, #128	; 0x80
 8004868:	055b      	lsls	r3, r3, #21
 800486a:	4013      	ands	r3, r2
 800486c:	d008      	beq.n	8004880 <HAL_UART_IRQHandler+0x15c>
      {
        if (huart->RxISR != NULL)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004872:	2b00      	cmp	r3, #0
 8004874:	d004      	beq.n	8004880 <HAL_UART_IRQHandler+0x15c>
        {
          huart->RxISR(huart);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	0010      	movs	r0, r2
 800487e:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2288      	movs	r2, #136	; 0x88
 8004884:	589b      	ldr	r3, [r3, r2]
 8004886:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	2240      	movs	r2, #64	; 0x40
 8004890:	4013      	ands	r3, r2
 8004892:	2b40      	cmp	r3, #64	; 0x40
 8004894:	d003      	beq.n	800489e <HAL_UART_IRQHandler+0x17a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2208      	movs	r2, #8
 800489a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800489c:	d033      	beq.n	8004906 <HAL_UART_IRQHandler+0x1e2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	0018      	movs	r0, r3
 80048a2:	f001 fb01 	bl	8005ea8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	2240      	movs	r2, #64	; 0x40
 80048ae:	4013      	ands	r3, r2
 80048b0:	2b40      	cmp	r3, #64	; 0x40
 80048b2:	d123      	bne.n	80048fc <HAL_UART_IRQHandler+0x1d8>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689a      	ldr	r2, [r3, #8]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	2140      	movs	r1, #64	; 0x40
 80048c0:	438a      	bics	r2, r1
 80048c2:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d012      	beq.n	80048f2 <HAL_UART_IRQHandler+0x1ce>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048d0:	4a42      	ldr	r2, [pc, #264]	; (80049dc <HAL_UART_IRQHandler+0x2b8>)
 80048d2:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048d8:	0018      	movs	r0, r3
 80048da:	f7fe f8cf 	bl	8002a7c <HAL_DMA_Abort_IT>
 80048de:	1e03      	subs	r3, r0, #0
 80048e0:	d01a      	beq.n	8004918 <HAL_UART_IRQHandler+0x1f4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048ec:	0018      	movs	r0, r3
 80048ee:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048f0:	e012      	b.n	8004918 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	0018      	movs	r0, r3
 80048f6:	f7fc fa7d 	bl	8000df4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048fa:	e00d      	b.n	8004918 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	0018      	movs	r0, r3
 8004900:	f7fc fa78 	bl	8000df4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004904:	e008      	b.n	8004918 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	0018      	movs	r0, r3
 800490a:	f7fc fa73 	bl	8000df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2288      	movs	r2, #136	; 0x88
 8004912:	2100      	movs	r1, #0
 8004914:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004916:	e058      	b.n	80049ca <HAL_UART_IRQHandler+0x2a6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004918:	46c0      	nop			; (mov r8, r8)
    return;
 800491a:	e056      	b.n	80049ca <HAL_UART_IRQHandler+0x2a6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800491c:	69fa      	ldr	r2, [r7, #28]
 800491e:	2380      	movs	r3, #128	; 0x80
 8004920:	035b      	lsls	r3, r3, #13
 8004922:	4013      	ands	r3, r2
 8004924:	d00e      	beq.n	8004944 <HAL_UART_IRQHandler+0x220>
 8004926:	697a      	ldr	r2, [r7, #20]
 8004928:	2380      	movs	r3, #128	; 0x80
 800492a:	03db      	lsls	r3, r3, #15
 800492c:	4013      	ands	r3, r2
 800492e:	d009      	beq.n	8004944 <HAL_UART_IRQHandler+0x220>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2280      	movs	r2, #128	; 0x80
 8004936:	0352      	lsls	r2, r2, #13
 8004938:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	0018      	movs	r0, r3
 800493e:	f001 fd81 	bl	8006444 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004942:	e045      	b.n	80049d0 <HAL_UART_IRQHandler+0x2ac>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	2280      	movs	r2, #128	; 0x80
 8004948:	4013      	ands	r3, r2
 800494a:	d012      	beq.n	8004972 <HAL_UART_IRQHandler+0x24e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800494c:	69bb      	ldr	r3, [r7, #24]
 800494e:	2280      	movs	r2, #128	; 0x80
 8004950:	4013      	ands	r3, r2
 8004952:	d104      	bne.n	800495e <HAL_UART_IRQHandler+0x23a>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004954:	697a      	ldr	r2, [r7, #20]
 8004956:	2380      	movs	r3, #128	; 0x80
 8004958:	041b      	lsls	r3, r3, #16
 800495a:	4013      	ands	r3, r2
 800495c:	d009      	beq.n	8004972 <HAL_UART_IRQHandler+0x24e>
  {
    if (huart->TxISR != NULL)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004962:	2b00      	cmp	r3, #0
 8004964:	d033      	beq.n	80049ce <HAL_UART_IRQHandler+0x2aa>
    {
      huart->TxISR(huart);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	0010      	movs	r0, r2
 800496e:	4798      	blx	r3
    }
    return;
 8004970:	e02d      	b.n	80049ce <HAL_UART_IRQHandler+0x2aa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	2240      	movs	r2, #64	; 0x40
 8004976:	4013      	ands	r3, r2
 8004978:	d008      	beq.n	800498c <HAL_UART_IRQHandler+0x268>
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	2240      	movs	r2, #64	; 0x40
 800497e:	4013      	ands	r3, r2
 8004980:	d004      	beq.n	800498c <HAL_UART_IRQHandler+0x268>
  {
    UART_EndTransmit_IT(huart);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	0018      	movs	r0, r3
 8004986:	f001 fb46 	bl	8006016 <UART_EndTransmit_IT>
    return;
 800498a:	e021      	b.n	80049d0 <HAL_UART_IRQHandler+0x2ac>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800498c:	69fa      	ldr	r2, [r7, #28]
 800498e:	2380      	movs	r3, #128	; 0x80
 8004990:	041b      	lsls	r3, r3, #16
 8004992:	4013      	ands	r3, r2
 8004994:	d009      	beq.n	80049aa <HAL_UART_IRQHandler+0x286>
 8004996:	69ba      	ldr	r2, [r7, #24]
 8004998:	2380      	movs	r3, #128	; 0x80
 800499a:	05db      	lsls	r3, r3, #23
 800499c:	4013      	ands	r3, r2
 800499e:	d004      	beq.n	80049aa <HAL_UART_IRQHandler+0x286>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	0018      	movs	r0, r3
 80049a4:	f001 fd5e 	bl	8006464 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80049a8:	e012      	b.n	80049d0 <HAL_UART_IRQHandler+0x2ac>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80049aa:	69fa      	ldr	r2, [r7, #28]
 80049ac:	2380      	movs	r3, #128	; 0x80
 80049ae:	045b      	lsls	r3, r3, #17
 80049b0:	4013      	ands	r3, r2
 80049b2:	d00d      	beq.n	80049d0 <HAL_UART_IRQHandler+0x2ac>
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	da0a      	bge.n	80049d0 <HAL_UART_IRQHandler+0x2ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	0018      	movs	r0, r3
 80049be:	f001 fd49 	bl	8006454 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80049c2:	46c0      	nop			; (mov r8, r8)
 80049c4:	e004      	b.n	80049d0 <HAL_UART_IRQHandler+0x2ac>
      return;
 80049c6:	46c0      	nop			; (mov r8, r8)
 80049c8:	e002      	b.n	80049d0 <HAL_UART_IRQHandler+0x2ac>
    return;
 80049ca:	46c0      	nop			; (mov r8, r8)
 80049cc:	e000      	b.n	80049d0 <HAL_UART_IRQHandler+0x2ac>
    return;
 80049ce:	46c0      	nop			; (mov r8, r8)
  }
}
 80049d0:	46bd      	mov	sp, r7
 80049d2:	b008      	add	sp, #32
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	46c0      	nop			; (mov r8, r8)
 80049d8:	10000001 	.word	0x10000001
 80049dc:	08005fe9 	.word	0x08005fe9

080049e0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80049e8:	46c0      	nop			; (mov r8, r8)
 80049ea:	46bd      	mov	sp, r7
 80049ec:	b002      	add	sp, #8
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049f2:	b0a1      	sub	sp, #132	; 0x84
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	65f8      	str	r0, [r7, #92]	; 0x5c
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80049f8:	2300      	movs	r3, #0
 80049fa:	677b      	str	r3, [r7, #116]	; 0x74
  HAL_StatusTypeDef ret               = HAL_OK;
 80049fc:	231b      	movs	r3, #27
 80049fe:	2258      	movs	r2, #88	; 0x58
 8004a00:	18ba      	adds	r2, r7, r2
 8004a02:	18d2      	adds	r2, r2, r3
 8004a04:	2300      	movs	r3, #0
 8004a06:	7013      	strb	r3, [r2, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	66fb      	str	r3, [r7, #108]	; 0x6c
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a0e:	689a      	ldr	r2, [r3, #8]
 8004a10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	431a      	orrs	r2, r3
 8004a16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	431a      	orrs	r2, r3
 8004a1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a1e:	69db      	ldr	r3, [r3, #28]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	67fb      	str	r3, [r7, #124]	; 0x7c
  tmpreg |= (uint32_t)huart->FifoMode;
 8004a24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a26:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004a28:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	67fb      	str	r3, [r7, #124]	; 0x7c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	4bba      	ldr	r3, [pc, #744]	; (8004d20 <UART_SetConfig+0x330>)
 8004a36:	401a      	ands	r2, r3
 8004a38:	0011      	movs	r1, r2
 8004a3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a40:	430b      	orrs	r3, r1
 8004a42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	685a      	ldr	r2, [r3, #4]
 8004a4a:	4bb6      	ldr	r3, [pc, #728]	; (8004d24 <UART_SetConfig+0x334>)
 8004a4c:	401a      	ands	r2, r3
 8004a4e:	0010      	movs	r0, r2
 8004a50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a52:	68d9      	ldr	r1, [r3, #12]
 8004a54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	0003      	movs	r3, r0
 8004a5a:	430b      	orrs	r3, r1
 8004a5c:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	67fb      	str	r3, [r7, #124]	; 0x7c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	4baf      	ldr	r3, [pc, #700]	; (8004d28 <UART_SetConfig+0x338>)
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d004      	beq.n	8004a78 <UART_SetConfig+0x88>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a70:	6a1a      	ldr	r2, [r3, #32]
 8004a72:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a74:	4313      	orrs	r3, r2
 8004a76:	67fb      	str	r3, [r7, #124]	; 0x7c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	689a      	ldr	r2, [r3, #8]
 8004a7e:	4bab      	ldr	r3, [pc, #684]	; (8004d2c <UART_SetConfig+0x33c>)
 8004a80:	401a      	ands	r2, r3
 8004a82:	0011      	movs	r1, r2
 8004a84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a8a:	430b      	orrs	r3, r1
 8004a8c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a94:	230f      	movs	r3, #15
 8004a96:	439a      	bics	r2, r3
 8004a98:	0010      	movs	r0, r2
 8004a9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a9c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004a9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	0003      	movs	r3, r0
 8004aa4:	430b      	orrs	r3, r1
 8004aa6:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004aa8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	4ba0      	ldr	r3, [pc, #640]	; (8004d30 <UART_SetConfig+0x340>)
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d12f      	bne.n	8004b12 <UART_SetConfig+0x122>
 8004ab2:	4ba0      	ldr	r3, [pc, #640]	; (8004d34 <UART_SetConfig+0x344>)
 8004ab4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	4013      	ands	r3, r2
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d013      	beq.n	8004ae6 <UART_SetConfig+0xf6>
 8004abe:	d304      	bcc.n	8004aca <UART_SetConfig+0xda>
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	d009      	beq.n	8004ad8 <UART_SetConfig+0xe8>
 8004ac4:	2b03      	cmp	r3, #3
 8004ac6:	d015      	beq.n	8004af4 <UART_SetConfig+0x104>
 8004ac8:	e01b      	b.n	8004b02 <UART_SetConfig+0x112>
 8004aca:	2323      	movs	r3, #35	; 0x23
 8004acc:	2258      	movs	r2, #88	; 0x58
 8004ace:	18ba      	adds	r2, r7, r2
 8004ad0:	18d2      	adds	r2, r2, r3
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	7013      	strb	r3, [r2, #0]
 8004ad6:	e0b4      	b.n	8004c42 <UART_SetConfig+0x252>
 8004ad8:	2323      	movs	r3, #35	; 0x23
 8004ada:	2258      	movs	r2, #88	; 0x58
 8004adc:	18ba      	adds	r2, r7, r2
 8004ade:	18d2      	adds	r2, r2, r3
 8004ae0:	2302      	movs	r3, #2
 8004ae2:	7013      	strb	r3, [r2, #0]
 8004ae4:	e0ad      	b.n	8004c42 <UART_SetConfig+0x252>
 8004ae6:	2323      	movs	r3, #35	; 0x23
 8004ae8:	2258      	movs	r2, #88	; 0x58
 8004aea:	18ba      	adds	r2, r7, r2
 8004aec:	18d2      	adds	r2, r2, r3
 8004aee:	2304      	movs	r3, #4
 8004af0:	7013      	strb	r3, [r2, #0]
 8004af2:	e0a6      	b.n	8004c42 <UART_SetConfig+0x252>
 8004af4:	2323      	movs	r3, #35	; 0x23
 8004af6:	2258      	movs	r2, #88	; 0x58
 8004af8:	18ba      	adds	r2, r7, r2
 8004afa:	18d2      	adds	r2, r2, r3
 8004afc:	2308      	movs	r3, #8
 8004afe:	7013      	strb	r3, [r2, #0]
 8004b00:	e09f      	b.n	8004c42 <UART_SetConfig+0x252>
 8004b02:	2323      	movs	r3, #35	; 0x23
 8004b04:	2258      	movs	r2, #88	; 0x58
 8004b06:	18ba      	adds	r2, r7, r2
 8004b08:	18d2      	adds	r2, r2, r3
 8004b0a:	2310      	movs	r3, #16
 8004b0c:	7013      	strb	r3, [r2, #0]
 8004b0e:	46c0      	nop			; (mov r8, r8)
 8004b10:	e097      	b.n	8004c42 <UART_SetConfig+0x252>
 8004b12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	4b88      	ldr	r3, [pc, #544]	; (8004d38 <UART_SetConfig+0x348>)
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d132      	bne.n	8004b82 <UART_SetConfig+0x192>
 8004b1c:	4b85      	ldr	r3, [pc, #532]	; (8004d34 <UART_SetConfig+0x344>)
 8004b1e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004b20:	230c      	movs	r3, #12
 8004b22:	4013      	ands	r3, r2
 8004b24:	2b04      	cmp	r3, #4
 8004b26:	d016      	beq.n	8004b56 <UART_SetConfig+0x166>
 8004b28:	d802      	bhi.n	8004b30 <UART_SetConfig+0x140>
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d005      	beq.n	8004b3a <UART_SetConfig+0x14a>
 8004b2e:	e020      	b.n	8004b72 <UART_SetConfig+0x182>
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	d009      	beq.n	8004b48 <UART_SetConfig+0x158>
 8004b34:	2b0c      	cmp	r3, #12
 8004b36:	d015      	beq.n	8004b64 <UART_SetConfig+0x174>
 8004b38:	e01b      	b.n	8004b72 <UART_SetConfig+0x182>
 8004b3a:	2323      	movs	r3, #35	; 0x23
 8004b3c:	2258      	movs	r2, #88	; 0x58
 8004b3e:	18ba      	adds	r2, r7, r2
 8004b40:	18d2      	adds	r2, r2, r3
 8004b42:	2300      	movs	r3, #0
 8004b44:	7013      	strb	r3, [r2, #0]
 8004b46:	e07c      	b.n	8004c42 <UART_SetConfig+0x252>
 8004b48:	2323      	movs	r3, #35	; 0x23
 8004b4a:	2258      	movs	r2, #88	; 0x58
 8004b4c:	18ba      	adds	r2, r7, r2
 8004b4e:	18d2      	adds	r2, r2, r3
 8004b50:	2302      	movs	r3, #2
 8004b52:	7013      	strb	r3, [r2, #0]
 8004b54:	e075      	b.n	8004c42 <UART_SetConfig+0x252>
 8004b56:	2323      	movs	r3, #35	; 0x23
 8004b58:	2258      	movs	r2, #88	; 0x58
 8004b5a:	18ba      	adds	r2, r7, r2
 8004b5c:	18d2      	adds	r2, r2, r3
 8004b5e:	2304      	movs	r3, #4
 8004b60:	7013      	strb	r3, [r2, #0]
 8004b62:	e06e      	b.n	8004c42 <UART_SetConfig+0x252>
 8004b64:	2323      	movs	r3, #35	; 0x23
 8004b66:	2258      	movs	r2, #88	; 0x58
 8004b68:	18ba      	adds	r2, r7, r2
 8004b6a:	18d2      	adds	r2, r2, r3
 8004b6c:	2308      	movs	r3, #8
 8004b6e:	7013      	strb	r3, [r2, #0]
 8004b70:	e067      	b.n	8004c42 <UART_SetConfig+0x252>
 8004b72:	2323      	movs	r3, #35	; 0x23
 8004b74:	2258      	movs	r2, #88	; 0x58
 8004b76:	18ba      	adds	r2, r7, r2
 8004b78:	18d2      	adds	r2, r2, r3
 8004b7a:	2310      	movs	r3, #16
 8004b7c:	7013      	strb	r3, [r2, #0]
 8004b7e:	46c0      	nop			; (mov r8, r8)
 8004b80:	e05f      	b.n	8004c42 <UART_SetConfig+0x252>
 8004b82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	4b6d      	ldr	r3, [pc, #436]	; (8004d3c <UART_SetConfig+0x34c>)
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d106      	bne.n	8004b9a <UART_SetConfig+0x1aa>
 8004b8c:	2323      	movs	r3, #35	; 0x23
 8004b8e:	2258      	movs	r2, #88	; 0x58
 8004b90:	18ba      	adds	r2, r7, r2
 8004b92:	18d2      	adds	r2, r2, r3
 8004b94:	2300      	movs	r3, #0
 8004b96:	7013      	strb	r3, [r2, #0]
 8004b98:	e053      	b.n	8004c42 <UART_SetConfig+0x252>
 8004b9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	4b68      	ldr	r3, [pc, #416]	; (8004d40 <UART_SetConfig+0x350>)
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d106      	bne.n	8004bb2 <UART_SetConfig+0x1c2>
 8004ba4:	2323      	movs	r3, #35	; 0x23
 8004ba6:	2258      	movs	r2, #88	; 0x58
 8004ba8:	18ba      	adds	r2, r7, r2
 8004baa:	18d2      	adds	r2, r2, r3
 8004bac:	2300      	movs	r3, #0
 8004bae:	7013      	strb	r3, [r2, #0]
 8004bb0:	e047      	b.n	8004c42 <UART_SetConfig+0x252>
 8004bb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	4b5c      	ldr	r3, [pc, #368]	; (8004d28 <UART_SetConfig+0x338>)
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d13c      	bne.n	8004c36 <UART_SetConfig+0x246>
 8004bbc:	4b5d      	ldr	r3, [pc, #372]	; (8004d34 <UART_SetConfig+0x344>)
 8004bbe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004bc0:	23c0      	movs	r3, #192	; 0xc0
 8004bc2:	011b      	lsls	r3, r3, #4
 8004bc4:	401a      	ands	r2, r3
 8004bc6:	2380      	movs	r3, #128	; 0x80
 8004bc8:	00db      	lsls	r3, r3, #3
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d01d      	beq.n	8004c0a <UART_SetConfig+0x21a>
 8004bce:	2380      	movs	r3, #128	; 0x80
 8004bd0:	00db      	lsls	r3, r3, #3
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d802      	bhi.n	8004bdc <UART_SetConfig+0x1ec>
 8004bd6:	2a00      	cmp	r2, #0
 8004bd8:	d009      	beq.n	8004bee <UART_SetConfig+0x1fe>
 8004bda:	e024      	b.n	8004c26 <UART_SetConfig+0x236>
 8004bdc:	2380      	movs	r3, #128	; 0x80
 8004bde:	011b      	lsls	r3, r3, #4
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d00b      	beq.n	8004bfc <UART_SetConfig+0x20c>
 8004be4:	23c0      	movs	r3, #192	; 0xc0
 8004be6:	011b      	lsls	r3, r3, #4
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d015      	beq.n	8004c18 <UART_SetConfig+0x228>
 8004bec:	e01b      	b.n	8004c26 <UART_SetConfig+0x236>
 8004bee:	2323      	movs	r3, #35	; 0x23
 8004bf0:	2258      	movs	r2, #88	; 0x58
 8004bf2:	18ba      	adds	r2, r7, r2
 8004bf4:	18d2      	adds	r2, r2, r3
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	7013      	strb	r3, [r2, #0]
 8004bfa:	e022      	b.n	8004c42 <UART_SetConfig+0x252>
 8004bfc:	2323      	movs	r3, #35	; 0x23
 8004bfe:	2258      	movs	r2, #88	; 0x58
 8004c00:	18ba      	adds	r2, r7, r2
 8004c02:	18d2      	adds	r2, r2, r3
 8004c04:	2302      	movs	r3, #2
 8004c06:	7013      	strb	r3, [r2, #0]
 8004c08:	e01b      	b.n	8004c42 <UART_SetConfig+0x252>
 8004c0a:	2323      	movs	r3, #35	; 0x23
 8004c0c:	2258      	movs	r2, #88	; 0x58
 8004c0e:	18ba      	adds	r2, r7, r2
 8004c10:	18d2      	adds	r2, r2, r3
 8004c12:	2304      	movs	r3, #4
 8004c14:	7013      	strb	r3, [r2, #0]
 8004c16:	e014      	b.n	8004c42 <UART_SetConfig+0x252>
 8004c18:	2323      	movs	r3, #35	; 0x23
 8004c1a:	2258      	movs	r2, #88	; 0x58
 8004c1c:	18ba      	adds	r2, r7, r2
 8004c1e:	18d2      	adds	r2, r2, r3
 8004c20:	2308      	movs	r3, #8
 8004c22:	7013      	strb	r3, [r2, #0]
 8004c24:	e00d      	b.n	8004c42 <UART_SetConfig+0x252>
 8004c26:	2323      	movs	r3, #35	; 0x23
 8004c28:	2258      	movs	r2, #88	; 0x58
 8004c2a:	18ba      	adds	r2, r7, r2
 8004c2c:	18d2      	adds	r2, r2, r3
 8004c2e:	2310      	movs	r3, #16
 8004c30:	7013      	strb	r3, [r2, #0]
 8004c32:	46c0      	nop			; (mov r8, r8)
 8004c34:	e005      	b.n	8004c42 <UART_SetConfig+0x252>
 8004c36:	2323      	movs	r3, #35	; 0x23
 8004c38:	2258      	movs	r2, #88	; 0x58
 8004c3a:	18ba      	adds	r2, r7, r2
 8004c3c:	18d2      	adds	r2, r2, r3
 8004c3e:	2310      	movs	r3, #16
 8004c40:	7013      	strb	r3, [r2, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004c42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	4b38      	ldr	r3, [pc, #224]	; (8004d28 <UART_SetConfig+0x338>)
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d001      	beq.n	8004c50 <UART_SetConfig+0x260>
 8004c4c:	f000 fbd0 	bl	80053f0 <UART_SetConfig+0xa00>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004c50:	2323      	movs	r3, #35	; 0x23
 8004c52:	2258      	movs	r2, #88	; 0x58
 8004c54:	4694      	mov	ip, r2
 8004c56:	44bc      	add	ip, r7
 8004c58:	4463      	add	r3, ip
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	2b02      	cmp	r3, #2
 8004c5e:	d100      	bne.n	8004c62 <UART_SetConfig+0x272>
 8004c60:	e070      	b.n	8004d44 <UART_SetConfig+0x354>
 8004c62:	dc02      	bgt.n	8004c6a <UART_SetConfig+0x27a>
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d007      	beq.n	8004c78 <UART_SetConfig+0x288>
 8004c68:	e15f      	b.n	8004f2a <UART_SetConfig+0x53a>
 8004c6a:	2b04      	cmp	r3, #4
 8004c6c:	d100      	bne.n	8004c70 <UART_SetConfig+0x280>
 8004c6e:	e0b4      	b.n	8004dda <UART_SetConfig+0x3ea>
 8004c70:	2b08      	cmp	r3, #8
 8004c72:	d100      	bne.n	8004c76 <UART_SetConfig+0x286>
 8004c74:	e105      	b.n	8004e82 <UART_SetConfig+0x492>
 8004c76:	e158      	b.n	8004f2a <UART_SetConfig+0x53a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8004c78:	f7fe ff3e 	bl	8003af8 <HAL_RCC_GetPCLK1Freq>
 8004c7c:	0002      	movs	r2, r0
 8004c7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d044      	beq.n	8004d10 <UART_SetConfig+0x320>
 8004c86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d03e      	beq.n	8004d0c <UART_SetConfig+0x31c>
 8004c8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d038      	beq.n	8004d08 <UART_SetConfig+0x318>
 8004c96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9a:	2b03      	cmp	r3, #3
 8004c9c:	d032      	beq.n	8004d04 <UART_SetConfig+0x314>
 8004c9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca2:	2b04      	cmp	r3, #4
 8004ca4:	d02c      	beq.n	8004d00 <UART_SetConfig+0x310>
 8004ca6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004caa:	2b05      	cmp	r3, #5
 8004cac:	d026      	beq.n	8004cfc <UART_SetConfig+0x30c>
 8004cae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb2:	2b06      	cmp	r3, #6
 8004cb4:	d020      	beq.n	8004cf8 <UART_SetConfig+0x308>
 8004cb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cba:	2b07      	cmp	r3, #7
 8004cbc:	d01a      	beq.n	8004cf4 <UART_SetConfig+0x304>
 8004cbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc2:	2b08      	cmp	r3, #8
 8004cc4:	d014      	beq.n	8004cf0 <UART_SetConfig+0x300>
 8004cc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cca:	2b09      	cmp	r3, #9
 8004ccc:	d00e      	beq.n	8004cec <UART_SetConfig+0x2fc>
 8004cce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd2:	2b0a      	cmp	r3, #10
 8004cd4:	d008      	beq.n	8004ce8 <UART_SetConfig+0x2f8>
 8004cd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cda:	2b0b      	cmp	r3, #11
 8004cdc:	d102      	bne.n	8004ce4 <UART_SetConfig+0x2f4>
 8004cde:	2380      	movs	r3, #128	; 0x80
 8004ce0:	005b      	lsls	r3, r3, #1
 8004ce2:	e016      	b.n	8004d12 <UART_SetConfig+0x322>
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e014      	b.n	8004d12 <UART_SetConfig+0x322>
 8004ce8:	2380      	movs	r3, #128	; 0x80
 8004cea:	e012      	b.n	8004d12 <UART_SetConfig+0x322>
 8004cec:	2340      	movs	r3, #64	; 0x40
 8004cee:	e010      	b.n	8004d12 <UART_SetConfig+0x322>
 8004cf0:	2320      	movs	r3, #32
 8004cf2:	e00e      	b.n	8004d12 <UART_SetConfig+0x322>
 8004cf4:	2310      	movs	r3, #16
 8004cf6:	e00c      	b.n	8004d12 <UART_SetConfig+0x322>
 8004cf8:	230c      	movs	r3, #12
 8004cfa:	e00a      	b.n	8004d12 <UART_SetConfig+0x322>
 8004cfc:	230a      	movs	r3, #10
 8004cfe:	e008      	b.n	8004d12 <UART_SetConfig+0x322>
 8004d00:	2308      	movs	r3, #8
 8004d02:	e006      	b.n	8004d12 <UART_SetConfig+0x322>
 8004d04:	2306      	movs	r3, #6
 8004d06:	e004      	b.n	8004d12 <UART_SetConfig+0x322>
 8004d08:	2304      	movs	r3, #4
 8004d0a:	e002      	b.n	8004d12 <UART_SetConfig+0x322>
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	e000      	b.n	8004d12 <UART_SetConfig+0x322>
 8004d10:	2301      	movs	r3, #1
 8004d12:	0019      	movs	r1, r3
 8004d14:	0010      	movs	r0, r2
 8004d16:	f7fb f9f7 	bl	8000108 <__udivsi3>
 8004d1a:	0003      	movs	r3, r0
 8004d1c:	66fb      	str	r3, [r7, #108]	; 0x6c
        break;
 8004d1e:	e10b      	b.n	8004f38 <UART_SetConfig+0x548>
 8004d20:	cfff69f3 	.word	0xcfff69f3
 8004d24:	ffffcfff 	.word	0xffffcfff
 8004d28:	40008000 	.word	0x40008000
 8004d2c:	11fff4ff 	.word	0x11fff4ff
 8004d30:	40013800 	.word	0x40013800
 8004d34:	40021000 	.word	0x40021000
 8004d38:	40004400 	.word	0x40004400
 8004d3c:	40004800 	.word	0x40004800
 8004d40:	40004c00 	.word	0x40004c00
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8004d44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d043      	beq.n	8004dd4 <UART_SetConfig+0x3e4>
 8004d4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d03d      	beq.n	8004dd0 <UART_SetConfig+0x3e0>
 8004d54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d037      	beq.n	8004dcc <UART_SetConfig+0x3dc>
 8004d5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d60:	2b03      	cmp	r3, #3
 8004d62:	d031      	beq.n	8004dc8 <UART_SetConfig+0x3d8>
 8004d64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d68:	2b04      	cmp	r3, #4
 8004d6a:	d02b      	beq.n	8004dc4 <UART_SetConfig+0x3d4>
 8004d6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d70:	2b05      	cmp	r3, #5
 8004d72:	d025      	beq.n	8004dc0 <UART_SetConfig+0x3d0>
 8004d74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d78:	2b06      	cmp	r3, #6
 8004d7a:	d01f      	beq.n	8004dbc <UART_SetConfig+0x3cc>
 8004d7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d80:	2b07      	cmp	r3, #7
 8004d82:	d019      	beq.n	8004db8 <UART_SetConfig+0x3c8>
 8004d84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d88:	2b08      	cmp	r3, #8
 8004d8a:	d013      	beq.n	8004db4 <UART_SetConfig+0x3c4>
 8004d8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d90:	2b09      	cmp	r3, #9
 8004d92:	d00d      	beq.n	8004db0 <UART_SetConfig+0x3c0>
 8004d94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d98:	2b0a      	cmp	r3, #10
 8004d9a:	d007      	beq.n	8004dac <UART_SetConfig+0x3bc>
 8004d9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da0:	2b0b      	cmp	r3, #11
 8004da2:	d101      	bne.n	8004da8 <UART_SetConfig+0x3b8>
 8004da4:	4bab      	ldr	r3, [pc, #684]	; (8005054 <UART_SetConfig+0x664>)
 8004da6:	e016      	b.n	8004dd6 <UART_SetConfig+0x3e6>
 8004da8:	4bab      	ldr	r3, [pc, #684]	; (8005058 <UART_SetConfig+0x668>)
 8004daa:	e014      	b.n	8004dd6 <UART_SetConfig+0x3e6>
 8004dac:	4bab      	ldr	r3, [pc, #684]	; (800505c <UART_SetConfig+0x66c>)
 8004dae:	e012      	b.n	8004dd6 <UART_SetConfig+0x3e6>
 8004db0:	4bab      	ldr	r3, [pc, #684]	; (8005060 <UART_SetConfig+0x670>)
 8004db2:	e010      	b.n	8004dd6 <UART_SetConfig+0x3e6>
 8004db4:	4bab      	ldr	r3, [pc, #684]	; (8005064 <UART_SetConfig+0x674>)
 8004db6:	e00e      	b.n	8004dd6 <UART_SetConfig+0x3e6>
 8004db8:	4bab      	ldr	r3, [pc, #684]	; (8005068 <UART_SetConfig+0x678>)
 8004dba:	e00c      	b.n	8004dd6 <UART_SetConfig+0x3e6>
 8004dbc:	4bab      	ldr	r3, [pc, #684]	; (800506c <UART_SetConfig+0x67c>)
 8004dbe:	e00a      	b.n	8004dd6 <UART_SetConfig+0x3e6>
 8004dc0:	4bab      	ldr	r3, [pc, #684]	; (8005070 <UART_SetConfig+0x680>)
 8004dc2:	e008      	b.n	8004dd6 <UART_SetConfig+0x3e6>
 8004dc4:	4bab      	ldr	r3, [pc, #684]	; (8005074 <UART_SetConfig+0x684>)
 8004dc6:	e006      	b.n	8004dd6 <UART_SetConfig+0x3e6>
 8004dc8:	4bab      	ldr	r3, [pc, #684]	; (8005078 <UART_SetConfig+0x688>)
 8004dca:	e004      	b.n	8004dd6 <UART_SetConfig+0x3e6>
 8004dcc:	4bab      	ldr	r3, [pc, #684]	; (800507c <UART_SetConfig+0x68c>)
 8004dce:	e002      	b.n	8004dd6 <UART_SetConfig+0x3e6>
 8004dd0:	4bab      	ldr	r3, [pc, #684]	; (8005080 <UART_SetConfig+0x690>)
 8004dd2:	e000      	b.n	8004dd6 <UART_SetConfig+0x3e6>
 8004dd4:	4ba0      	ldr	r3, [pc, #640]	; (8005058 <UART_SetConfig+0x668>)
 8004dd6:	66fb      	str	r3, [r7, #108]	; 0x6c
        break;
 8004dd8:	e0ae      	b.n	8004f38 <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8004dda:	f7fe fe01 	bl	80039e0 <HAL_RCC_GetSysClockFreq>
 8004dde:	0002      	movs	r2, r0
 8004de0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d044      	beq.n	8004e72 <UART_SetConfig+0x482>
 8004de8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d03e      	beq.n	8004e6e <UART_SetConfig+0x47e>
 8004df0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d038      	beq.n	8004e6a <UART_SetConfig+0x47a>
 8004df8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfc:	2b03      	cmp	r3, #3
 8004dfe:	d032      	beq.n	8004e66 <UART_SetConfig+0x476>
 8004e00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e04:	2b04      	cmp	r3, #4
 8004e06:	d02c      	beq.n	8004e62 <UART_SetConfig+0x472>
 8004e08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0c:	2b05      	cmp	r3, #5
 8004e0e:	d026      	beq.n	8004e5e <UART_SetConfig+0x46e>
 8004e10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e14:	2b06      	cmp	r3, #6
 8004e16:	d020      	beq.n	8004e5a <UART_SetConfig+0x46a>
 8004e18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e1c:	2b07      	cmp	r3, #7
 8004e1e:	d01a      	beq.n	8004e56 <UART_SetConfig+0x466>
 8004e20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e24:	2b08      	cmp	r3, #8
 8004e26:	d014      	beq.n	8004e52 <UART_SetConfig+0x462>
 8004e28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2c:	2b09      	cmp	r3, #9
 8004e2e:	d00e      	beq.n	8004e4e <UART_SetConfig+0x45e>
 8004e30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e34:	2b0a      	cmp	r3, #10
 8004e36:	d008      	beq.n	8004e4a <UART_SetConfig+0x45a>
 8004e38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3c:	2b0b      	cmp	r3, #11
 8004e3e:	d102      	bne.n	8004e46 <UART_SetConfig+0x456>
 8004e40:	2380      	movs	r3, #128	; 0x80
 8004e42:	005b      	lsls	r3, r3, #1
 8004e44:	e016      	b.n	8004e74 <UART_SetConfig+0x484>
 8004e46:	2301      	movs	r3, #1
 8004e48:	e014      	b.n	8004e74 <UART_SetConfig+0x484>
 8004e4a:	2380      	movs	r3, #128	; 0x80
 8004e4c:	e012      	b.n	8004e74 <UART_SetConfig+0x484>
 8004e4e:	2340      	movs	r3, #64	; 0x40
 8004e50:	e010      	b.n	8004e74 <UART_SetConfig+0x484>
 8004e52:	2320      	movs	r3, #32
 8004e54:	e00e      	b.n	8004e74 <UART_SetConfig+0x484>
 8004e56:	2310      	movs	r3, #16
 8004e58:	e00c      	b.n	8004e74 <UART_SetConfig+0x484>
 8004e5a:	230c      	movs	r3, #12
 8004e5c:	e00a      	b.n	8004e74 <UART_SetConfig+0x484>
 8004e5e:	230a      	movs	r3, #10
 8004e60:	e008      	b.n	8004e74 <UART_SetConfig+0x484>
 8004e62:	2308      	movs	r3, #8
 8004e64:	e006      	b.n	8004e74 <UART_SetConfig+0x484>
 8004e66:	2306      	movs	r3, #6
 8004e68:	e004      	b.n	8004e74 <UART_SetConfig+0x484>
 8004e6a:	2304      	movs	r3, #4
 8004e6c:	e002      	b.n	8004e74 <UART_SetConfig+0x484>
 8004e6e:	2302      	movs	r3, #2
 8004e70:	e000      	b.n	8004e74 <UART_SetConfig+0x484>
 8004e72:	2301      	movs	r3, #1
 8004e74:	0019      	movs	r1, r3
 8004e76:	0010      	movs	r0, r2
 8004e78:	f7fb f946 	bl	8000108 <__udivsi3>
 8004e7c:	0003      	movs	r3, r0
 8004e7e:	66fb      	str	r3, [r7, #108]	; 0x6c
        break;
 8004e80:	e05a      	b.n	8004f38 <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8004e82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d04b      	beq.n	8004f22 <UART_SetConfig+0x532>
 8004e8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d044      	beq.n	8004f1c <UART_SetConfig+0x52c>
 8004e92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e96:	2b02      	cmp	r3, #2
 8004e98:	d03d      	beq.n	8004f16 <UART_SetConfig+0x526>
 8004e9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9e:	2b03      	cmp	r3, #3
 8004ea0:	d037      	beq.n	8004f12 <UART_SetConfig+0x522>
 8004ea2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea6:	2b04      	cmp	r3, #4
 8004ea8:	d030      	beq.n	8004f0c <UART_SetConfig+0x51c>
 8004eaa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eae:	2b05      	cmp	r3, #5
 8004eb0:	d02a      	beq.n	8004f08 <UART_SetConfig+0x518>
 8004eb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb6:	2b06      	cmp	r3, #6
 8004eb8:	d024      	beq.n	8004f04 <UART_SetConfig+0x514>
 8004eba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ebe:	2b07      	cmp	r3, #7
 8004ec0:	d01d      	beq.n	8004efe <UART_SetConfig+0x50e>
 8004ec2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec6:	2b08      	cmp	r3, #8
 8004ec8:	d016      	beq.n	8004ef8 <UART_SetConfig+0x508>
 8004eca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ece:	2b09      	cmp	r3, #9
 8004ed0:	d00f      	beq.n	8004ef2 <UART_SetConfig+0x502>
 8004ed2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed6:	2b0a      	cmp	r3, #10
 8004ed8:	d008      	beq.n	8004eec <UART_SetConfig+0x4fc>
 8004eda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ede:	2b0b      	cmp	r3, #11
 8004ee0:	d101      	bne.n	8004ee6 <UART_SetConfig+0x4f6>
 8004ee2:	2380      	movs	r3, #128	; 0x80
 8004ee4:	e01f      	b.n	8004f26 <UART_SetConfig+0x536>
 8004ee6:	2380      	movs	r3, #128	; 0x80
 8004ee8:	021b      	lsls	r3, r3, #8
 8004eea:	e01c      	b.n	8004f26 <UART_SetConfig+0x536>
 8004eec:	2380      	movs	r3, #128	; 0x80
 8004eee:	005b      	lsls	r3, r3, #1
 8004ef0:	e019      	b.n	8004f26 <UART_SetConfig+0x536>
 8004ef2:	2380      	movs	r3, #128	; 0x80
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	e016      	b.n	8004f26 <UART_SetConfig+0x536>
 8004ef8:	2380      	movs	r3, #128	; 0x80
 8004efa:	00db      	lsls	r3, r3, #3
 8004efc:	e013      	b.n	8004f26 <UART_SetConfig+0x536>
 8004efe:	2380      	movs	r3, #128	; 0x80
 8004f00:	011b      	lsls	r3, r3, #4
 8004f02:	e010      	b.n	8004f26 <UART_SetConfig+0x536>
 8004f04:	4b5f      	ldr	r3, [pc, #380]	; (8005084 <UART_SetConfig+0x694>)
 8004f06:	e00e      	b.n	8004f26 <UART_SetConfig+0x536>
 8004f08:	4b5f      	ldr	r3, [pc, #380]	; (8005088 <UART_SetConfig+0x698>)
 8004f0a:	e00c      	b.n	8004f26 <UART_SetConfig+0x536>
 8004f0c:	2380      	movs	r3, #128	; 0x80
 8004f0e:	015b      	lsls	r3, r3, #5
 8004f10:	e009      	b.n	8004f26 <UART_SetConfig+0x536>
 8004f12:	4b5e      	ldr	r3, [pc, #376]	; (800508c <UART_SetConfig+0x69c>)
 8004f14:	e007      	b.n	8004f26 <UART_SetConfig+0x536>
 8004f16:	2380      	movs	r3, #128	; 0x80
 8004f18:	019b      	lsls	r3, r3, #6
 8004f1a:	e004      	b.n	8004f26 <UART_SetConfig+0x536>
 8004f1c:	2380      	movs	r3, #128	; 0x80
 8004f1e:	01db      	lsls	r3, r3, #7
 8004f20:	e001      	b.n	8004f26 <UART_SetConfig+0x536>
 8004f22:	2380      	movs	r3, #128	; 0x80
 8004f24:	021b      	lsls	r3, r3, #8
 8004f26:	66fb      	str	r3, [r7, #108]	; 0x6c
        break;
 8004f28:	e006      	b.n	8004f38 <UART_SetConfig+0x548>
      default:
        ret = HAL_ERROR;
 8004f2a:	231b      	movs	r3, #27
 8004f2c:	2258      	movs	r2, #88	; 0x58
 8004f2e:	18ba      	adds	r2, r7, r2
 8004f30:	18d2      	adds	r2, r2, r3
 8004f32:	2301      	movs	r3, #1
 8004f34:	7013      	strb	r3, [r2, #0]
        break;
 8004f36:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8004f38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d101      	bne.n	8004f42 <UART_SetConfig+0x552>
 8004f3e:	f000 fe12 	bl	8005b66 <UART_SetConfig+0x1176>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004f42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f44:	685a      	ldr	r2, [r3, #4]
 8004f46:	0013      	movs	r3, r2
 8004f48:	005b      	lsls	r3, r3, #1
 8004f4a:	189a      	adds	r2, r3, r2
 8004f4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d305      	bcc.n	8004f5e <UART_SetConfig+0x56e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004f52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004f58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d908      	bls.n	8004f70 <UART_SetConfig+0x580>
      {
        ret = HAL_ERROR;
 8004f5e:	231b      	movs	r3, #27
 8004f60:	2258      	movs	r2, #88	; 0x58
 8004f62:	4694      	mov	ip, r2
 8004f64:	44bc      	add	ip, r7
 8004f66:	4463      	add	r3, ip
 8004f68:	2201      	movs	r2, #1
 8004f6a:	701a      	strb	r2, [r3, #0]
 8004f6c:	f000 fdfb 	bl	8005b66 <UART_SetConfig+0x1176>
      }
      else
      {
        switch (clocksource)
 8004f70:	2323      	movs	r3, #35	; 0x23
 8004f72:	2258      	movs	r2, #88	; 0x58
 8004f74:	4694      	mov	ip, r2
 8004f76:	44bc      	add	ip, r7
 8004f78:	4463      	add	r3, ip
 8004f7a:	781b      	ldrb	r3, [r3, #0]
 8004f7c:	2b02      	cmp	r3, #2
 8004f7e:	d100      	bne.n	8004f82 <UART_SetConfig+0x592>
 8004f80:	e0ab      	b.n	80050da <UART_SetConfig+0x6ea>
 8004f82:	dc02      	bgt.n	8004f8a <UART_SetConfig+0x59a>
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d007      	beq.n	8004f98 <UART_SetConfig+0x5a8>
 8004f88:	e213      	b.n	80053b2 <UART_SetConfig+0x9c2>
 8004f8a:	2b04      	cmp	r3, #4
 8004f8c:	d100      	bne.n	8004f90 <UART_SetConfig+0x5a0>
 8004f8e:	e111      	b.n	80051b4 <UART_SetConfig+0x7c4>
 8004f90:	2b08      	cmp	r3, #8
 8004f92:	d100      	bne.n	8004f96 <UART_SetConfig+0x5a6>
 8004f94:	e196      	b.n	80052c4 <UART_SetConfig+0x8d4>
 8004f96:	e20c      	b.n	80053b2 <UART_SetConfig+0x9c2>
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8004f98:	f7fe fdae 	bl	8003af8 <HAL_RCC_GetPCLK1Freq>
 8004f9c:	0003      	movs	r3, r0
 8004f9e:	66bb      	str	r3, [r7, #104]	; 0x68
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004fa0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004fa2:	64bb      	str	r3, [r7, #72]	; 0x48
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fa8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d100      	bne.n	8004fb2 <UART_SetConfig+0x5c2>
 8004fb0:	e06e      	b.n	8005090 <UART_SetConfig+0x6a0>
 8004fb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d049      	beq.n	800504e <UART_SetConfig+0x65e>
 8004fba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d042      	beq.n	8005048 <UART_SetConfig+0x658>
 8004fc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc6:	2b03      	cmp	r3, #3
 8004fc8:	d03b      	beq.n	8005042 <UART_SetConfig+0x652>
 8004fca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fce:	2b04      	cmp	r3, #4
 8004fd0:	d034      	beq.n	800503c <UART_SetConfig+0x64c>
 8004fd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd6:	2b05      	cmp	r3, #5
 8004fd8:	d02d      	beq.n	8005036 <UART_SetConfig+0x646>
 8004fda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fde:	2b06      	cmp	r3, #6
 8004fe0:	d026      	beq.n	8005030 <UART_SetConfig+0x640>
 8004fe2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe6:	2b07      	cmp	r3, #7
 8004fe8:	d01f      	beq.n	800502a <UART_SetConfig+0x63a>
 8004fea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fee:	2b08      	cmp	r3, #8
 8004ff0:	d018      	beq.n	8005024 <UART_SetConfig+0x634>
 8004ff2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff6:	2b09      	cmp	r3, #9
 8004ff8:	d011      	beq.n	800501e <UART_SetConfig+0x62e>
 8004ffa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffe:	2b0a      	cmp	r3, #10
 8005000:	d00a      	beq.n	8005018 <UART_SetConfig+0x628>
 8005002:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005006:	2b0b      	cmp	r3, #11
 8005008:	d103      	bne.n	8005012 <UART_SetConfig+0x622>
 800500a:	2380      	movs	r3, #128	; 0x80
 800500c:	005b      	lsls	r3, r3, #1
 800500e:	2400      	movs	r4, #0
 8005010:	e040      	b.n	8005094 <UART_SetConfig+0x6a4>
 8005012:	2301      	movs	r3, #1
 8005014:	2400      	movs	r4, #0
 8005016:	e03d      	b.n	8005094 <UART_SetConfig+0x6a4>
 8005018:	2380      	movs	r3, #128	; 0x80
 800501a:	2400      	movs	r4, #0
 800501c:	e03a      	b.n	8005094 <UART_SetConfig+0x6a4>
 800501e:	2340      	movs	r3, #64	; 0x40
 8005020:	2400      	movs	r4, #0
 8005022:	e037      	b.n	8005094 <UART_SetConfig+0x6a4>
 8005024:	2320      	movs	r3, #32
 8005026:	2400      	movs	r4, #0
 8005028:	e034      	b.n	8005094 <UART_SetConfig+0x6a4>
 800502a:	2310      	movs	r3, #16
 800502c:	2400      	movs	r4, #0
 800502e:	e031      	b.n	8005094 <UART_SetConfig+0x6a4>
 8005030:	230c      	movs	r3, #12
 8005032:	2400      	movs	r4, #0
 8005034:	e02e      	b.n	8005094 <UART_SetConfig+0x6a4>
 8005036:	230a      	movs	r3, #10
 8005038:	2400      	movs	r4, #0
 800503a:	e02b      	b.n	8005094 <UART_SetConfig+0x6a4>
 800503c:	2308      	movs	r3, #8
 800503e:	2400      	movs	r4, #0
 8005040:	e028      	b.n	8005094 <UART_SetConfig+0x6a4>
 8005042:	2306      	movs	r3, #6
 8005044:	2400      	movs	r4, #0
 8005046:	e025      	b.n	8005094 <UART_SetConfig+0x6a4>
 8005048:	2304      	movs	r3, #4
 800504a:	2400      	movs	r4, #0
 800504c:	e022      	b.n	8005094 <UART_SetConfig+0x6a4>
 800504e:	2302      	movs	r3, #2
 8005050:	2400      	movs	r4, #0
 8005052:	e01f      	b.n	8005094 <UART_SetConfig+0x6a4>
 8005054:	0000f424 	.word	0x0000f424
 8005058:	00f42400 	.word	0x00f42400
 800505c:	0001e848 	.word	0x0001e848
 8005060:	0003d090 	.word	0x0003d090
 8005064:	0007a120 	.word	0x0007a120
 8005068:	000f4240 	.word	0x000f4240
 800506c:	00145855 	.word	0x00145855
 8005070:	00186a00 	.word	0x00186a00
 8005074:	001e8480 	.word	0x001e8480
 8005078:	0028b0aa 	.word	0x0028b0aa
 800507c:	003d0900 	.word	0x003d0900
 8005080:	007a1200 	.word	0x007a1200
 8005084:	00000aaa 	.word	0x00000aaa
 8005088:	00000ccc 	.word	0x00000ccc
 800508c:	00001555 	.word	0x00001555
 8005090:	2301      	movs	r3, #1
 8005092:	2400      	movs	r4, #0
 8005094:	001a      	movs	r2, r3
 8005096:	0023      	movs	r3, r4
 8005098:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800509a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800509c:	f7fb f9aa 	bl	80003f4 <__aeabi_uldivmod>
 80050a0:	0003      	movs	r3, r0
 80050a2:	000c      	movs	r4, r1
 80050a4:	0e1a      	lsrs	r2, r3, #24
 80050a6:	0226      	lsls	r6, r4, #8
 80050a8:	4316      	orrs	r6, r2
 80050aa:	021d      	lsls	r5, r3, #8
 80050ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	085b      	lsrs	r3, r3, #1
 80050b2:	643b      	str	r3, [r7, #64]	; 0x40
 80050b4:	2300      	movs	r3, #0
 80050b6:	647b      	str	r3, [r7, #68]	; 0x44
 80050b8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80050ba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80050bc:	1940      	adds	r0, r0, r5
 80050be:	4171      	adcs	r1, r6
 80050c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	63bb      	str	r3, [r7, #56]	; 0x38
 80050c6:	2300      	movs	r3, #0
 80050c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050ce:	f7fb f991 	bl	80003f4 <__aeabi_uldivmod>
 80050d2:	0003      	movs	r3, r0
 80050d4:	000c      	movs	r4, r1
 80050d6:	677b      	str	r3, [r7, #116]	; 0x74
            break;
 80050d8:	e173      	b.n	80053c2 <UART_SetConfig+0x9d2>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d04f      	beq.n	8005182 <UART_SetConfig+0x792>
 80050e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d048      	beq.n	800517c <UART_SetConfig+0x78c>
 80050ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d041      	beq.n	8005176 <UART_SetConfig+0x786>
 80050f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f6:	2b03      	cmp	r3, #3
 80050f8:	d03a      	beq.n	8005170 <UART_SetConfig+0x780>
 80050fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050fe:	2b04      	cmp	r3, #4
 8005100:	d033      	beq.n	800516a <UART_SetConfig+0x77a>
 8005102:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005106:	2b05      	cmp	r3, #5
 8005108:	d02c      	beq.n	8005164 <UART_SetConfig+0x774>
 800510a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800510c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510e:	2b06      	cmp	r3, #6
 8005110:	d025      	beq.n	800515e <UART_SetConfig+0x76e>
 8005112:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005116:	2b07      	cmp	r3, #7
 8005118:	d01e      	beq.n	8005158 <UART_SetConfig+0x768>
 800511a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800511c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511e:	2b08      	cmp	r3, #8
 8005120:	d017      	beq.n	8005152 <UART_SetConfig+0x762>
 8005122:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005126:	2b09      	cmp	r3, #9
 8005128:	d010      	beq.n	800514c <UART_SetConfig+0x75c>
 800512a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800512c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512e:	2b0a      	cmp	r3, #10
 8005130:	d009      	beq.n	8005146 <UART_SetConfig+0x756>
 8005132:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005136:	2b0b      	cmp	r3, #11
 8005138:	d102      	bne.n	8005140 <UART_SetConfig+0x750>
 800513a:	4bbb      	ldr	r3, [pc, #748]	; (8005428 <UART_SetConfig+0xa38>)
 800513c:	2400      	movs	r4, #0
 800513e:	e022      	b.n	8005186 <UART_SetConfig+0x796>
 8005140:	4bba      	ldr	r3, [pc, #744]	; (800542c <UART_SetConfig+0xa3c>)
 8005142:	2400      	movs	r4, #0
 8005144:	e01f      	b.n	8005186 <UART_SetConfig+0x796>
 8005146:	4bba      	ldr	r3, [pc, #744]	; (8005430 <UART_SetConfig+0xa40>)
 8005148:	2400      	movs	r4, #0
 800514a:	e01c      	b.n	8005186 <UART_SetConfig+0x796>
 800514c:	4bb9      	ldr	r3, [pc, #740]	; (8005434 <UART_SetConfig+0xa44>)
 800514e:	2400      	movs	r4, #0
 8005150:	e019      	b.n	8005186 <UART_SetConfig+0x796>
 8005152:	4bb9      	ldr	r3, [pc, #740]	; (8005438 <UART_SetConfig+0xa48>)
 8005154:	2400      	movs	r4, #0
 8005156:	e016      	b.n	8005186 <UART_SetConfig+0x796>
 8005158:	4bb8      	ldr	r3, [pc, #736]	; (800543c <UART_SetConfig+0xa4c>)
 800515a:	2400      	movs	r4, #0
 800515c:	e013      	b.n	8005186 <UART_SetConfig+0x796>
 800515e:	4bb8      	ldr	r3, [pc, #736]	; (8005440 <UART_SetConfig+0xa50>)
 8005160:	2400      	movs	r4, #0
 8005162:	e010      	b.n	8005186 <UART_SetConfig+0x796>
 8005164:	4bb7      	ldr	r3, [pc, #732]	; (8005444 <UART_SetConfig+0xa54>)
 8005166:	2400      	movs	r4, #0
 8005168:	e00d      	b.n	8005186 <UART_SetConfig+0x796>
 800516a:	4bb7      	ldr	r3, [pc, #732]	; (8005448 <UART_SetConfig+0xa58>)
 800516c:	2400      	movs	r4, #0
 800516e:	e00a      	b.n	8005186 <UART_SetConfig+0x796>
 8005170:	4bb6      	ldr	r3, [pc, #728]	; (800544c <UART_SetConfig+0xa5c>)
 8005172:	2400      	movs	r4, #0
 8005174:	e007      	b.n	8005186 <UART_SetConfig+0x796>
 8005176:	4bb6      	ldr	r3, [pc, #728]	; (8005450 <UART_SetConfig+0xa60>)
 8005178:	2400      	movs	r4, #0
 800517a:	e004      	b.n	8005186 <UART_SetConfig+0x796>
 800517c:	4bb5      	ldr	r3, [pc, #724]	; (8005454 <UART_SetConfig+0xa64>)
 800517e:	2400      	movs	r4, #0
 8005180:	e001      	b.n	8005186 <UART_SetConfig+0x796>
 8005182:	4baa      	ldr	r3, [pc, #680]	; (800542c <UART_SetConfig+0xa3c>)
 8005184:	2400      	movs	r4, #0
 8005186:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005188:	6852      	ldr	r2, [r2, #4]
 800518a:	0852      	lsrs	r2, r2, #1
 800518c:	633a      	str	r2, [r7, #48]	; 0x30
 800518e:	2200      	movs	r2, #0
 8005190:	637a      	str	r2, [r7, #52]	; 0x34
 8005192:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005194:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005196:	18c0      	adds	r0, r0, r3
 8005198:	4161      	adcs	r1, r4
 800519a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	62bb      	str	r3, [r7, #40]	; 0x28
 80051a0:	2300      	movs	r3, #0
 80051a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051a8:	f7fb f924 	bl	80003f4 <__aeabi_uldivmod>
 80051ac:	0003      	movs	r3, r0
 80051ae:	000c      	movs	r4, r1
 80051b0:	677b      	str	r3, [r7, #116]	; 0x74
            break;
 80051b2:	e106      	b.n	80053c2 <UART_SetConfig+0x9d2>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 80051b4:	f7fe fc14 	bl	80039e0 <HAL_RCC_GetSysClockFreq>
 80051b8:	0003      	movs	r3, r0
 80051ba:	66bb      	str	r3, [r7, #104]	; 0x68
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80051be:	623b      	str	r3, [r7, #32]
 80051c0:	2300      	movs	r3, #0
 80051c2:	627b      	str	r3, [r7, #36]	; 0x24
 80051c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d050      	beq.n	800526e <UART_SetConfig+0x87e>
 80051cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d049      	beq.n	8005268 <UART_SetConfig+0x878>
 80051d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d042      	beq.n	8005262 <UART_SetConfig+0x872>
 80051dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e0:	2b03      	cmp	r3, #3
 80051e2:	d03b      	beq.n	800525c <UART_SetConfig+0x86c>
 80051e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e8:	2b04      	cmp	r3, #4
 80051ea:	d034      	beq.n	8005256 <UART_SetConfig+0x866>
 80051ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f0:	2b05      	cmp	r3, #5
 80051f2:	d02d      	beq.n	8005250 <UART_SetConfig+0x860>
 80051f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f8:	2b06      	cmp	r3, #6
 80051fa:	d026      	beq.n	800524a <UART_SetConfig+0x85a>
 80051fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005200:	2b07      	cmp	r3, #7
 8005202:	d01f      	beq.n	8005244 <UART_SetConfig+0x854>
 8005204:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005208:	2b08      	cmp	r3, #8
 800520a:	d018      	beq.n	800523e <UART_SetConfig+0x84e>
 800520c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800520e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005210:	2b09      	cmp	r3, #9
 8005212:	d011      	beq.n	8005238 <UART_SetConfig+0x848>
 8005214:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005218:	2b0a      	cmp	r3, #10
 800521a:	d00a      	beq.n	8005232 <UART_SetConfig+0x842>
 800521c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800521e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005220:	2b0b      	cmp	r3, #11
 8005222:	d103      	bne.n	800522c <UART_SetConfig+0x83c>
 8005224:	2380      	movs	r3, #128	; 0x80
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	2400      	movs	r4, #0
 800522a:	e022      	b.n	8005272 <UART_SetConfig+0x882>
 800522c:	2301      	movs	r3, #1
 800522e:	2400      	movs	r4, #0
 8005230:	e01f      	b.n	8005272 <UART_SetConfig+0x882>
 8005232:	2380      	movs	r3, #128	; 0x80
 8005234:	2400      	movs	r4, #0
 8005236:	e01c      	b.n	8005272 <UART_SetConfig+0x882>
 8005238:	2340      	movs	r3, #64	; 0x40
 800523a:	2400      	movs	r4, #0
 800523c:	e019      	b.n	8005272 <UART_SetConfig+0x882>
 800523e:	2320      	movs	r3, #32
 8005240:	2400      	movs	r4, #0
 8005242:	e016      	b.n	8005272 <UART_SetConfig+0x882>
 8005244:	2310      	movs	r3, #16
 8005246:	2400      	movs	r4, #0
 8005248:	e013      	b.n	8005272 <UART_SetConfig+0x882>
 800524a:	230c      	movs	r3, #12
 800524c:	2400      	movs	r4, #0
 800524e:	e010      	b.n	8005272 <UART_SetConfig+0x882>
 8005250:	230a      	movs	r3, #10
 8005252:	2400      	movs	r4, #0
 8005254:	e00d      	b.n	8005272 <UART_SetConfig+0x882>
 8005256:	2308      	movs	r3, #8
 8005258:	2400      	movs	r4, #0
 800525a:	e00a      	b.n	8005272 <UART_SetConfig+0x882>
 800525c:	2306      	movs	r3, #6
 800525e:	2400      	movs	r4, #0
 8005260:	e007      	b.n	8005272 <UART_SetConfig+0x882>
 8005262:	2304      	movs	r3, #4
 8005264:	2400      	movs	r4, #0
 8005266:	e004      	b.n	8005272 <UART_SetConfig+0x882>
 8005268:	2302      	movs	r3, #2
 800526a:	2400      	movs	r4, #0
 800526c:	e001      	b.n	8005272 <UART_SetConfig+0x882>
 800526e:	2301      	movs	r3, #1
 8005270:	2400      	movs	r4, #0
 8005272:	001a      	movs	r2, r3
 8005274:	0023      	movs	r3, r4
 8005276:	6a38      	ldr	r0, [r7, #32]
 8005278:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800527a:	f7fb f8bb 	bl	80003f4 <__aeabi_uldivmod>
 800527e:	0003      	movs	r3, r0
 8005280:	000c      	movs	r4, r1
 8005282:	0e1a      	lsrs	r2, r3, #24
 8005284:	0221      	lsls	r1, r4, #8
 8005286:	6579      	str	r1, [r7, #84]	; 0x54
 8005288:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800528a:	4311      	orrs	r1, r2
 800528c:	6579      	str	r1, [r7, #84]	; 0x54
 800528e:	021b      	lsls	r3, r3, #8
 8005290:	653b      	str	r3, [r7, #80]	; 0x50
 8005292:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	085b      	lsrs	r3, r3, #1
 8005298:	61bb      	str	r3, [r7, #24]
 800529a:	2300      	movs	r3, #0
 800529c:	61fb      	str	r3, [r7, #28]
 800529e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80052a0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	69fc      	ldr	r4, [r7, #28]
 80052a6:	18c0      	adds	r0, r0, r3
 80052a8:	4161      	adcs	r1, r4
 80052aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	613b      	str	r3, [r7, #16]
 80052b0:	2300      	movs	r3, #0
 80052b2:	617b      	str	r3, [r7, #20]
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	f7fb f89c 	bl	80003f4 <__aeabi_uldivmod>
 80052bc:	0003      	movs	r3, r0
 80052be:	000c      	movs	r4, r1
 80052c0:	677b      	str	r3, [r7, #116]	; 0x74
            break;
 80052c2:	e07e      	b.n	80053c2 <UART_SetConfig+0x9d2>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d058      	beq.n	800537e <UART_SetConfig+0x98e>
 80052cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d050      	beq.n	8005376 <UART_SetConfig+0x986>
 80052d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d8:	2b02      	cmp	r3, #2
 80052da:	d048      	beq.n	800536e <UART_SetConfig+0x97e>
 80052dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e0:	2b03      	cmp	r3, #3
 80052e2:	d041      	beq.n	8005368 <UART_SetConfig+0x978>
 80052e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e8:	2b04      	cmp	r3, #4
 80052ea:	d039      	beq.n	8005360 <UART_SetConfig+0x970>
 80052ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f0:	2b05      	cmp	r3, #5
 80052f2:	d032      	beq.n	800535a <UART_SetConfig+0x96a>
 80052f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f8:	2b06      	cmp	r3, #6
 80052fa:	d02b      	beq.n	8005354 <UART_SetConfig+0x964>
 80052fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005300:	2b07      	cmp	r3, #7
 8005302:	d023      	beq.n	800534c <UART_SetConfig+0x95c>
 8005304:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005308:	2b08      	cmp	r3, #8
 800530a:	d01b      	beq.n	8005344 <UART_SetConfig+0x954>
 800530c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800530e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005310:	2b09      	cmp	r3, #9
 8005312:	d013      	beq.n	800533c <UART_SetConfig+0x94c>
 8005314:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005318:	2b0a      	cmp	r3, #10
 800531a:	d00b      	beq.n	8005334 <UART_SetConfig+0x944>
 800531c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800531e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005320:	2b0b      	cmp	r3, #11
 8005322:	d103      	bne.n	800532c <UART_SetConfig+0x93c>
 8005324:	2380      	movs	r3, #128	; 0x80
 8005326:	021b      	lsls	r3, r3, #8
 8005328:	2400      	movs	r4, #0
 800532a:	e02b      	b.n	8005384 <UART_SetConfig+0x994>
 800532c:	2380      	movs	r3, #128	; 0x80
 800532e:	041b      	lsls	r3, r3, #16
 8005330:	2400      	movs	r4, #0
 8005332:	e027      	b.n	8005384 <UART_SetConfig+0x994>
 8005334:	2380      	movs	r3, #128	; 0x80
 8005336:	025b      	lsls	r3, r3, #9
 8005338:	2400      	movs	r4, #0
 800533a:	e023      	b.n	8005384 <UART_SetConfig+0x994>
 800533c:	2380      	movs	r3, #128	; 0x80
 800533e:	029b      	lsls	r3, r3, #10
 8005340:	2400      	movs	r4, #0
 8005342:	e01f      	b.n	8005384 <UART_SetConfig+0x994>
 8005344:	2380      	movs	r3, #128	; 0x80
 8005346:	02db      	lsls	r3, r3, #11
 8005348:	2400      	movs	r4, #0
 800534a:	e01b      	b.n	8005384 <UART_SetConfig+0x994>
 800534c:	2380      	movs	r3, #128	; 0x80
 800534e:	031b      	lsls	r3, r3, #12
 8005350:	2400      	movs	r4, #0
 8005352:	e017      	b.n	8005384 <UART_SetConfig+0x994>
 8005354:	4b40      	ldr	r3, [pc, #256]	; (8005458 <UART_SetConfig+0xa68>)
 8005356:	2400      	movs	r4, #0
 8005358:	e014      	b.n	8005384 <UART_SetConfig+0x994>
 800535a:	4b40      	ldr	r3, [pc, #256]	; (800545c <UART_SetConfig+0xa6c>)
 800535c:	2400      	movs	r4, #0
 800535e:	e011      	b.n	8005384 <UART_SetConfig+0x994>
 8005360:	2380      	movs	r3, #128	; 0x80
 8005362:	035b      	lsls	r3, r3, #13
 8005364:	2400      	movs	r4, #0
 8005366:	e00d      	b.n	8005384 <UART_SetConfig+0x994>
 8005368:	4b3d      	ldr	r3, [pc, #244]	; (8005460 <UART_SetConfig+0xa70>)
 800536a:	2400      	movs	r4, #0
 800536c:	e00a      	b.n	8005384 <UART_SetConfig+0x994>
 800536e:	2380      	movs	r3, #128	; 0x80
 8005370:	039b      	lsls	r3, r3, #14
 8005372:	2400      	movs	r4, #0
 8005374:	e006      	b.n	8005384 <UART_SetConfig+0x994>
 8005376:	2380      	movs	r3, #128	; 0x80
 8005378:	03db      	lsls	r3, r3, #15
 800537a:	2400      	movs	r4, #0
 800537c:	e002      	b.n	8005384 <UART_SetConfig+0x994>
 800537e:	2380      	movs	r3, #128	; 0x80
 8005380:	041b      	lsls	r3, r3, #16
 8005382:	2400      	movs	r4, #0
 8005384:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005386:	6852      	ldr	r2, [r2, #4]
 8005388:	0852      	lsrs	r2, r2, #1
 800538a:	60ba      	str	r2, [r7, #8]
 800538c:	2200      	movs	r2, #0
 800538e:	60fa      	str	r2, [r7, #12]
 8005390:	68b8      	ldr	r0, [r7, #8]
 8005392:	68f9      	ldr	r1, [r7, #12]
 8005394:	18c0      	adds	r0, r0, r3
 8005396:	4161      	adcs	r1, r4
 8005398:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	603b      	str	r3, [r7, #0]
 800539e:	2300      	movs	r3, #0
 80053a0:	607b      	str	r3, [r7, #4]
 80053a2:	683a      	ldr	r2, [r7, #0]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	f7fb f825 	bl	80003f4 <__aeabi_uldivmod>
 80053aa:	0003      	movs	r3, r0
 80053ac:	000c      	movs	r4, r1
 80053ae:	677b      	str	r3, [r7, #116]	; 0x74
            break;
 80053b0:	e007      	b.n	80053c2 <UART_SetConfig+0x9d2>
          default:
            ret = HAL_ERROR;
 80053b2:	231b      	movs	r3, #27
 80053b4:	2258      	movs	r2, #88	; 0x58
 80053b6:	4694      	mov	ip, r2
 80053b8:	44bc      	add	ip, r7
 80053ba:	4463      	add	r3, ip
 80053bc:	2201      	movs	r2, #1
 80053be:	701a      	strb	r2, [r3, #0]
            break;
 80053c0:	46c0      	nop			; (mov r8, r8)
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80053c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053c4:	4a27      	ldr	r2, [pc, #156]	; (8005464 <UART_SetConfig+0xa74>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d909      	bls.n	80053de <UART_SetConfig+0x9ee>
 80053ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053cc:	4a26      	ldr	r2, [pc, #152]	; (8005468 <UART_SetConfig+0xa78>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d805      	bhi.n	80053de <UART_SetConfig+0x9ee>
        {
          huart->Instance->BRR = usartdiv;
 80053d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80053d8:	60da      	str	r2, [r3, #12]
 80053da:	f000 fbc4 	bl	8005b66 <UART_SetConfig+0x1176>
        }
        else
        {
          ret = HAL_ERROR;
 80053de:	231b      	movs	r3, #27
 80053e0:	2258      	movs	r2, #88	; 0x58
 80053e2:	4694      	mov	ip, r2
 80053e4:	44bc      	add	ip, r7
 80053e6:	4463      	add	r3, ip
 80053e8:	2201      	movs	r2, #1
 80053ea:	701a      	strb	r2, [r3, #0]
 80053ec:	f000 fbbb 	bl	8005b66 <UART_SetConfig+0x1176>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053f2:	69da      	ldr	r2, [r3, #28]
 80053f4:	2380      	movs	r3, #128	; 0x80
 80053f6:	021b      	lsls	r3, r3, #8
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d000      	beq.n	80053fe <UART_SetConfig+0xa0e>
 80053fc:	e1e6      	b.n	80057cc <UART_SetConfig+0xddc>
  {
    switch (clocksource)
 80053fe:	2323      	movs	r3, #35	; 0x23
 8005400:	2258      	movs	r2, #88	; 0x58
 8005402:	4694      	mov	ip, r2
 8005404:	44bc      	add	ip, r7
 8005406:	4463      	add	r3, ip
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	2b02      	cmp	r3, #2
 800540c:	d100      	bne.n	8005410 <UART_SetConfig+0xa20>
 800540e:	e08f      	b.n	8005530 <UART_SetConfig+0xb40>
 8005410:	dc02      	bgt.n	8005418 <UART_SetConfig+0xa28>
 8005412:	2b00      	cmp	r3, #0
 8005414:	d02a      	beq.n	800546c <UART_SetConfig+0xa7c>
 8005416:	e1a5      	b.n	8005764 <UART_SetConfig+0xd74>
 8005418:	2b04      	cmp	r3, #4
 800541a:	d100      	bne.n	800541e <UART_SetConfig+0xa2e>
 800541c:	e0df      	b.n	80055de <UART_SetConfig+0xbee>
 800541e:	2b08      	cmp	r3, #8
 8005420:	d100      	bne.n	8005424 <UART_SetConfig+0xa34>
 8005422:	e13e      	b.n	80056a2 <UART_SetConfig+0xcb2>
 8005424:	e19e      	b.n	8005764 <UART_SetConfig+0xd74>
 8005426:	46c0      	nop			; (mov r8, r8)
 8005428:	00f42400 	.word	0x00f42400
 800542c:	f4240000 	.word	0xf4240000
 8005430:	01e84800 	.word	0x01e84800
 8005434:	03d09000 	.word	0x03d09000
 8005438:	07a12000 	.word	0x07a12000
 800543c:	0f424000 	.word	0x0f424000
 8005440:	14585500 	.word	0x14585500
 8005444:	186a0000 	.word	0x186a0000
 8005448:	1e848000 	.word	0x1e848000
 800544c:	28b0aa00 	.word	0x28b0aa00
 8005450:	3d090000 	.word	0x3d090000
 8005454:	7a120000 	.word	0x7a120000
 8005458:	000aaa00 	.word	0x000aaa00
 800545c:	000ccc00 	.word	0x000ccc00
 8005460:	00155500 	.word	0x00155500
 8005464:	000002ff 	.word	0x000002ff
 8005468:	000fffff 	.word	0x000fffff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800546c:	f7fe fb44 	bl	8003af8 <HAL_RCC_GetPCLK1Freq>
 8005470:	0003      	movs	r3, r0
 8005472:	66bb      	str	r3, [r7, #104]	; 0x68
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005474:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005478:	2b00      	cmp	r3, #0
 800547a:	d044      	beq.n	8005506 <UART_SetConfig+0xb16>
 800547c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800547e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005480:	2b01      	cmp	r3, #1
 8005482:	d03e      	beq.n	8005502 <UART_SetConfig+0xb12>
 8005484:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005488:	2b02      	cmp	r3, #2
 800548a:	d038      	beq.n	80054fe <UART_SetConfig+0xb0e>
 800548c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800548e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005490:	2b03      	cmp	r3, #3
 8005492:	d032      	beq.n	80054fa <UART_SetConfig+0xb0a>
 8005494:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005498:	2b04      	cmp	r3, #4
 800549a:	d02c      	beq.n	80054f6 <UART_SetConfig+0xb06>
 800549c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800549e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a0:	2b05      	cmp	r3, #5
 80054a2:	d026      	beq.n	80054f2 <UART_SetConfig+0xb02>
 80054a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80054a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a8:	2b06      	cmp	r3, #6
 80054aa:	d020      	beq.n	80054ee <UART_SetConfig+0xafe>
 80054ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80054ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b0:	2b07      	cmp	r3, #7
 80054b2:	d01a      	beq.n	80054ea <UART_SetConfig+0xafa>
 80054b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80054b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b8:	2b08      	cmp	r3, #8
 80054ba:	d014      	beq.n	80054e6 <UART_SetConfig+0xaf6>
 80054bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80054be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c0:	2b09      	cmp	r3, #9
 80054c2:	d00e      	beq.n	80054e2 <UART_SetConfig+0xaf2>
 80054c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80054c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c8:	2b0a      	cmp	r3, #10
 80054ca:	d008      	beq.n	80054de <UART_SetConfig+0xaee>
 80054cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80054ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d0:	2b0b      	cmp	r3, #11
 80054d2:	d102      	bne.n	80054da <UART_SetConfig+0xaea>
 80054d4:	2380      	movs	r3, #128	; 0x80
 80054d6:	005b      	lsls	r3, r3, #1
 80054d8:	e016      	b.n	8005508 <UART_SetConfig+0xb18>
 80054da:	2301      	movs	r3, #1
 80054dc:	e014      	b.n	8005508 <UART_SetConfig+0xb18>
 80054de:	2380      	movs	r3, #128	; 0x80
 80054e0:	e012      	b.n	8005508 <UART_SetConfig+0xb18>
 80054e2:	2340      	movs	r3, #64	; 0x40
 80054e4:	e010      	b.n	8005508 <UART_SetConfig+0xb18>
 80054e6:	2320      	movs	r3, #32
 80054e8:	e00e      	b.n	8005508 <UART_SetConfig+0xb18>
 80054ea:	2310      	movs	r3, #16
 80054ec:	e00c      	b.n	8005508 <UART_SetConfig+0xb18>
 80054ee:	230c      	movs	r3, #12
 80054f0:	e00a      	b.n	8005508 <UART_SetConfig+0xb18>
 80054f2:	230a      	movs	r3, #10
 80054f4:	e008      	b.n	8005508 <UART_SetConfig+0xb18>
 80054f6:	2308      	movs	r3, #8
 80054f8:	e006      	b.n	8005508 <UART_SetConfig+0xb18>
 80054fa:	2306      	movs	r3, #6
 80054fc:	e004      	b.n	8005508 <UART_SetConfig+0xb18>
 80054fe:	2304      	movs	r3, #4
 8005500:	e002      	b.n	8005508 <UART_SetConfig+0xb18>
 8005502:	2302      	movs	r3, #2
 8005504:	e000      	b.n	8005508 <UART_SetConfig+0xb18>
 8005506:	2301      	movs	r3, #1
 8005508:	0019      	movs	r1, r3
 800550a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800550c:	f7fa fdfc 	bl	8000108 <__udivsi3>
 8005510:	0003      	movs	r3, r0
 8005512:	005a      	lsls	r2, r3, #1
 8005514:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	085b      	lsrs	r3, r3, #1
 800551a:	18d2      	adds	r2, r2, r3
 800551c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	0019      	movs	r1, r3
 8005522:	0010      	movs	r0, r2
 8005524:	f7fa fdf0 	bl	8000108 <__udivsi3>
 8005528:	0003      	movs	r3, r0
 800552a:	b29b      	uxth	r3, r3
 800552c:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 800552e:	e121      	b.n	8005774 <UART_SetConfig+0xd84>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005530:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005534:	2b00      	cmp	r3, #0
 8005536:	d043      	beq.n	80055c0 <UART_SetConfig+0xbd0>
 8005538:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800553a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553c:	2b01      	cmp	r3, #1
 800553e:	d03d      	beq.n	80055bc <UART_SetConfig+0xbcc>
 8005540:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005544:	2b02      	cmp	r3, #2
 8005546:	d037      	beq.n	80055b8 <UART_SetConfig+0xbc8>
 8005548:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800554a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800554c:	2b03      	cmp	r3, #3
 800554e:	d031      	beq.n	80055b4 <UART_SetConfig+0xbc4>
 8005550:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005554:	2b04      	cmp	r3, #4
 8005556:	d02b      	beq.n	80055b0 <UART_SetConfig+0xbc0>
 8005558:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800555a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555c:	2b05      	cmp	r3, #5
 800555e:	d025      	beq.n	80055ac <UART_SetConfig+0xbbc>
 8005560:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005564:	2b06      	cmp	r3, #6
 8005566:	d01f      	beq.n	80055a8 <UART_SetConfig+0xbb8>
 8005568:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800556a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556c:	2b07      	cmp	r3, #7
 800556e:	d019      	beq.n	80055a4 <UART_SetConfig+0xbb4>
 8005570:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005574:	2b08      	cmp	r3, #8
 8005576:	d013      	beq.n	80055a0 <UART_SetConfig+0xbb0>
 8005578:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800557a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557c:	2b09      	cmp	r3, #9
 800557e:	d00d      	beq.n	800559c <UART_SetConfig+0xbac>
 8005580:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005584:	2b0a      	cmp	r3, #10
 8005586:	d007      	beq.n	8005598 <UART_SetConfig+0xba8>
 8005588:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800558a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558c:	2b0b      	cmp	r3, #11
 800558e:	d101      	bne.n	8005594 <UART_SetConfig+0xba4>
 8005590:	4bba      	ldr	r3, [pc, #744]	; (800587c <UART_SetConfig+0xe8c>)
 8005592:	e016      	b.n	80055c2 <UART_SetConfig+0xbd2>
 8005594:	4bba      	ldr	r3, [pc, #744]	; (8005880 <UART_SetConfig+0xe90>)
 8005596:	e014      	b.n	80055c2 <UART_SetConfig+0xbd2>
 8005598:	4bba      	ldr	r3, [pc, #744]	; (8005884 <UART_SetConfig+0xe94>)
 800559a:	e012      	b.n	80055c2 <UART_SetConfig+0xbd2>
 800559c:	4bba      	ldr	r3, [pc, #744]	; (8005888 <UART_SetConfig+0xe98>)
 800559e:	e010      	b.n	80055c2 <UART_SetConfig+0xbd2>
 80055a0:	4bba      	ldr	r3, [pc, #744]	; (800588c <UART_SetConfig+0xe9c>)
 80055a2:	e00e      	b.n	80055c2 <UART_SetConfig+0xbd2>
 80055a4:	4bba      	ldr	r3, [pc, #744]	; (8005890 <UART_SetConfig+0xea0>)
 80055a6:	e00c      	b.n	80055c2 <UART_SetConfig+0xbd2>
 80055a8:	4bba      	ldr	r3, [pc, #744]	; (8005894 <UART_SetConfig+0xea4>)
 80055aa:	e00a      	b.n	80055c2 <UART_SetConfig+0xbd2>
 80055ac:	4bba      	ldr	r3, [pc, #744]	; (8005898 <UART_SetConfig+0xea8>)
 80055ae:	e008      	b.n	80055c2 <UART_SetConfig+0xbd2>
 80055b0:	4bba      	ldr	r3, [pc, #744]	; (800589c <UART_SetConfig+0xeac>)
 80055b2:	e006      	b.n	80055c2 <UART_SetConfig+0xbd2>
 80055b4:	4bba      	ldr	r3, [pc, #744]	; (80058a0 <UART_SetConfig+0xeb0>)
 80055b6:	e004      	b.n	80055c2 <UART_SetConfig+0xbd2>
 80055b8:	4bba      	ldr	r3, [pc, #744]	; (80058a4 <UART_SetConfig+0xeb4>)
 80055ba:	e002      	b.n	80055c2 <UART_SetConfig+0xbd2>
 80055bc:	4bba      	ldr	r3, [pc, #744]	; (80058a8 <UART_SetConfig+0xeb8>)
 80055be:	e000      	b.n	80055c2 <UART_SetConfig+0xbd2>
 80055c0:	4baf      	ldr	r3, [pc, #700]	; (8005880 <UART_SetConfig+0xe90>)
 80055c2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80055c4:	6852      	ldr	r2, [r2, #4]
 80055c6:	0852      	lsrs	r2, r2, #1
 80055c8:	189a      	adds	r2, r3, r2
 80055ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	0019      	movs	r1, r3
 80055d0:	0010      	movs	r0, r2
 80055d2:	f7fa fd99 	bl	8000108 <__udivsi3>
 80055d6:	0003      	movs	r3, r0
 80055d8:	b29b      	uxth	r3, r3
 80055da:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 80055dc:	e0ca      	b.n	8005774 <UART_SetConfig+0xd84>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055de:	f7fe f9ff 	bl	80039e0 <HAL_RCC_GetSysClockFreq>
 80055e2:	0003      	movs	r3, r0
 80055e4:	66bb      	str	r3, [r7, #104]	; 0x68
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80055e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d044      	beq.n	8005678 <UART_SetConfig+0xc88>
 80055ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80055f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d03e      	beq.n	8005674 <UART_SetConfig+0xc84>
 80055f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80055f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fa:	2b02      	cmp	r3, #2
 80055fc:	d038      	beq.n	8005670 <UART_SetConfig+0xc80>
 80055fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005602:	2b03      	cmp	r3, #3
 8005604:	d032      	beq.n	800566c <UART_SetConfig+0xc7c>
 8005606:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560a:	2b04      	cmp	r3, #4
 800560c:	d02c      	beq.n	8005668 <UART_SetConfig+0xc78>
 800560e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005612:	2b05      	cmp	r3, #5
 8005614:	d026      	beq.n	8005664 <UART_SetConfig+0xc74>
 8005616:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800561a:	2b06      	cmp	r3, #6
 800561c:	d020      	beq.n	8005660 <UART_SetConfig+0xc70>
 800561e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005622:	2b07      	cmp	r3, #7
 8005624:	d01a      	beq.n	800565c <UART_SetConfig+0xc6c>
 8005626:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562a:	2b08      	cmp	r3, #8
 800562c:	d014      	beq.n	8005658 <UART_SetConfig+0xc68>
 800562e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005632:	2b09      	cmp	r3, #9
 8005634:	d00e      	beq.n	8005654 <UART_SetConfig+0xc64>
 8005636:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563a:	2b0a      	cmp	r3, #10
 800563c:	d008      	beq.n	8005650 <UART_SetConfig+0xc60>
 800563e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005642:	2b0b      	cmp	r3, #11
 8005644:	d102      	bne.n	800564c <UART_SetConfig+0xc5c>
 8005646:	2380      	movs	r3, #128	; 0x80
 8005648:	005b      	lsls	r3, r3, #1
 800564a:	e016      	b.n	800567a <UART_SetConfig+0xc8a>
 800564c:	2301      	movs	r3, #1
 800564e:	e014      	b.n	800567a <UART_SetConfig+0xc8a>
 8005650:	2380      	movs	r3, #128	; 0x80
 8005652:	e012      	b.n	800567a <UART_SetConfig+0xc8a>
 8005654:	2340      	movs	r3, #64	; 0x40
 8005656:	e010      	b.n	800567a <UART_SetConfig+0xc8a>
 8005658:	2320      	movs	r3, #32
 800565a:	e00e      	b.n	800567a <UART_SetConfig+0xc8a>
 800565c:	2310      	movs	r3, #16
 800565e:	e00c      	b.n	800567a <UART_SetConfig+0xc8a>
 8005660:	230c      	movs	r3, #12
 8005662:	e00a      	b.n	800567a <UART_SetConfig+0xc8a>
 8005664:	230a      	movs	r3, #10
 8005666:	e008      	b.n	800567a <UART_SetConfig+0xc8a>
 8005668:	2308      	movs	r3, #8
 800566a:	e006      	b.n	800567a <UART_SetConfig+0xc8a>
 800566c:	2306      	movs	r3, #6
 800566e:	e004      	b.n	800567a <UART_SetConfig+0xc8a>
 8005670:	2304      	movs	r3, #4
 8005672:	e002      	b.n	800567a <UART_SetConfig+0xc8a>
 8005674:	2302      	movs	r3, #2
 8005676:	e000      	b.n	800567a <UART_SetConfig+0xc8a>
 8005678:	2301      	movs	r3, #1
 800567a:	0019      	movs	r1, r3
 800567c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800567e:	f7fa fd43 	bl	8000108 <__udivsi3>
 8005682:	0003      	movs	r3, r0
 8005684:	005a      	lsls	r2, r3, #1
 8005686:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	085b      	lsrs	r3, r3, #1
 800568c:	18d2      	adds	r2, r2, r3
 800568e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	0019      	movs	r1, r3
 8005694:	0010      	movs	r0, r2
 8005696:	f7fa fd37 	bl	8000108 <__udivsi3>
 800569a:	0003      	movs	r3, r0
 800569c:	b29b      	uxth	r3, r3
 800569e:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 80056a0:	e068      	b.n	8005774 <UART_SetConfig+0xd84>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d04c      	beq.n	8005744 <UART_SetConfig+0xd54>
 80056aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d045      	beq.n	800573e <UART_SetConfig+0xd4e>
 80056b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d03e      	beq.n	8005738 <UART_SetConfig+0xd48>
 80056ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056be:	2b03      	cmp	r3, #3
 80056c0:	d038      	beq.n	8005734 <UART_SetConfig+0xd44>
 80056c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c6:	2b04      	cmp	r3, #4
 80056c8:	d031      	beq.n	800572e <UART_SetConfig+0xd3e>
 80056ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ce:	2b05      	cmp	r3, #5
 80056d0:	d02b      	beq.n	800572a <UART_SetConfig+0xd3a>
 80056d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d6:	2b06      	cmp	r3, #6
 80056d8:	d025      	beq.n	8005726 <UART_SetConfig+0xd36>
 80056da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056de:	2b07      	cmp	r3, #7
 80056e0:	d01e      	beq.n	8005720 <UART_SetConfig+0xd30>
 80056e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e6:	2b08      	cmp	r3, #8
 80056e8:	d017      	beq.n	800571a <UART_SetConfig+0xd2a>
 80056ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ee:	2b09      	cmp	r3, #9
 80056f0:	d010      	beq.n	8005714 <UART_SetConfig+0xd24>
 80056f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f6:	2b0a      	cmp	r3, #10
 80056f8:	d009      	beq.n	800570e <UART_SetConfig+0xd1e>
 80056fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056fe:	2b0b      	cmp	r3, #11
 8005700:	d102      	bne.n	8005708 <UART_SetConfig+0xd18>
 8005702:	2380      	movs	r3, #128	; 0x80
 8005704:	005b      	lsls	r3, r3, #1
 8005706:	e01f      	b.n	8005748 <UART_SetConfig+0xd58>
 8005708:	2380      	movs	r3, #128	; 0x80
 800570a:	025b      	lsls	r3, r3, #9
 800570c:	e01c      	b.n	8005748 <UART_SetConfig+0xd58>
 800570e:	2380      	movs	r3, #128	; 0x80
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	e019      	b.n	8005748 <UART_SetConfig+0xd58>
 8005714:	2380      	movs	r3, #128	; 0x80
 8005716:	00db      	lsls	r3, r3, #3
 8005718:	e016      	b.n	8005748 <UART_SetConfig+0xd58>
 800571a:	2380      	movs	r3, #128	; 0x80
 800571c:	011b      	lsls	r3, r3, #4
 800571e:	e013      	b.n	8005748 <UART_SetConfig+0xd58>
 8005720:	2380      	movs	r3, #128	; 0x80
 8005722:	015b      	lsls	r3, r3, #5
 8005724:	e010      	b.n	8005748 <UART_SetConfig+0xd58>
 8005726:	4b61      	ldr	r3, [pc, #388]	; (80058ac <UART_SetConfig+0xebc>)
 8005728:	e00e      	b.n	8005748 <UART_SetConfig+0xd58>
 800572a:	4b61      	ldr	r3, [pc, #388]	; (80058b0 <UART_SetConfig+0xec0>)
 800572c:	e00c      	b.n	8005748 <UART_SetConfig+0xd58>
 800572e:	2380      	movs	r3, #128	; 0x80
 8005730:	019b      	lsls	r3, r3, #6
 8005732:	e009      	b.n	8005748 <UART_SetConfig+0xd58>
 8005734:	4b5f      	ldr	r3, [pc, #380]	; (80058b4 <UART_SetConfig+0xec4>)
 8005736:	e007      	b.n	8005748 <UART_SetConfig+0xd58>
 8005738:	2380      	movs	r3, #128	; 0x80
 800573a:	01db      	lsls	r3, r3, #7
 800573c:	e004      	b.n	8005748 <UART_SetConfig+0xd58>
 800573e:	2380      	movs	r3, #128	; 0x80
 8005740:	021b      	lsls	r3, r3, #8
 8005742:	e001      	b.n	8005748 <UART_SetConfig+0xd58>
 8005744:	2380      	movs	r3, #128	; 0x80
 8005746:	025b      	lsls	r3, r3, #9
 8005748:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800574a:	6852      	ldr	r2, [r2, #4]
 800574c:	0852      	lsrs	r2, r2, #1
 800574e:	189a      	adds	r2, r3, r2
 8005750:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	0019      	movs	r1, r3
 8005756:	0010      	movs	r0, r2
 8005758:	f7fa fcd6 	bl	8000108 <__udivsi3>
 800575c:	0003      	movs	r3, r0
 800575e:	b29b      	uxth	r3, r3
 8005760:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 8005762:	e007      	b.n	8005774 <UART_SetConfig+0xd84>
      default:
        ret = HAL_ERROR;
 8005764:	231b      	movs	r3, #27
 8005766:	2258      	movs	r2, #88	; 0x58
 8005768:	4694      	mov	ip, r2
 800576a:	44bc      	add	ip, r7
 800576c:	4463      	add	r3, ip
 800576e:	2201      	movs	r2, #1
 8005770:	701a      	strb	r2, [r3, #0]
        break;
 8005772:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005774:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005776:	2b0f      	cmp	r3, #15
 8005778:	d920      	bls.n	80057bc <UART_SetConfig+0xdcc>
 800577a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800577c:	4a4e      	ldr	r2, [pc, #312]	; (80058b8 <UART_SetConfig+0xec8>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d81c      	bhi.n	80057bc <UART_SetConfig+0xdcc>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005782:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005784:	b29a      	uxth	r2, r3
 8005786:	200e      	movs	r0, #14
 8005788:	2458      	movs	r4, #88	; 0x58
 800578a:	193b      	adds	r3, r7, r4
 800578c:	181b      	adds	r3, r3, r0
 800578e:	210f      	movs	r1, #15
 8005790:	438a      	bics	r2, r1
 8005792:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005794:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005796:	085b      	lsrs	r3, r3, #1
 8005798:	b29b      	uxth	r3, r3
 800579a:	2207      	movs	r2, #7
 800579c:	4013      	ands	r3, r2
 800579e:	b299      	uxth	r1, r3
 80057a0:	193b      	adds	r3, r7, r4
 80057a2:	181b      	adds	r3, r3, r0
 80057a4:	193a      	adds	r2, r7, r4
 80057a6:	1812      	adds	r2, r2, r0
 80057a8:	8812      	ldrh	r2, [r2, #0]
 80057aa:	430a      	orrs	r2, r1
 80057ac:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 80057ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	193a      	adds	r2, r7, r4
 80057b4:	1812      	adds	r2, r2, r0
 80057b6:	8812      	ldrh	r2, [r2, #0]
 80057b8:	60da      	str	r2, [r3, #12]
 80057ba:	e1d4      	b.n	8005b66 <UART_SetConfig+0x1176>
    }
    else
    {
      ret = HAL_ERROR;
 80057bc:	231b      	movs	r3, #27
 80057be:	2258      	movs	r2, #88	; 0x58
 80057c0:	4694      	mov	ip, r2
 80057c2:	44bc      	add	ip, r7
 80057c4:	4463      	add	r3, ip
 80057c6:	2201      	movs	r2, #1
 80057c8:	701a      	strb	r2, [r3, #0]
 80057ca:	e1cc      	b.n	8005b66 <UART_SetConfig+0x1176>
    }
  }
  else
  {
    switch (clocksource)
 80057cc:	2323      	movs	r3, #35	; 0x23
 80057ce:	2258      	movs	r2, #88	; 0x58
 80057d0:	4694      	mov	ip, r2
 80057d2:	44bc      	add	ip, r7
 80057d4:	4463      	add	r3, ip
 80057d6:	781b      	ldrb	r3, [r3, #0]
 80057d8:	2b02      	cmp	r3, #2
 80057da:	d100      	bne.n	80057de <UART_SetConfig+0xdee>
 80057dc:	e08f      	b.n	80058fe <UART_SetConfig+0xf0e>
 80057de:	dc02      	bgt.n	80057e6 <UART_SetConfig+0xdf6>
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d007      	beq.n	80057f4 <UART_SetConfig+0xe04>
 80057e4:	e1a4      	b.n	8005b30 <UART_SetConfig+0x1140>
 80057e6:	2b04      	cmp	r3, #4
 80057e8:	d100      	bne.n	80057ec <UART_SetConfig+0xdfc>
 80057ea:	e0df      	b.n	80059ac <UART_SetConfig+0xfbc>
 80057ec:	2b08      	cmp	r3, #8
 80057ee:	d100      	bne.n	80057f2 <UART_SetConfig+0xe02>
 80057f0:	e13e      	b.n	8005a70 <UART_SetConfig+0x1080>
 80057f2:	e19d      	b.n	8005b30 <UART_SetConfig+0x1140>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057f4:	f7fe f980 	bl	8003af8 <HAL_RCC_GetPCLK1Freq>
 80057f8:	0003      	movs	r3, r0
 80057fa:	66bb      	str	r3, [r7, #104]	; 0x68
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80057fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005800:	2b00      	cmp	r3, #0
 8005802:	d100      	bne.n	8005806 <UART_SetConfig+0xe16>
 8005804:	e066      	b.n	80058d4 <UART_SetConfig+0xee4>
 8005806:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580a:	2b01      	cmp	r3, #1
 800580c:	d100      	bne.n	8005810 <UART_SetConfig+0xe20>
 800580e:	e05f      	b.n	80058d0 <UART_SetConfig+0xee0>
 8005810:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005814:	2b02      	cmp	r3, #2
 8005816:	d059      	beq.n	80058cc <UART_SetConfig+0xedc>
 8005818:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800581a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800581c:	2b03      	cmp	r3, #3
 800581e:	d053      	beq.n	80058c8 <UART_SetConfig+0xed8>
 8005820:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005824:	2b04      	cmp	r3, #4
 8005826:	d04d      	beq.n	80058c4 <UART_SetConfig+0xed4>
 8005828:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800582a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582c:	2b05      	cmp	r3, #5
 800582e:	d047      	beq.n	80058c0 <UART_SetConfig+0xed0>
 8005830:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005834:	2b06      	cmp	r3, #6
 8005836:	d041      	beq.n	80058bc <UART_SetConfig+0xecc>
 8005838:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800583a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800583c:	2b07      	cmp	r3, #7
 800583e:	d01a      	beq.n	8005876 <UART_SetConfig+0xe86>
 8005840:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005844:	2b08      	cmp	r3, #8
 8005846:	d014      	beq.n	8005872 <UART_SetConfig+0xe82>
 8005848:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800584a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584c:	2b09      	cmp	r3, #9
 800584e:	d00e      	beq.n	800586e <UART_SetConfig+0xe7e>
 8005850:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005854:	2b0a      	cmp	r3, #10
 8005856:	d008      	beq.n	800586a <UART_SetConfig+0xe7a>
 8005858:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800585a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585c:	2b0b      	cmp	r3, #11
 800585e:	d102      	bne.n	8005866 <UART_SetConfig+0xe76>
 8005860:	2380      	movs	r3, #128	; 0x80
 8005862:	005b      	lsls	r3, r3, #1
 8005864:	e037      	b.n	80058d6 <UART_SetConfig+0xee6>
 8005866:	2301      	movs	r3, #1
 8005868:	e035      	b.n	80058d6 <UART_SetConfig+0xee6>
 800586a:	2380      	movs	r3, #128	; 0x80
 800586c:	e033      	b.n	80058d6 <UART_SetConfig+0xee6>
 800586e:	2340      	movs	r3, #64	; 0x40
 8005870:	e031      	b.n	80058d6 <UART_SetConfig+0xee6>
 8005872:	2320      	movs	r3, #32
 8005874:	e02f      	b.n	80058d6 <UART_SetConfig+0xee6>
 8005876:	2310      	movs	r3, #16
 8005878:	e02d      	b.n	80058d6 <UART_SetConfig+0xee6>
 800587a:	46c0      	nop			; (mov r8, r8)
 800587c:	0001e848 	.word	0x0001e848
 8005880:	01e84800 	.word	0x01e84800
 8005884:	0003d090 	.word	0x0003d090
 8005888:	0007a120 	.word	0x0007a120
 800588c:	000f4240 	.word	0x000f4240
 8005890:	001e8480 	.word	0x001e8480
 8005894:	0028b0aa 	.word	0x0028b0aa
 8005898:	0030d400 	.word	0x0030d400
 800589c:	003d0900 	.word	0x003d0900
 80058a0:	00516154 	.word	0x00516154
 80058a4:	007a1200 	.word	0x007a1200
 80058a8:	00f42400 	.word	0x00f42400
 80058ac:	00001554 	.word	0x00001554
 80058b0:	00001998 	.word	0x00001998
 80058b4:	00002aaa 	.word	0x00002aaa
 80058b8:	0000ffff 	.word	0x0000ffff
 80058bc:	230c      	movs	r3, #12
 80058be:	e00a      	b.n	80058d6 <UART_SetConfig+0xee6>
 80058c0:	230a      	movs	r3, #10
 80058c2:	e008      	b.n	80058d6 <UART_SetConfig+0xee6>
 80058c4:	2308      	movs	r3, #8
 80058c6:	e006      	b.n	80058d6 <UART_SetConfig+0xee6>
 80058c8:	2306      	movs	r3, #6
 80058ca:	e004      	b.n	80058d6 <UART_SetConfig+0xee6>
 80058cc:	2304      	movs	r3, #4
 80058ce:	e002      	b.n	80058d6 <UART_SetConfig+0xee6>
 80058d0:	2302      	movs	r3, #2
 80058d2:	e000      	b.n	80058d6 <UART_SetConfig+0xee6>
 80058d4:	2301      	movs	r3, #1
 80058d6:	0019      	movs	r1, r3
 80058d8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80058da:	f7fa fc15 	bl	8000108 <__udivsi3>
 80058de:	0003      	movs	r3, r0
 80058e0:	001a      	movs	r2, r3
 80058e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	085b      	lsrs	r3, r3, #1
 80058e8:	18d2      	adds	r2, r2, r3
 80058ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	0019      	movs	r1, r3
 80058f0:	0010      	movs	r0, r2
 80058f2:	f7fa fc09 	bl	8000108 <__udivsi3>
 80058f6:	0003      	movs	r3, r0
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 80058fc:	e120      	b.n	8005b40 <UART_SetConfig+0x1150>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005902:	2b00      	cmp	r3, #0
 8005904:	d043      	beq.n	800598e <UART_SetConfig+0xf9e>
 8005906:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800590a:	2b01      	cmp	r3, #1
 800590c:	d03d      	beq.n	800598a <UART_SetConfig+0xf9a>
 800590e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005912:	2b02      	cmp	r3, #2
 8005914:	d037      	beq.n	8005986 <UART_SetConfig+0xf96>
 8005916:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591a:	2b03      	cmp	r3, #3
 800591c:	d031      	beq.n	8005982 <UART_SetConfig+0xf92>
 800591e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005922:	2b04      	cmp	r3, #4
 8005924:	d02b      	beq.n	800597e <UART_SetConfig+0xf8e>
 8005926:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592a:	2b05      	cmp	r3, #5
 800592c:	d025      	beq.n	800597a <UART_SetConfig+0xf8a>
 800592e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005932:	2b06      	cmp	r3, #6
 8005934:	d01f      	beq.n	8005976 <UART_SetConfig+0xf86>
 8005936:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593a:	2b07      	cmp	r3, #7
 800593c:	d019      	beq.n	8005972 <UART_SetConfig+0xf82>
 800593e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005942:	2b08      	cmp	r3, #8
 8005944:	d013      	beq.n	800596e <UART_SetConfig+0xf7e>
 8005946:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594a:	2b09      	cmp	r3, #9
 800594c:	d00d      	beq.n	800596a <UART_SetConfig+0xf7a>
 800594e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005952:	2b0a      	cmp	r3, #10
 8005954:	d007      	beq.n	8005966 <UART_SetConfig+0xf76>
 8005956:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595a:	2b0b      	cmp	r3, #11
 800595c:	d101      	bne.n	8005962 <UART_SetConfig+0xf72>
 800595e:	4b8e      	ldr	r3, [pc, #568]	; (8005b98 <UART_SetConfig+0x11a8>)
 8005960:	e016      	b.n	8005990 <UART_SetConfig+0xfa0>
 8005962:	4b8e      	ldr	r3, [pc, #568]	; (8005b9c <UART_SetConfig+0x11ac>)
 8005964:	e014      	b.n	8005990 <UART_SetConfig+0xfa0>
 8005966:	4b8e      	ldr	r3, [pc, #568]	; (8005ba0 <UART_SetConfig+0x11b0>)
 8005968:	e012      	b.n	8005990 <UART_SetConfig+0xfa0>
 800596a:	4b8e      	ldr	r3, [pc, #568]	; (8005ba4 <UART_SetConfig+0x11b4>)
 800596c:	e010      	b.n	8005990 <UART_SetConfig+0xfa0>
 800596e:	4b8e      	ldr	r3, [pc, #568]	; (8005ba8 <UART_SetConfig+0x11b8>)
 8005970:	e00e      	b.n	8005990 <UART_SetConfig+0xfa0>
 8005972:	4b8e      	ldr	r3, [pc, #568]	; (8005bac <UART_SetConfig+0x11bc>)
 8005974:	e00c      	b.n	8005990 <UART_SetConfig+0xfa0>
 8005976:	4b8e      	ldr	r3, [pc, #568]	; (8005bb0 <UART_SetConfig+0x11c0>)
 8005978:	e00a      	b.n	8005990 <UART_SetConfig+0xfa0>
 800597a:	4b8e      	ldr	r3, [pc, #568]	; (8005bb4 <UART_SetConfig+0x11c4>)
 800597c:	e008      	b.n	8005990 <UART_SetConfig+0xfa0>
 800597e:	4b8e      	ldr	r3, [pc, #568]	; (8005bb8 <UART_SetConfig+0x11c8>)
 8005980:	e006      	b.n	8005990 <UART_SetConfig+0xfa0>
 8005982:	4b8e      	ldr	r3, [pc, #568]	; (8005bbc <UART_SetConfig+0x11cc>)
 8005984:	e004      	b.n	8005990 <UART_SetConfig+0xfa0>
 8005986:	4b8e      	ldr	r3, [pc, #568]	; (8005bc0 <UART_SetConfig+0x11d0>)
 8005988:	e002      	b.n	8005990 <UART_SetConfig+0xfa0>
 800598a:	4b8e      	ldr	r3, [pc, #568]	; (8005bc4 <UART_SetConfig+0x11d4>)
 800598c:	e000      	b.n	8005990 <UART_SetConfig+0xfa0>
 800598e:	4b83      	ldr	r3, [pc, #524]	; (8005b9c <UART_SetConfig+0x11ac>)
 8005990:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005992:	6852      	ldr	r2, [r2, #4]
 8005994:	0852      	lsrs	r2, r2, #1
 8005996:	189a      	adds	r2, r3, r2
 8005998:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	0019      	movs	r1, r3
 800599e:	0010      	movs	r0, r2
 80059a0:	f7fa fbb2 	bl	8000108 <__udivsi3>
 80059a4:	0003      	movs	r3, r0
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 80059aa:	e0c9      	b.n	8005b40 <UART_SetConfig+0x1150>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059ac:	f7fe f818 	bl	80039e0 <HAL_RCC_GetSysClockFreq>
 80059b0:	0003      	movs	r3, r0
 80059b2:	66bb      	str	r3, [r7, #104]	; 0x68
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d044      	beq.n	8005a46 <UART_SetConfig+0x1056>
 80059bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d03e      	beq.n	8005a42 <UART_SetConfig+0x1052>
 80059c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d038      	beq.n	8005a3e <UART_SetConfig+0x104e>
 80059cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d0:	2b03      	cmp	r3, #3
 80059d2:	d032      	beq.n	8005a3a <UART_SetConfig+0x104a>
 80059d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d8:	2b04      	cmp	r3, #4
 80059da:	d02c      	beq.n	8005a36 <UART_SetConfig+0x1046>
 80059dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e0:	2b05      	cmp	r3, #5
 80059e2:	d026      	beq.n	8005a32 <UART_SetConfig+0x1042>
 80059e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e8:	2b06      	cmp	r3, #6
 80059ea:	d020      	beq.n	8005a2e <UART_SetConfig+0x103e>
 80059ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f0:	2b07      	cmp	r3, #7
 80059f2:	d01a      	beq.n	8005a2a <UART_SetConfig+0x103a>
 80059f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f8:	2b08      	cmp	r3, #8
 80059fa:	d014      	beq.n	8005a26 <UART_SetConfig+0x1036>
 80059fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a00:	2b09      	cmp	r3, #9
 8005a02:	d00e      	beq.n	8005a22 <UART_SetConfig+0x1032>
 8005a04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a08:	2b0a      	cmp	r3, #10
 8005a0a:	d008      	beq.n	8005a1e <UART_SetConfig+0x102e>
 8005a0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a10:	2b0b      	cmp	r3, #11
 8005a12:	d102      	bne.n	8005a1a <UART_SetConfig+0x102a>
 8005a14:	2380      	movs	r3, #128	; 0x80
 8005a16:	005b      	lsls	r3, r3, #1
 8005a18:	e016      	b.n	8005a48 <UART_SetConfig+0x1058>
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e014      	b.n	8005a48 <UART_SetConfig+0x1058>
 8005a1e:	2380      	movs	r3, #128	; 0x80
 8005a20:	e012      	b.n	8005a48 <UART_SetConfig+0x1058>
 8005a22:	2340      	movs	r3, #64	; 0x40
 8005a24:	e010      	b.n	8005a48 <UART_SetConfig+0x1058>
 8005a26:	2320      	movs	r3, #32
 8005a28:	e00e      	b.n	8005a48 <UART_SetConfig+0x1058>
 8005a2a:	2310      	movs	r3, #16
 8005a2c:	e00c      	b.n	8005a48 <UART_SetConfig+0x1058>
 8005a2e:	230c      	movs	r3, #12
 8005a30:	e00a      	b.n	8005a48 <UART_SetConfig+0x1058>
 8005a32:	230a      	movs	r3, #10
 8005a34:	e008      	b.n	8005a48 <UART_SetConfig+0x1058>
 8005a36:	2308      	movs	r3, #8
 8005a38:	e006      	b.n	8005a48 <UART_SetConfig+0x1058>
 8005a3a:	2306      	movs	r3, #6
 8005a3c:	e004      	b.n	8005a48 <UART_SetConfig+0x1058>
 8005a3e:	2304      	movs	r3, #4
 8005a40:	e002      	b.n	8005a48 <UART_SetConfig+0x1058>
 8005a42:	2302      	movs	r3, #2
 8005a44:	e000      	b.n	8005a48 <UART_SetConfig+0x1058>
 8005a46:	2301      	movs	r3, #1
 8005a48:	0019      	movs	r1, r3
 8005a4a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8005a4c:	f7fa fb5c 	bl	8000108 <__udivsi3>
 8005a50:	0003      	movs	r3, r0
 8005a52:	001a      	movs	r2, r3
 8005a54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	085b      	lsrs	r3, r3, #1
 8005a5a:	18d2      	adds	r2, r2, r3
 8005a5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	0019      	movs	r1, r3
 8005a62:	0010      	movs	r0, r2
 8005a64:	f7fa fb50 	bl	8000108 <__udivsi3>
 8005a68:	0003      	movs	r3, r0
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 8005a6e:	e067      	b.n	8005b40 <UART_SetConfig+0x1150>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a70:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d04b      	beq.n	8005b10 <UART_SetConfig+0x1120>
 8005a78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d044      	beq.n	8005b0a <UART_SetConfig+0x111a>
 8005a80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d03d      	beq.n	8005b04 <UART_SetConfig+0x1114>
 8005a88:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8c:	2b03      	cmp	r3, #3
 8005a8e:	d037      	beq.n	8005b00 <UART_SetConfig+0x1110>
 8005a90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a94:	2b04      	cmp	r3, #4
 8005a96:	d030      	beq.n	8005afa <UART_SetConfig+0x110a>
 8005a98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9c:	2b05      	cmp	r3, #5
 8005a9e:	d02a      	beq.n	8005af6 <UART_SetConfig+0x1106>
 8005aa0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa4:	2b06      	cmp	r3, #6
 8005aa6:	d024      	beq.n	8005af2 <UART_SetConfig+0x1102>
 8005aa8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aac:	2b07      	cmp	r3, #7
 8005aae:	d01d      	beq.n	8005aec <UART_SetConfig+0x10fc>
 8005ab0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab4:	2b08      	cmp	r3, #8
 8005ab6:	d016      	beq.n	8005ae6 <UART_SetConfig+0x10f6>
 8005ab8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005abc:	2b09      	cmp	r3, #9
 8005abe:	d00f      	beq.n	8005ae0 <UART_SetConfig+0x10f0>
 8005ac0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac4:	2b0a      	cmp	r3, #10
 8005ac6:	d008      	beq.n	8005ada <UART_SetConfig+0x10ea>
 8005ac8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005acc:	2b0b      	cmp	r3, #11
 8005ace:	d101      	bne.n	8005ad4 <UART_SetConfig+0x10e4>
 8005ad0:	2380      	movs	r3, #128	; 0x80
 8005ad2:	e01f      	b.n	8005b14 <UART_SetConfig+0x1124>
 8005ad4:	2380      	movs	r3, #128	; 0x80
 8005ad6:	021b      	lsls	r3, r3, #8
 8005ad8:	e01c      	b.n	8005b14 <UART_SetConfig+0x1124>
 8005ada:	2380      	movs	r3, #128	; 0x80
 8005adc:	005b      	lsls	r3, r3, #1
 8005ade:	e019      	b.n	8005b14 <UART_SetConfig+0x1124>
 8005ae0:	2380      	movs	r3, #128	; 0x80
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	e016      	b.n	8005b14 <UART_SetConfig+0x1124>
 8005ae6:	2380      	movs	r3, #128	; 0x80
 8005ae8:	00db      	lsls	r3, r3, #3
 8005aea:	e013      	b.n	8005b14 <UART_SetConfig+0x1124>
 8005aec:	2380      	movs	r3, #128	; 0x80
 8005aee:	011b      	lsls	r3, r3, #4
 8005af0:	e010      	b.n	8005b14 <UART_SetConfig+0x1124>
 8005af2:	4b35      	ldr	r3, [pc, #212]	; (8005bc8 <UART_SetConfig+0x11d8>)
 8005af4:	e00e      	b.n	8005b14 <UART_SetConfig+0x1124>
 8005af6:	4b35      	ldr	r3, [pc, #212]	; (8005bcc <UART_SetConfig+0x11dc>)
 8005af8:	e00c      	b.n	8005b14 <UART_SetConfig+0x1124>
 8005afa:	2380      	movs	r3, #128	; 0x80
 8005afc:	015b      	lsls	r3, r3, #5
 8005afe:	e009      	b.n	8005b14 <UART_SetConfig+0x1124>
 8005b00:	4b33      	ldr	r3, [pc, #204]	; (8005bd0 <UART_SetConfig+0x11e0>)
 8005b02:	e007      	b.n	8005b14 <UART_SetConfig+0x1124>
 8005b04:	2380      	movs	r3, #128	; 0x80
 8005b06:	019b      	lsls	r3, r3, #6
 8005b08:	e004      	b.n	8005b14 <UART_SetConfig+0x1124>
 8005b0a:	2380      	movs	r3, #128	; 0x80
 8005b0c:	01db      	lsls	r3, r3, #7
 8005b0e:	e001      	b.n	8005b14 <UART_SetConfig+0x1124>
 8005b10:	2380      	movs	r3, #128	; 0x80
 8005b12:	021b      	lsls	r3, r3, #8
 8005b14:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005b16:	6852      	ldr	r2, [r2, #4]
 8005b18:	0852      	lsrs	r2, r2, #1
 8005b1a:	189a      	adds	r2, r3, r2
 8005b1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	0019      	movs	r1, r3
 8005b22:	0010      	movs	r0, r2
 8005b24:	f7fa faf0 	bl	8000108 <__udivsi3>
 8005b28:	0003      	movs	r3, r0
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 8005b2e:	e007      	b.n	8005b40 <UART_SetConfig+0x1150>
      default:
        ret = HAL_ERROR;
 8005b30:	231b      	movs	r3, #27
 8005b32:	2258      	movs	r2, #88	; 0x58
 8005b34:	4694      	mov	ip, r2
 8005b36:	44bc      	add	ip, r7
 8005b38:	4463      	add	r3, ip
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	701a      	strb	r2, [r3, #0]
        break;
 8005b3e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b40:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b42:	2b0f      	cmp	r3, #15
 8005b44:	d908      	bls.n	8005b58 <UART_SetConfig+0x1168>
 8005b46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b48:	4a22      	ldr	r2, [pc, #136]	; (8005bd4 <UART_SetConfig+0x11e4>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d804      	bhi.n	8005b58 <UART_SetConfig+0x1168>
    {
      huart->Instance->BRR = usartdiv;
 8005b4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005b54:	60da      	str	r2, [r3, #12]
 8005b56:	e006      	b.n	8005b66 <UART_SetConfig+0x1176>
    }
    else
    {
      ret = HAL_ERROR;
 8005b58:	231b      	movs	r3, #27
 8005b5a:	2258      	movs	r2, #88	; 0x58
 8005b5c:	4694      	mov	ip, r2
 8005b5e:	44bc      	add	ip, r7
 8005b60:	4463      	add	r3, ip
 8005b62:	2201      	movs	r2, #1
 8005b64:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005b66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b68:	226a      	movs	r2, #106	; 0x6a
 8005b6a:	2101      	movs	r1, #1
 8005b6c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005b6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b70:	2268      	movs	r2, #104	; 0x68
 8005b72:	2101      	movs	r1, #1
 8005b74:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b78:	2200      	movs	r2, #0
 8005b7a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8005b7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b7e:	2200      	movs	r2, #0
 8005b80:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8005b82:	231b      	movs	r3, #27
 8005b84:	2258      	movs	r2, #88	; 0x58
 8005b86:	4694      	mov	ip, r2
 8005b88:	44bc      	add	ip, r7
 8005b8a:	4463      	add	r3, ip
 8005b8c:	781b      	ldrb	r3, [r3, #0]
}
 8005b8e:	0018      	movs	r0, r3
 8005b90:	46bd      	mov	sp, r7
 8005b92:	b021      	add	sp, #132	; 0x84
 8005b94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b96:	46c0      	nop			; (mov r8, r8)
 8005b98:	0000f424 	.word	0x0000f424
 8005b9c:	00f42400 	.word	0x00f42400
 8005ba0:	0001e848 	.word	0x0001e848
 8005ba4:	0003d090 	.word	0x0003d090
 8005ba8:	0007a120 	.word	0x0007a120
 8005bac:	000f4240 	.word	0x000f4240
 8005bb0:	00145855 	.word	0x00145855
 8005bb4:	00186a00 	.word	0x00186a00
 8005bb8:	001e8480 	.word	0x001e8480
 8005bbc:	0028b0aa 	.word	0x0028b0aa
 8005bc0:	003d0900 	.word	0x003d0900
 8005bc4:	007a1200 	.word	0x007a1200
 8005bc8:	00000aaa 	.word	0x00000aaa
 8005bcc:	00000ccc 	.word	0x00000ccc
 8005bd0:	00001555 	.word	0x00001555
 8005bd4:	0000ffff 	.word	0x0000ffff

08005bd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b082      	sub	sp, #8
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005be4:	2201      	movs	r2, #1
 8005be6:	4013      	ands	r3, r2
 8005be8:	d00b      	beq.n	8005c02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	4a4a      	ldr	r2, [pc, #296]	; (8005d1c <UART_AdvFeatureConfig+0x144>)
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	0019      	movs	r1, r3
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c06:	2202      	movs	r2, #2
 8005c08:	4013      	ands	r3, r2
 8005c0a:	d00b      	beq.n	8005c24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	4a43      	ldr	r2, [pc, #268]	; (8005d20 <UART_AdvFeatureConfig+0x148>)
 8005c14:	4013      	ands	r3, r2
 8005c16:	0019      	movs	r1, r3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	430a      	orrs	r2, r1
 8005c22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c28:	2204      	movs	r2, #4
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	d00b      	beq.n	8005c46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	4a3b      	ldr	r2, [pc, #236]	; (8005d24 <UART_AdvFeatureConfig+0x14c>)
 8005c36:	4013      	ands	r3, r2
 8005c38:	0019      	movs	r1, r3
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	430a      	orrs	r2, r1
 8005c44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c4a:	2208      	movs	r2, #8
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	d00b      	beq.n	8005c68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	4a34      	ldr	r2, [pc, #208]	; (8005d28 <UART_AdvFeatureConfig+0x150>)
 8005c58:	4013      	ands	r3, r2
 8005c5a:	0019      	movs	r1, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	430a      	orrs	r2, r1
 8005c66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c6c:	2210      	movs	r2, #16
 8005c6e:	4013      	ands	r3, r2
 8005c70:	d00b      	beq.n	8005c8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	4a2c      	ldr	r2, [pc, #176]	; (8005d2c <UART_AdvFeatureConfig+0x154>)
 8005c7a:	4013      	ands	r3, r2
 8005c7c:	0019      	movs	r1, r3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	430a      	orrs	r2, r1
 8005c88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c8e:	2220      	movs	r2, #32
 8005c90:	4013      	ands	r3, r2
 8005c92:	d00b      	beq.n	8005cac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	4a25      	ldr	r2, [pc, #148]	; (8005d30 <UART_AdvFeatureConfig+0x158>)
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	0019      	movs	r1, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	430a      	orrs	r2, r1
 8005caa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cb0:	2240      	movs	r2, #64	; 0x40
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	d01d      	beq.n	8005cf2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	4a1d      	ldr	r2, [pc, #116]	; (8005d34 <UART_AdvFeatureConfig+0x15c>)
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	0019      	movs	r1, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	430a      	orrs	r2, r1
 8005ccc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cd2:	2380      	movs	r3, #128	; 0x80
 8005cd4:	035b      	lsls	r3, r3, #13
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d10b      	bne.n	8005cf2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	4a15      	ldr	r2, [pc, #84]	; (8005d38 <UART_AdvFeatureConfig+0x160>)
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	0019      	movs	r1, r3
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	430a      	orrs	r2, r1
 8005cf0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cf6:	2280      	movs	r2, #128	; 0x80
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	d00b      	beq.n	8005d14 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	4a0e      	ldr	r2, [pc, #56]	; (8005d3c <UART_AdvFeatureConfig+0x164>)
 8005d04:	4013      	ands	r3, r2
 8005d06:	0019      	movs	r1, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	430a      	orrs	r2, r1
 8005d12:	605a      	str	r2, [r3, #4]
  }
}
 8005d14:	46c0      	nop			; (mov r8, r8)
 8005d16:	46bd      	mov	sp, r7
 8005d18:	b002      	add	sp, #8
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	fffdffff 	.word	0xfffdffff
 8005d20:	fffeffff 	.word	0xfffeffff
 8005d24:	fffbffff 	.word	0xfffbffff
 8005d28:	ffff7fff 	.word	0xffff7fff
 8005d2c:	ffffefff 	.word	0xffffefff
 8005d30:	ffffdfff 	.word	0xffffdfff
 8005d34:	ffefffff 	.word	0xffefffff
 8005d38:	ff9fffff 	.word	0xff9fffff
 8005d3c:	fff7ffff 	.word	0xfff7ffff

08005d40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af02      	add	r7, sp, #8
 8005d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2288      	movs	r2, #136	; 0x88
 8005d4c:	2100      	movs	r1, #0
 8005d4e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005d50:	f7fc fcca 	bl	80026e8 <HAL_GetTick>
 8005d54:	0003      	movs	r3, r0
 8005d56:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2208      	movs	r2, #8
 8005d60:	4013      	ands	r3, r2
 8005d62:	2b08      	cmp	r3, #8
 8005d64:	d10d      	bne.n	8005d82 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d66:	68fa      	ldr	r2, [r7, #12]
 8005d68:	2380      	movs	r3, #128	; 0x80
 8005d6a:	0399      	lsls	r1, r3, #14
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	4b18      	ldr	r3, [pc, #96]	; (8005dd0 <UART_CheckIdleState+0x90>)
 8005d70:	9300      	str	r3, [sp, #0]
 8005d72:	0013      	movs	r3, r2
 8005d74:	2200      	movs	r2, #0
 8005d76:	f000 f82d 	bl	8005dd4 <UART_WaitOnFlagUntilTimeout>
 8005d7a:	1e03      	subs	r3, r0, #0
 8005d7c:	d001      	beq.n	8005d82 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e021      	b.n	8005dc6 <UART_CheckIdleState+0x86>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2204      	movs	r2, #4
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	2b04      	cmp	r3, #4
 8005d8e:	d10d      	bne.n	8005dac <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d90:	68fa      	ldr	r2, [r7, #12]
 8005d92:	2380      	movs	r3, #128	; 0x80
 8005d94:	03d9      	lsls	r1, r3, #15
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	4b0d      	ldr	r3, [pc, #52]	; (8005dd0 <UART_CheckIdleState+0x90>)
 8005d9a:	9300      	str	r3, [sp, #0]
 8005d9c:	0013      	movs	r3, r2
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f000 f818 	bl	8005dd4 <UART_WaitOnFlagUntilTimeout>
 8005da4:	1e03      	subs	r3, r0, #0
 8005da6:	d001      	beq.n	8005dac <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005da8:	2303      	movs	r3, #3
 8005daa:	e00c      	b.n	8005dc6 <UART_CheckIdleState+0x86>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2280      	movs	r2, #128	; 0x80
 8005db0:	2120      	movs	r1, #32
 8005db2:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2284      	movs	r2, #132	; 0x84
 8005db8:	2120      	movs	r1, #32
 8005dba:	5099      	str	r1, [r3, r2]

  __HAL_UNLOCK(huart);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	227c      	movs	r2, #124	; 0x7c
 8005dc0:	2100      	movs	r1, #0
 8005dc2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005dc4:	2300      	movs	r3, #0
}
 8005dc6:	0018      	movs	r0, r3
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	b004      	add	sp, #16
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	46c0      	nop			; (mov r8, r8)
 8005dd0:	01ffffff 	.word	0x01ffffff

08005dd4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	603b      	str	r3, [r7, #0]
 8005de0:	1dfb      	adds	r3, r7, #7
 8005de2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005de4:	e02b      	b.n	8005e3e <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	3301      	adds	r3, #1
 8005dea:	d028      	beq.n	8005e3e <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dec:	f7fc fc7c 	bl	80026e8 <HAL_GetTick>
 8005df0:	0002      	movs	r2, r0
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	69ba      	ldr	r2, [r7, #24]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d302      	bcc.n	8005e02 <UART_WaitOnFlagUntilTimeout+0x2e>
 8005dfc:	69bb      	ldr	r3, [r7, #24]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d11d      	bne.n	8005e3e <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4916      	ldr	r1, [pc, #88]	; (8005e68 <UART_WaitOnFlagUntilTimeout+0x94>)
 8005e0e:	400a      	ands	r2, r1
 8005e10:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	689a      	ldr	r2, [r3, #8]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2101      	movs	r1, #1
 8005e1e:	438a      	bics	r2, r1
 8005e20:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2280      	movs	r2, #128	; 0x80
 8005e26:	2120      	movs	r1, #32
 8005e28:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2284      	movs	r2, #132	; 0x84
 8005e2e:	2120      	movs	r1, #32
 8005e30:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	227c      	movs	r2, #124	; 0x7c
 8005e36:	2100      	movs	r1, #0
 8005e38:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e00f      	b.n	8005e5e <UART_WaitOnFlagUntilTimeout+0x8a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	69db      	ldr	r3, [r3, #28]
 8005e44:	68ba      	ldr	r2, [r7, #8]
 8005e46:	4013      	ands	r3, r2
 8005e48:	68ba      	ldr	r2, [r7, #8]
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	425a      	negs	r2, r3
 8005e4e:	4153      	adcs	r3, r2
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	001a      	movs	r2, r3
 8005e54:	1dfb      	adds	r3, r7, #7
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d0c4      	beq.n	8005de6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	0018      	movs	r0, r3
 8005e60:	46bd      	mov	sp, r7
 8005e62:	b004      	add	sp, #16
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	46c0      	nop			; (mov r8, r8)
 8005e68:	fffffe5f 	.word	0xfffffe5f

08005e6c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b082      	sub	sp, #8
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	21c0      	movs	r1, #192	; 0xc0
 8005e80:	438a      	bics	r2, r1
 8005e82:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	689a      	ldr	r2, [r3, #8]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4905      	ldr	r1, [pc, #20]	; (8005ea4 <UART_EndTxTransfer+0x38>)
 8005e90:	400a      	ands	r2, r1
 8005e92:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2280      	movs	r2, #128	; 0x80
 8005e98:	2120      	movs	r1, #32
 8005e9a:	5099      	str	r1, [r3, r2]
}
 8005e9c:	46c0      	nop			; (mov r8, r8)
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	b002      	add	sp, #8
 8005ea2:	bd80      	pop	{r7, pc}
 8005ea4:	ff7fffff 	.word	0xff7fffff

08005ea8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b082      	sub	sp, #8
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	490b      	ldr	r1, [pc, #44]	; (8005ee8 <UART_EndRxTransfer+0x40>)
 8005ebc:	400a      	ands	r2, r1
 8005ebe:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	689a      	ldr	r2, [r3, #8]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4908      	ldr	r1, [pc, #32]	; (8005eec <UART_EndRxTransfer+0x44>)
 8005ecc:	400a      	ands	r2, r1
 8005ece:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2284      	movs	r2, #132	; 0x84
 8005ed4:	2120      	movs	r1, #32
 8005ed6:	5099      	str	r1, [r3, r2]

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8005ede:	46c0      	nop			; (mov r8, r8)
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	b002      	add	sp, #8
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	46c0      	nop			; (mov r8, r8)
 8005ee8:	fffffedf 	.word	0xfffffedf
 8005eec:	effffffe 	.word	0xeffffffe

08005ef0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b084      	sub	sp, #16
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005efc:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	2220      	movs	r2, #32
 8005f06:	4013      	ands	r3, r2
 8005f08:	d114      	bne.n	8005f34 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0U;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2256      	movs	r2, #86	; 0x56
 8005f0e:	2100      	movs	r1, #0
 8005f10:	5299      	strh	r1, [r3, r2]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689a      	ldr	r2, [r3, #8]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2180      	movs	r1, #128	; 0x80
 8005f1e:	438a      	bics	r2, r1
 8005f20:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2140      	movs	r1, #64	; 0x40
 8005f2e:	430a      	orrs	r2, r1
 8005f30:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005f32:	e003      	b.n	8005f3c <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	0018      	movs	r0, r3
 8005f38:	f7fa ff20 	bl	8000d7c <HAL_UART_TxCpltCallback>
}
 8005f3c:	46c0      	nop			; (mov r8, r8)
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	b004      	add	sp, #16
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f50:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	0018      	movs	r0, r3
 8005f56:	f7fe fd43 	bl	80049e0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f5a:	46c0      	nop			; (mov r8, r8)
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	b004      	add	sp, #16
 8005f60:	bd80      	pop	{r7, pc}

08005f62 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005f62:	b580      	push	{r7, lr}
 8005f64:	b086      	sub	sp, #24
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f6e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	2280      	movs	r2, #128	; 0x80
 8005f74:	589b      	ldr	r3, [r3, r2]
 8005f76:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	2284      	movs	r2, #132	; 0x84
 8005f7c:	589b      	ldr	r3, [r3, r2]
 8005f7e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	2280      	movs	r2, #128	; 0x80
 8005f88:	4013      	ands	r3, r2
 8005f8a:	2b80      	cmp	r3, #128	; 0x80
 8005f8c:	d10a      	bne.n	8005fa4 <UART_DMAError+0x42>
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	2b21      	cmp	r3, #33	; 0x21
 8005f92:	d107      	bne.n	8005fa4 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	2256      	movs	r2, #86	; 0x56
 8005f98:	2100      	movs	r1, #0
 8005f9a:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	0018      	movs	r0, r3
 8005fa0:	f7ff ff64 	bl	8005e6c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	2240      	movs	r2, #64	; 0x40
 8005fac:	4013      	ands	r3, r2
 8005fae:	2b40      	cmp	r3, #64	; 0x40
 8005fb0:	d10a      	bne.n	8005fc8 <UART_DMAError+0x66>
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2b22      	cmp	r3, #34	; 0x22
 8005fb6:	d107      	bne.n	8005fc8 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	225e      	movs	r2, #94	; 0x5e
 8005fbc:	2100      	movs	r1, #0
 8005fbe:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	0018      	movs	r0, r3
 8005fc4:	f7ff ff70 	bl	8005ea8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	2288      	movs	r2, #136	; 0x88
 8005fcc:	589b      	ldr	r3, [r3, r2]
 8005fce:	2210      	movs	r2, #16
 8005fd0:	431a      	orrs	r2, r3
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	2188      	movs	r1, #136	; 0x88
 8005fd6:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	0018      	movs	r0, r3
 8005fdc:	f7fa ff0a 	bl	8000df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fe0:	46c0      	nop			; (mov r8, r8)
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	b006      	add	sp, #24
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ff4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	225e      	movs	r2, #94	; 0x5e
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2256      	movs	r2, #86	; 0x56
 8006002:	2100      	movs	r1, #0
 8006004:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	0018      	movs	r0, r3
 800600a:	f7fa fef3 	bl	8000df4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800600e:	46c0      	nop			; (mov r8, r8)
 8006010:	46bd      	mov	sp, r7
 8006012:	b004      	add	sp, #16
 8006014:	bd80      	pop	{r7, pc}

08006016 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006016:	b580      	push	{r7, lr}
 8006018:	b082      	sub	sp, #8
 800601a:	af00      	add	r7, sp, #0
 800601c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2140      	movs	r1, #64	; 0x40
 800602a:	438a      	bics	r2, r1
 800602c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2280      	movs	r2, #128	; 0x80
 8006032:	2120      	movs	r1, #32
 8006034:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	0018      	movs	r0, r3
 8006040:	f7fa fe9c 	bl	8000d7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006044:	46c0      	nop			; (mov r8, r8)
 8006046:	46bd      	mov	sp, r7
 8006048:	b002      	add	sp, #8
 800604a:	bd80      	pop	{r7, pc}

0800604c <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006054:	230e      	movs	r3, #14
 8006056:	18fb      	adds	r3, r7, r3
 8006058:	687a      	ldr	r2, [r7, #4]
 800605a:	2160      	movs	r1, #96	; 0x60
 800605c:	5a52      	ldrh	r2, [r2, r1]
 800605e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2284      	movs	r2, #132	; 0x84
 8006064:	589b      	ldr	r3, [r3, r2]
 8006066:	2b22      	cmp	r3, #34	; 0x22
 8006068:	d141      	bne.n	80060ee <UART_RxISR_8BIT+0xa2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006070:	210c      	movs	r1, #12
 8006072:	187b      	adds	r3, r7, r1
 8006074:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006076:	187b      	adds	r3, r7, r1
 8006078:	881b      	ldrh	r3, [r3, #0]
 800607a:	b2da      	uxtb	r2, r3
 800607c:	230e      	movs	r3, #14
 800607e:	18fb      	adds	r3, r7, r3
 8006080:	881b      	ldrh	r3, [r3, #0]
 8006082:	b2d9      	uxtb	r1, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006088:	400a      	ands	r2, r1
 800608a:	b2d2      	uxtb	r2, r2
 800608c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006092:	1c5a      	adds	r2, r3, #1
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	225e      	movs	r2, #94	; 0x5e
 800609c:	5a9b      	ldrh	r3, [r3, r2]
 800609e:	b29b      	uxth	r3, r3
 80060a0:	3b01      	subs	r3, #1
 80060a2:	b299      	uxth	r1, r3
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	225e      	movs	r2, #94	; 0x5e
 80060a8:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	225e      	movs	r2, #94	; 0x5e
 80060ae:	5a9b      	ldrh	r3, [r3, r2]
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d123      	bne.n	80060fe <UART_RxISR_8BIT+0xb2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4911      	ldr	r1, [pc, #68]	; (8006108 <UART_RxISR_8BIT+0xbc>)
 80060c2:	400a      	ands	r2, r1
 80060c4:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	689a      	ldr	r2, [r3, #8]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	2101      	movs	r1, #1
 80060d2:	438a      	bics	r2, r1
 80060d4:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2284      	movs	r2, #132	; 0x84
 80060da:	2120      	movs	r1, #32
 80060dc:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2200      	movs	r2, #0
 80060e2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	0018      	movs	r0, r3
 80060e8:	f7fa fe66 	bl	8000db8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80060ec:	e007      	b.n	80060fe <UART_RxISR_8BIT+0xb2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	699a      	ldr	r2, [r3, #24]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2108      	movs	r1, #8
 80060fa:	430a      	orrs	r2, r1
 80060fc:	619a      	str	r2, [r3, #24]
}
 80060fe:	46c0      	nop			; (mov r8, r8)
 8006100:	46bd      	mov	sp, r7
 8006102:	b004      	add	sp, #16
 8006104:	bd80      	pop	{r7, pc}
 8006106:	46c0      	nop			; (mov r8, r8)
 8006108:	fffffedf 	.word	0xfffffedf

0800610c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006114:	230e      	movs	r3, #14
 8006116:	18fb      	adds	r3, r7, r3
 8006118:	687a      	ldr	r2, [r7, #4]
 800611a:	2160      	movs	r1, #96	; 0x60
 800611c:	5a52      	ldrh	r2, [r2, r1]
 800611e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2284      	movs	r2, #132	; 0x84
 8006124:	589b      	ldr	r3, [r3, r2]
 8006126:	2b22      	cmp	r3, #34	; 0x22
 8006128:	d141      	bne.n	80061ae <UART_RxISR_16BIT+0xa2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006130:	210c      	movs	r1, #12
 8006132:	187b      	adds	r3, r7, r1
 8006134:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800613a:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800613c:	187b      	adds	r3, r7, r1
 800613e:	220e      	movs	r2, #14
 8006140:	18ba      	adds	r2, r7, r2
 8006142:	881b      	ldrh	r3, [r3, #0]
 8006144:	8812      	ldrh	r2, [r2, #0]
 8006146:	4013      	ands	r3, r2
 8006148:	b29a      	uxth	r2, r3
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006152:	1c9a      	adds	r2, r3, #2
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	225e      	movs	r2, #94	; 0x5e
 800615c:	5a9b      	ldrh	r3, [r3, r2]
 800615e:	b29b      	uxth	r3, r3
 8006160:	3b01      	subs	r3, #1
 8006162:	b299      	uxth	r1, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	225e      	movs	r2, #94	; 0x5e
 8006168:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	225e      	movs	r2, #94	; 0x5e
 800616e:	5a9b      	ldrh	r3, [r3, r2]
 8006170:	b29b      	uxth	r3, r3
 8006172:	2b00      	cmp	r3, #0
 8006174:	d123      	bne.n	80061be <UART_RxISR_16BIT+0xb2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4911      	ldr	r1, [pc, #68]	; (80061c8 <UART_RxISR_16BIT+0xbc>)
 8006182:	400a      	ands	r2, r1
 8006184:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	689a      	ldr	r2, [r3, #8]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2101      	movs	r1, #1
 8006192:	438a      	bics	r2, r1
 8006194:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2284      	movs	r2, #132	; 0x84
 800619a:	2120      	movs	r1, #32
 800619c:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	0018      	movs	r0, r3
 80061a8:	f7fa fe06 	bl	8000db8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80061ac:	e007      	b.n	80061be <UART_RxISR_16BIT+0xb2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	699a      	ldr	r2, [r3, #24]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	2108      	movs	r1, #8
 80061ba:	430a      	orrs	r2, r1
 80061bc:	619a      	str	r2, [r3, #24]
}
 80061be:	46c0      	nop			; (mov r8, r8)
 80061c0:	46bd      	mov	sp, r7
 80061c2:	b004      	add	sp, #16
 80061c4:	bd80      	pop	{r7, pc}
 80061c6:	46c0      	nop			; (mov r8, r8)
 80061c8:	fffffedf 	.word	0xfffffedf

080061cc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80061d4:	230c      	movs	r3, #12
 80061d6:	18fb      	adds	r3, r7, r3
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	2160      	movs	r1, #96	; 0x60
 80061dc:	5a52      	ldrh	r2, [r2, r1]
 80061de:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2284      	movs	r2, #132	; 0x84
 80061e4:	589b      	ldr	r3, [r3, r2]
 80061e6:	2b22      	cmp	r3, #34	; 0x22
 80061e8:	d000      	beq.n	80061ec <UART_RxISR_8BIT_FIFOEN+0x20>
 80061ea:	e078      	b.n	80062de <UART_RxISR_8BIT_FIFOEN+0x112>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80061ec:	230e      	movs	r3, #14
 80061ee:	18fb      	adds	r3, r7, r3
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	2168      	movs	r1, #104	; 0x68
 80061f4:	5a52      	ldrh	r2, [r2, r1]
 80061f6:	801a      	strh	r2, [r3, #0]
 80061f8:	e046      	b.n	8006288 <UART_RxISR_8BIT_FIFOEN+0xbc>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006200:	2108      	movs	r1, #8
 8006202:	187b      	adds	r3, r7, r1
 8006204:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006206:	187b      	adds	r3, r7, r1
 8006208:	881b      	ldrh	r3, [r3, #0]
 800620a:	b2da      	uxtb	r2, r3
 800620c:	230c      	movs	r3, #12
 800620e:	18fb      	adds	r3, r7, r3
 8006210:	881b      	ldrh	r3, [r3, #0]
 8006212:	b2d9      	uxtb	r1, r3
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006218:	400a      	ands	r2, r1
 800621a:	b2d2      	uxtb	r2, r2
 800621c:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006222:	1c5a      	adds	r2, r3, #1
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	225e      	movs	r2, #94	; 0x5e
 800622c:	5a9b      	ldrh	r3, [r3, r2]
 800622e:	b29b      	uxth	r3, r3
 8006230:	3b01      	subs	r3, #1
 8006232:	b299      	uxth	r1, r3
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	225e      	movs	r2, #94	; 0x5e
 8006238:	5299      	strh	r1, [r3, r2]

      if (huart->RxXferCount == 0U)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	225e      	movs	r2, #94	; 0x5e
 800623e:	5a9b      	ldrh	r3, [r3, r2]
 8006240:	b29b      	uxth	r3, r3
 8006242:	2b00      	cmp	r3, #0
 8006244:	d11a      	bne.n	800627c <UART_RxISR_8BIT_FIFOEN+0xb0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4929      	ldr	r1, [pc, #164]	; (80062f8 <UART_RxISR_8BIT_FIFOEN+0x12c>)
 8006252:	400a      	ands	r2, r1
 8006254:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	689a      	ldr	r2, [r3, #8]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4926      	ldr	r1, [pc, #152]	; (80062fc <UART_RxISR_8BIT_FIFOEN+0x130>)
 8006262:	400a      	ands	r2, r1
 8006264:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2284      	movs	r2, #132	; 0x84
 800626a:	2120      	movs	r1, #32
 800626c:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	0018      	movs	r0, r3
 8006278:	f7fa fd9e 	bl	8000db8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800627c:	210e      	movs	r1, #14
 800627e:	187b      	adds	r3, r7, r1
 8006280:	881a      	ldrh	r2, [r3, #0]
 8006282:	187b      	adds	r3, r7, r1
 8006284:	3a01      	subs	r2, #1
 8006286:	801a      	strh	r2, [r3, #0]
 8006288:	230e      	movs	r3, #14
 800628a:	18fb      	adds	r3, r7, r3
 800628c:	881b      	ldrh	r3, [r3, #0]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d1b3      	bne.n	80061fa <UART_RxISR_8BIT_FIFOEN+0x2e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006292:	200a      	movs	r0, #10
 8006294:	183b      	adds	r3, r7, r0
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	215e      	movs	r1, #94	; 0x5e
 800629a:	5a52      	ldrh	r2, [r2, r1]
 800629c:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800629e:	183b      	adds	r3, r7, r0
 80062a0:	881b      	ldrh	r3, [r3, #0]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d023      	beq.n	80062ee <UART_RxISR_8BIT_FIFOEN+0x122>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2268      	movs	r2, #104	; 0x68
 80062aa:	5a9b      	ldrh	r3, [r3, r2]
 80062ac:	220a      	movs	r2, #10
 80062ae:	18ba      	adds	r2, r7, r2
 80062b0:	8812      	ldrh	r2, [r2, #0]
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d21b      	bcs.n	80062ee <UART_RxISR_8BIT_FIFOEN+0x122>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	689a      	ldr	r2, [r3, #8]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	490f      	ldr	r1, [pc, #60]	; (8006300 <UART_RxISR_8BIT_FIFOEN+0x134>)
 80062c2:	400a      	ands	r2, r1
 80062c4:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	4a0e      	ldr	r2, [pc, #56]	; (8006304 <UART_RxISR_8BIT_FIFOEN+0x138>)
 80062ca:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2120      	movs	r1, #32
 80062d8:	430a      	orrs	r2, r1
 80062da:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80062dc:	e007      	b.n	80062ee <UART_RxISR_8BIT_FIFOEN+0x122>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	699a      	ldr	r2, [r3, #24]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2108      	movs	r1, #8
 80062ea:	430a      	orrs	r2, r1
 80062ec:	619a      	str	r2, [r3, #24]
}
 80062ee:	46c0      	nop			; (mov r8, r8)
 80062f0:	46bd      	mov	sp, r7
 80062f2:	b004      	add	sp, #16
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	46c0      	nop			; (mov r8, r8)
 80062f8:	fffffeff 	.word	0xfffffeff
 80062fc:	effffffe 	.word	0xeffffffe
 8006300:	efffffff 	.word	0xefffffff
 8006304:	0800604d 	.word	0x0800604d

08006308 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006310:	2314      	movs	r3, #20
 8006312:	18fb      	adds	r3, r7, r3
 8006314:	687a      	ldr	r2, [r7, #4]
 8006316:	2160      	movs	r1, #96	; 0x60
 8006318:	5a52      	ldrh	r2, [r2, r1]
 800631a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2284      	movs	r2, #132	; 0x84
 8006320:	589b      	ldr	r3, [r3, r2]
 8006322:	2b22      	cmp	r3, #34	; 0x22
 8006324:	d000      	beq.n	8006328 <UART_RxISR_16BIT_FIFOEN+0x20>
 8006326:	e078      	b.n	800641a <UART_RxISR_16BIT_FIFOEN+0x112>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006328:	2316      	movs	r3, #22
 800632a:	18fb      	adds	r3, r7, r3
 800632c:	687a      	ldr	r2, [r7, #4]
 800632e:	2168      	movs	r1, #104	; 0x68
 8006330:	5a52      	ldrh	r2, [r2, r1]
 8006332:	801a      	strh	r2, [r3, #0]
 8006334:	e046      	b.n	80063c4 <UART_RxISR_16BIT_FIFOEN+0xbc>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800633c:	2110      	movs	r1, #16
 800633e:	187b      	adds	r3, r7, r1
 8006340:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006346:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 8006348:	187b      	adds	r3, r7, r1
 800634a:	2214      	movs	r2, #20
 800634c:	18ba      	adds	r2, r7, r2
 800634e:	881b      	ldrh	r3, [r3, #0]
 8006350:	8812      	ldrh	r2, [r2, #0]
 8006352:	4013      	ands	r3, r2
 8006354:	b29a      	uxth	r2, r3
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800635e:	1c9a      	adds	r2, r3, #2
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	225e      	movs	r2, #94	; 0x5e
 8006368:	5a9b      	ldrh	r3, [r3, r2]
 800636a:	b29b      	uxth	r3, r3
 800636c:	3b01      	subs	r3, #1
 800636e:	b299      	uxth	r1, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	225e      	movs	r2, #94	; 0x5e
 8006374:	5299      	strh	r1, [r3, r2]

      if (huart->RxXferCount == 0U)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	225e      	movs	r2, #94	; 0x5e
 800637a:	5a9b      	ldrh	r3, [r3, r2]
 800637c:	b29b      	uxth	r3, r3
 800637e:	2b00      	cmp	r3, #0
 8006380:	d11a      	bne.n	80063b8 <UART_RxISR_16BIT_FIFOEN+0xb0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4929      	ldr	r1, [pc, #164]	; (8006434 <UART_RxISR_16BIT_FIFOEN+0x12c>)
 800638e:	400a      	ands	r2, r1
 8006390:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	689a      	ldr	r2, [r3, #8]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4926      	ldr	r1, [pc, #152]	; (8006438 <UART_RxISR_16BIT_FIFOEN+0x130>)
 800639e:	400a      	ands	r2, r1
 80063a0:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2284      	movs	r2, #132	; 0x84
 80063a6:	2120      	movs	r1, #32
 80063a8:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2200      	movs	r2, #0
 80063ae:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	0018      	movs	r0, r3
 80063b4:	f7fa fd00 	bl	8000db8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80063b8:	2116      	movs	r1, #22
 80063ba:	187b      	adds	r3, r7, r1
 80063bc:	881a      	ldrh	r2, [r3, #0]
 80063be:	187b      	adds	r3, r7, r1
 80063c0:	3a01      	subs	r2, #1
 80063c2:	801a      	strh	r2, [r3, #0]
 80063c4:	2316      	movs	r3, #22
 80063c6:	18fb      	adds	r3, r7, r3
 80063c8:	881b      	ldrh	r3, [r3, #0]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d1b3      	bne.n	8006336 <UART_RxISR_16BIT_FIFOEN+0x2e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80063ce:	2012      	movs	r0, #18
 80063d0:	183b      	adds	r3, r7, r0
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	215e      	movs	r1, #94	; 0x5e
 80063d6:	5a52      	ldrh	r2, [r2, r1]
 80063d8:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80063da:	183b      	adds	r3, r7, r0
 80063dc:	881b      	ldrh	r3, [r3, #0]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d023      	beq.n	800642a <UART_RxISR_16BIT_FIFOEN+0x122>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2268      	movs	r2, #104	; 0x68
 80063e6:	5a9b      	ldrh	r3, [r3, r2]
 80063e8:	2212      	movs	r2, #18
 80063ea:	18ba      	adds	r2, r7, r2
 80063ec:	8812      	ldrh	r2, [r2, #0]
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d21b      	bcs.n	800642a <UART_RxISR_16BIT_FIFOEN+0x122>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	689a      	ldr	r2, [r3, #8]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	490f      	ldr	r1, [pc, #60]	; (800643c <UART_RxISR_16BIT_FIFOEN+0x134>)
 80063fe:	400a      	ands	r2, r1
 8006400:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	4a0e      	ldr	r2, [pc, #56]	; (8006440 <UART_RxISR_16BIT_FIFOEN+0x138>)
 8006406:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	2120      	movs	r1, #32
 8006414:	430a      	orrs	r2, r1
 8006416:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006418:	e007      	b.n	800642a <UART_RxISR_16BIT_FIFOEN+0x122>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	699a      	ldr	r2, [r3, #24]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	2108      	movs	r1, #8
 8006426:	430a      	orrs	r2, r1
 8006428:	619a      	str	r2, [r3, #24]
}
 800642a:	46c0      	nop			; (mov r8, r8)
 800642c:	46bd      	mov	sp, r7
 800642e:	b006      	add	sp, #24
 8006430:	bd80      	pop	{r7, pc}
 8006432:	46c0      	nop			; (mov r8, r8)
 8006434:	fffffeff 	.word	0xfffffeff
 8006438:	effffffe 	.word	0xeffffffe
 800643c:	efffffff 	.word	0xefffffff
 8006440:	0800610d 	.word	0x0800610d

08006444 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b082      	sub	sp, #8
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800644c:	46c0      	nop			; (mov r8, r8)
 800644e:	46bd      	mov	sp, r7
 8006450:	b002      	add	sp, #8
 8006452:	bd80      	pop	{r7, pc}

08006454 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b082      	sub	sp, #8
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800645c:	46c0      	nop			; (mov r8, r8)
 800645e:	46bd      	mov	sp, r7
 8006460:	b002      	add	sp, #8
 8006462:	bd80      	pop	{r7, pc}

08006464 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b082      	sub	sp, #8
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800646c:	46c0      	nop			; (mov r8, r8)
 800646e:	46bd      	mov	sp, r7
 8006470:	b002      	add	sp, #8
 8006472:	bd80      	pop	{r7, pc}

08006474 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b084      	sub	sp, #16
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	227c      	movs	r2, #124	; 0x7c
 8006480:	5c9b      	ldrb	r3, [r3, r2]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d101      	bne.n	800648a <HAL_UARTEx_DisableFifoMode+0x16>
 8006486:	2302      	movs	r3, #2
 8006488:	e027      	b.n	80064da <HAL_UARTEx_DisableFifoMode+0x66>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	227c      	movs	r2, #124	; 0x7c
 800648e:	2101      	movs	r1, #1
 8006490:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2280      	movs	r2, #128	; 0x80
 8006496:	2124      	movs	r1, #36	; 0x24
 8006498:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2101      	movs	r1, #1
 80064ae:	438a      	bics	r2, r1
 80064b0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	4a0b      	ldr	r2, [pc, #44]	; (80064e4 <HAL_UARTEx_DisableFifoMode+0x70>)
 80064b6:	4013      	ands	r3, r2
 80064b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2280      	movs	r2, #128	; 0x80
 80064cc:	2120      	movs	r1, #32
 80064ce:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	227c      	movs	r2, #124	; 0x7c
 80064d4:	2100      	movs	r1, #0
 80064d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80064d8:	2300      	movs	r3, #0
}
 80064da:	0018      	movs	r0, r3
 80064dc:	46bd      	mov	sp, r7
 80064de:	b004      	add	sp, #16
 80064e0:	bd80      	pop	{r7, pc}
 80064e2:	46c0      	nop			; (mov r8, r8)
 80064e4:	dfffffff 	.word	0xdfffffff

080064e8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	227c      	movs	r2, #124	; 0x7c
 80064f6:	5c9b      	ldrb	r3, [r3, r2]
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d101      	bne.n	8006500 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80064fc:	2302      	movs	r3, #2
 80064fe:	e02e      	b.n	800655e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	227c      	movs	r2, #124	; 0x7c
 8006504:	2101      	movs	r1, #1
 8006506:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2280      	movs	r2, #128	; 0x80
 800650c:	2124      	movs	r1, #36	; 0x24
 800650e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	2101      	movs	r1, #1
 8006524:	438a      	bics	r2, r1
 8006526:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	00db      	lsls	r3, r3, #3
 8006530:	08d9      	lsrs	r1, r3, #3
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	683a      	ldr	r2, [r7, #0]
 8006538:	430a      	orrs	r2, r1
 800653a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	0018      	movs	r0, r3
 8006540:	f000 f854 	bl	80065ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2280      	movs	r2, #128	; 0x80
 8006550:	2120      	movs	r1, #32
 8006552:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	227c      	movs	r2, #124	; 0x7c
 8006558:	2100      	movs	r1, #0
 800655a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800655c:	2300      	movs	r3, #0
}
 800655e:	0018      	movs	r0, r3
 8006560:	46bd      	mov	sp, r7
 8006562:	b004      	add	sp, #16
 8006564:	bd80      	pop	{r7, pc}
	...

08006568 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	227c      	movs	r2, #124	; 0x7c
 8006576:	5c9b      	ldrb	r3, [r3, r2]
 8006578:	2b01      	cmp	r3, #1
 800657a:	d101      	bne.n	8006580 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800657c:	2302      	movs	r3, #2
 800657e:	e02f      	b.n	80065e0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	227c      	movs	r2, #124	; 0x7c
 8006584:	2101      	movs	r1, #1
 8006586:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2280      	movs	r2, #128	; 0x80
 800658c:	2124      	movs	r1, #36	; 0x24
 800658e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2101      	movs	r1, #1
 80065a4:	438a      	bics	r2, r1
 80065a6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	4a0e      	ldr	r2, [pc, #56]	; (80065e8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80065b0:	4013      	ands	r3, r2
 80065b2:	0019      	movs	r1, r3
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	683a      	ldr	r2, [r7, #0]
 80065ba:	430a      	orrs	r2, r1
 80065bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	0018      	movs	r0, r3
 80065c2:	f000 f813 	bl	80065ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	68fa      	ldr	r2, [r7, #12]
 80065cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2280      	movs	r2, #128	; 0x80
 80065d2:	2120      	movs	r1, #32
 80065d4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	227c      	movs	r2, #124	; 0x7c
 80065da:	2100      	movs	r1, #0
 80065dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80065de:	2300      	movs	r3, #0
}
 80065e0:	0018      	movs	r0, r3
 80065e2:	46bd      	mov	sp, r7
 80065e4:	b004      	add	sp, #16
 80065e6:	bd80      	pop	{r7, pc}
 80065e8:	f1ffffff 	.word	0xf1ffffff

080065ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80065ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065ee:	b089      	sub	sp, #36	; 0x24
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80065f4:	2314      	movs	r3, #20
 80065f6:	18fb      	adds	r3, r7, r3
 80065f8:	4a2f      	ldr	r2, [pc, #188]	; (80066b8 <UARTEx_SetNbDataToProcess+0xcc>)
 80065fa:	ca03      	ldmia	r2!, {r0, r1}
 80065fc:	c303      	stmia	r3!, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80065fe:	230c      	movs	r3, #12
 8006600:	18fb      	adds	r3, r7, r3
 8006602:	4a2e      	ldr	r2, [pc, #184]	; (80066bc <UARTEx_SetNbDataToProcess+0xd0>)
 8006604:	ca03      	ldmia	r2!, {r0, r1}
 8006606:	c303      	stmia	r3!, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800660c:	2b00      	cmp	r3, #0
 800660e:	d108      	bne.n	8006622 <UARTEx_SetNbDataToProcess+0x36>
  {
    huart->NbTxDataToProcess = 1U;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	226a      	movs	r2, #106	; 0x6a
 8006614:	2101      	movs	r1, #1
 8006616:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2268      	movs	r2, #104	; 0x68
 800661c:	2101      	movs	r1, #1
 800661e:	5299      	strh	r1, [r3, r2]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006620:	e046      	b.n	80066b0 <UARTEx_SetNbDataToProcess+0xc4>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006622:	261f      	movs	r6, #31
 8006624:	19bb      	adds	r3, r7, r6
 8006626:	2208      	movs	r2, #8
 8006628:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800662a:	201e      	movs	r0, #30
 800662c:	183b      	adds	r3, r7, r0
 800662e:	2208      	movs	r2, #8
 8006630:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	0e5b      	lsrs	r3, r3, #25
 800663a:	b2da      	uxtb	r2, r3
 800663c:	241d      	movs	r4, #29
 800663e:	193b      	adds	r3, r7, r4
 8006640:	2107      	movs	r1, #7
 8006642:	400a      	ands	r2, r1
 8006644:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	0f5b      	lsrs	r3, r3, #29
 800664e:	b2da      	uxtb	r2, r3
 8006650:	251c      	movs	r5, #28
 8006652:	197b      	adds	r3, r7, r5
 8006654:	2107      	movs	r1, #7
 8006656:	400a      	ands	r2, r1
 8006658:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800665a:	183b      	adds	r3, r7, r0
 800665c:	781b      	ldrb	r3, [r3, #0]
 800665e:	197a      	adds	r2, r7, r5
 8006660:	7812      	ldrb	r2, [r2, #0]
 8006662:	2114      	movs	r1, #20
 8006664:	1879      	adds	r1, r7, r1
 8006666:	5c8a      	ldrb	r2, [r1, r2]
 8006668:	435a      	muls	r2, r3
 800666a:	0010      	movs	r0, r2
 800666c:	197b      	adds	r3, r7, r5
 800666e:	781b      	ldrb	r3, [r3, #0]
 8006670:	250c      	movs	r5, #12
 8006672:	197a      	adds	r2, r7, r5
 8006674:	5cd3      	ldrb	r3, [r2, r3]
 8006676:	0019      	movs	r1, r3
 8006678:	f7f9 fdd0 	bl	800021c <__divsi3>
 800667c:	0003      	movs	r3, r0
 800667e:	b299      	uxth	r1, r3
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	226a      	movs	r2, #106	; 0x6a
 8006684:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8006686:	19bb      	adds	r3, r7, r6
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	193a      	adds	r2, r7, r4
 800668c:	7812      	ldrb	r2, [r2, #0]
 800668e:	2114      	movs	r1, #20
 8006690:	1879      	adds	r1, r7, r1
 8006692:	5c8a      	ldrb	r2, [r1, r2]
 8006694:	435a      	muls	r2, r3
 8006696:	0010      	movs	r0, r2
 8006698:	193b      	adds	r3, r7, r4
 800669a:	781b      	ldrb	r3, [r3, #0]
 800669c:	197a      	adds	r2, r7, r5
 800669e:	5cd3      	ldrb	r3, [r2, r3]
 80066a0:	0019      	movs	r1, r3
 80066a2:	f7f9 fdbb 	bl	800021c <__divsi3>
 80066a6:	0003      	movs	r3, r0
 80066a8:	b299      	uxth	r1, r3
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2268      	movs	r2, #104	; 0x68
 80066ae:	5299      	strh	r1, [r3, r2]
}
 80066b0:	46c0      	nop			; (mov r8, r8)
 80066b2:	46bd      	mov	sp, r7
 80066b4:	b009      	add	sp, #36	; 0x24
 80066b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066b8:	080096dc 	.word	0x080096dc
 80066bc:	080096e4 	.word	0x080096e4

080066c0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b084      	sub	sp, #16
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	0002      	movs	r2, r0
 80066c8:	1dbb      	adds	r3, r7, #6
 80066ca:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80066cc:	2300      	movs	r3, #0
 80066ce:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80066d0:	1dbb      	adds	r3, r7, #6
 80066d2:	2200      	movs	r2, #0
 80066d4:	5e9b      	ldrsh	r3, [r3, r2]
 80066d6:	2b84      	cmp	r3, #132	; 0x84
 80066d8:	d006      	beq.n	80066e8 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 80066da:	1dbb      	adds	r3, r7, #6
 80066dc:	2200      	movs	r2, #0
 80066de:	5e9a      	ldrsh	r2, [r3, r2]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	18d3      	adds	r3, r2, r3
 80066e4:	3303      	adds	r3, #3
 80066e6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80066e8:	68fb      	ldr	r3, [r7, #12]
}
 80066ea:	0018      	movs	r0, r3
 80066ec:	46bd      	mov	sp, r7
 80066ee:	b004      	add	sp, #16
 80066f0:	bd80      	pop	{r7, pc}

080066f2 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b082      	sub	sp, #8
 80066f6:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066f8:	f3ef 8305 	mrs	r3, IPSR
 80066fc:	607b      	str	r3, [r7, #4]
  return(result);
 80066fe:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006700:	1e5a      	subs	r2, r3, #1
 8006702:	4193      	sbcs	r3, r2
 8006704:	b2db      	uxtb	r3, r3
}
 8006706:	0018      	movs	r0, r3
 8006708:	46bd      	mov	sp, r7
 800670a:	b002      	add	sp, #8
 800670c:	bd80      	pop	{r7, pc}

0800670e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800670e:	b580      	push	{r7, lr}
 8006710:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006712:	f001 fab9 	bl	8007c88 <vTaskStartScheduler>
  
  return osOK;
 8006716:	2300      	movs	r3, #0
}
 8006718:	0018      	movs	r0, r3
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}

0800671e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800671e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006720:	b089      	sub	sp, #36	; 0x24
 8006722:	af04      	add	r7, sp, #16
 8006724:	6078      	str	r0, [r7, #4]
 8006726:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	695b      	ldr	r3, [r3, #20]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d020      	beq.n	8006772 <osThreadCreate+0x54>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	699b      	ldr	r3, [r3, #24]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d01c      	beq.n	8006772 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685c      	ldr	r4, [r3, #4]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681d      	ldr	r5, [r3, #0]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	691e      	ldr	r6, [r3, #16]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2208      	movs	r2, #8
 8006748:	5e9b      	ldrsh	r3, [r3, r2]
 800674a:	0018      	movs	r0, r3
 800674c:	f7ff ffb8 	bl	80066c0 <makeFreeRtosPriority>
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	695a      	ldr	r2, [r3, #20]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006758:	6839      	ldr	r1, [r7, #0]
 800675a:	9302      	str	r3, [sp, #8]
 800675c:	9201      	str	r2, [sp, #4]
 800675e:	9000      	str	r0, [sp, #0]
 8006760:	000b      	movs	r3, r1
 8006762:	0032      	movs	r2, r6
 8006764:	0029      	movs	r1, r5
 8006766:	0020      	movs	r0, r4
 8006768:	f001 f8fb 	bl	8007962 <xTaskCreateStatic>
 800676c:	0003      	movs	r3, r0
 800676e:	60fb      	str	r3, [r7, #12]
 8006770:	e01d      	b.n	80067ae <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	685c      	ldr	r4, [r3, #4]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800677e:	b29e      	uxth	r6, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2208      	movs	r2, #8
 8006784:	5e9b      	ldrsh	r3, [r3, r2]
 8006786:	0018      	movs	r0, r3
 8006788:	f7ff ff9a 	bl	80066c0 <makeFreeRtosPriority>
 800678c:	0001      	movs	r1, r0
 800678e:	683a      	ldr	r2, [r7, #0]
 8006790:	230c      	movs	r3, #12
 8006792:	18fb      	adds	r3, r7, r3
 8006794:	9301      	str	r3, [sp, #4]
 8006796:	9100      	str	r1, [sp, #0]
 8006798:	0013      	movs	r3, r2
 800679a:	0032      	movs	r2, r6
 800679c:	0029      	movs	r1, r5
 800679e:	0020      	movs	r0, r4
 80067a0:	f001 f922 	bl	80079e8 <xTaskCreate>
 80067a4:	0003      	movs	r3, r0
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d001      	beq.n	80067ae <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 80067aa:	2300      	movs	r3, #0
 80067ac:	e000      	b.n	80067b0 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80067ae:	68fb      	ldr	r3, [r7, #12]
}
 80067b0:	0018      	movs	r0, r3
 80067b2:	46bd      	mov	sp, r7
 80067b4:	b005      	add	sp, #20
 80067b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080067b8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d001      	beq.n	80067ce <osDelay+0x16>
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	e000      	b.n	80067d0 <osDelay+0x18>
 80067ce:	2301      	movs	r3, #1
 80067d0:	0018      	movs	r0, r3
 80067d2:	f001 fa33 	bl	8007c3c <vTaskDelay>
  
  return osOK;
 80067d6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80067d8:	0018      	movs	r0, r3
 80067da:	46bd      	mov	sp, r7
 80067dc:	b004      	add	sp, #16
 80067de:	bd80      	pop	{r7, pc}

080067e0 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 80067e0:	b590      	push	{r4, r7, lr}
 80067e2:	b087      	sub	sp, #28
 80067e4:	af02      	add	r7, sp, #8
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	607a      	str	r2, [r7, #4]
 80067ea:	230b      	movs	r3, #11
 80067ec:	18fb      	adds	r3, r7, r3
 80067ee:	1c0a      	adds	r2, r1, #0
 80067f0:	701a      	strb	r2, [r3, #0]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d016      	beq.n	8006828 <osTimerCreate+0x48>
    return xTimerCreateStatic((const char *)"",
 80067fa:	230b      	movs	r3, #11
 80067fc:	18fb      	adds	r3, r7, r3
 80067fe:	781b      	ldrb	r3, [r3, #0]
 8006800:	2b01      	cmp	r3, #1
 8006802:	d101      	bne.n	8006808 <osTimerCreate+0x28>
 8006804:	2101      	movs	r1, #1
 8006806:	e000      	b.n	800680a <osTimerCreate+0x2a>
 8006808:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681a      	ldr	r2, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	685b      	ldr	r3, [r3, #4]
    return xTimerCreateStatic((const char *)"",
 8006812:	687c      	ldr	r4, [r7, #4]
 8006814:	480f      	ldr	r0, [pc, #60]	; (8006854 <osTimerCreate+0x74>)
 8006816:	9301      	str	r3, [sp, #4]
 8006818:	9200      	str	r2, [sp, #0]
 800681a:	0023      	movs	r3, r4
 800681c:	000a      	movs	r2, r1
 800681e:	2101      	movs	r1, #1
 8006820:	f002 f8c5 	bl	80089ae <xTimerCreateStatic>
 8006824:	0003      	movs	r3, r0
 8006826:	e011      	b.n	800684c <osTimerCreate+0x6c>
  }
  else {
    return xTimerCreate((const char *)"",
 8006828:	230b      	movs	r3, #11
 800682a:	18fb      	adds	r3, r7, r3
 800682c:	781b      	ldrb	r3, [r3, #0]
 800682e:	2b01      	cmp	r3, #1
 8006830:	d101      	bne.n	8006836 <osTimerCreate+0x56>
 8006832:	2201      	movs	r2, #1
 8006834:	e000      	b.n	8006838 <osTimerCreate+0x58>
 8006836:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 800683c:	6879      	ldr	r1, [r7, #4]
 800683e:	4805      	ldr	r0, [pc, #20]	; (8006854 <osTimerCreate+0x74>)
 8006840:	9300      	str	r3, [sp, #0]
 8006842:	000b      	movs	r3, r1
 8006844:	2101      	movs	r1, #1
 8006846:	f002 f88f 	bl	8008968 <xTimerCreate>
 800684a:	0003      	movs	r3, r0
#endif

#else 
	return NULL;
#endif
}
 800684c:	0018      	movs	r0, r3
 800684e:	46bd      	mov	sp, r7
 8006850:	b005      	add	sp, #20
 8006852:	bd90      	pop	{r4, r7, pc}
 8006854:	080096ec 	.word	0x080096ec

08006858 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b088      	sub	sp, #32
 800685c:	af02      	add	r7, sp, #8
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 8006862:	2300      	movs	r3, #0
 8006864:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 8006866:	2300      	movs	r3, #0
 8006868:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d101      	bne.n	8006878 <osTimerStart+0x20>
    ticks = 1;
 8006874:	2301      	movs	r3, #1
 8006876:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 8006878:	f7ff ff3b 	bl	80066f2 <inHandlerMode>
 800687c:	1e03      	subs	r3, r0, #0
 800687e:	d017      	beq.n	80068b0 <osTimerStart+0x58>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 8006880:	230c      	movs	r3, #12
 8006882:	18f9      	adds	r1, r7, r3
 8006884:	693a      	ldr	r2, [r7, #16]
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	2300      	movs	r3, #0
 800688a:	9300      	str	r3, [sp, #0]
 800688c:	000b      	movs	r3, r1
 800688e:	2109      	movs	r1, #9
 8006890:	f002 f8e2 	bl	8008a58 <xTimerGenericCommand>
 8006894:	0003      	movs	r3, r0
 8006896:	2b01      	cmp	r3, #1
 8006898:	d002      	beq.n	80068a0 <osTimerStart+0x48>
    {
      result = osErrorOS;
 800689a:	23ff      	movs	r3, #255	; 0xff
 800689c:	617b      	str	r3, [r7, #20]
 800689e:	e014      	b.n	80068ca <osTimerStart+0x72>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d011      	beq.n	80068ca <osTimerStart+0x72>
 80068a6:	4b0b      	ldr	r3, [pc, #44]	; (80068d4 <osTimerStart+0x7c>)
 80068a8:	2280      	movs	r2, #128	; 0x80
 80068aa:	0552      	lsls	r2, r2, #21
 80068ac:	601a      	str	r2, [r3, #0]
 80068ae:	e00c      	b.n	80068ca <osTimerStart+0x72>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	2300      	movs	r3, #0
 80068b6:	9300      	str	r3, [sp, #0]
 80068b8:	2300      	movs	r3, #0
 80068ba:	2104      	movs	r1, #4
 80068bc:	f002 f8cc 	bl	8008a58 <xTimerGenericCommand>
 80068c0:	0003      	movs	r3, r0
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d001      	beq.n	80068ca <osTimerStart+0x72>
      result = osErrorOS;
 80068c6:	23ff      	movs	r3, #255	; 0xff
 80068c8:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 80068ca:	697b      	ldr	r3, [r7, #20]
}
 80068cc:	0018      	movs	r0, r3
 80068ce:	46bd      	mov	sp, r7
 80068d0:	b006      	add	sp, #24
 80068d2:	bd80      	pop	{r7, pc}
 80068d4:	e000ed04 	.word	0xe000ed04

080068d8 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b086      	sub	sp, #24
 80068dc:	af02      	add	r7, sp, #8
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80068e2:	2300      	movs	r3, #0
 80068e4:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 80068e6:	2300      	movs	r3, #0
 80068e8:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 80068ea:	f7ff ff02 	bl	80066f2 <inHandlerMode>
 80068ee:	1e03      	subs	r3, r0, #0
 80068f0:	d018      	beq.n	8006924 <osSignalSet+0x4c>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 80068f2:	6839      	ldr	r1, [r7, #0]
 80068f4:	2308      	movs	r3, #8
 80068f6:	18fa      	adds	r2, r7, r3
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	230c      	movs	r3, #12
 80068fc:	18fb      	adds	r3, r7, r3
 80068fe:	9300      	str	r3, [sp, #0]
 8006900:	0013      	movs	r3, r2
 8006902:	2201      	movs	r2, #1
 8006904:	f001 fef4 	bl	80086f0 <xTaskGenericNotifyFromISR>
 8006908:	0003      	movs	r3, r0
 800690a:	2b01      	cmp	r3, #1
 800690c:	d002      	beq.n	8006914 <osSignalSet+0x3c>
      return 0x80000000;
 800690e:	2380      	movs	r3, #128	; 0x80
 8006910:	061b      	lsls	r3, r3, #24
 8006912:	e015      	b.n	8006940 <osSignalSet+0x68>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d011      	beq.n	800693e <osSignalSet+0x66>
 800691a:	4b0b      	ldr	r3, [pc, #44]	; (8006948 <osSignalSet+0x70>)
 800691c:	2280      	movs	r2, #128	; 0x80
 800691e:	0552      	lsls	r2, r2, #21
 8006920:	601a      	str	r2, [r3, #0]
 8006922:	e00c      	b.n	800693e <osSignalSet+0x66>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 8006924:	6839      	ldr	r1, [r7, #0]
 8006926:	2308      	movs	r3, #8
 8006928:	18fb      	adds	r3, r7, r3
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	2201      	movs	r2, #1
 800692e:	f001 fe53 	bl	80085d8 <xTaskGenericNotify>
 8006932:	0003      	movs	r3, r0
 8006934:	2b01      	cmp	r3, #1
 8006936:	d002      	beq.n	800693e <osSignalSet+0x66>
    return 0x80000000;
 8006938:	2380      	movs	r3, #128	; 0x80
 800693a:	061b      	lsls	r3, r3, #24
 800693c:	e000      	b.n	8006940 <osSignalSet+0x68>
  
  return ulPreviousNotificationValue;
 800693e:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 8006940:	0018      	movs	r0, r3
 8006942:	46bd      	mov	sp, r7
 8006944:	b004      	add	sp, #16
 8006946:	bd80      	pop	{r7, pc}
 8006948:	e000ed04 	.word	0xe000ed04

0800694c <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 800694c:	b590      	push	{r4, r7, lr}
 800694e:	b089      	sub	sp, #36	; 0x24
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 8006958:	2310      	movs	r3, #16
 800695a:	18fb      	adds	r3, r7, r3
 800695c:	2200      	movs	r2, #0
 800695e:	605a      	str	r2, [r3, #4]
  ticks = 0;
 8006960:	2300      	movs	r3, #0
 8006962:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	3301      	adds	r3, #1
 8006968:	d103      	bne.n	8006972 <osSignalWait+0x26>
    ticks = portMAX_DELAY;
 800696a:	2301      	movs	r3, #1
 800696c:	425b      	negs	r3, r3
 800696e:	61fb      	str	r3, [r7, #28]
 8006970:	e009      	b.n	8006986 <osSignalWait+0x3a>
  }
  else if (millisec != 0) {
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d006      	beq.n	8006986 <osSignalWait+0x3a>
    ticks = millisec / portTICK_PERIOD_MS;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d101      	bne.n	8006986 <osSignalWait+0x3a>
      ticks = 1;
 8006982:	2301      	movs	r3, #1
 8006984:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 8006986:	f7ff feb4 	bl	80066f2 <inHandlerMode>
 800698a:	1e03      	subs	r3, r0, #0
 800698c:	d004      	beq.n	8006998 <osSignalWait+0x4c>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 800698e:	2310      	movs	r3, #16
 8006990:	18fb      	adds	r3, r7, r3
 8006992:	2282      	movs	r2, #130	; 0x82
 8006994:	601a      	str	r2, [r3, #0]
 8006996:	e026      	b.n	80069e6 <osSignalWait+0x9a>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 8006998:	68b9      	ldr	r1, [r7, #8]
 800699a:	69f8      	ldr	r0, [r7, #28]
 800699c:	2310      	movs	r3, #16
 800699e:	18fb      	adds	r3, r7, r3
 80069a0:	1d1a      	adds	r2, r3, #4
 80069a2:	0003      	movs	r3, r0
 80069a4:	2000      	movs	r0, #0
 80069a6:	f001 fdc3 	bl	8008530 <xTaskNotifyWait>
 80069aa:	0003      	movs	r3, r0
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d00c      	beq.n	80069ca <osSignalWait+0x7e>
    {
      if(ticks == 0)  ret.status = osOK;
 80069b0:	69fb      	ldr	r3, [r7, #28]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d104      	bne.n	80069c0 <osSignalWait+0x74>
 80069b6:	2310      	movs	r3, #16
 80069b8:	18fb      	adds	r3, r7, r3
 80069ba:	2200      	movs	r2, #0
 80069bc:	601a      	str	r2, [r3, #0]
 80069be:	e012      	b.n	80069e6 <osSignalWait+0x9a>
      else  ret.status = osEventTimeout;
 80069c0:	2310      	movs	r3, #16
 80069c2:	18fb      	adds	r3, r7, r3
 80069c4:	2240      	movs	r2, #64	; 0x40
 80069c6:	601a      	str	r2, [r3, #0]
 80069c8:	e00d      	b.n	80069e6 <osSignalWait+0x9a>
    }
    else if(ret.value.signals < 0)
 80069ca:	2310      	movs	r3, #16
 80069cc:	18fb      	adds	r3, r7, r3
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	da04      	bge.n	80069de <osSignalWait+0x92>
    {
      ret.status =  osErrorValue;     
 80069d4:	2310      	movs	r3, #16
 80069d6:	18fb      	adds	r3, r7, r3
 80069d8:	2286      	movs	r2, #134	; 0x86
 80069da:	601a      	str	r2, [r3, #0]
 80069dc:	e003      	b.n	80069e6 <osSignalWait+0x9a>
    }
    else  ret.status =  osEventSignal;
 80069de:	2310      	movs	r3, #16
 80069e0:	18fb      	adds	r3, r7, r3
 80069e2:	2208      	movs	r2, #8
 80069e4:	601a      	str	r2, [r3, #0]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2210      	movs	r2, #16
 80069ea:	18ba      	adds	r2, r7, r2
 80069ec:	ca13      	ldmia	r2!, {r0, r1, r4}
 80069ee:	c313      	stmia	r3!, {r0, r1, r4}
}
 80069f0:	68f8      	ldr	r0, [r7, #12]
 80069f2:	46bd      	mov	sp, r7
 80069f4:	b009      	add	sp, #36	; 0x24
 80069f6:	bd90      	pop	{r4, r7, pc}

080069f8 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b086      	sub	sp, #24
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	3303      	adds	r3, #3
 8006a06:	001a      	movs	r2, r3
 8006a08:	2303      	movs	r3, #3
 8006a0a:	439a      	bics	r2, r3
 8006a0c:	0013      	movs	r3, r2
 8006a0e:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8006a10:	2014      	movs	r0, #20
 8006a12:	f002 fbd5 	bl	80091c0 <pvPortMalloc>
 8006a16:	0003      	movs	r3, r0
 8006a18:	617b      	str	r3, [r7, #20]

  
  if (thePool) {
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d047      	beq.n	8006ab0 <osPoolCreate+0xb8>
    thePool->pool_sz = pool_def->pool_sz;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8006a28:	68fa      	ldr	r2, [r7, #12]
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	2200      	movs	r2, #0
 8006a32:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	0018      	movs	r0, r3
 8006a3a:	f002 fbc1 	bl	80091c0 <pvPortMalloc>
 8006a3e:	0002      	movs	r2, r0
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d02b      	beq.n	8006aa4 <osPoolCreate+0xac>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	68fa      	ldr	r2, [r7, #12]
 8006a52:	4353      	muls	r3, r2
 8006a54:	0018      	movs	r0, r3
 8006a56:	f002 fbb3 	bl	80091c0 <pvPortMalloc>
 8006a5a:	0002      	movs	r2, r0
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d011      	beq.n	8006a8c <osPoolCreate+0x94>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8006a68:	2300      	movs	r3, #0
 8006a6a:	613b      	str	r3, [r7, #16]
 8006a6c:	e008      	b.n	8006a80 <osPoolCreate+0x88>
          thePool->markers[i] = 0;
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	685a      	ldr	r2, [r3, #4]
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	18d3      	adds	r3, r2, r3
 8006a76:	2200      	movs	r2, #0
 8006a78:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	3301      	adds	r3, #1
 8006a7e:	613b      	str	r3, [r7, #16]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	693a      	ldr	r2, [r7, #16]
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d3f1      	bcc.n	8006a6e <osPoolCreate+0x76>
 8006a8a:	e011      	b.n	8006ab0 <osPoolCreate+0xb8>
        }
      }
      else {
        vPortFree(thePool->markers);
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	0018      	movs	r0, r3
 8006a92:	f002 fc3b 	bl	800930c <vPortFree>
        vPortFree(thePool);
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	0018      	movs	r0, r3
 8006a9a:	f002 fc37 	bl	800930c <vPortFree>
        thePool = NULL;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	617b      	str	r3, [r7, #20]
 8006aa2:	e005      	b.n	8006ab0 <osPoolCreate+0xb8>
      }
    }
    else {
      vPortFree(thePool);
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	0018      	movs	r0, r3
 8006aa8:	f002 fc30 	bl	800930c <vPortFree>
      thePool = NULL;
 8006aac:	2300      	movs	r3, #0
 8006aae:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8006ab0:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8006ab2:	0018      	movs	r0, r3
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	b006      	add	sp, #24
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8006aba:	b580      	push	{r7, lr}
 8006abc:	b086      	sub	sp, #24
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	617b      	str	r3, [r7, #20]
  void *p = NULL;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	613b      	str	r3, [r7, #16]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8006aca:	f7ff fe12 	bl	80066f2 <inHandlerMode>
 8006ace:	1e03      	subs	r3, r0, #0
 8006ad0:	d004      	beq.n	8006adc <osPoolAlloc+0x22>
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8006ad2:	f002 fb07 	bl	80090e4 <ulSetInterruptMaskFromISR>
 8006ad6:	0003      	movs	r3, r0
 8006ad8:	617b      	str	r3, [r7, #20]
 8006ada:	e001      	b.n	8006ae0 <osPoolAlloc+0x26>
  }
  else {
    vPortEnterCritical();
 8006adc:	f002 fad8 	bl	8009090 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	60fb      	str	r3, [r7, #12]
 8006ae4:	e028      	b.n	8006b38 <osPoolAlloc+0x7e>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	691a      	ldr	r2, [r3, #16]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	18d2      	adds	r2, r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	0019      	movs	r1, r3
 8006af4:	0010      	movs	r0, r2
 8006af6:	f7f9 fb8d 	bl	8000214 <__aeabi_uidivmod>
 8006afa:	000b      	movs	r3, r1
 8006afc:	60bb      	str	r3, [r7, #8]
    
    if (pool_id->markers[index] == 0) {
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	685a      	ldr	r2, [r3, #4]
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	18d3      	adds	r3, r2, r3
 8006b06:	781b      	ldrb	r3, [r3, #0]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d112      	bne.n	8006b32 <osPoolAlloc+0x78>
      pool_id->markers[index] = 1;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	685a      	ldr	r2, [r3, #4]
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	18d3      	adds	r3, r2, r3
 8006b14:	2201      	movs	r2, #1
 8006b16:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	0019      	movs	r1, r3
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	68db      	ldr	r3, [r3, #12]
 8006b22:	68ba      	ldr	r2, [r7, #8]
 8006b24:	4353      	muls	r3, r2
 8006b26:	18cb      	adds	r3, r1, r3
 8006b28:	613b      	str	r3, [r7, #16]
      pool_id->currentIndex = index;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	68ba      	ldr	r2, [r7, #8]
 8006b2e:	611a      	str	r2, [r3, #16]
      break;
 8006b30:	e007      	b.n	8006b42 <osPoolAlloc+0x88>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	3301      	adds	r3, #1
 8006b36:	60fb      	str	r3, [r7, #12]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	68fa      	ldr	r2, [r7, #12]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d3d1      	bcc.n	8006ae6 <osPoolAlloc+0x2c>
    }
  }
  
  if (inHandlerMode()) {
 8006b42:	f7ff fdd6 	bl	80066f2 <inHandlerMode>
 8006b46:	1e03      	subs	r3, r0, #0
 8006b48:	d004      	beq.n	8006b54 <osPoolAlloc+0x9a>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	0018      	movs	r0, r3
 8006b4e:	f002 facf 	bl	80090f0 <vClearInterruptMaskFromISR>
 8006b52:	e001      	b.n	8006b58 <osPoolAlloc+0x9e>
  }
  else {
    vPortExitCritical();
 8006b54:	f002 faae 	bl	80090b4 <vPortExitCritical>
  }
  
  return p;
 8006b58:	693b      	ldr	r3, [r7, #16]
}
 8006b5a:	0018      	movs	r0, r3
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	b006      	add	sp, #24
 8006b60:	bd80      	pop	{r7, pc}

08006b62 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8006b62:	b580      	push	{r7, lr}
 8006b64:	b084      	sub	sp, #16
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
 8006b6a:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d101      	bne.n	8006b76 <osPoolFree+0x14>
    return osErrorParameter;
 8006b72:	2380      	movs	r3, #128	; 0x80
 8006b74:	e031      	b.n	8006bda <osPoolFree+0x78>
  }
  
  if (block == NULL) {
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d101      	bne.n	8006b80 <osPoolFree+0x1e>
    return osErrorParameter;
 8006b7c:	2380      	movs	r3, #128	; 0x80
 8006b7e:	e02c      	b.n	8006bda <osPoolFree+0x78>
  }
  
  if (block < pool_id->pool) {
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	683a      	ldr	r2, [r7, #0]
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d201      	bcs.n	8006b8e <osPoolFree+0x2c>
    return osErrorParameter;
 8006b8a:	2380      	movs	r3, #128	; 0x80
 8006b8c:	e025      	b.n	8006bda <osPoolFree+0x78>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8006b8e:	683a      	ldr	r2, [r7, #0]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	68da      	ldr	r2, [r3, #12]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	0011      	movs	r1, r2
 8006ba0:	0018      	movs	r0, r3
 8006ba2:	f7f9 fb37 	bl	8000214 <__aeabi_uidivmod>
 8006ba6:	1e0b      	subs	r3, r1, #0
 8006ba8:	d001      	beq.n	8006bae <osPoolFree+0x4c>
    return osErrorParameter;
 8006baa:	2380      	movs	r3, #128	; 0x80
 8006bac:	e015      	b.n	8006bda <osPoolFree+0x78>
  }
  index = index / pool_id->item_sz;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	68db      	ldr	r3, [r3, #12]
 8006bb2:	0019      	movs	r1, r3
 8006bb4:	68f8      	ldr	r0, [r7, #12]
 8006bb6:	f7f9 faa7 	bl	8000108 <__udivsi3>
 8006bba:	0003      	movs	r3, r0
 8006bbc:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d301      	bcc.n	8006bcc <osPoolFree+0x6a>
    return osErrorParameter;
 8006bc8:	2380      	movs	r3, #128	; 0x80
 8006bca:	e006      	b.n	8006bda <osPoolFree+0x78>
  }
  
  pool_id->markers[index] = 0;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	685a      	ldr	r2, [r3, #4]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	18d3      	adds	r3, r2, r3
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8006bd8:	2300      	movs	r3, #0
}
 8006bda:	0018      	movs	r0, r3
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	b004      	add	sp, #16
 8006be0:	bd80      	pop	{r7, pc}

08006be2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8006be2:	b590      	push	{r4, r7, lr}
 8006be4:	b085      	sub	sp, #20
 8006be6:	af02      	add	r7, sp, #8
 8006be8:	6078      	str	r0, [r7, #4]
 8006bea:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d012      	beq.n	8006c1a <osMessageCreate+0x38>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d00e      	beq.n	8006c1a <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6818      	ldr	r0, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6859      	ldr	r1, [r3, #4]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	689a      	ldr	r2, [r3, #8]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	68dc      	ldr	r4, [r3, #12]
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	9300      	str	r3, [sp, #0]
 8006c10:	0023      	movs	r3, r4
 8006c12:	f000 fa3e 	bl	8007092 <xQueueGenericCreateStatic>
 8006c16:	0003      	movs	r3, r0
 8006c18:	e008      	b.n	8006c2c <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6818      	ldr	r0, [r3, #0]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	2200      	movs	r2, #0
 8006c24:	0019      	movs	r1, r3
 8006c26:	f000 fa7f 	bl	8007128 <xQueueGenericCreate>
 8006c2a:	0003      	movs	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8006c2c:	0018      	movs	r0, r3
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	b003      	add	sp, #12
 8006c32:	bd90      	pop	{r4, r7, pc}

08006c34 <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 8006c34:	b590      	push	{r4, r7, lr}
 8006c36:	b087      	sub	sp, #28
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
 8006c3c:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	210c      	movs	r1, #12
 8006c44:	187b      	adds	r3, r7, r1
 8006c46:	601a      	str	r2, [r3, #0]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685a      	ldr	r2, [r3, #4]
 8006c4c:	187b      	adds	r3, r7, r1
 8006c4e:	605a      	str	r2, [r3, #4]
 8006c50:	187b      	adds	r3, r7, r1
 8006c52:	2200      	movs	r2, #0
 8006c54:	609a      	str	r2, [r3, #8]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	689c      	ldr	r4, [r3, #8]
 8006c5a:	200c      	movs	r0, #12
 8006c5c:	f002 fab0 	bl	80091c0 <pvPortMalloc>
 8006c60:	0003      	movs	r3, r0
 8006c62:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d101      	bne.n	8006c72 <osMailCreate+0x3e>
    return NULL;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	e038      	b.n	8006ce4 <osMailCreate+0xb0>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	687a      	ldr	r2, [r7, #4]
 8006c7a:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6818      	ldr	r0, [r3, #0]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	681c      	ldr	r4, [r3, #0]
 8006c86:	2200      	movs	r2, #0
 8006c88:	2104      	movs	r1, #4
 8006c8a:	f000 fa4d 	bl	8007128 <xQueueGenericCreate>
 8006c8e:	0003      	movs	r3, r0
 8006c90:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	689b      	ldr	r3, [r3, #8]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d107      	bne.n	8006cae <osMailCreate+0x7a>
    vPortFree(*(queue_def->cb));
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	0018      	movs	r0, r3
 8006ca6:	f002 fb31 	bl	800930c <vPortFree>
    return NULL;
 8006caa:	2300      	movs	r3, #0
 8006cac:	e01a      	b.n	8006ce4 <osMailCreate+0xb0>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	681c      	ldr	r4, [r3, #0]
 8006cb4:	230c      	movs	r3, #12
 8006cb6:	18fb      	adds	r3, r7, r3
 8006cb8:	0018      	movs	r0, r3
 8006cba:	f7ff fe9d 	bl	80069f8 <osPoolCreate>
 8006cbe:	0003      	movs	r3, r0
 8006cc0:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d107      	bne.n	8006cde <osMailCreate+0xaa>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	0018      	movs	r0, r3
 8006cd6:	f002 fb19 	bl	800930c <vPortFree>
    return NULL;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	e002      	b.n	8006ce4 <osMailCreate+0xb0>
  }
  
  return *(queue_def->cb);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 8006ce4:	0018      	movs	r0, r3
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	b007      	add	sp, #28
 8006cea:	bd90      	pop	{r4, r7, pc}

08006cec <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b084      	sub	sp, #16
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
 8006cf4:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d101      	bne.n	8006d00 <osMailAlloc+0x14>
    return NULL;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	e007      	b.n	8006d10 <osMailAlloc+0x24>
  }
  
  p = osPoolAlloc(queue_id->pool);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	0018      	movs	r0, r3
 8006d06:	f7ff fed8 	bl	8006aba <osPoolAlloc>
 8006d0a:	0003      	movs	r3, r0
 8006d0c:	60fb      	str	r3, [r7, #12]
  
  return p;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
}
 8006d10:	0018      	movs	r0, r3
 8006d12:	46bd      	mov	sp, r7
 8006d14:	b004      	add	sp, #16
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d101      	bne.n	8006d2c <osMailPut+0x14>
    return osErrorParameter;
 8006d28:	2380      	movs	r3, #128	; 0x80
 8006d2a:	e027      	b.n	8006d7c <osMailPut+0x64>
  }
  
  taskWoken = pdFALSE;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 8006d30:	f7ff fcdf 	bl	80066f2 <inHandlerMode>
 8006d34:	1e03      	subs	r3, r0, #0
 8006d36:	d014      	beq.n	8006d62 <osMailPut+0x4a>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6858      	ldr	r0, [r3, #4]
 8006d3c:	230c      	movs	r3, #12
 8006d3e:	18fa      	adds	r2, r7, r3
 8006d40:	0039      	movs	r1, r7
 8006d42:	2300      	movs	r3, #0
 8006d44:	f000 fb0c 	bl	8007360 <xQueueGenericSendFromISR>
 8006d48:	0003      	movs	r3, r0
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d001      	beq.n	8006d52 <osMailPut+0x3a>
      return osErrorOS;
 8006d4e:	23ff      	movs	r3, #255	; 0xff
 8006d50:	e014      	b.n	8006d7c <osMailPut+0x64>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d010      	beq.n	8006d7a <osMailPut+0x62>
 8006d58:	4b0a      	ldr	r3, [pc, #40]	; (8006d84 <osMailPut+0x6c>)
 8006d5a:	2280      	movs	r2, #128	; 0x80
 8006d5c:	0552      	lsls	r2, r2, #21
 8006d5e:	601a      	str	r2, [r3, #0]
 8006d60:	e00b      	b.n	8006d7a <osMailPut+0x62>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6858      	ldr	r0, [r3, #4]
 8006d66:	0039      	movs	r1, r7
 8006d68:	2300      	movs	r3, #0
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f000 fa34 	bl	80071d8 <xQueueGenericSend>
 8006d70:	0003      	movs	r3, r0
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d001      	beq.n	8006d7a <osMailPut+0x62>
      return osErrorOS;
 8006d76:	23ff      	movs	r3, #255	; 0xff
 8006d78:	e000      	b.n	8006d7c <osMailPut+0x64>
    }
  }
  
  return osOK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	0018      	movs	r0, r3
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	b004      	add	sp, #16
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	e000ed04 	.word	0xe000ed04

08006d88 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 8006d88:	b590      	push	{r4, r7, lr}
 8006d8a:	b08b      	sub	sp, #44	; 0x2c
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 8006d94:	2314      	movs	r3, #20
 8006d96:	18fb      	adds	r3, r7, r3
 8006d98:	68ba      	ldr	r2, [r7, #8]
 8006d9a:	609a      	str	r2, [r3, #8]
  
  if (queue_id == NULL) {
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d108      	bne.n	8006db4 <osMailGet+0x2c>
    event.status = osErrorParameter;
 8006da2:	2114      	movs	r1, #20
 8006da4:	187b      	adds	r3, r7, r1
 8006da6:	2280      	movs	r2, #128	; 0x80
 8006da8:	601a      	str	r2, [r3, #0]
    return event;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	187a      	adds	r2, r7, r1
 8006dae:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006db0:	c313      	stmia	r3!, {r0, r1, r4}
 8006db2:	e055      	b.n	8006e60 <osMailGet+0xd8>
  }
  
  taskWoken = pdFALSE;
 8006db4:	2300      	movs	r3, #0
 8006db6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8006db8:	2300      	movs	r3, #0
 8006dba:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	3301      	adds	r3, #1
 8006dc0:	d103      	bne.n	8006dca <osMailGet+0x42>
    ticks = portMAX_DELAY;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	425b      	negs	r3, r3
 8006dc6:	627b      	str	r3, [r7, #36]	; 0x24
 8006dc8:	e009      	b.n	8006dde <osMailGet+0x56>
  }
  else if (millisec != 0) {
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d006      	beq.n	8006dde <osMailGet+0x56>
    ticks = millisec / portTICK_PERIOD_MS;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8006dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d101      	bne.n	8006dde <osMailGet+0x56>
      ticks = 1;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8006dde:	f7ff fc88 	bl	80066f2 <inHandlerMode>
 8006de2:	1e03      	subs	r3, r0, #0
 8006de4:	d01d      	beq.n	8006e22 <osMailGet+0x9a>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	6858      	ldr	r0, [r3, #4]
 8006dea:	2320      	movs	r3, #32
 8006dec:	18fa      	adds	r2, r7, r3
 8006dee:	2314      	movs	r3, #20
 8006df0:	18fb      	adds	r3, r7, r3
 8006df2:	3304      	adds	r3, #4
 8006df4:	0019      	movs	r1, r3
 8006df6:	f000 fbd9 	bl	80075ac <xQueueReceiveFromISR>
 8006dfa:	0003      	movs	r3, r0
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	d104      	bne.n	8006e0a <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 8006e00:	2314      	movs	r3, #20
 8006e02:	18fb      	adds	r3, r7, r3
 8006e04:	2220      	movs	r2, #32
 8006e06:	601a      	str	r2, [r3, #0]
 8006e08:	e003      	b.n	8006e12 <osMailGet+0x8a>
    }
    else {
      event.status = osOK;
 8006e0a:	2314      	movs	r3, #20
 8006e0c:	18fb      	adds	r3, r7, r3
 8006e0e:	2200      	movs	r2, #0
 8006e10:	601a      	str	r2, [r3, #0]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006e12:	6a3b      	ldr	r3, [r7, #32]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d01e      	beq.n	8006e56 <osMailGet+0xce>
 8006e18:	4b13      	ldr	r3, [pc, #76]	; (8006e68 <osMailGet+0xe0>)
 8006e1a:	2280      	movs	r2, #128	; 0x80
 8006e1c:	0552      	lsls	r2, r2, #21
 8006e1e:	601a      	str	r2, [r3, #0]
 8006e20:	e019      	b.n	8006e56 <osMailGet+0xce>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	6858      	ldr	r0, [r3, #4]
 8006e26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e28:	2314      	movs	r3, #20
 8006e2a:	18fb      	adds	r3, r7, r3
 8006e2c:	3304      	adds	r3, #4
 8006e2e:	0019      	movs	r1, r3
 8006e30:	f000 fb07 	bl	8007442 <xQueueReceive>
 8006e34:	0003      	movs	r3, r0
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d104      	bne.n	8006e44 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 8006e3a:	2314      	movs	r3, #20
 8006e3c:	18fb      	adds	r3, r7, r3
 8006e3e:	2220      	movs	r2, #32
 8006e40:	601a      	str	r2, [r3, #0]
 8006e42:	e008      	b.n	8006e56 <osMailGet+0xce>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8006e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d101      	bne.n	8006e4e <osMailGet+0xc6>
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	e000      	b.n	8006e50 <osMailGet+0xc8>
 8006e4e:	2240      	movs	r2, #64	; 0x40
 8006e50:	2314      	movs	r3, #20
 8006e52:	18fb      	adds	r3, r7, r3
 8006e54:	601a      	str	r2, [r3, #0]
    }
  }
  
  return event;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2214      	movs	r2, #20
 8006e5a:	18ba      	adds	r2, r7, r2
 8006e5c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006e5e:	c313      	stmia	r3!, {r0, r1, r4}
}
 8006e60:	68f8      	ldr	r0, [r7, #12]
 8006e62:	46bd      	mov	sp, r7
 8006e64:	b00b      	add	sp, #44	; 0x2c
 8006e66:	bd90      	pop	{r4, r7, pc}
 8006e68:	e000ed04 	.word	0xe000ed04

08006e6c <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b082      	sub	sp, #8
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d101      	bne.n	8006e80 <osMailFree+0x14>
    return osErrorParameter;
 8006e7c:	2380      	movs	r3, #128	; 0x80
 8006e7e:	e007      	b.n	8006e90 <osMailFree+0x24>
  }
  
  return osPoolFree(queue_id->pool, mail);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	683a      	ldr	r2, [r7, #0]
 8006e86:	0011      	movs	r1, r2
 8006e88:	0018      	movs	r0, r3
 8006e8a:	f7ff fe6a 	bl	8006b62 <osPoolFree>
 8006e8e:	0003      	movs	r3, r0
}
 8006e90:	0018      	movs	r0, r3
 8006e92:	46bd      	mov	sp, r7
 8006e94:	b002      	add	sp, #8
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	3308      	adds	r3, #8
 8006ea4:	001a      	movs	r2, r3
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2201      	movs	r2, #1
 8006eae:	4252      	negs	r2, r2
 8006eb0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	3308      	adds	r3, #8
 8006eb6:	001a      	movs	r2, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	3308      	adds	r3, #8
 8006ec0:	001a      	movs	r2, r3
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006ecc:	46c0      	nop			; (mov r8, r8)
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	b002      	add	sp, #8
 8006ed2:	bd80      	pop	{r7, pc}

08006ed4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006ee2:	46c0      	nop			; (mov r8, r8)
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	b002      	add	sp, #8
 8006ee8:	bd80      	pop	{r7, pc}

08006eea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006eea:	b580      	push	{r7, lr}
 8006eec:	b084      	sub	sp, #16
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	6078      	str	r0, [r7, #4]
 8006ef2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	68fa      	ldr	r2, [r7, #12]
 8006efe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	689a      	ldr	r2, [r3, #8]
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	683a      	ldr	r2, [r7, #0]
 8006f0e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	683a      	ldr	r2, [r7, #0]
 8006f14:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	1c5a      	adds	r2, r3, #1
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	601a      	str	r2, [r3, #0]
}
 8006f26:	46c0      	nop			; (mov r8, r8)
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	b004      	add	sp, #16
 8006f2c:	bd80      	pop	{r7, pc}

08006f2e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b084      	sub	sp, #16
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
 8006f36:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	3301      	adds	r3, #1
 8006f42:	d103      	bne.n	8006f4c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	691b      	ldr	r3, [r3, #16]
 8006f48:	60fb      	str	r3, [r7, #12]
 8006f4a:	e00c      	b.n	8006f66 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	3308      	adds	r3, #8
 8006f50:	60fb      	str	r3, [r7, #12]
 8006f52:	e002      	b.n	8006f5a <vListInsert+0x2c>
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	60fb      	str	r3, [r7, #12]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	68ba      	ldr	r2, [r7, #8]
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d2f6      	bcs.n	8006f54 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	685a      	ldr	r2, [r3, #4]
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	683a      	ldr	r2, [r7, #0]
 8006f74:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	68fa      	ldr	r2, [r7, #12]
 8006f7a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	683a      	ldr	r2, [r7, #0]
 8006f80:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	687a      	ldr	r2, [r7, #4]
 8006f86:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	1c5a      	adds	r2, r3, #1
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	601a      	str	r2, [r3, #0]
}
 8006f92:	46c0      	nop			; (mov r8, r8)
 8006f94:	46bd      	mov	sp, r7
 8006f96:	b004      	add	sp, #16
 8006f98:	bd80      	pop	{r7, pc}

08006f9a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006f9a:	b580      	push	{r7, lr}
 8006f9c:	b084      	sub	sp, #16
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	691b      	ldr	r3, [r3, #16]
 8006fa6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	6892      	ldr	r2, [r2, #8]
 8006fb0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	6852      	ldr	r2, [r2, #4]
 8006fba:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d103      	bne.n	8006fce <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	689a      	ldr	r2, [r3, #8]
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	1e5a      	subs	r2, r3, #1
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
}
 8006fe2:	0018      	movs	r0, r3
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	b004      	add	sp, #16
 8006fe8:	bd80      	pop	{r7, pc}

08006fea <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006fea:	b580      	push	{r7, lr}
 8006fec:	b084      	sub	sp, #16
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
 8006ff2:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d101      	bne.n	8007002 <xQueueGenericReset+0x18>
 8006ffe:	b672      	cpsid	i
 8007000:	e7fe      	b.n	8007000 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8007002:	f002 f845 	bl	8009090 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681a      	ldr	r2, [r3, #0]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007012:	434b      	muls	r3, r1
 8007014:	18d2      	adds	r2, r2, r3
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2200      	movs	r2, #0
 800701e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007030:	1e59      	subs	r1, r3, #1
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007036:	434b      	muls	r3, r1
 8007038:	18d2      	adds	r2, r2, r3
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2244      	movs	r2, #68	; 0x44
 8007042:	21ff      	movs	r1, #255	; 0xff
 8007044:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2245      	movs	r2, #69	; 0x45
 800704a:	21ff      	movs	r1, #255	; 0xff
 800704c:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d10d      	bne.n	8007070 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	691b      	ldr	r3, [r3, #16]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d013      	beq.n	8007084 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	3310      	adds	r3, #16
 8007060:	0018      	movs	r0, r3
 8007062:	f001 f855 	bl	8008110 <xTaskRemoveFromEventList>
 8007066:	1e03      	subs	r3, r0, #0
 8007068:	d00c      	beq.n	8007084 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800706a:	f002 f801 	bl	8009070 <vPortYield>
 800706e:	e009      	b.n	8007084 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	3310      	adds	r3, #16
 8007074:	0018      	movs	r0, r3
 8007076:	f7ff ff0f 	bl	8006e98 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	3324      	adds	r3, #36	; 0x24
 800707e:	0018      	movs	r0, r3
 8007080:	f7ff ff0a 	bl	8006e98 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007084:	f002 f816 	bl	80090b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007088:	2301      	movs	r3, #1
}
 800708a:	0018      	movs	r0, r3
 800708c:	46bd      	mov	sp, r7
 800708e:	b004      	add	sp, #16
 8007090:	bd80      	pop	{r7, pc}

08007092 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007092:	b590      	push	{r4, r7, lr}
 8007094:	b089      	sub	sp, #36	; 0x24
 8007096:	af02      	add	r7, sp, #8
 8007098:	60f8      	str	r0, [r7, #12]
 800709a:	60b9      	str	r1, [r7, #8]
 800709c:	607a      	str	r2, [r7, #4]
 800709e:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d101      	bne.n	80070aa <xQueueGenericCreateStatic+0x18>
 80070a6:	b672      	cpsid	i
 80070a8:	e7fe      	b.n	80070a8 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d101      	bne.n	80070b4 <xQueueGenericCreateStatic+0x22>
 80070b0:	b672      	cpsid	i
 80070b2:	e7fe      	b.n	80070b2 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d002      	beq.n	80070c0 <xQueueGenericCreateStatic+0x2e>
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d001      	beq.n	80070c4 <xQueueGenericCreateStatic+0x32>
 80070c0:	2301      	movs	r3, #1
 80070c2:	e000      	b.n	80070c6 <xQueueGenericCreateStatic+0x34>
 80070c4:	2300      	movs	r3, #0
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d101      	bne.n	80070ce <xQueueGenericCreateStatic+0x3c>
 80070ca:	b672      	cpsid	i
 80070cc:	e7fe      	b.n	80070cc <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d102      	bne.n	80070da <xQueueGenericCreateStatic+0x48>
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d101      	bne.n	80070de <xQueueGenericCreateStatic+0x4c>
 80070da:	2301      	movs	r3, #1
 80070dc:	e000      	b.n	80070e0 <xQueueGenericCreateStatic+0x4e>
 80070de:	2300      	movs	r3, #0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d101      	bne.n	80070e8 <xQueueGenericCreateStatic+0x56>
 80070e4:	b672      	cpsid	i
 80070e6:	e7fe      	b.n	80070e6 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80070e8:	2348      	movs	r3, #72	; 0x48
 80070ea:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	2b48      	cmp	r3, #72	; 0x48
 80070f0:	d001      	beq.n	80070f6 <xQueueGenericCreateStatic+0x64>
 80070f2:	b672      	cpsid	i
 80070f4:	e7fe      	b.n	80070f4 <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d00e      	beq.n	800711e <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	2246      	movs	r2, #70	; 0x46
 8007104:	2101      	movs	r1, #1
 8007106:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007108:	2328      	movs	r3, #40	; 0x28
 800710a:	18fb      	adds	r3, r7, r3
 800710c:	781c      	ldrb	r4, [r3, #0]
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	68b9      	ldr	r1, [r7, #8]
 8007112:	68f8      	ldr	r0, [r7, #12]
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	9300      	str	r3, [sp, #0]
 8007118:	0023      	movs	r3, r4
 800711a:	f000 f83b 	bl	8007194 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800711e:	697b      	ldr	r3, [r7, #20]
	}
 8007120:	0018      	movs	r0, r3
 8007122:	46bd      	mov	sp, r7
 8007124:	b007      	add	sp, #28
 8007126:	bd90      	pop	{r4, r7, pc}

08007128 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007128:	b590      	push	{r4, r7, lr}
 800712a:	b08b      	sub	sp, #44	; 0x2c
 800712c:	af02      	add	r7, sp, #8
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	1dfb      	adds	r3, r7, #7
 8007134:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d101      	bne.n	8007140 <xQueueGenericCreate+0x18>
 800713c:	b672      	cpsid	i
 800713e:	e7fe      	b.n	800713e <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d102      	bne.n	800714c <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8007146:	2300      	movs	r3, #0
 8007148:	61fb      	str	r3, [r7, #28]
 800714a:	e003      	b.n	8007154 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	68ba      	ldr	r2, [r7, #8]
 8007150:	4353      	muls	r3, r2
 8007152:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	3348      	adds	r3, #72	; 0x48
 8007158:	0018      	movs	r0, r3
 800715a:	f002 f831 	bl	80091c0 <pvPortMalloc>
 800715e:	0003      	movs	r3, r0
 8007160:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8007162:	69bb      	ldr	r3, [r7, #24]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d010      	beq.n	800718a <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8007168:	69bb      	ldr	r3, [r7, #24]
 800716a:	3348      	adds	r3, #72	; 0x48
 800716c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	2246      	movs	r2, #70	; 0x46
 8007172:	2100      	movs	r1, #0
 8007174:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007176:	1dfb      	adds	r3, r7, #7
 8007178:	781c      	ldrb	r4, [r3, #0]
 800717a:	697a      	ldr	r2, [r7, #20]
 800717c:	68b9      	ldr	r1, [r7, #8]
 800717e:	68f8      	ldr	r0, [r7, #12]
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	9300      	str	r3, [sp, #0]
 8007184:	0023      	movs	r3, r4
 8007186:	f000 f805 	bl	8007194 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800718a:	69bb      	ldr	r3, [r7, #24]
	}
 800718c:	0018      	movs	r0, r3
 800718e:	46bd      	mov	sp, r7
 8007190:	b009      	add	sp, #36	; 0x24
 8007192:	bd90      	pop	{r4, r7, pc}

08007194 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	60b9      	str	r1, [r7, #8]
 800719e:	607a      	str	r2, [r7, #4]
 80071a0:	001a      	movs	r2, r3
 80071a2:	1cfb      	adds	r3, r7, #3
 80071a4:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d103      	bne.n	80071b4 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80071ac:	69bb      	ldr	r3, [r7, #24]
 80071ae:	69ba      	ldr	r2, [r7, #24]
 80071b0:	601a      	str	r2, [r3, #0]
 80071b2:	e002      	b.n	80071ba <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80071b4:	69bb      	ldr	r3, [r7, #24]
 80071b6:	687a      	ldr	r2, [r7, #4]
 80071b8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80071ba:	69bb      	ldr	r3, [r7, #24]
 80071bc:	68fa      	ldr	r2, [r7, #12]
 80071be:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	68ba      	ldr	r2, [r7, #8]
 80071c4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80071c6:	69bb      	ldr	r3, [r7, #24]
 80071c8:	2101      	movs	r1, #1
 80071ca:	0018      	movs	r0, r3
 80071cc:	f7ff ff0d 	bl	8006fea <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80071d0:	46c0      	nop			; (mov r8, r8)
 80071d2:	46bd      	mov	sp, r7
 80071d4:	b004      	add	sp, #16
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b08a      	sub	sp, #40	; 0x28
 80071dc:	af00      	add	r7, sp, #0
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	60b9      	str	r1, [r7, #8]
 80071e2:	607a      	str	r2, [r7, #4]
 80071e4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80071e6:	2300      	movs	r3, #0
 80071e8:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80071ee:	6a3b      	ldr	r3, [r7, #32]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d101      	bne.n	80071f8 <xQueueGenericSend+0x20>
 80071f4:	b672      	cpsid	i
 80071f6:	e7fe      	b.n	80071f6 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d103      	bne.n	8007206 <xQueueGenericSend+0x2e>
 80071fe:	6a3b      	ldr	r3, [r7, #32]
 8007200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007202:	2b00      	cmp	r3, #0
 8007204:	d101      	bne.n	800720a <xQueueGenericSend+0x32>
 8007206:	2301      	movs	r3, #1
 8007208:	e000      	b.n	800720c <xQueueGenericSend+0x34>
 800720a:	2300      	movs	r3, #0
 800720c:	2b00      	cmp	r3, #0
 800720e:	d101      	bne.n	8007214 <xQueueGenericSend+0x3c>
 8007210:	b672      	cpsid	i
 8007212:	e7fe      	b.n	8007212 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	2b02      	cmp	r3, #2
 8007218:	d103      	bne.n	8007222 <xQueueGenericSend+0x4a>
 800721a:	6a3b      	ldr	r3, [r7, #32]
 800721c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800721e:	2b01      	cmp	r3, #1
 8007220:	d101      	bne.n	8007226 <xQueueGenericSend+0x4e>
 8007222:	2301      	movs	r3, #1
 8007224:	e000      	b.n	8007228 <xQueueGenericSend+0x50>
 8007226:	2300      	movs	r3, #0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d101      	bne.n	8007230 <xQueueGenericSend+0x58>
 800722c:	b672      	cpsid	i
 800722e:	e7fe      	b.n	800722e <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007230:	f001 f906 	bl	8008440 <xTaskGetSchedulerState>
 8007234:	1e03      	subs	r3, r0, #0
 8007236:	d102      	bne.n	800723e <xQueueGenericSend+0x66>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d101      	bne.n	8007242 <xQueueGenericSend+0x6a>
 800723e:	2301      	movs	r3, #1
 8007240:	e000      	b.n	8007244 <xQueueGenericSend+0x6c>
 8007242:	2300      	movs	r3, #0
 8007244:	2b00      	cmp	r3, #0
 8007246:	d101      	bne.n	800724c <xQueueGenericSend+0x74>
 8007248:	b672      	cpsid	i
 800724a:	e7fe      	b.n	800724a <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800724c:	f001 ff20 	bl	8009090 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007250:	6a3b      	ldr	r3, [r7, #32]
 8007252:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007254:	6a3b      	ldr	r3, [r7, #32]
 8007256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007258:	429a      	cmp	r2, r3
 800725a:	d302      	bcc.n	8007262 <xQueueGenericSend+0x8a>
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	2b02      	cmp	r3, #2
 8007260:	d11e      	bne.n	80072a0 <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007262:	683a      	ldr	r2, [r7, #0]
 8007264:	68b9      	ldr	r1, [r7, #8]
 8007266:	6a3b      	ldr	r3, [r7, #32]
 8007268:	0018      	movs	r0, r3
 800726a:	f000 fa02 	bl	8007672 <prvCopyDataToQueue>
 800726e:	0003      	movs	r3, r0
 8007270:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007272:	6a3b      	ldr	r3, [r7, #32]
 8007274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007276:	2b00      	cmp	r3, #0
 8007278:	d009      	beq.n	800728e <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800727a:	6a3b      	ldr	r3, [r7, #32]
 800727c:	3324      	adds	r3, #36	; 0x24
 800727e:	0018      	movs	r0, r3
 8007280:	f000 ff46 	bl	8008110 <xTaskRemoveFromEventList>
 8007284:	1e03      	subs	r3, r0, #0
 8007286:	d007      	beq.n	8007298 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007288:	f001 fef2 	bl	8009070 <vPortYield>
 800728c:	e004      	b.n	8007298 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800728e:	69fb      	ldr	r3, [r7, #28]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d001      	beq.n	8007298 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007294:	f001 feec 	bl	8009070 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007298:	f001 ff0c 	bl	80090b4 <vPortExitCritical>
				return pdPASS;
 800729c:	2301      	movs	r3, #1
 800729e:	e05b      	b.n	8007358 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d103      	bne.n	80072ae <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80072a6:	f001 ff05 	bl	80090b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80072aa:	2300      	movs	r3, #0
 80072ac:	e054      	b.n	8007358 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 80072ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d106      	bne.n	80072c2 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80072b4:	2314      	movs	r3, #20
 80072b6:	18fb      	adds	r3, r7, r3
 80072b8:	0018      	movs	r0, r3
 80072ba:	f000 ff85 	bl	80081c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80072be:	2301      	movs	r3, #1
 80072c0:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80072c2:	f001 fef7 	bl	80090b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80072c6:	f000 fd33 	bl	8007d30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80072ca:	f001 fee1 	bl	8009090 <vPortEnterCritical>
 80072ce:	6a3b      	ldr	r3, [r7, #32]
 80072d0:	2244      	movs	r2, #68	; 0x44
 80072d2:	5c9b      	ldrb	r3, [r3, r2]
 80072d4:	b25b      	sxtb	r3, r3
 80072d6:	3301      	adds	r3, #1
 80072d8:	d103      	bne.n	80072e2 <xQueueGenericSend+0x10a>
 80072da:	6a3b      	ldr	r3, [r7, #32]
 80072dc:	2244      	movs	r2, #68	; 0x44
 80072de:	2100      	movs	r1, #0
 80072e0:	5499      	strb	r1, [r3, r2]
 80072e2:	6a3b      	ldr	r3, [r7, #32]
 80072e4:	2245      	movs	r2, #69	; 0x45
 80072e6:	5c9b      	ldrb	r3, [r3, r2]
 80072e8:	b25b      	sxtb	r3, r3
 80072ea:	3301      	adds	r3, #1
 80072ec:	d103      	bne.n	80072f6 <xQueueGenericSend+0x11e>
 80072ee:	6a3b      	ldr	r3, [r7, #32]
 80072f0:	2245      	movs	r2, #69	; 0x45
 80072f2:	2100      	movs	r1, #0
 80072f4:	5499      	strb	r1, [r3, r2]
 80072f6:	f001 fedd 	bl	80090b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80072fa:	1d3a      	adds	r2, r7, #4
 80072fc:	2314      	movs	r3, #20
 80072fe:	18fb      	adds	r3, r7, r3
 8007300:	0011      	movs	r1, r2
 8007302:	0018      	movs	r0, r3
 8007304:	f000 ff74 	bl	80081f0 <xTaskCheckForTimeOut>
 8007308:	1e03      	subs	r3, r0, #0
 800730a:	d11e      	bne.n	800734a <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800730c:	6a3b      	ldr	r3, [r7, #32]
 800730e:	0018      	movs	r0, r3
 8007310:	f000 fab4 	bl	800787c <prvIsQueueFull>
 8007314:	1e03      	subs	r3, r0, #0
 8007316:	d011      	beq.n	800733c <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007318:	6a3b      	ldr	r3, [r7, #32]
 800731a:	3310      	adds	r3, #16
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	0011      	movs	r1, r2
 8007320:	0018      	movs	r0, r3
 8007322:	f000 feb1 	bl	8008088 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007326:	6a3b      	ldr	r3, [r7, #32]
 8007328:	0018      	movs	r0, r3
 800732a:	f000 fa33 	bl	8007794 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800732e:	f000 fd0b 	bl	8007d48 <xTaskResumeAll>
 8007332:	1e03      	subs	r3, r0, #0
 8007334:	d18a      	bne.n	800724c <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8007336:	f001 fe9b 	bl	8009070 <vPortYield>
 800733a:	e787      	b.n	800724c <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800733c:	6a3b      	ldr	r3, [r7, #32]
 800733e:	0018      	movs	r0, r3
 8007340:	f000 fa28 	bl	8007794 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007344:	f000 fd00 	bl	8007d48 <xTaskResumeAll>
 8007348:	e780      	b.n	800724c <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800734a:	6a3b      	ldr	r3, [r7, #32]
 800734c:	0018      	movs	r0, r3
 800734e:	f000 fa21 	bl	8007794 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007352:	f000 fcf9 	bl	8007d48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007356:	2300      	movs	r3, #0
		}
	}
}
 8007358:	0018      	movs	r0, r3
 800735a:	46bd      	mov	sp, r7
 800735c:	b00a      	add	sp, #40	; 0x28
 800735e:	bd80      	pop	{r7, pc}

08007360 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007360:	b590      	push	{r4, r7, lr}
 8007362:	b089      	sub	sp, #36	; 0x24
 8007364:	af00      	add	r7, sp, #0
 8007366:	60f8      	str	r0, [r7, #12]
 8007368:	60b9      	str	r1, [r7, #8]
 800736a:	607a      	str	r2, [r7, #4]
 800736c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d101      	bne.n	800737c <xQueueGenericSendFromISR+0x1c>
 8007378:	b672      	cpsid	i
 800737a:	e7fe      	b.n	800737a <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d103      	bne.n	800738a <xQueueGenericSendFromISR+0x2a>
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007386:	2b00      	cmp	r3, #0
 8007388:	d101      	bne.n	800738e <xQueueGenericSendFromISR+0x2e>
 800738a:	2301      	movs	r3, #1
 800738c:	e000      	b.n	8007390 <xQueueGenericSendFromISR+0x30>
 800738e:	2300      	movs	r3, #0
 8007390:	2b00      	cmp	r3, #0
 8007392:	d101      	bne.n	8007398 <xQueueGenericSendFromISR+0x38>
 8007394:	b672      	cpsid	i
 8007396:	e7fe      	b.n	8007396 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	2b02      	cmp	r3, #2
 800739c:	d103      	bne.n	80073a6 <xQueueGenericSendFromISR+0x46>
 800739e:	69bb      	ldr	r3, [r7, #24]
 80073a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d101      	bne.n	80073aa <xQueueGenericSendFromISR+0x4a>
 80073a6:	2301      	movs	r3, #1
 80073a8:	e000      	b.n	80073ac <xQueueGenericSendFromISR+0x4c>
 80073aa:	2300      	movs	r3, #0
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d101      	bne.n	80073b4 <xQueueGenericSendFromISR+0x54>
 80073b0:	b672      	cpsid	i
 80073b2:	e7fe      	b.n	80073b2 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80073b4:	f001 fe96 	bl	80090e4 <ulSetInterruptMaskFromISR>
 80073b8:	0003      	movs	r3, r0
 80073ba:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073c0:	69bb      	ldr	r3, [r7, #24]
 80073c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073c4:	429a      	cmp	r2, r3
 80073c6:	d302      	bcc.n	80073ce <xQueueGenericSendFromISR+0x6e>
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	2b02      	cmp	r3, #2
 80073cc:	d12e      	bne.n	800742c <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80073ce:	2413      	movs	r4, #19
 80073d0:	193b      	adds	r3, r7, r4
 80073d2:	69ba      	ldr	r2, [r7, #24]
 80073d4:	2145      	movs	r1, #69	; 0x45
 80073d6:	5c52      	ldrb	r2, [r2, r1]
 80073d8:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80073da:	683a      	ldr	r2, [r7, #0]
 80073dc:	68b9      	ldr	r1, [r7, #8]
 80073de:	69bb      	ldr	r3, [r7, #24]
 80073e0:	0018      	movs	r0, r3
 80073e2:	f000 f946 	bl	8007672 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80073e6:	193b      	adds	r3, r7, r4
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	b25b      	sxtb	r3, r3
 80073ec:	3301      	adds	r3, #1
 80073ee:	d111      	bne.n	8007414 <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d016      	beq.n	8007426 <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80073f8:	69bb      	ldr	r3, [r7, #24]
 80073fa:	3324      	adds	r3, #36	; 0x24
 80073fc:	0018      	movs	r0, r3
 80073fe:	f000 fe87 	bl	8008110 <xTaskRemoveFromEventList>
 8007402:	1e03      	subs	r3, r0, #0
 8007404:	d00f      	beq.n	8007426 <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d00c      	beq.n	8007426 <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	601a      	str	r2, [r3, #0]
 8007412:	e008      	b.n	8007426 <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007414:	2313      	movs	r3, #19
 8007416:	18fb      	adds	r3, r7, r3
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	3301      	adds	r3, #1
 800741c:	b2db      	uxtb	r3, r3
 800741e:	b259      	sxtb	r1, r3
 8007420:	69bb      	ldr	r3, [r7, #24]
 8007422:	2245      	movs	r2, #69	; 0x45
 8007424:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8007426:	2301      	movs	r3, #1
 8007428:	61fb      	str	r3, [r7, #28]
		{
 800742a:	e001      	b.n	8007430 <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800742c:	2300      	movs	r3, #0
 800742e:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	0018      	movs	r0, r3
 8007434:	f001 fe5c 	bl	80090f0 <vClearInterruptMaskFromISR>

	return xReturn;
 8007438:	69fb      	ldr	r3, [r7, #28]
}
 800743a:	0018      	movs	r0, r3
 800743c:	46bd      	mov	sp, r7
 800743e:	b009      	add	sp, #36	; 0x24
 8007440:	bd90      	pop	{r4, r7, pc}

08007442 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007442:	b580      	push	{r7, lr}
 8007444:	b08a      	sub	sp, #40	; 0x28
 8007446:	af00      	add	r7, sp, #0
 8007448:	60f8      	str	r0, [r7, #12]
 800744a:	60b9      	str	r1, [r7, #8]
 800744c:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800744e:	2300      	movs	r3, #0
 8007450:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007456:	6a3b      	ldr	r3, [r7, #32]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d101      	bne.n	8007460 <xQueueReceive+0x1e>
 800745c:	b672      	cpsid	i
 800745e:	e7fe      	b.n	800745e <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d103      	bne.n	800746e <xQueueReceive+0x2c>
 8007466:	6a3b      	ldr	r3, [r7, #32]
 8007468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800746a:	2b00      	cmp	r3, #0
 800746c:	d101      	bne.n	8007472 <xQueueReceive+0x30>
 800746e:	2301      	movs	r3, #1
 8007470:	e000      	b.n	8007474 <xQueueReceive+0x32>
 8007472:	2300      	movs	r3, #0
 8007474:	2b00      	cmp	r3, #0
 8007476:	d101      	bne.n	800747c <xQueueReceive+0x3a>
 8007478:	b672      	cpsid	i
 800747a:	e7fe      	b.n	800747a <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800747c:	f000 ffe0 	bl	8008440 <xTaskGetSchedulerState>
 8007480:	1e03      	subs	r3, r0, #0
 8007482:	d102      	bne.n	800748a <xQueueReceive+0x48>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d101      	bne.n	800748e <xQueueReceive+0x4c>
 800748a:	2301      	movs	r3, #1
 800748c:	e000      	b.n	8007490 <xQueueReceive+0x4e>
 800748e:	2300      	movs	r3, #0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d101      	bne.n	8007498 <xQueueReceive+0x56>
 8007494:	b672      	cpsid	i
 8007496:	e7fe      	b.n	8007496 <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007498:	f001 fdfa 	bl	8009090 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800749c:	6a3b      	ldr	r3, [r7, #32]
 800749e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074a0:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80074a2:	69fb      	ldr	r3, [r7, #28]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d01a      	beq.n	80074de <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80074a8:	68ba      	ldr	r2, [r7, #8]
 80074aa:	6a3b      	ldr	r3, [r7, #32]
 80074ac:	0011      	movs	r1, r2
 80074ae:	0018      	movs	r0, r3
 80074b0:	f000 f94a 	bl	8007748 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80074b4:	69fb      	ldr	r3, [r7, #28]
 80074b6:	1e5a      	subs	r2, r3, #1
 80074b8:	6a3b      	ldr	r3, [r7, #32]
 80074ba:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074bc:	6a3b      	ldr	r3, [r7, #32]
 80074be:	691b      	ldr	r3, [r3, #16]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d008      	beq.n	80074d6 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074c4:	6a3b      	ldr	r3, [r7, #32]
 80074c6:	3310      	adds	r3, #16
 80074c8:	0018      	movs	r0, r3
 80074ca:	f000 fe21 	bl	8008110 <xTaskRemoveFromEventList>
 80074ce:	1e03      	subs	r3, r0, #0
 80074d0:	d001      	beq.n	80074d6 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80074d2:	f001 fdcd 	bl	8009070 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80074d6:	f001 fded 	bl	80090b4 <vPortExitCritical>
				return pdPASS;
 80074da:	2301      	movs	r3, #1
 80074dc:	e062      	b.n	80075a4 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d103      	bne.n	80074ec <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80074e4:	f001 fde6 	bl	80090b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80074e8:	2300      	movs	r3, #0
 80074ea:	e05b      	b.n	80075a4 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 80074ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d106      	bne.n	8007500 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80074f2:	2314      	movs	r3, #20
 80074f4:	18fb      	adds	r3, r7, r3
 80074f6:	0018      	movs	r0, r3
 80074f8:	f000 fe66 	bl	80081c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80074fc:	2301      	movs	r3, #1
 80074fe:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007500:	f001 fdd8 	bl	80090b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007504:	f000 fc14 	bl	8007d30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007508:	f001 fdc2 	bl	8009090 <vPortEnterCritical>
 800750c:	6a3b      	ldr	r3, [r7, #32]
 800750e:	2244      	movs	r2, #68	; 0x44
 8007510:	5c9b      	ldrb	r3, [r3, r2]
 8007512:	b25b      	sxtb	r3, r3
 8007514:	3301      	adds	r3, #1
 8007516:	d103      	bne.n	8007520 <xQueueReceive+0xde>
 8007518:	6a3b      	ldr	r3, [r7, #32]
 800751a:	2244      	movs	r2, #68	; 0x44
 800751c:	2100      	movs	r1, #0
 800751e:	5499      	strb	r1, [r3, r2]
 8007520:	6a3b      	ldr	r3, [r7, #32]
 8007522:	2245      	movs	r2, #69	; 0x45
 8007524:	5c9b      	ldrb	r3, [r3, r2]
 8007526:	b25b      	sxtb	r3, r3
 8007528:	3301      	adds	r3, #1
 800752a:	d103      	bne.n	8007534 <xQueueReceive+0xf2>
 800752c:	6a3b      	ldr	r3, [r7, #32]
 800752e:	2245      	movs	r2, #69	; 0x45
 8007530:	2100      	movs	r1, #0
 8007532:	5499      	strb	r1, [r3, r2]
 8007534:	f001 fdbe 	bl	80090b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007538:	1d3a      	adds	r2, r7, #4
 800753a:	2314      	movs	r3, #20
 800753c:	18fb      	adds	r3, r7, r3
 800753e:	0011      	movs	r1, r2
 8007540:	0018      	movs	r0, r3
 8007542:	f000 fe55 	bl	80081f0 <xTaskCheckForTimeOut>
 8007546:	1e03      	subs	r3, r0, #0
 8007548:	d11e      	bne.n	8007588 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800754a:	6a3b      	ldr	r3, [r7, #32]
 800754c:	0018      	movs	r0, r3
 800754e:	f000 f97f 	bl	8007850 <prvIsQueueEmpty>
 8007552:	1e03      	subs	r3, r0, #0
 8007554:	d011      	beq.n	800757a <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007556:	6a3b      	ldr	r3, [r7, #32]
 8007558:	3324      	adds	r3, #36	; 0x24
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	0011      	movs	r1, r2
 800755e:	0018      	movs	r0, r3
 8007560:	f000 fd92 	bl	8008088 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007564:	6a3b      	ldr	r3, [r7, #32]
 8007566:	0018      	movs	r0, r3
 8007568:	f000 f914 	bl	8007794 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800756c:	f000 fbec 	bl	8007d48 <xTaskResumeAll>
 8007570:	1e03      	subs	r3, r0, #0
 8007572:	d191      	bne.n	8007498 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 8007574:	f001 fd7c 	bl	8009070 <vPortYield>
 8007578:	e78e      	b.n	8007498 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800757a:	6a3b      	ldr	r3, [r7, #32]
 800757c:	0018      	movs	r0, r3
 800757e:	f000 f909 	bl	8007794 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007582:	f000 fbe1 	bl	8007d48 <xTaskResumeAll>
 8007586:	e787      	b.n	8007498 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007588:	6a3b      	ldr	r3, [r7, #32]
 800758a:	0018      	movs	r0, r3
 800758c:	f000 f902 	bl	8007794 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007590:	f000 fbda 	bl	8007d48 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007594:	6a3b      	ldr	r3, [r7, #32]
 8007596:	0018      	movs	r0, r3
 8007598:	f000 f95a 	bl	8007850 <prvIsQueueEmpty>
 800759c:	1e03      	subs	r3, r0, #0
 800759e:	d100      	bne.n	80075a2 <xQueueReceive+0x160>
 80075a0:	e77a      	b.n	8007498 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80075a2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80075a4:	0018      	movs	r0, r3
 80075a6:	46bd      	mov	sp, r7
 80075a8:	b00a      	add	sp, #40	; 0x28
 80075aa:	bd80      	pop	{r7, pc}

080075ac <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80075ac:	b590      	push	{r4, r7, lr}
 80075ae:	b08b      	sub	sp, #44	; 0x2c
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80075bc:	6a3b      	ldr	r3, [r7, #32]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d101      	bne.n	80075c6 <xQueueReceiveFromISR+0x1a>
 80075c2:	b672      	cpsid	i
 80075c4:	e7fe      	b.n	80075c4 <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d103      	bne.n	80075d4 <xQueueReceiveFromISR+0x28>
 80075cc:	6a3b      	ldr	r3, [r7, #32]
 80075ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d101      	bne.n	80075d8 <xQueueReceiveFromISR+0x2c>
 80075d4:	2301      	movs	r3, #1
 80075d6:	e000      	b.n	80075da <xQueueReceiveFromISR+0x2e>
 80075d8:	2300      	movs	r3, #0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d101      	bne.n	80075e2 <xQueueReceiveFromISR+0x36>
 80075de:	b672      	cpsid	i
 80075e0:	e7fe      	b.n	80075e0 <xQueueReceiveFromISR+0x34>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80075e2:	f001 fd7f 	bl	80090e4 <ulSetInterruptMaskFromISR>
 80075e6:	0003      	movs	r3, r0
 80075e8:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075ea:	6a3b      	ldr	r3, [r7, #32]
 80075ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075ee:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d032      	beq.n	800765c <xQueueReceiveFromISR+0xb0>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80075f6:	2417      	movs	r4, #23
 80075f8:	193b      	adds	r3, r7, r4
 80075fa:	6a3a      	ldr	r2, [r7, #32]
 80075fc:	2144      	movs	r1, #68	; 0x44
 80075fe:	5c52      	ldrb	r2, [r2, r1]
 8007600:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007602:	68ba      	ldr	r2, [r7, #8]
 8007604:	6a3b      	ldr	r3, [r7, #32]
 8007606:	0011      	movs	r1, r2
 8007608:	0018      	movs	r0, r3
 800760a:	f000 f89d 	bl	8007748 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800760e:	69bb      	ldr	r3, [r7, #24]
 8007610:	1e5a      	subs	r2, r3, #1
 8007612:	6a3b      	ldr	r3, [r7, #32]
 8007614:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007616:	193b      	adds	r3, r7, r4
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	b25b      	sxtb	r3, r3
 800761c:	3301      	adds	r3, #1
 800761e:	d111      	bne.n	8007644 <xQueueReceiveFromISR+0x98>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007620:	6a3b      	ldr	r3, [r7, #32]
 8007622:	691b      	ldr	r3, [r3, #16]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d016      	beq.n	8007656 <xQueueReceiveFromISR+0xaa>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007628:	6a3b      	ldr	r3, [r7, #32]
 800762a:	3310      	adds	r3, #16
 800762c:	0018      	movs	r0, r3
 800762e:	f000 fd6f 	bl	8008110 <xTaskRemoveFromEventList>
 8007632:	1e03      	subs	r3, r0, #0
 8007634:	d00f      	beq.n	8007656 <xQueueReceiveFromISR+0xaa>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d00c      	beq.n	8007656 <xQueueReceiveFromISR+0xaa>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2201      	movs	r2, #1
 8007640:	601a      	str	r2, [r3, #0]
 8007642:	e008      	b.n	8007656 <xQueueReceiveFromISR+0xaa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007644:	2317      	movs	r3, #23
 8007646:	18fb      	adds	r3, r7, r3
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	3301      	adds	r3, #1
 800764c:	b2db      	uxtb	r3, r3
 800764e:	b259      	sxtb	r1, r3
 8007650:	6a3b      	ldr	r3, [r7, #32]
 8007652:	2244      	movs	r2, #68	; 0x44
 8007654:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8007656:	2301      	movs	r3, #1
 8007658:	627b      	str	r3, [r7, #36]	; 0x24
 800765a:	e001      	b.n	8007660 <xQueueReceiveFromISR+0xb4>
		}
		else
		{
			xReturn = pdFAIL;
 800765c:	2300      	movs	r3, #0
 800765e:	627b      	str	r3, [r7, #36]	; 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8007660:	69fb      	ldr	r3, [r7, #28]
 8007662:	0018      	movs	r0, r3
 8007664:	f001 fd44 	bl	80090f0 <vClearInterruptMaskFromISR>

	return xReturn;
 8007668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800766a:	0018      	movs	r0, r3
 800766c:	46bd      	mov	sp, r7
 800766e:	b00b      	add	sp, #44	; 0x2c
 8007670:	bd90      	pop	{r4, r7, pc}

08007672 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007672:	b580      	push	{r7, lr}
 8007674:	b086      	sub	sp, #24
 8007676:	af00      	add	r7, sp, #0
 8007678:	60f8      	str	r0, [r7, #12]
 800767a:	60b9      	str	r1, [r7, #8]
 800767c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800767e:	2300      	movs	r3, #0
 8007680:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007686:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800768c:	2b00      	cmp	r3, #0
 800768e:	d10e      	bne.n	80076ae <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d14e      	bne.n	8007736 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	0018      	movs	r0, r3
 800769e:	f000 feeb 	bl	8008478 <xTaskPriorityDisinherit>
 80076a2:	0003      	movs	r3, r0
 80076a4:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2200      	movs	r2, #0
 80076aa:	605a      	str	r2, [r3, #4]
 80076ac:	e043      	b.n	8007736 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d119      	bne.n	80076e8 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	6898      	ldr	r0, [r3, #8]
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	0019      	movs	r1, r3
 80076c0:	f001 ff48 	bl	8009554 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	689a      	ldr	r2, [r3, #8]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076cc:	18d2      	adds	r2, r2, r3
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	689a      	ldr	r2, [r3, #8]
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	429a      	cmp	r2, r3
 80076dc:	d32b      	bcc.n	8007736 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	609a      	str	r2, [r3, #8]
 80076e6:	e026      	b.n	8007736 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	68d8      	ldr	r0, [r3, #12]
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	0019      	movs	r1, r3
 80076f4:	f001 ff2e 	bl	8009554 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	68da      	ldr	r2, [r3, #12]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007700:	425b      	negs	r3, r3
 8007702:	18d2      	adds	r2, r2, r3
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	68da      	ldr	r2, [r3, #12]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	429a      	cmp	r2, r3
 8007712:	d207      	bcs.n	8007724 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	685a      	ldr	r2, [r3, #4]
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800771c:	425b      	negs	r3, r3
 800771e:	18d2      	adds	r2, r2, r3
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2b02      	cmp	r3, #2
 8007728:	d105      	bne.n	8007736 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800772a:	693b      	ldr	r3, [r7, #16]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d002      	beq.n	8007736 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	3b01      	subs	r3, #1
 8007734:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007736:	693b      	ldr	r3, [r7, #16]
 8007738:	1c5a      	adds	r2, r3, #1
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800773e:	697b      	ldr	r3, [r7, #20]
}
 8007740:	0018      	movs	r0, r3
 8007742:	46bd      	mov	sp, r7
 8007744:	b006      	add	sp, #24
 8007746:	bd80      	pop	{r7, pc}

08007748 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b082      	sub	sp, #8
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007756:	2b00      	cmp	r3, #0
 8007758:	d018      	beq.n	800778c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	68da      	ldr	r2, [r3, #12]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007762:	18d2      	adds	r2, r2, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	68da      	ldr	r2, [r3, #12]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	429a      	cmp	r2, r3
 8007772:	d303      	bcc.n	800777c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681a      	ldr	r2, [r3, #0]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	68d9      	ldr	r1, [r3, #12]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	0018      	movs	r0, r3
 8007788:	f001 fee4 	bl	8009554 <memcpy>
	}
}
 800778c:	46c0      	nop			; (mov r8, r8)
 800778e:	46bd      	mov	sp, r7
 8007790:	b002      	add	sp, #8
 8007792:	bd80      	pop	{r7, pc}

08007794 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800779c:	f001 fc78 	bl	8009090 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80077a0:	230f      	movs	r3, #15
 80077a2:	18fb      	adds	r3, r7, r3
 80077a4:	687a      	ldr	r2, [r7, #4]
 80077a6:	2145      	movs	r1, #69	; 0x45
 80077a8:	5c52      	ldrb	r2, [r2, r1]
 80077aa:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80077ac:	e013      	b.n	80077d6 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d016      	beq.n	80077e4 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	3324      	adds	r3, #36	; 0x24
 80077ba:	0018      	movs	r0, r3
 80077bc:	f000 fca8 	bl	8008110 <xTaskRemoveFromEventList>
 80077c0:	1e03      	subs	r3, r0, #0
 80077c2:	d001      	beq.n	80077c8 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80077c4:	f000 fd64 	bl	8008290 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80077c8:	210f      	movs	r1, #15
 80077ca:	187b      	adds	r3, r7, r1
 80077cc:	781b      	ldrb	r3, [r3, #0]
 80077ce:	3b01      	subs	r3, #1
 80077d0:	b2da      	uxtb	r2, r3
 80077d2:	187b      	adds	r3, r7, r1
 80077d4:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80077d6:	230f      	movs	r3, #15
 80077d8:	18fb      	adds	r3, r7, r3
 80077da:	781b      	ldrb	r3, [r3, #0]
 80077dc:	b25b      	sxtb	r3, r3
 80077de:	2b00      	cmp	r3, #0
 80077e0:	dce5      	bgt.n	80077ae <prvUnlockQueue+0x1a>
 80077e2:	e000      	b.n	80077e6 <prvUnlockQueue+0x52>
					break;
 80077e4:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2245      	movs	r2, #69	; 0x45
 80077ea:	21ff      	movs	r1, #255	; 0xff
 80077ec:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80077ee:	f001 fc61 	bl	80090b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80077f2:	f001 fc4d 	bl	8009090 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80077f6:	230e      	movs	r3, #14
 80077f8:	18fb      	adds	r3, r7, r3
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	2144      	movs	r1, #68	; 0x44
 80077fe:	5c52      	ldrb	r2, [r2, r1]
 8007800:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007802:	e013      	b.n	800782c <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	691b      	ldr	r3, [r3, #16]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d016      	beq.n	800783a <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	3310      	adds	r3, #16
 8007810:	0018      	movs	r0, r3
 8007812:	f000 fc7d 	bl	8008110 <xTaskRemoveFromEventList>
 8007816:	1e03      	subs	r3, r0, #0
 8007818:	d001      	beq.n	800781e <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800781a:	f000 fd39 	bl	8008290 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800781e:	210e      	movs	r1, #14
 8007820:	187b      	adds	r3, r7, r1
 8007822:	781b      	ldrb	r3, [r3, #0]
 8007824:	3b01      	subs	r3, #1
 8007826:	b2da      	uxtb	r2, r3
 8007828:	187b      	adds	r3, r7, r1
 800782a:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800782c:	230e      	movs	r3, #14
 800782e:	18fb      	adds	r3, r7, r3
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	b25b      	sxtb	r3, r3
 8007834:	2b00      	cmp	r3, #0
 8007836:	dce5      	bgt.n	8007804 <prvUnlockQueue+0x70>
 8007838:	e000      	b.n	800783c <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800783a:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2244      	movs	r2, #68	; 0x44
 8007840:	21ff      	movs	r1, #255	; 0xff
 8007842:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8007844:	f001 fc36 	bl	80090b4 <vPortExitCritical>
}
 8007848:	46c0      	nop			; (mov r8, r8)
 800784a:	46bd      	mov	sp, r7
 800784c:	b004      	add	sp, #16
 800784e:	bd80      	pop	{r7, pc}

08007850 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b084      	sub	sp, #16
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007858:	f001 fc1a 	bl	8009090 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007860:	2b00      	cmp	r3, #0
 8007862:	d102      	bne.n	800786a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007864:	2301      	movs	r3, #1
 8007866:	60fb      	str	r3, [r7, #12]
 8007868:	e001      	b.n	800786e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800786a:	2300      	movs	r3, #0
 800786c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800786e:	f001 fc21 	bl	80090b4 <vPortExitCritical>

	return xReturn;
 8007872:	68fb      	ldr	r3, [r7, #12]
}
 8007874:	0018      	movs	r0, r3
 8007876:	46bd      	mov	sp, r7
 8007878:	b004      	add	sp, #16
 800787a:	bd80      	pop	{r7, pc}

0800787c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b084      	sub	sp, #16
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007884:	f001 fc04 	bl	8009090 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007890:	429a      	cmp	r2, r3
 8007892:	d102      	bne.n	800789a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007894:	2301      	movs	r3, #1
 8007896:	60fb      	str	r3, [r7, #12]
 8007898:	e001      	b.n	800789e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800789a:	2300      	movs	r3, #0
 800789c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800789e:	f001 fc09 	bl	80090b4 <vPortExitCritical>

	return xReturn;
 80078a2:	68fb      	ldr	r3, [r7, #12]
}
 80078a4:	0018      	movs	r0, r3
 80078a6:	46bd      	mov	sp, r7
 80078a8:	b004      	add	sp, #16
 80078aa:	bd80      	pop	{r7, pc}

080078ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b084      	sub	sp, #16
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80078b6:	2300      	movs	r3, #0
 80078b8:	60fb      	str	r3, [r7, #12]
 80078ba:	e015      	b.n	80078e8 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80078bc:	4b0e      	ldr	r3, [pc, #56]	; (80078f8 <vQueueAddToRegistry+0x4c>)
 80078be:	68fa      	ldr	r2, [r7, #12]
 80078c0:	00d2      	lsls	r2, r2, #3
 80078c2:	58d3      	ldr	r3, [r2, r3]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d10c      	bne.n	80078e2 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80078c8:	4b0b      	ldr	r3, [pc, #44]	; (80078f8 <vQueueAddToRegistry+0x4c>)
 80078ca:	68fa      	ldr	r2, [r7, #12]
 80078cc:	00d2      	lsls	r2, r2, #3
 80078ce:	6839      	ldr	r1, [r7, #0]
 80078d0:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80078d2:	4a09      	ldr	r2, [pc, #36]	; (80078f8 <vQueueAddToRegistry+0x4c>)
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	00db      	lsls	r3, r3, #3
 80078d8:	18d3      	adds	r3, r2, r3
 80078da:	3304      	adds	r3, #4
 80078dc:	687a      	ldr	r2, [r7, #4]
 80078de:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80078e0:	e005      	b.n	80078ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	3301      	adds	r3, #1
 80078e6:	60fb      	str	r3, [r7, #12]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2b07      	cmp	r3, #7
 80078ec:	d9e6      	bls.n	80078bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80078ee:	46c0      	nop			; (mov r8, r8)
 80078f0:	46bd      	mov	sp, r7
 80078f2:	b004      	add	sp, #16
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	46c0      	nop			; (mov r8, r8)
 80078f8:	20003914 	.word	0x20003914

080078fc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b086      	sub	sp, #24
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	60b9      	str	r1, [r7, #8]
 8007906:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800790c:	f001 fbc0 	bl	8009090 <vPortEnterCritical>
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	2244      	movs	r2, #68	; 0x44
 8007914:	5c9b      	ldrb	r3, [r3, r2]
 8007916:	b25b      	sxtb	r3, r3
 8007918:	3301      	adds	r3, #1
 800791a:	d103      	bne.n	8007924 <vQueueWaitForMessageRestricted+0x28>
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	2244      	movs	r2, #68	; 0x44
 8007920:	2100      	movs	r1, #0
 8007922:	5499      	strb	r1, [r3, r2]
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	2245      	movs	r2, #69	; 0x45
 8007928:	5c9b      	ldrb	r3, [r3, r2]
 800792a:	b25b      	sxtb	r3, r3
 800792c:	3301      	adds	r3, #1
 800792e:	d103      	bne.n	8007938 <vQueueWaitForMessageRestricted+0x3c>
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	2245      	movs	r2, #69	; 0x45
 8007934:	2100      	movs	r1, #0
 8007936:	5499      	strb	r1, [r3, r2]
 8007938:	f001 fbbc 	bl	80090b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007940:	2b00      	cmp	r3, #0
 8007942:	d106      	bne.n	8007952 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	3324      	adds	r3, #36	; 0x24
 8007948:	687a      	ldr	r2, [r7, #4]
 800794a:	68b9      	ldr	r1, [r7, #8]
 800794c:	0018      	movs	r0, r3
 800794e:	f000 fbb9 	bl	80080c4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	0018      	movs	r0, r3
 8007956:	f7ff ff1d 	bl	8007794 <prvUnlockQueue>
	}
 800795a:	46c0      	nop			; (mov r8, r8)
 800795c:	46bd      	mov	sp, r7
 800795e:	b006      	add	sp, #24
 8007960:	bd80      	pop	{r7, pc}

08007962 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007962:	b590      	push	{r4, r7, lr}
 8007964:	b08d      	sub	sp, #52	; 0x34
 8007966:	af04      	add	r7, sp, #16
 8007968:	60f8      	str	r0, [r7, #12]
 800796a:	60b9      	str	r1, [r7, #8]
 800796c:	607a      	str	r2, [r7, #4]
 800796e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007972:	2b00      	cmp	r3, #0
 8007974:	d101      	bne.n	800797a <xTaskCreateStatic+0x18>
 8007976:	b672      	cpsid	i
 8007978:	e7fe      	b.n	8007978 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800797a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800797c:	2b00      	cmp	r3, #0
 800797e:	d101      	bne.n	8007984 <xTaskCreateStatic+0x22>
 8007980:	b672      	cpsid	i
 8007982:	e7fe      	b.n	8007982 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007984:	2354      	movs	r3, #84	; 0x54
 8007986:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	2b54      	cmp	r3, #84	; 0x54
 800798c:	d001      	beq.n	8007992 <xTaskCreateStatic+0x30>
 800798e:	b672      	cpsid	i
 8007990:	e7fe      	b.n	8007990 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007994:	2b00      	cmp	r3, #0
 8007996:	d020      	beq.n	80079da <xTaskCreateStatic+0x78>
 8007998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800799a:	2b00      	cmp	r3, #0
 800799c:	d01d      	beq.n	80079da <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800799e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a0:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80079a2:	69fb      	ldr	r3, [r7, #28]
 80079a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80079a6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80079a8:	69fb      	ldr	r3, [r7, #28]
 80079aa:	2251      	movs	r2, #81	; 0x51
 80079ac:	2102      	movs	r1, #2
 80079ae:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80079b0:	683c      	ldr	r4, [r7, #0]
 80079b2:	687a      	ldr	r2, [r7, #4]
 80079b4:	68b9      	ldr	r1, [r7, #8]
 80079b6:	68f8      	ldr	r0, [r7, #12]
 80079b8:	2300      	movs	r3, #0
 80079ba:	9303      	str	r3, [sp, #12]
 80079bc:	69fb      	ldr	r3, [r7, #28]
 80079be:	9302      	str	r3, [sp, #8]
 80079c0:	2318      	movs	r3, #24
 80079c2:	18fb      	adds	r3, r7, r3
 80079c4:	9301      	str	r3, [sp, #4]
 80079c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079c8:	9300      	str	r3, [sp, #0]
 80079ca:	0023      	movs	r3, r4
 80079cc:	f000 f858 	bl	8007a80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079d0:	69fb      	ldr	r3, [r7, #28]
 80079d2:	0018      	movs	r0, r3
 80079d4:	f000 f8ce 	bl	8007b74 <prvAddNewTaskToReadyList>
 80079d8:	e001      	b.n	80079de <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 80079da:	2300      	movs	r3, #0
 80079dc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80079de:	69bb      	ldr	r3, [r7, #24]
	}
 80079e0:	0018      	movs	r0, r3
 80079e2:	46bd      	mov	sp, r7
 80079e4:	b009      	add	sp, #36	; 0x24
 80079e6:	bd90      	pop	{r4, r7, pc}

080079e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80079e8:	b590      	push	{r4, r7, lr}
 80079ea:	b08d      	sub	sp, #52	; 0x34
 80079ec:	af04      	add	r7, sp, #16
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	603b      	str	r3, [r7, #0]
 80079f4:	1dbb      	adds	r3, r7, #6
 80079f6:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079f8:	1dbb      	adds	r3, r7, #6
 80079fa:	881b      	ldrh	r3, [r3, #0]
 80079fc:	009b      	lsls	r3, r3, #2
 80079fe:	0018      	movs	r0, r3
 8007a00:	f001 fbde 	bl	80091c0 <pvPortMalloc>
 8007a04:	0003      	movs	r3, r0
 8007a06:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d010      	beq.n	8007a30 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8007a0e:	2054      	movs	r0, #84	; 0x54
 8007a10:	f001 fbd6 	bl	80091c0 <pvPortMalloc>
 8007a14:	0003      	movs	r3, r0
 8007a16:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8007a18:	69fb      	ldr	r3, [r7, #28]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d003      	beq.n	8007a26 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	697a      	ldr	r2, [r7, #20]
 8007a22:	631a      	str	r2, [r3, #48]	; 0x30
 8007a24:	e006      	b.n	8007a34 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	0018      	movs	r0, r3
 8007a2a:	f001 fc6f 	bl	800930c <vPortFree>
 8007a2e:	e001      	b.n	8007a34 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007a30:	2300      	movs	r3, #0
 8007a32:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007a34:	69fb      	ldr	r3, [r7, #28]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d01a      	beq.n	8007a70 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007a3a:	69fb      	ldr	r3, [r7, #28]
 8007a3c:	2251      	movs	r2, #81	; 0x51
 8007a3e:	2100      	movs	r1, #0
 8007a40:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007a42:	1dbb      	adds	r3, r7, #6
 8007a44:	881a      	ldrh	r2, [r3, #0]
 8007a46:	683c      	ldr	r4, [r7, #0]
 8007a48:	68b9      	ldr	r1, [r7, #8]
 8007a4a:	68f8      	ldr	r0, [r7, #12]
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	9303      	str	r3, [sp, #12]
 8007a50:	69fb      	ldr	r3, [r7, #28]
 8007a52:	9302      	str	r3, [sp, #8]
 8007a54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a56:	9301      	str	r3, [sp, #4]
 8007a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a5a:	9300      	str	r3, [sp, #0]
 8007a5c:	0023      	movs	r3, r4
 8007a5e:	f000 f80f 	bl	8007a80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	0018      	movs	r0, r3
 8007a66:	f000 f885 	bl	8007b74 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	61bb      	str	r3, [r7, #24]
 8007a6e:	e002      	b.n	8007a76 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a70:	2301      	movs	r3, #1
 8007a72:	425b      	negs	r3, r3
 8007a74:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a76:	69bb      	ldr	r3, [r7, #24]
	}
 8007a78:	0018      	movs	r0, r3
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	b009      	add	sp, #36	; 0x24
 8007a7e:	bd90      	pop	{r4, r7, pc}

08007a80 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b086      	sub	sp, #24
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	60f8      	str	r0, [r7, #12]
 8007a88:	60b9      	str	r1, [r7, #8]
 8007a8a:	607a      	str	r2, [r7, #4]
 8007a8c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4936      	ldr	r1, [pc, #216]	; (8007b70 <prvInitialiseNewTask+0xf0>)
 8007a96:	468c      	mov	ip, r1
 8007a98:	4463      	add	r3, ip
 8007a9a:	009b      	lsls	r3, r3, #2
 8007a9c:	18d3      	adds	r3, r2, r3
 8007a9e:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	2207      	movs	r2, #7
 8007aa4:	4393      	bics	r3, r2
 8007aa6:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	2207      	movs	r2, #7
 8007aac:	4013      	ands	r3, r2
 8007aae:	d001      	beq.n	8007ab4 <prvInitialiseNewTask+0x34>
 8007ab0:	b672      	cpsid	i
 8007ab2:	e7fe      	b.n	8007ab2 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	617b      	str	r3, [r7, #20]
 8007ab8:	e013      	b.n	8007ae2 <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007aba:	68ba      	ldr	r2, [r7, #8]
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	18d3      	adds	r3, r2, r3
 8007ac0:	7818      	ldrb	r0, [r3, #0]
 8007ac2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ac4:	2134      	movs	r1, #52	; 0x34
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	18d3      	adds	r3, r2, r3
 8007aca:	185b      	adds	r3, r3, r1
 8007acc:	1c02      	adds	r2, r0, #0
 8007ace:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8007ad0:	68ba      	ldr	r2, [r7, #8]
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	18d3      	adds	r3, r2, r3
 8007ad6:	781b      	ldrb	r3, [r3, #0]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d006      	beq.n	8007aea <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	3301      	adds	r3, #1
 8007ae0:	617b      	str	r3, [r7, #20]
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	2b0f      	cmp	r3, #15
 8007ae6:	d9e8      	bls.n	8007aba <prvInitialiseNewTask+0x3a>
 8007ae8:	e000      	b.n	8007aec <prvInitialiseNewTask+0x6c>
		{
			break;
 8007aea:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aee:	2243      	movs	r2, #67	; 0x43
 8007af0:	2100      	movs	r1, #0
 8007af2:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007af4:	6a3b      	ldr	r3, [r7, #32]
 8007af6:	2b06      	cmp	r3, #6
 8007af8:	d901      	bls.n	8007afe <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007afa:	2306      	movs	r3, #6
 8007afc:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b00:	6a3a      	ldr	r2, [r7, #32]
 8007b02:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b06:	6a3a      	ldr	r2, [r7, #32]
 8007b08:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b12:	3304      	adds	r3, #4
 8007b14:	0018      	movs	r0, r3
 8007b16:	f7ff f9dd 	bl	8006ed4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b1c:	3318      	adds	r3, #24
 8007b1e:	0018      	movs	r0, r3
 8007b20:	f7ff f9d8 	bl	8006ed4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007b28:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b2a:	6a3b      	ldr	r3, [r7, #32]
 8007b2c:	2207      	movs	r2, #7
 8007b2e:	1ad2      	subs	r2, r2, r3
 8007b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b32:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007b38:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b42:	2250      	movs	r2, #80	; 0x50
 8007b44:	2100      	movs	r1, #0
 8007b46:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007b48:	683a      	ldr	r2, [r7, #0]
 8007b4a:	68f9      	ldr	r1, [r7, #12]
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	0018      	movs	r0, r3
 8007b50:	f001 fa04 	bl	8008f5c <pxPortInitialiseStack>
 8007b54:	0002      	movs	r2, r0
 8007b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b58:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d002      	beq.n	8007b66 <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007b64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b66:	46c0      	nop			; (mov r8, r8)
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	b006      	add	sp, #24
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	46c0      	nop			; (mov r8, r8)
 8007b70:	3fffffff 	.word	0x3fffffff

08007b74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b082      	sub	sp, #8
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007b7c:	f001 fa88 	bl	8009090 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007b80:	4b28      	ldr	r3, [pc, #160]	; (8007c24 <prvAddNewTaskToReadyList+0xb0>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	1c5a      	adds	r2, r3, #1
 8007b86:	4b27      	ldr	r3, [pc, #156]	; (8007c24 <prvAddNewTaskToReadyList+0xb0>)
 8007b88:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8007b8a:	4b27      	ldr	r3, [pc, #156]	; (8007c28 <prvAddNewTaskToReadyList+0xb4>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d109      	bne.n	8007ba6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007b92:	4b25      	ldr	r3, [pc, #148]	; (8007c28 <prvAddNewTaskToReadyList+0xb4>)
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007b98:	4b22      	ldr	r3, [pc, #136]	; (8007c24 <prvAddNewTaskToReadyList+0xb0>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d110      	bne.n	8007bc2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007ba0:	f000 fb90 	bl	80082c4 <prvInitialiseTaskLists>
 8007ba4:	e00d      	b.n	8007bc2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007ba6:	4b21      	ldr	r3, [pc, #132]	; (8007c2c <prvAddNewTaskToReadyList+0xb8>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d109      	bne.n	8007bc2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007bae:	4b1e      	ldr	r3, [pc, #120]	; (8007c28 <prvAddNewTaskToReadyList+0xb4>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d802      	bhi.n	8007bc2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007bbc:	4b1a      	ldr	r3, [pc, #104]	; (8007c28 <prvAddNewTaskToReadyList+0xb4>)
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007bc2:	4b1b      	ldr	r3, [pc, #108]	; (8007c30 <prvAddNewTaskToReadyList+0xbc>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	1c5a      	adds	r2, r3, #1
 8007bc8:	4b19      	ldr	r3, [pc, #100]	; (8007c30 <prvAddNewTaskToReadyList+0xbc>)
 8007bca:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bd0:	4b18      	ldr	r3, [pc, #96]	; (8007c34 <prvAddNewTaskToReadyList+0xc0>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d903      	bls.n	8007be0 <prvAddNewTaskToReadyList+0x6c>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bdc:	4b15      	ldr	r3, [pc, #84]	; (8007c34 <prvAddNewTaskToReadyList+0xc0>)
 8007bde:	601a      	str	r2, [r3, #0]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007be4:	0013      	movs	r3, r2
 8007be6:	009b      	lsls	r3, r3, #2
 8007be8:	189b      	adds	r3, r3, r2
 8007bea:	009b      	lsls	r3, r3, #2
 8007bec:	4a12      	ldr	r2, [pc, #72]	; (8007c38 <prvAddNewTaskToReadyList+0xc4>)
 8007bee:	189a      	adds	r2, r3, r2
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	3304      	adds	r3, #4
 8007bf4:	0019      	movs	r1, r3
 8007bf6:	0010      	movs	r0, r2
 8007bf8:	f7ff f977 	bl	8006eea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007bfc:	f001 fa5a 	bl	80090b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007c00:	4b0a      	ldr	r3, [pc, #40]	; (8007c2c <prvAddNewTaskToReadyList+0xb8>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d008      	beq.n	8007c1a <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c08:	4b07      	ldr	r3, [pc, #28]	; (8007c28 <prvAddNewTaskToReadyList+0xb4>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d201      	bcs.n	8007c1a <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c16:	f001 fa2b 	bl	8009070 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c1a:	46c0      	nop			; (mov r8, r8)
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	b002      	add	sp, #8
 8007c20:	bd80      	pop	{r7, pc}
 8007c22:	46c0      	nop			; (mov r8, r8)
 8007c24:	200009b8 	.word	0x200009b8
 8007c28:	200008b8 	.word	0x200008b8
 8007c2c:	200009c4 	.word	0x200009c4
 8007c30:	200009d4 	.word	0x200009d4
 8007c34:	200009c0 	.word	0x200009c0
 8007c38:	200008bc 	.word	0x200008bc

08007c3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b084      	sub	sp, #16
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007c44:	2300      	movs	r3, #0
 8007c46:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d010      	beq.n	8007c70 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007c4e:	4b0d      	ldr	r3, [pc, #52]	; (8007c84 <vTaskDelay+0x48>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d001      	beq.n	8007c5a <vTaskDelay+0x1e>
 8007c56:	b672      	cpsid	i
 8007c58:	e7fe      	b.n	8007c58 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8007c5a:	f000 f869 	bl	8007d30 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2100      	movs	r1, #0
 8007c62:	0018      	movs	r0, r3
 8007c64:	f000 fdee 	bl	8008844 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007c68:	f000 f86e 	bl	8007d48 <xTaskResumeAll>
 8007c6c:	0003      	movs	r3, r0
 8007c6e:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d101      	bne.n	8007c7a <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8007c76:	f001 f9fb 	bl	8009070 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c7a:	46c0      	nop			; (mov r8, r8)
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	b004      	add	sp, #16
 8007c80:	bd80      	pop	{r7, pc}
 8007c82:	46c0      	nop			; (mov r8, r8)
 8007c84:	200009e0 	.word	0x200009e0

08007c88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007c88:	b590      	push	{r4, r7, lr}
 8007c8a:	b089      	sub	sp, #36	; 0x24
 8007c8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007c92:	2300      	movs	r3, #0
 8007c94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007c96:	003a      	movs	r2, r7
 8007c98:	1d39      	adds	r1, r7, #4
 8007c9a:	2308      	movs	r3, #8
 8007c9c:	18fb      	adds	r3, r7, r3
 8007c9e:	0018      	movs	r0, r3
 8007ca0:	f7f8 fcb4 	bl	800060c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ca4:	683c      	ldr	r4, [r7, #0]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	68ba      	ldr	r2, [r7, #8]
 8007caa:	491b      	ldr	r1, [pc, #108]	; (8007d18 <vTaskStartScheduler+0x90>)
 8007cac:	481b      	ldr	r0, [pc, #108]	; (8007d1c <vTaskStartScheduler+0x94>)
 8007cae:	9202      	str	r2, [sp, #8]
 8007cb0:	9301      	str	r3, [sp, #4]
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	9300      	str	r3, [sp, #0]
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	0022      	movs	r2, r4
 8007cba:	f7ff fe52 	bl	8007962 <xTaskCreateStatic>
 8007cbe:	0002      	movs	r2, r0
 8007cc0:	4b17      	ldr	r3, [pc, #92]	; (8007d20 <vTaskStartScheduler+0x98>)
 8007cc2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007cc4:	4b16      	ldr	r3, [pc, #88]	; (8007d20 <vTaskStartScheduler+0x98>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d002      	beq.n	8007cd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	60fb      	str	r3, [r7, #12]
 8007cd0:	e001      	b.n	8007cd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d103      	bne.n	8007ce4 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8007cdc:	f000 fe06 	bl	80088ec <xTimerCreateTimerTask>
 8007ce0:	0003      	movs	r3, r0
 8007ce2:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2b01      	cmp	r3, #1
 8007ce8:	d10d      	bne.n	8007d06 <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8007cea:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007cec:	4b0d      	ldr	r3, [pc, #52]	; (8007d24 <vTaskStartScheduler+0x9c>)
 8007cee:	2201      	movs	r2, #1
 8007cf0:	4252      	negs	r2, r2
 8007cf2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007cf4:	4b0c      	ldr	r3, [pc, #48]	; (8007d28 <vTaskStartScheduler+0xa0>)
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007cfa:	4b0c      	ldr	r3, [pc, #48]	; (8007d2c <vTaskStartScheduler+0xa4>)
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007d00:	f001 f992 	bl	8009028 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007d04:	e004      	b.n	8007d10 <vTaskStartScheduler+0x88>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	3301      	adds	r3, #1
 8007d0a:	d101      	bne.n	8007d10 <vTaskStartScheduler+0x88>
 8007d0c:	b672      	cpsid	i
 8007d0e:	e7fe      	b.n	8007d0e <vTaskStartScheduler+0x86>
}
 8007d10:	46c0      	nop			; (mov r8, r8)
 8007d12:	46bd      	mov	sp, r7
 8007d14:	b005      	add	sp, #20
 8007d16:	bd90      	pop	{r4, r7, pc}
 8007d18:	080096f0 	.word	0x080096f0
 8007d1c:	080082a5 	.word	0x080082a5
 8007d20:	200009dc 	.word	0x200009dc
 8007d24:	200009d8 	.word	0x200009d8
 8007d28:	200009c4 	.word	0x200009c4
 8007d2c:	200009bc 	.word	0x200009bc

08007d30 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007d34:	4b03      	ldr	r3, [pc, #12]	; (8007d44 <vTaskSuspendAll+0x14>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	1c5a      	adds	r2, r3, #1
 8007d3a:	4b02      	ldr	r3, [pc, #8]	; (8007d44 <vTaskSuspendAll+0x14>)
 8007d3c:	601a      	str	r2, [r3, #0]
}
 8007d3e:	46c0      	nop			; (mov r8, r8)
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}
 8007d44:	200009e0 	.word	0x200009e0

08007d48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b084      	sub	sp, #16
 8007d4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007d52:	2300      	movs	r3, #0
 8007d54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007d56:	4b3a      	ldr	r3, [pc, #232]	; (8007e40 <xTaskResumeAll+0xf8>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d101      	bne.n	8007d62 <xTaskResumeAll+0x1a>
 8007d5e:	b672      	cpsid	i
 8007d60:	e7fe      	b.n	8007d60 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007d62:	f001 f995 	bl	8009090 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007d66:	4b36      	ldr	r3, [pc, #216]	; (8007e40 <xTaskResumeAll+0xf8>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	1e5a      	subs	r2, r3, #1
 8007d6c:	4b34      	ldr	r3, [pc, #208]	; (8007e40 <xTaskResumeAll+0xf8>)
 8007d6e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d70:	4b33      	ldr	r3, [pc, #204]	; (8007e40 <xTaskResumeAll+0xf8>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d15b      	bne.n	8007e30 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007d78:	4b32      	ldr	r3, [pc, #200]	; (8007e44 <xTaskResumeAll+0xfc>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d057      	beq.n	8007e30 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d80:	e02f      	b.n	8007de2 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007d82:	4b31      	ldr	r3, [pc, #196]	; (8007e48 <xTaskResumeAll+0x100>)
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	68db      	ldr	r3, [r3, #12]
 8007d88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	3318      	adds	r3, #24
 8007d8e:	0018      	movs	r0, r3
 8007d90:	f7ff f903 	bl	8006f9a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	3304      	adds	r3, #4
 8007d98:	0018      	movs	r0, r3
 8007d9a:	f7ff f8fe 	bl	8006f9a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007da2:	4b2a      	ldr	r3, [pc, #168]	; (8007e4c <xTaskResumeAll+0x104>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d903      	bls.n	8007db2 <xTaskResumeAll+0x6a>
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dae:	4b27      	ldr	r3, [pc, #156]	; (8007e4c <xTaskResumeAll+0x104>)
 8007db0:	601a      	str	r2, [r3, #0]
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007db6:	0013      	movs	r3, r2
 8007db8:	009b      	lsls	r3, r3, #2
 8007dba:	189b      	adds	r3, r3, r2
 8007dbc:	009b      	lsls	r3, r3, #2
 8007dbe:	4a24      	ldr	r2, [pc, #144]	; (8007e50 <xTaskResumeAll+0x108>)
 8007dc0:	189a      	adds	r2, r3, r2
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	3304      	adds	r3, #4
 8007dc6:	0019      	movs	r1, r3
 8007dc8:	0010      	movs	r0, r2
 8007dca:	f7ff f88e 	bl	8006eea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dd2:	4b20      	ldr	r3, [pc, #128]	; (8007e54 <xTaskResumeAll+0x10c>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d302      	bcc.n	8007de2 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8007ddc:	4b1e      	ldr	r3, [pc, #120]	; (8007e58 <xTaskResumeAll+0x110>)
 8007dde:	2201      	movs	r2, #1
 8007de0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007de2:	4b19      	ldr	r3, [pc, #100]	; (8007e48 <xTaskResumeAll+0x100>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d1cb      	bne.n	8007d82 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d001      	beq.n	8007df4 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007df0:	f000 fb02 	bl	80083f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007df4:	4b19      	ldr	r3, [pc, #100]	; (8007e5c <xTaskResumeAll+0x114>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d00f      	beq.n	8007e20 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007e00:	f000 f83c 	bl	8007e7c <xTaskIncrementTick>
 8007e04:	1e03      	subs	r3, r0, #0
 8007e06:	d002      	beq.n	8007e0e <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8007e08:	4b13      	ldr	r3, [pc, #76]	; (8007e58 <xTaskResumeAll+0x110>)
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	3b01      	subs	r3, #1
 8007e12:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d1f2      	bne.n	8007e00 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8007e1a:	4b10      	ldr	r3, [pc, #64]	; (8007e5c <xTaskResumeAll+0x114>)
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007e20:	4b0d      	ldr	r3, [pc, #52]	; (8007e58 <xTaskResumeAll+0x110>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d003      	beq.n	8007e30 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007e2c:	f001 f920 	bl	8009070 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007e30:	f001 f940 	bl	80090b4 <vPortExitCritical>

	return xAlreadyYielded;
 8007e34:	68bb      	ldr	r3, [r7, #8]
}
 8007e36:	0018      	movs	r0, r3
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	b004      	add	sp, #16
 8007e3c:	bd80      	pop	{r7, pc}
 8007e3e:	46c0      	nop			; (mov r8, r8)
 8007e40:	200009e0 	.word	0x200009e0
 8007e44:	200009b8 	.word	0x200009b8
 8007e48:	20000978 	.word	0x20000978
 8007e4c:	200009c0 	.word	0x200009c0
 8007e50:	200008bc 	.word	0x200008bc
 8007e54:	200008b8 	.word	0x200008b8
 8007e58:	200009cc 	.word	0x200009cc
 8007e5c:	200009c8 	.word	0x200009c8

08007e60 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b082      	sub	sp, #8
 8007e64:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007e66:	4b04      	ldr	r3, [pc, #16]	; (8007e78 <xTaskGetTickCount+0x18>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007e6c:	687b      	ldr	r3, [r7, #4]
}
 8007e6e:	0018      	movs	r0, r3
 8007e70:	46bd      	mov	sp, r7
 8007e72:	b002      	add	sp, #8
 8007e74:	bd80      	pop	{r7, pc}
 8007e76:	46c0      	nop			; (mov r8, r8)
 8007e78:	200009bc 	.word	0x200009bc

08007e7c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b086      	sub	sp, #24
 8007e80:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007e82:	2300      	movs	r3, #0
 8007e84:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e86:	4b4c      	ldr	r3, [pc, #304]	; (8007fb8 <xTaskIncrementTick+0x13c>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d000      	beq.n	8007e90 <xTaskIncrementTick+0x14>
 8007e8e:	e083      	b.n	8007f98 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007e90:	4b4a      	ldr	r3, [pc, #296]	; (8007fbc <xTaskIncrementTick+0x140>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	3301      	adds	r3, #1
 8007e96:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007e98:	4b48      	ldr	r3, [pc, #288]	; (8007fbc <xTaskIncrementTick+0x140>)
 8007e9a:	693a      	ldr	r2, [r7, #16]
 8007e9c:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d117      	bne.n	8007ed4 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8007ea4:	4b46      	ldr	r3, [pc, #280]	; (8007fc0 <xTaskIncrementTick+0x144>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d001      	beq.n	8007eb2 <xTaskIncrementTick+0x36>
 8007eae:	b672      	cpsid	i
 8007eb0:	e7fe      	b.n	8007eb0 <xTaskIncrementTick+0x34>
 8007eb2:	4b43      	ldr	r3, [pc, #268]	; (8007fc0 <xTaskIncrementTick+0x144>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	60fb      	str	r3, [r7, #12]
 8007eb8:	4b42      	ldr	r3, [pc, #264]	; (8007fc4 <xTaskIncrementTick+0x148>)
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	4b40      	ldr	r3, [pc, #256]	; (8007fc0 <xTaskIncrementTick+0x144>)
 8007ebe:	601a      	str	r2, [r3, #0]
 8007ec0:	4b40      	ldr	r3, [pc, #256]	; (8007fc4 <xTaskIncrementTick+0x148>)
 8007ec2:	68fa      	ldr	r2, [r7, #12]
 8007ec4:	601a      	str	r2, [r3, #0]
 8007ec6:	4b40      	ldr	r3, [pc, #256]	; (8007fc8 <xTaskIncrementTick+0x14c>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	1c5a      	adds	r2, r3, #1
 8007ecc:	4b3e      	ldr	r3, [pc, #248]	; (8007fc8 <xTaskIncrementTick+0x14c>)
 8007ece:	601a      	str	r2, [r3, #0]
 8007ed0:	f000 fa92 	bl	80083f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007ed4:	4b3d      	ldr	r3, [pc, #244]	; (8007fcc <xTaskIncrementTick+0x150>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	693a      	ldr	r2, [r7, #16]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d34e      	bcc.n	8007f7c <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ede:	4b38      	ldr	r3, [pc, #224]	; (8007fc0 <xTaskIncrementTick+0x144>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d101      	bne.n	8007eec <xTaskIncrementTick+0x70>
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e000      	b.n	8007eee <xTaskIncrementTick+0x72>
 8007eec:	2300      	movs	r3, #0
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d004      	beq.n	8007efc <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ef2:	4b36      	ldr	r3, [pc, #216]	; (8007fcc <xTaskIncrementTick+0x150>)
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	4252      	negs	r2, r2
 8007ef8:	601a      	str	r2, [r3, #0]
					break;
 8007efa:	e03f      	b.n	8007f7c <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007efc:	4b30      	ldr	r3, [pc, #192]	; (8007fc0 <xTaskIncrementTick+0x144>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	68db      	ldr	r3, [r3, #12]
 8007f02:	68db      	ldr	r3, [r3, #12]
 8007f04:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007f0c:	693a      	ldr	r2, [r7, #16]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d203      	bcs.n	8007f1c <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007f14:	4b2d      	ldr	r3, [pc, #180]	; (8007fcc <xTaskIncrementTick+0x150>)
 8007f16:	687a      	ldr	r2, [r7, #4]
 8007f18:	601a      	str	r2, [r3, #0]
						break;
 8007f1a:	e02f      	b.n	8007f7c <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	3304      	adds	r3, #4
 8007f20:	0018      	movs	r0, r3
 8007f22:	f7ff f83a 	bl	8006f9a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d004      	beq.n	8007f38 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	3318      	adds	r3, #24
 8007f32:	0018      	movs	r0, r3
 8007f34:	f7ff f831 	bl	8006f9a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f3c:	4b24      	ldr	r3, [pc, #144]	; (8007fd0 <xTaskIncrementTick+0x154>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d903      	bls.n	8007f4c <xTaskIncrementTick+0xd0>
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f48:	4b21      	ldr	r3, [pc, #132]	; (8007fd0 <xTaskIncrementTick+0x154>)
 8007f4a:	601a      	str	r2, [r3, #0]
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f50:	0013      	movs	r3, r2
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	189b      	adds	r3, r3, r2
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	4a1e      	ldr	r2, [pc, #120]	; (8007fd4 <xTaskIncrementTick+0x158>)
 8007f5a:	189a      	adds	r2, r3, r2
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	3304      	adds	r3, #4
 8007f60:	0019      	movs	r1, r3
 8007f62:	0010      	movs	r0, r2
 8007f64:	f7fe ffc1 	bl	8006eea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f6c:	4b1a      	ldr	r3, [pc, #104]	; (8007fd8 <xTaskIncrementTick+0x15c>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d3b3      	bcc.n	8007ede <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8007f76:	2301      	movs	r3, #1
 8007f78:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f7a:	e7b0      	b.n	8007ede <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007f7c:	4b16      	ldr	r3, [pc, #88]	; (8007fd8 <xTaskIncrementTick+0x15c>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f82:	4914      	ldr	r1, [pc, #80]	; (8007fd4 <xTaskIncrementTick+0x158>)
 8007f84:	0013      	movs	r3, r2
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	189b      	adds	r3, r3, r2
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	585b      	ldr	r3, [r3, r1]
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d907      	bls.n	8007fa2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007f92:	2301      	movs	r3, #1
 8007f94:	617b      	str	r3, [r7, #20]
 8007f96:	e004      	b.n	8007fa2 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007f98:	4b10      	ldr	r3, [pc, #64]	; (8007fdc <xTaskIncrementTick+0x160>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	1c5a      	adds	r2, r3, #1
 8007f9e:	4b0f      	ldr	r3, [pc, #60]	; (8007fdc <xTaskIncrementTick+0x160>)
 8007fa0:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007fa2:	4b0f      	ldr	r3, [pc, #60]	; (8007fe0 <xTaskIncrementTick+0x164>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d001      	beq.n	8007fae <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8007faa:	2301      	movs	r3, #1
 8007fac:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007fae:	697b      	ldr	r3, [r7, #20]
}
 8007fb0:	0018      	movs	r0, r3
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	b006      	add	sp, #24
 8007fb6:	bd80      	pop	{r7, pc}
 8007fb8:	200009e0 	.word	0x200009e0
 8007fbc:	200009bc 	.word	0x200009bc
 8007fc0:	20000970 	.word	0x20000970
 8007fc4:	20000974 	.word	0x20000974
 8007fc8:	200009d0 	.word	0x200009d0
 8007fcc:	200009d8 	.word	0x200009d8
 8007fd0:	200009c0 	.word	0x200009c0
 8007fd4:	200008bc 	.word	0x200008bc
 8007fd8:	200008b8 	.word	0x200008b8
 8007fdc:	200009c8 	.word	0x200009c8
 8007fe0:	200009cc 	.word	0x200009cc

08007fe4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b082      	sub	sp, #8
 8007fe8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007fea:	4b22      	ldr	r3, [pc, #136]	; (8008074 <vTaskSwitchContext+0x90>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d003      	beq.n	8007ffa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007ff2:	4b21      	ldr	r3, [pc, #132]	; (8008078 <vTaskSwitchContext+0x94>)
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007ff8:	e037      	b.n	800806a <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 8007ffa:	4b1f      	ldr	r3, [pc, #124]	; (8008078 <vTaskSwitchContext+0x94>)
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008000:	4b1e      	ldr	r3, [pc, #120]	; (800807c <vTaskSwitchContext+0x98>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	607b      	str	r3, [r7, #4]
 8008006:	e007      	b.n	8008018 <vTaskSwitchContext+0x34>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d101      	bne.n	8008012 <vTaskSwitchContext+0x2e>
 800800e:	b672      	cpsid	i
 8008010:	e7fe      	b.n	8008010 <vTaskSwitchContext+0x2c>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	3b01      	subs	r3, #1
 8008016:	607b      	str	r3, [r7, #4]
 8008018:	4919      	ldr	r1, [pc, #100]	; (8008080 <vTaskSwitchContext+0x9c>)
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	0013      	movs	r3, r2
 800801e:	009b      	lsls	r3, r3, #2
 8008020:	189b      	adds	r3, r3, r2
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	585b      	ldr	r3, [r3, r1]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d0ee      	beq.n	8008008 <vTaskSwitchContext+0x24>
 800802a:	687a      	ldr	r2, [r7, #4]
 800802c:	0013      	movs	r3, r2
 800802e:	009b      	lsls	r3, r3, #2
 8008030:	189b      	adds	r3, r3, r2
 8008032:	009b      	lsls	r3, r3, #2
 8008034:	4a12      	ldr	r2, [pc, #72]	; (8008080 <vTaskSwitchContext+0x9c>)
 8008036:	189b      	adds	r3, r3, r2
 8008038:	603b      	str	r3, [r7, #0]
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	685a      	ldr	r2, [r3, #4]
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	605a      	str	r2, [r3, #4]
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	685a      	ldr	r2, [r3, #4]
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	3308      	adds	r3, #8
 800804c:	429a      	cmp	r2, r3
 800804e:	d104      	bne.n	800805a <vTaskSwitchContext+0x76>
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	685a      	ldr	r2, [r3, #4]
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	605a      	str	r2, [r3, #4]
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	68da      	ldr	r2, [r3, #12]
 8008060:	4b08      	ldr	r3, [pc, #32]	; (8008084 <vTaskSwitchContext+0xa0>)
 8008062:	601a      	str	r2, [r3, #0]
 8008064:	4b05      	ldr	r3, [pc, #20]	; (800807c <vTaskSwitchContext+0x98>)
 8008066:	687a      	ldr	r2, [r7, #4]
 8008068:	601a      	str	r2, [r3, #0]
}
 800806a:	46c0      	nop			; (mov r8, r8)
 800806c:	46bd      	mov	sp, r7
 800806e:	b002      	add	sp, #8
 8008070:	bd80      	pop	{r7, pc}
 8008072:	46c0      	nop			; (mov r8, r8)
 8008074:	200009e0 	.word	0x200009e0
 8008078:	200009cc 	.word	0x200009cc
 800807c:	200009c0 	.word	0x200009c0
 8008080:	200008bc 	.word	0x200008bc
 8008084:	200008b8 	.word	0x200008b8

08008088 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b082      	sub	sp, #8
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
 8008090:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d101      	bne.n	800809c <vTaskPlaceOnEventList+0x14>
 8008098:	b672      	cpsid	i
 800809a:	e7fe      	b.n	800809a <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800809c:	4b08      	ldr	r3, [pc, #32]	; (80080c0 <vTaskPlaceOnEventList+0x38>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	3318      	adds	r3, #24
 80080a2:	001a      	movs	r2, r3
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	0011      	movs	r1, r2
 80080a8:	0018      	movs	r0, r3
 80080aa:	f7fe ff40 	bl	8006f2e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	2101      	movs	r1, #1
 80080b2:	0018      	movs	r0, r3
 80080b4:	f000 fbc6 	bl	8008844 <prvAddCurrentTaskToDelayedList>
}
 80080b8:	46c0      	nop			; (mov r8, r8)
 80080ba:	46bd      	mov	sp, r7
 80080bc:	b002      	add	sp, #8
 80080be:	bd80      	pop	{r7, pc}
 80080c0:	200008b8 	.word	0x200008b8

080080c4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b084      	sub	sp, #16
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	60b9      	str	r1, [r7, #8]
 80080ce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d101      	bne.n	80080da <vTaskPlaceOnEventListRestricted+0x16>
 80080d6:	b672      	cpsid	i
 80080d8:	e7fe      	b.n	80080d8 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80080da:	4b0c      	ldr	r3, [pc, #48]	; (800810c <vTaskPlaceOnEventListRestricted+0x48>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	3318      	adds	r3, #24
 80080e0:	001a      	movs	r2, r3
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	0011      	movs	r1, r2
 80080e6:	0018      	movs	r0, r3
 80080e8:	f7fe feff 	bl	8006eea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d002      	beq.n	80080f8 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 80080f2:	2301      	movs	r3, #1
 80080f4:	425b      	negs	r3, r3
 80080f6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80080f8:	687a      	ldr	r2, [r7, #4]
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	0011      	movs	r1, r2
 80080fe:	0018      	movs	r0, r3
 8008100:	f000 fba0 	bl	8008844 <prvAddCurrentTaskToDelayedList>
	}
 8008104:	46c0      	nop			; (mov r8, r8)
 8008106:	46bd      	mov	sp, r7
 8008108:	b004      	add	sp, #16
 800810a:	bd80      	pop	{r7, pc}
 800810c:	200008b8 	.word	0x200008b8

08008110 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b084      	sub	sp, #16
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	68db      	ldr	r3, [r3, #12]
 800811c:	68db      	ldr	r3, [r3, #12]
 800811e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d101      	bne.n	800812a <xTaskRemoveFromEventList+0x1a>
 8008126:	b672      	cpsid	i
 8008128:	e7fe      	b.n	8008128 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	3318      	adds	r3, #24
 800812e:	0018      	movs	r0, r3
 8008130:	f7fe ff33 	bl	8006f9a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008134:	4b1e      	ldr	r3, [pc, #120]	; (80081b0 <xTaskRemoveFromEventList+0xa0>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d11d      	bne.n	8008178 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	3304      	adds	r3, #4
 8008140:	0018      	movs	r0, r3
 8008142:	f7fe ff2a 	bl	8006f9a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800814a:	4b1a      	ldr	r3, [pc, #104]	; (80081b4 <xTaskRemoveFromEventList+0xa4>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	429a      	cmp	r2, r3
 8008150:	d903      	bls.n	800815a <xTaskRemoveFromEventList+0x4a>
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008156:	4b17      	ldr	r3, [pc, #92]	; (80081b4 <xTaskRemoveFromEventList+0xa4>)
 8008158:	601a      	str	r2, [r3, #0]
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800815e:	0013      	movs	r3, r2
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	189b      	adds	r3, r3, r2
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	4a14      	ldr	r2, [pc, #80]	; (80081b8 <xTaskRemoveFromEventList+0xa8>)
 8008168:	189a      	adds	r2, r3, r2
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	3304      	adds	r3, #4
 800816e:	0019      	movs	r1, r3
 8008170:	0010      	movs	r0, r2
 8008172:	f7fe feba 	bl	8006eea <vListInsertEnd>
 8008176:	e007      	b.n	8008188 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	3318      	adds	r3, #24
 800817c:	001a      	movs	r2, r3
 800817e:	4b0f      	ldr	r3, [pc, #60]	; (80081bc <xTaskRemoveFromEventList+0xac>)
 8008180:	0011      	movs	r1, r2
 8008182:	0018      	movs	r0, r3
 8008184:	f7fe feb1 	bl	8006eea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800818c:	4b0c      	ldr	r3, [pc, #48]	; (80081c0 <xTaskRemoveFromEventList+0xb0>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008192:	429a      	cmp	r2, r3
 8008194:	d905      	bls.n	80081a2 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008196:	2301      	movs	r3, #1
 8008198:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800819a:	4b0a      	ldr	r3, [pc, #40]	; (80081c4 <xTaskRemoveFromEventList+0xb4>)
 800819c:	2201      	movs	r2, #1
 800819e:	601a      	str	r2, [r3, #0]
 80081a0:	e001      	b.n	80081a6 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 80081a2:	2300      	movs	r3, #0
 80081a4:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80081a6:	68fb      	ldr	r3, [r7, #12]
}
 80081a8:	0018      	movs	r0, r3
 80081aa:	46bd      	mov	sp, r7
 80081ac:	b004      	add	sp, #16
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	200009e0 	.word	0x200009e0
 80081b4:	200009c0 	.word	0x200009c0
 80081b8:	200008bc 	.word	0x200008bc
 80081bc:	20000978 	.word	0x20000978
 80081c0:	200008b8 	.word	0x200008b8
 80081c4:	200009cc 	.word	0x200009cc

080081c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b082      	sub	sp, #8
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80081d0:	4b05      	ldr	r3, [pc, #20]	; (80081e8 <vTaskInternalSetTimeOutState+0x20>)
 80081d2:	681a      	ldr	r2, [r3, #0]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80081d8:	4b04      	ldr	r3, [pc, #16]	; (80081ec <vTaskInternalSetTimeOutState+0x24>)
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	605a      	str	r2, [r3, #4]
}
 80081e0:	46c0      	nop			; (mov r8, r8)
 80081e2:	46bd      	mov	sp, r7
 80081e4:	b002      	add	sp, #8
 80081e6:	bd80      	pop	{r7, pc}
 80081e8:	200009d0 	.word	0x200009d0
 80081ec:	200009bc 	.word	0x200009bc

080081f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b086      	sub	sp, #24
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
 80081f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d101      	bne.n	8008204 <xTaskCheckForTimeOut+0x14>
 8008200:	b672      	cpsid	i
 8008202:	e7fe      	b.n	8008202 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d101      	bne.n	800820e <xTaskCheckForTimeOut+0x1e>
 800820a:	b672      	cpsid	i
 800820c:	e7fe      	b.n	800820c <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800820e:	f000 ff3f 	bl	8009090 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008212:	4b1d      	ldr	r3, [pc, #116]	; (8008288 <xTaskCheckForTimeOut+0x98>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	685b      	ldr	r3, [r3, #4]
 800821c:	693a      	ldr	r2, [r7, #16]
 800821e:	1ad3      	subs	r3, r2, r3
 8008220:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	3301      	adds	r3, #1
 8008228:	d102      	bne.n	8008230 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800822a:	2300      	movs	r3, #0
 800822c:	617b      	str	r3, [r7, #20]
 800822e:	e024      	b.n	800827a <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	4b15      	ldr	r3, [pc, #84]	; (800828c <xTaskCheckForTimeOut+0x9c>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	429a      	cmp	r2, r3
 800823a:	d007      	beq.n	800824c <xTaskCheckForTimeOut+0x5c>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	693a      	ldr	r2, [r7, #16]
 8008242:	429a      	cmp	r2, r3
 8008244:	d302      	bcc.n	800824c <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008246:	2301      	movs	r3, #1
 8008248:	617b      	str	r3, [r7, #20]
 800824a:	e016      	b.n	800827a <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	68fa      	ldr	r2, [r7, #12]
 8008252:	429a      	cmp	r2, r3
 8008254:	d20c      	bcs.n	8008270 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	681a      	ldr	r2, [r3, #0]
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	1ad2      	subs	r2, r2, r3
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	0018      	movs	r0, r3
 8008266:	f7ff ffaf 	bl	80081c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800826a:	2300      	movs	r3, #0
 800826c:	617b      	str	r3, [r7, #20]
 800826e:	e004      	b.n	800827a <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	2200      	movs	r2, #0
 8008274:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008276:	2301      	movs	r3, #1
 8008278:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800827a:	f000 ff1b 	bl	80090b4 <vPortExitCritical>

	return xReturn;
 800827e:	697b      	ldr	r3, [r7, #20]
}
 8008280:	0018      	movs	r0, r3
 8008282:	46bd      	mov	sp, r7
 8008284:	b006      	add	sp, #24
 8008286:	bd80      	pop	{r7, pc}
 8008288:	200009bc 	.word	0x200009bc
 800828c:	200009d0 	.word	0x200009d0

08008290 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008290:	b580      	push	{r7, lr}
 8008292:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008294:	4b02      	ldr	r3, [pc, #8]	; (80082a0 <vTaskMissedYield+0x10>)
 8008296:	2201      	movs	r2, #1
 8008298:	601a      	str	r2, [r3, #0]
}
 800829a:	46c0      	nop			; (mov r8, r8)
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}
 80082a0:	200009cc 	.word	0x200009cc

080082a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b082      	sub	sp, #8
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80082ac:	f000 f84e 	bl	800834c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80082b0:	4b03      	ldr	r3, [pc, #12]	; (80082c0 <prvIdleTask+0x1c>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d9f9      	bls.n	80082ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80082b8:	f000 feda 	bl	8009070 <vPortYield>
		prvCheckTasksWaitingTermination();
 80082bc:	e7f6      	b.n	80082ac <prvIdleTask+0x8>
 80082be:	46c0      	nop			; (mov r8, r8)
 80082c0:	200008bc 	.word	0x200008bc

080082c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b082      	sub	sp, #8
 80082c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80082ca:	2300      	movs	r3, #0
 80082cc:	607b      	str	r3, [r7, #4]
 80082ce:	e00c      	b.n	80082ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	0013      	movs	r3, r2
 80082d4:	009b      	lsls	r3, r3, #2
 80082d6:	189b      	adds	r3, r3, r2
 80082d8:	009b      	lsls	r3, r3, #2
 80082da:	4a14      	ldr	r2, [pc, #80]	; (800832c <prvInitialiseTaskLists+0x68>)
 80082dc:	189b      	adds	r3, r3, r2
 80082de:	0018      	movs	r0, r3
 80082e0:	f7fe fdda 	bl	8006e98 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	3301      	adds	r3, #1
 80082e8:	607b      	str	r3, [r7, #4]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2b06      	cmp	r3, #6
 80082ee:	d9ef      	bls.n	80082d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80082f0:	4b0f      	ldr	r3, [pc, #60]	; (8008330 <prvInitialiseTaskLists+0x6c>)
 80082f2:	0018      	movs	r0, r3
 80082f4:	f7fe fdd0 	bl	8006e98 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80082f8:	4b0e      	ldr	r3, [pc, #56]	; (8008334 <prvInitialiseTaskLists+0x70>)
 80082fa:	0018      	movs	r0, r3
 80082fc:	f7fe fdcc 	bl	8006e98 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008300:	4b0d      	ldr	r3, [pc, #52]	; (8008338 <prvInitialiseTaskLists+0x74>)
 8008302:	0018      	movs	r0, r3
 8008304:	f7fe fdc8 	bl	8006e98 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008308:	4b0c      	ldr	r3, [pc, #48]	; (800833c <prvInitialiseTaskLists+0x78>)
 800830a:	0018      	movs	r0, r3
 800830c:	f7fe fdc4 	bl	8006e98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008310:	4b0b      	ldr	r3, [pc, #44]	; (8008340 <prvInitialiseTaskLists+0x7c>)
 8008312:	0018      	movs	r0, r3
 8008314:	f7fe fdc0 	bl	8006e98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008318:	4b0a      	ldr	r3, [pc, #40]	; (8008344 <prvInitialiseTaskLists+0x80>)
 800831a:	4a05      	ldr	r2, [pc, #20]	; (8008330 <prvInitialiseTaskLists+0x6c>)
 800831c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800831e:	4b0a      	ldr	r3, [pc, #40]	; (8008348 <prvInitialiseTaskLists+0x84>)
 8008320:	4a04      	ldr	r2, [pc, #16]	; (8008334 <prvInitialiseTaskLists+0x70>)
 8008322:	601a      	str	r2, [r3, #0]
}
 8008324:	46c0      	nop			; (mov r8, r8)
 8008326:	46bd      	mov	sp, r7
 8008328:	b002      	add	sp, #8
 800832a:	bd80      	pop	{r7, pc}
 800832c:	200008bc 	.word	0x200008bc
 8008330:	20000948 	.word	0x20000948
 8008334:	2000095c 	.word	0x2000095c
 8008338:	20000978 	.word	0x20000978
 800833c:	2000098c 	.word	0x2000098c
 8008340:	200009a4 	.word	0x200009a4
 8008344:	20000970 	.word	0x20000970
 8008348:	20000974 	.word	0x20000974

0800834c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b082      	sub	sp, #8
 8008350:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008352:	e01a      	b.n	800838a <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8008354:	f000 fe9c 	bl	8009090 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008358:	4b10      	ldr	r3, [pc, #64]	; (800839c <prvCheckTasksWaitingTermination+0x50>)
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	68db      	ldr	r3, [r3, #12]
 800835e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	3304      	adds	r3, #4
 8008364:	0018      	movs	r0, r3
 8008366:	f7fe fe18 	bl	8006f9a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800836a:	4b0d      	ldr	r3, [pc, #52]	; (80083a0 <prvCheckTasksWaitingTermination+0x54>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	1e5a      	subs	r2, r3, #1
 8008370:	4b0b      	ldr	r3, [pc, #44]	; (80083a0 <prvCheckTasksWaitingTermination+0x54>)
 8008372:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008374:	4b0b      	ldr	r3, [pc, #44]	; (80083a4 <prvCheckTasksWaitingTermination+0x58>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	1e5a      	subs	r2, r3, #1
 800837a:	4b0a      	ldr	r3, [pc, #40]	; (80083a4 <prvCheckTasksWaitingTermination+0x58>)
 800837c:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800837e:	f000 fe99 	bl	80090b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	0018      	movs	r0, r3
 8008386:	f000 f80f 	bl	80083a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800838a:	4b06      	ldr	r3, [pc, #24]	; (80083a4 <prvCheckTasksWaitingTermination+0x58>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d1e0      	bne.n	8008354 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008392:	46c0      	nop			; (mov r8, r8)
 8008394:	46bd      	mov	sp, r7
 8008396:	b002      	add	sp, #8
 8008398:	bd80      	pop	{r7, pc}
 800839a:	46c0      	nop			; (mov r8, r8)
 800839c:	2000098c 	.word	0x2000098c
 80083a0:	200009b8 	.word	0x200009b8
 80083a4:	200009a0 	.word	0x200009a0

080083a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b082      	sub	sp, #8
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2251      	movs	r2, #81	; 0x51
 80083b4:	5c9b      	ldrb	r3, [r3, r2]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d109      	bne.n	80083ce <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083be:	0018      	movs	r0, r3
 80083c0:	f000 ffa4 	bl	800930c <vPortFree>
				vPortFree( pxTCB );
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	0018      	movs	r0, r3
 80083c8:	f000 ffa0 	bl	800930c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80083cc:	e010      	b.n	80083f0 <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2251      	movs	r2, #81	; 0x51
 80083d2:	5c9b      	ldrb	r3, [r3, r2]
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d104      	bne.n	80083e2 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	0018      	movs	r0, r3
 80083dc:	f000 ff96 	bl	800930c <vPortFree>
	}
 80083e0:	e006      	b.n	80083f0 <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2251      	movs	r2, #81	; 0x51
 80083e6:	5c9b      	ldrb	r3, [r3, r2]
 80083e8:	2b02      	cmp	r3, #2
 80083ea:	d001      	beq.n	80083f0 <prvDeleteTCB+0x48>
 80083ec:	b672      	cpsid	i
 80083ee:	e7fe      	b.n	80083ee <prvDeleteTCB+0x46>
	}
 80083f0:	46c0      	nop			; (mov r8, r8)
 80083f2:	46bd      	mov	sp, r7
 80083f4:	b002      	add	sp, #8
 80083f6:	bd80      	pop	{r7, pc}

080083f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b082      	sub	sp, #8
 80083fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80083fe:	4b0e      	ldr	r3, [pc, #56]	; (8008438 <prvResetNextTaskUnblockTime+0x40>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d101      	bne.n	800840c <prvResetNextTaskUnblockTime+0x14>
 8008408:	2301      	movs	r3, #1
 800840a:	e000      	b.n	800840e <prvResetNextTaskUnblockTime+0x16>
 800840c:	2300      	movs	r3, #0
 800840e:	2b00      	cmp	r3, #0
 8008410:	d004      	beq.n	800841c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008412:	4b0a      	ldr	r3, [pc, #40]	; (800843c <prvResetNextTaskUnblockTime+0x44>)
 8008414:	2201      	movs	r2, #1
 8008416:	4252      	negs	r2, r2
 8008418:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800841a:	e008      	b.n	800842e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800841c:	4b06      	ldr	r3, [pc, #24]	; (8008438 <prvResetNextTaskUnblockTime+0x40>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	68db      	ldr	r3, [r3, #12]
 8008422:	68db      	ldr	r3, [r3, #12]
 8008424:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	685a      	ldr	r2, [r3, #4]
 800842a:	4b04      	ldr	r3, [pc, #16]	; (800843c <prvResetNextTaskUnblockTime+0x44>)
 800842c:	601a      	str	r2, [r3, #0]
}
 800842e:	46c0      	nop			; (mov r8, r8)
 8008430:	46bd      	mov	sp, r7
 8008432:	b002      	add	sp, #8
 8008434:	bd80      	pop	{r7, pc}
 8008436:	46c0      	nop			; (mov r8, r8)
 8008438:	20000970 	.word	0x20000970
 800843c:	200009d8 	.word	0x200009d8

08008440 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008440:	b580      	push	{r7, lr}
 8008442:	b082      	sub	sp, #8
 8008444:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008446:	4b0a      	ldr	r3, [pc, #40]	; (8008470 <xTaskGetSchedulerState+0x30>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d102      	bne.n	8008454 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800844e:	2301      	movs	r3, #1
 8008450:	607b      	str	r3, [r7, #4]
 8008452:	e008      	b.n	8008466 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008454:	4b07      	ldr	r3, [pc, #28]	; (8008474 <xTaskGetSchedulerState+0x34>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d102      	bne.n	8008462 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800845c:	2302      	movs	r3, #2
 800845e:	607b      	str	r3, [r7, #4]
 8008460:	e001      	b.n	8008466 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008462:	2300      	movs	r3, #0
 8008464:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008466:	687b      	ldr	r3, [r7, #4]
	}
 8008468:	0018      	movs	r0, r3
 800846a:	46bd      	mov	sp, r7
 800846c:	b002      	add	sp, #8
 800846e:	bd80      	pop	{r7, pc}
 8008470:	200009c4 	.word	0x200009c4
 8008474:	200009e0 	.word	0x200009e0

08008478 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008478:	b580      	push	{r7, lr}
 800847a:	b084      	sub	sp, #16
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008484:	2300      	movs	r3, #0
 8008486:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d044      	beq.n	8008518 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800848e:	4b25      	ldr	r3, [pc, #148]	; (8008524 <xTaskPriorityDisinherit+0xac>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	68ba      	ldr	r2, [r7, #8]
 8008494:	429a      	cmp	r2, r3
 8008496:	d001      	beq.n	800849c <xTaskPriorityDisinherit+0x24>
 8008498:	b672      	cpsid	i
 800849a:	e7fe      	b.n	800849a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d101      	bne.n	80084a8 <xTaskPriorityDisinherit+0x30>
 80084a4:	b672      	cpsid	i
 80084a6:	e7fe      	b.n	80084a6 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084ac:	1e5a      	subs	r2, r3, #1
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084ba:	429a      	cmp	r2, r3
 80084bc:	d02c      	beq.n	8008518 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d128      	bne.n	8008518 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	3304      	adds	r3, #4
 80084ca:	0018      	movs	r0, r3
 80084cc:	f7fe fd65 	bl	8006f9a <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084dc:	2207      	movs	r2, #7
 80084de:	1ad2      	subs	r2, r2, r3
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084e8:	4b0f      	ldr	r3, [pc, #60]	; (8008528 <xTaskPriorityDisinherit+0xb0>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	429a      	cmp	r2, r3
 80084ee:	d903      	bls.n	80084f8 <xTaskPriorityDisinherit+0x80>
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084f4:	4b0c      	ldr	r3, [pc, #48]	; (8008528 <xTaskPriorityDisinherit+0xb0>)
 80084f6:	601a      	str	r2, [r3, #0]
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084fc:	0013      	movs	r3, r2
 80084fe:	009b      	lsls	r3, r3, #2
 8008500:	189b      	adds	r3, r3, r2
 8008502:	009b      	lsls	r3, r3, #2
 8008504:	4a09      	ldr	r2, [pc, #36]	; (800852c <xTaskPriorityDisinherit+0xb4>)
 8008506:	189a      	adds	r2, r3, r2
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	3304      	adds	r3, #4
 800850c:	0019      	movs	r1, r3
 800850e:	0010      	movs	r0, r2
 8008510:	f7fe fceb 	bl	8006eea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008514:	2301      	movs	r3, #1
 8008516:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008518:	68fb      	ldr	r3, [r7, #12]
	}
 800851a:	0018      	movs	r0, r3
 800851c:	46bd      	mov	sp, r7
 800851e:	b004      	add	sp, #16
 8008520:	bd80      	pop	{r7, pc}
 8008522:	46c0      	nop			; (mov r8, r8)
 8008524:	200008b8 	.word	0x200008b8
 8008528:	200009c0 	.word	0x200009c0
 800852c:	200008bc 	.word	0x200008bc

08008530 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8008530:	b580      	push	{r7, lr}
 8008532:	b086      	sub	sp, #24
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	60b9      	str	r1, [r7, #8]
 800853a:	607a      	str	r2, [r7, #4]
 800853c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800853e:	f000 fda7 	bl	8009090 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008542:	4b24      	ldr	r3, [pc, #144]	; (80085d4 <xTaskNotifyWait+0xa4>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	2250      	movs	r2, #80	; 0x50
 8008548:	5c9b      	ldrb	r3, [r3, r2]
 800854a:	b2db      	uxtb	r3, r3
 800854c:	2b02      	cmp	r3, #2
 800854e:	d015      	beq.n	800857c <xTaskNotifyWait+0x4c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8008550:	4b20      	ldr	r3, [pc, #128]	; (80085d4 <xTaskNotifyWait+0xa4>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008556:	68f9      	ldr	r1, [r7, #12]
 8008558:	43c9      	mvns	r1, r1
 800855a:	400a      	ands	r2, r1
 800855c:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800855e:	4b1d      	ldr	r3, [pc, #116]	; (80085d4 <xTaskNotifyWait+0xa4>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	2250      	movs	r2, #80	; 0x50
 8008564:	2101      	movs	r1, #1
 8008566:	5499      	strb	r1, [r3, r2]

				if( xTicksToWait > ( TickType_t ) 0 )
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d006      	beq.n	800857c <xTaskNotifyWait+0x4c>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	2101      	movs	r1, #1
 8008572:	0018      	movs	r0, r3
 8008574:	f000 f966 	bl	8008844 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008578:	f000 fd7a 	bl	8009070 <vPortYield>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800857c:	f000 fd9a 	bl	80090b4 <vPortExitCritical>

		taskENTER_CRITICAL();
 8008580:	f000 fd86 	bl	8009090 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d004      	beq.n	8008594 <xTaskNotifyWait+0x64>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800858a:	4b12      	ldr	r3, [pc, #72]	; (80085d4 <xTaskNotifyWait+0xa4>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008594:	4b0f      	ldr	r3, [pc, #60]	; (80085d4 <xTaskNotifyWait+0xa4>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	2250      	movs	r2, #80	; 0x50
 800859a:	5c9b      	ldrb	r3, [r3, r2]
 800859c:	b2db      	uxtb	r3, r3
 800859e:	2b02      	cmp	r3, #2
 80085a0:	d002      	beq.n	80085a8 <xTaskNotifyWait+0x78>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80085a2:	2300      	movs	r3, #0
 80085a4:	617b      	str	r3, [r7, #20]
 80085a6:	e008      	b.n	80085ba <xTaskNotifyWait+0x8a>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80085a8:	4b0a      	ldr	r3, [pc, #40]	; (80085d4 <xTaskNotifyWait+0xa4>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80085ae:	68b9      	ldr	r1, [r7, #8]
 80085b0:	43c9      	mvns	r1, r1
 80085b2:	400a      	ands	r2, r1
 80085b4:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 80085b6:	2301      	movs	r3, #1
 80085b8:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80085ba:	4b06      	ldr	r3, [pc, #24]	; (80085d4 <xTaskNotifyWait+0xa4>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	2250      	movs	r2, #80	; 0x50
 80085c0:	2100      	movs	r1, #0
 80085c2:	5499      	strb	r1, [r3, r2]
		}
		taskEXIT_CRITICAL();
 80085c4:	f000 fd76 	bl	80090b4 <vPortExitCritical>

		return xReturn;
 80085c8:	697b      	ldr	r3, [r7, #20]
	}
 80085ca:	0018      	movs	r0, r3
 80085cc:	46bd      	mov	sp, r7
 80085ce:	b006      	add	sp, #24
 80085d0:	bd80      	pop	{r7, pc}
 80085d2:	46c0      	nop			; (mov r8, r8)
 80085d4:	200008b8 	.word	0x200008b8

080085d8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b088      	sub	sp, #32
 80085dc:	af00      	add	r7, sp, #0
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	603b      	str	r3, [r7, #0]
 80085e4:	1dfb      	adds	r3, r7, #7
 80085e6:	701a      	strb	r2, [r3, #0]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80085e8:	2301      	movs	r3, #1
 80085ea:	61fb      	str	r3, [r7, #28]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d101      	bne.n	80085f6 <xTaskGenericNotify+0x1e>
 80085f2:	b672      	cpsid	i
 80085f4:	e7fe      	b.n	80085f4 <xTaskGenericNotify+0x1c>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	61bb      	str	r3, [r7, #24]

		taskENTER_CRITICAL();
 80085fa:	f000 fd49 	bl	8009090 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d003      	beq.n	800860c <xTaskGenericNotify+0x34>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008604:	69bb      	ldr	r3, [r7, #24]
 8008606:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800860c:	2317      	movs	r3, #23
 800860e:	18fb      	adds	r3, r7, r3
 8008610:	69ba      	ldr	r2, [r7, #24]
 8008612:	2150      	movs	r1, #80	; 0x50
 8008614:	5c52      	ldrb	r2, [r2, r1]
 8008616:	701a      	strb	r2, [r3, #0]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	2250      	movs	r2, #80	; 0x50
 800861c:	2102      	movs	r1, #2
 800861e:	5499      	strb	r1, [r3, r2]

			switch( eAction )
 8008620:	1dfb      	adds	r3, r7, #7
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	2b04      	cmp	r3, #4
 8008626:	d822      	bhi.n	800866e <xTaskGenericNotify+0x96>
 8008628:	009a      	lsls	r2, r3, #2
 800862a:	4b2d      	ldr	r3, [pc, #180]	; (80086e0 <xTaskGenericNotify+0x108>)
 800862c:	18d3      	adds	r3, r2, r3
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	469f      	mov	pc, r3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008632:	69bb      	ldr	r3, [r7, #24]
 8008634:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	431a      	orrs	r2, r3
 800863a:	69bb      	ldr	r3, [r7, #24]
 800863c:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800863e:	e016      	b.n	800866e <xTaskGenericNotify+0x96>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008640:	69bb      	ldr	r3, [r7, #24]
 8008642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008644:	1c5a      	adds	r2, r3, #1
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800864a:	e010      	b.n	800866e <xTaskGenericNotify+0x96>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800864c:	69bb      	ldr	r3, [r7, #24]
 800864e:	68ba      	ldr	r2, [r7, #8]
 8008650:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8008652:	e00c      	b.n	800866e <xTaskGenericNotify+0x96>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008654:	2317      	movs	r3, #23
 8008656:	18fb      	adds	r3, r7, r3
 8008658:	781b      	ldrb	r3, [r3, #0]
 800865a:	2b02      	cmp	r3, #2
 800865c:	d003      	beq.n	8008666 <xTaskGenericNotify+0x8e>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800865e:	69bb      	ldr	r3, [r7, #24]
 8008660:	68ba      	ldr	r2, [r7, #8]
 8008662:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008664:	e003      	b.n	800866e <xTaskGenericNotify+0x96>
						xReturn = pdFAIL;
 8008666:	2300      	movs	r3, #0
 8008668:	61fb      	str	r3, [r7, #28]
					break;
 800866a:	e000      	b.n	800866e <xTaskGenericNotify+0x96>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
 800866c:	46c0      	nop			; (mov r8, r8)

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800866e:	2317      	movs	r3, #23
 8008670:	18fb      	adds	r3, r7, r3
 8008672:	781b      	ldrb	r3, [r3, #0]
 8008674:	2b01      	cmp	r3, #1
 8008676:	d12b      	bne.n	80086d0 <xTaskGenericNotify+0xf8>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008678:	69bb      	ldr	r3, [r7, #24]
 800867a:	3304      	adds	r3, #4
 800867c:	0018      	movs	r0, r3
 800867e:	f7fe fc8c 	bl	8006f9a <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8008682:	69bb      	ldr	r3, [r7, #24]
 8008684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008686:	4b17      	ldr	r3, [pc, #92]	; (80086e4 <xTaskGenericNotify+0x10c>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	429a      	cmp	r2, r3
 800868c:	d903      	bls.n	8008696 <xTaskGenericNotify+0xbe>
 800868e:	69bb      	ldr	r3, [r7, #24]
 8008690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008692:	4b14      	ldr	r3, [pc, #80]	; (80086e4 <xTaskGenericNotify+0x10c>)
 8008694:	601a      	str	r2, [r3, #0]
 8008696:	69bb      	ldr	r3, [r7, #24]
 8008698:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800869a:	0013      	movs	r3, r2
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	189b      	adds	r3, r3, r2
 80086a0:	009b      	lsls	r3, r3, #2
 80086a2:	4a11      	ldr	r2, [pc, #68]	; (80086e8 <xTaskGenericNotify+0x110>)
 80086a4:	189a      	adds	r2, r3, r2
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	3304      	adds	r3, #4
 80086aa:	0019      	movs	r1, r3
 80086ac:	0010      	movs	r0, r2
 80086ae:	f7fe fc1c 	bl	8006eea <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d001      	beq.n	80086be <xTaskGenericNotify+0xe6>
 80086ba:	b672      	cpsid	i
 80086bc:	e7fe      	b.n	80086bc <xTaskGenericNotify+0xe4>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80086be:	69bb      	ldr	r3, [r7, #24]
 80086c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086c2:	4b0a      	ldr	r3, [pc, #40]	; (80086ec <xTaskGenericNotify+0x114>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d901      	bls.n	80086d0 <xTaskGenericNotify+0xf8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80086cc:	f000 fcd0 	bl	8009070 <vPortYield>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80086d0:	f000 fcf0 	bl	80090b4 <vPortExitCritical>

		return xReturn;
 80086d4:	69fb      	ldr	r3, [r7, #28]
	}
 80086d6:	0018      	movs	r0, r3
 80086d8:	46bd      	mov	sp, r7
 80086da:	b008      	add	sp, #32
 80086dc:	bd80      	pop	{r7, pc}
 80086de:	46c0      	nop			; (mov r8, r8)
 80086e0:	080098f4 	.word	0x080098f4
 80086e4:	200009c0 	.word	0x200009c0
 80086e8:	200008bc 	.word	0x200008bc
 80086ec:	200008b8 	.word	0x200008b8

080086f0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b088      	sub	sp, #32
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	603b      	str	r3, [r7, #0]
 80086fc:	1dfb      	adds	r3, r7, #7
 80086fe:	701a      	strb	r2, [r3, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8008700:	2301      	movs	r3, #1
 8008702:	61fb      	str	r3, [r7, #28]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d101      	bne.n	800870e <xTaskGenericNotifyFromISR+0x1e>
 800870a:	b672      	cpsid	i
 800870c:	e7fe      	b.n	800870c <xTaskGenericNotifyFromISR+0x1c>
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	61bb      	str	r3, [r7, #24]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008712:	f000 fce7 	bl	80090e4 <ulSetInterruptMaskFromISR>
 8008716:	0003      	movs	r3, r0
 8008718:	617b      	str	r3, [r7, #20]
		{
			if( pulPreviousNotificationValue != NULL )
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d003      	beq.n	8008728 <xTaskGenericNotifyFromISR+0x38>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008720:	69bb      	ldr	r3, [r7, #24]
 8008722:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008728:	2313      	movs	r3, #19
 800872a:	18fb      	adds	r3, r7, r3
 800872c:	69ba      	ldr	r2, [r7, #24]
 800872e:	2150      	movs	r1, #80	; 0x50
 8008730:	5c52      	ldrb	r2, [r2, r1]
 8008732:	701a      	strb	r2, [r3, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008734:	69bb      	ldr	r3, [r7, #24]
 8008736:	2250      	movs	r2, #80	; 0x50
 8008738:	2102      	movs	r1, #2
 800873a:	5499      	strb	r1, [r3, r2]

			switch( eAction )
 800873c:	1dfb      	adds	r3, r7, #7
 800873e:	781b      	ldrb	r3, [r3, #0]
 8008740:	2b04      	cmp	r3, #4
 8008742:	d822      	bhi.n	800878a <xTaskGenericNotifyFromISR+0x9a>
 8008744:	009a      	lsls	r2, r3, #2
 8008746:	4b38      	ldr	r3, [pc, #224]	; (8008828 <xTaskGenericNotifyFromISR+0x138>)
 8008748:	18d3      	adds	r3, r2, r3
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	469f      	mov	pc, r3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800874e:	69bb      	ldr	r3, [r7, #24]
 8008750:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	431a      	orrs	r2, r3
 8008756:	69bb      	ldr	r3, [r7, #24]
 8008758:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800875a:	e016      	b.n	800878a <xTaskGenericNotifyFromISR+0x9a>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800875c:	69bb      	ldr	r3, [r7, #24]
 800875e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008760:	1c5a      	adds	r2, r3, #1
 8008762:	69bb      	ldr	r3, [r7, #24]
 8008764:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8008766:	e010      	b.n	800878a <xTaskGenericNotifyFromISR+0x9a>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008768:	69bb      	ldr	r3, [r7, #24]
 800876a:	68ba      	ldr	r2, [r7, #8]
 800876c:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800876e:	e00c      	b.n	800878a <xTaskGenericNotifyFromISR+0x9a>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008770:	2313      	movs	r3, #19
 8008772:	18fb      	adds	r3, r7, r3
 8008774:	781b      	ldrb	r3, [r3, #0]
 8008776:	2b02      	cmp	r3, #2
 8008778:	d003      	beq.n	8008782 <xTaskGenericNotifyFromISR+0x92>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800877a:	69bb      	ldr	r3, [r7, #24]
 800877c:	68ba      	ldr	r2, [r7, #8]
 800877e:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008780:	e003      	b.n	800878a <xTaskGenericNotifyFromISR+0x9a>
						xReturn = pdFAIL;
 8008782:	2300      	movs	r3, #0
 8008784:	61fb      	str	r3, [r7, #28]
					break;
 8008786:	e000      	b.n	800878a <xTaskGenericNotifyFromISR+0x9a>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
 8008788:	46c0      	nop			; (mov r8, r8)

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800878a:	2313      	movs	r3, #19
 800878c:	18fb      	adds	r3, r7, r3
 800878e:	781b      	ldrb	r3, [r3, #0]
 8008790:	2b01      	cmp	r3, #1
 8008792:	d140      	bne.n	8008816 <xTaskGenericNotifyFromISR+0x126>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008794:	69bb      	ldr	r3, [r7, #24]
 8008796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008798:	2b00      	cmp	r3, #0
 800879a:	d001      	beq.n	80087a0 <xTaskGenericNotifyFromISR+0xb0>
 800879c:	b672      	cpsid	i
 800879e:	e7fe      	b.n	800879e <xTaskGenericNotifyFromISR+0xae>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087a0:	4b22      	ldr	r3, [pc, #136]	; (800882c <xTaskGenericNotifyFromISR+0x13c>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d11d      	bne.n	80087e4 <xTaskGenericNotifyFromISR+0xf4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80087a8:	69bb      	ldr	r3, [r7, #24]
 80087aa:	3304      	adds	r3, #4
 80087ac:	0018      	movs	r0, r3
 80087ae:	f7fe fbf4 	bl	8006f9a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087b6:	4b1e      	ldr	r3, [pc, #120]	; (8008830 <xTaskGenericNotifyFromISR+0x140>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	429a      	cmp	r2, r3
 80087bc:	d903      	bls.n	80087c6 <xTaskGenericNotifyFromISR+0xd6>
 80087be:	69bb      	ldr	r3, [r7, #24]
 80087c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087c2:	4b1b      	ldr	r3, [pc, #108]	; (8008830 <xTaskGenericNotifyFromISR+0x140>)
 80087c4:	601a      	str	r2, [r3, #0]
 80087c6:	69bb      	ldr	r3, [r7, #24]
 80087c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087ca:	0013      	movs	r3, r2
 80087cc:	009b      	lsls	r3, r3, #2
 80087ce:	189b      	adds	r3, r3, r2
 80087d0:	009b      	lsls	r3, r3, #2
 80087d2:	4a18      	ldr	r2, [pc, #96]	; (8008834 <xTaskGenericNotifyFromISR+0x144>)
 80087d4:	189a      	adds	r2, r3, r2
 80087d6:	69bb      	ldr	r3, [r7, #24]
 80087d8:	3304      	adds	r3, #4
 80087da:	0019      	movs	r1, r3
 80087dc:	0010      	movs	r0, r2
 80087de:	f7fe fb84 	bl	8006eea <vListInsertEnd>
 80087e2:	e007      	b.n	80087f4 <xTaskGenericNotifyFromISR+0x104>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80087e4:	69bb      	ldr	r3, [r7, #24]
 80087e6:	3318      	adds	r3, #24
 80087e8:	001a      	movs	r2, r3
 80087ea:	4b13      	ldr	r3, [pc, #76]	; (8008838 <xTaskGenericNotifyFromISR+0x148>)
 80087ec:	0011      	movs	r1, r2
 80087ee:	0018      	movs	r0, r3
 80087f0:	f7fe fb7b 	bl	8006eea <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80087f4:	69bb      	ldr	r3, [r7, #24]
 80087f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087f8:	4b10      	ldr	r3, [pc, #64]	; (800883c <xTaskGenericNotifyFromISR+0x14c>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087fe:	429a      	cmp	r2, r3
 8008800:	d909      	bls.n	8008816 <xTaskGenericNotifyFromISR+0x126>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8008802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008804:	2b00      	cmp	r3, #0
 8008806:	d003      	beq.n	8008810 <xTaskGenericNotifyFromISR+0x120>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800880a:	2201      	movs	r2, #1
 800880c:	601a      	str	r2, [r3, #0]
 800880e:	e002      	b.n	8008816 <xTaskGenericNotifyFromISR+0x126>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 8008810:	4b0b      	ldr	r3, [pc, #44]	; (8008840 <xTaskGenericNotifyFromISR+0x150>)
 8008812:	2201      	movs	r2, #1
 8008814:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	0018      	movs	r0, r3
 800881a:	f000 fc69 	bl	80090f0 <vClearInterruptMaskFromISR>

		return xReturn;
 800881e:	69fb      	ldr	r3, [r7, #28]
	}
 8008820:	0018      	movs	r0, r3
 8008822:	46bd      	mov	sp, r7
 8008824:	b008      	add	sp, #32
 8008826:	bd80      	pop	{r7, pc}
 8008828:	08009908 	.word	0x08009908
 800882c:	200009e0 	.word	0x200009e0
 8008830:	200009c0 	.word	0x200009c0
 8008834:	200008bc 	.word	0x200008bc
 8008838:	20000978 	.word	0x20000978
 800883c:	200008b8 	.word	0x200008b8
 8008840:	200009cc 	.word	0x200009cc

08008844 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800884e:	4b21      	ldr	r3, [pc, #132]	; (80088d4 <prvAddCurrentTaskToDelayedList+0x90>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008854:	4b20      	ldr	r3, [pc, #128]	; (80088d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	3304      	adds	r3, #4
 800885a:	0018      	movs	r0, r3
 800885c:	f7fe fb9d 	bl	8006f9a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	3301      	adds	r3, #1
 8008864:	d10b      	bne.n	800887e <prvAddCurrentTaskToDelayedList+0x3a>
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d008      	beq.n	800887e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800886c:	4b1a      	ldr	r3, [pc, #104]	; (80088d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	1d1a      	adds	r2, r3, #4
 8008872:	4b1a      	ldr	r3, [pc, #104]	; (80088dc <prvAddCurrentTaskToDelayedList+0x98>)
 8008874:	0011      	movs	r1, r2
 8008876:	0018      	movs	r0, r3
 8008878:	f7fe fb37 	bl	8006eea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800887c:	e026      	b.n	80088cc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800887e:	68fa      	ldr	r2, [r7, #12]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	18d3      	adds	r3, r2, r3
 8008884:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008886:	4b14      	ldr	r3, [pc, #80]	; (80088d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	68ba      	ldr	r2, [r7, #8]
 800888c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800888e:	68ba      	ldr	r2, [r7, #8]
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	429a      	cmp	r2, r3
 8008894:	d209      	bcs.n	80088aa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008896:	4b12      	ldr	r3, [pc, #72]	; (80088e0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008898:	681a      	ldr	r2, [r3, #0]
 800889a:	4b0f      	ldr	r3, [pc, #60]	; (80088d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	3304      	adds	r3, #4
 80088a0:	0019      	movs	r1, r3
 80088a2:	0010      	movs	r0, r2
 80088a4:	f7fe fb43 	bl	8006f2e <vListInsert>
}
 80088a8:	e010      	b.n	80088cc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80088aa:	4b0e      	ldr	r3, [pc, #56]	; (80088e4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	4b0a      	ldr	r3, [pc, #40]	; (80088d8 <prvAddCurrentTaskToDelayedList+0x94>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	3304      	adds	r3, #4
 80088b4:	0019      	movs	r1, r3
 80088b6:	0010      	movs	r0, r2
 80088b8:	f7fe fb39 	bl	8006f2e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80088bc:	4b0a      	ldr	r3, [pc, #40]	; (80088e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	68ba      	ldr	r2, [r7, #8]
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d202      	bcs.n	80088cc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80088c6:	4b08      	ldr	r3, [pc, #32]	; (80088e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80088c8:	68ba      	ldr	r2, [r7, #8]
 80088ca:	601a      	str	r2, [r3, #0]
}
 80088cc:	46c0      	nop			; (mov r8, r8)
 80088ce:	46bd      	mov	sp, r7
 80088d0:	b004      	add	sp, #16
 80088d2:	bd80      	pop	{r7, pc}
 80088d4:	200009bc 	.word	0x200009bc
 80088d8:	200008b8 	.word	0x200008b8
 80088dc:	200009a4 	.word	0x200009a4
 80088e0:	20000974 	.word	0x20000974
 80088e4:	20000970 	.word	0x20000970
 80088e8:	200009d8 	.word	0x200009d8

080088ec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80088ec:	b590      	push	{r4, r7, lr}
 80088ee:	b089      	sub	sp, #36	; 0x24
 80088f0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80088f2:	2300      	movs	r3, #0
 80088f4:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80088f6:	f000 faed 	bl	8008ed4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80088fa:	4b17      	ldr	r3, [pc, #92]	; (8008958 <xTimerCreateTimerTask+0x6c>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d020      	beq.n	8008944 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008902:	2300      	movs	r3, #0
 8008904:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008906:	2300      	movs	r3, #0
 8008908:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800890a:	003a      	movs	r2, r7
 800890c:	1d39      	adds	r1, r7, #4
 800890e:	2308      	movs	r3, #8
 8008910:	18fb      	adds	r3, r7, r3
 8008912:	0018      	movs	r0, r3
 8008914:	f7f7 fe92 	bl	800063c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008918:	683c      	ldr	r4, [r7, #0]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	68ba      	ldr	r2, [r7, #8]
 800891e:	490f      	ldr	r1, [pc, #60]	; (800895c <xTimerCreateTimerTask+0x70>)
 8008920:	480f      	ldr	r0, [pc, #60]	; (8008960 <xTimerCreateTimerTask+0x74>)
 8008922:	9202      	str	r2, [sp, #8]
 8008924:	9301      	str	r3, [sp, #4]
 8008926:	2302      	movs	r3, #2
 8008928:	9300      	str	r3, [sp, #0]
 800892a:	2300      	movs	r3, #0
 800892c:	0022      	movs	r2, r4
 800892e:	f7ff f818 	bl	8007962 <xTaskCreateStatic>
 8008932:	0002      	movs	r2, r0
 8008934:	4b0b      	ldr	r3, [pc, #44]	; (8008964 <xTimerCreateTimerTask+0x78>)
 8008936:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008938:	4b0a      	ldr	r3, [pc, #40]	; (8008964 <xTimerCreateTimerTask+0x78>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d001      	beq.n	8008944 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8008940:	2301      	movs	r3, #1
 8008942:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d101      	bne.n	800894e <xTimerCreateTimerTask+0x62>
 800894a:	b672      	cpsid	i
 800894c:	e7fe      	b.n	800894c <xTimerCreateTimerTask+0x60>
	return xReturn;
 800894e:	68fb      	ldr	r3, [r7, #12]
}
 8008950:	0018      	movs	r0, r3
 8008952:	46bd      	mov	sp, r7
 8008954:	b005      	add	sp, #20
 8008956:	bd90      	pop	{r4, r7, pc}
 8008958:	20000a14 	.word	0x20000a14
 800895c:	080096f8 	.word	0x080096f8
 8008960:	08008b61 	.word	0x08008b61
 8008964:	20000a18 	.word	0x20000a18

08008968 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8008968:	b590      	push	{r4, r7, lr}
 800896a:	b089      	sub	sp, #36	; 0x24
 800896c:	af02      	add	r7, sp, #8
 800896e:	60f8      	str	r0, [r7, #12]
 8008970:	60b9      	str	r1, [r7, #8]
 8008972:	607a      	str	r2, [r7, #4]
 8008974:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8008976:	202c      	movs	r0, #44	; 0x2c
 8008978:	f000 fc22 	bl	80091c0 <pvPortMalloc>
 800897c:	0003      	movs	r3, r0
 800897e:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d00e      	beq.n	80089a4 <xTimerCreate+0x3c>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008986:	683c      	ldr	r4, [r7, #0]
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	68b9      	ldr	r1, [r7, #8]
 800898c:	68f8      	ldr	r0, [r7, #12]
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	9301      	str	r3, [sp, #4]
 8008992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008994:	9300      	str	r3, [sp, #0]
 8008996:	0023      	movs	r3, r4
 8008998:	f000 f835 	bl	8008a06 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	2228      	movs	r2, #40	; 0x28
 80089a0:	2100      	movs	r1, #0
 80089a2:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 80089a4:	697b      	ldr	r3, [r7, #20]
	}
 80089a6:	0018      	movs	r0, r3
 80089a8:	46bd      	mov	sp, r7
 80089aa:	b007      	add	sp, #28
 80089ac:	bd90      	pop	{r4, r7, pc}

080089ae <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 80089ae:	b590      	push	{r4, r7, lr}
 80089b0:	b089      	sub	sp, #36	; 0x24
 80089b2:	af02      	add	r7, sp, #8
 80089b4:	60f8      	str	r0, [r7, #12]
 80089b6:	60b9      	str	r1, [r7, #8]
 80089b8:	607a      	str	r2, [r7, #4]
 80089ba:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 80089bc:	232c      	movs	r3, #44	; 0x2c
 80089be:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	2b2c      	cmp	r3, #44	; 0x2c
 80089c4:	d001      	beq.n	80089ca <xTimerCreateStatic+0x1c>
 80089c6:	b672      	cpsid	i
 80089c8:	e7fe      	b.n	80089c8 <xTimerCreateStatic+0x1a>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 80089ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d101      	bne.n	80089d4 <xTimerCreateStatic+0x26>
 80089d0:	b672      	cpsid	i
 80089d2:	e7fe      	b.n	80089d2 <xTimerCreateStatic+0x24>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80089d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089d6:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00e      	beq.n	80089fc <xTimerCreateStatic+0x4e>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80089de:	683c      	ldr	r4, [r7, #0]
 80089e0:	687a      	ldr	r2, [r7, #4]
 80089e2:	68b9      	ldr	r1, [r7, #8]
 80089e4:	68f8      	ldr	r0, [r7, #12]
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	9301      	str	r3, [sp, #4]
 80089ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089ec:	9300      	str	r3, [sp, #0]
 80089ee:	0023      	movs	r3, r4
 80089f0:	f000 f809 	bl	8008a06 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	2228      	movs	r2, #40	; 0x28
 80089f8:	2101      	movs	r1, #1
 80089fa:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 80089fc:	697b      	ldr	r3, [r7, #20]
	}
 80089fe:	0018      	movs	r0, r3
 8008a00:	46bd      	mov	sp, r7
 8008a02:	b007      	add	sp, #28
 8008a04:	bd90      	pop	{r4, r7, pc}

08008a06 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8008a06:	b580      	push	{r7, lr}
 8008a08:	b084      	sub	sp, #16
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	60f8      	str	r0, [r7, #12]
 8008a0e:	60b9      	str	r1, [r7, #8]
 8008a10:	607a      	str	r2, [r7, #4]
 8008a12:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d101      	bne.n	8008a1e <prvInitialiseNewTimer+0x18>
 8008a1a:	b672      	cpsid	i
 8008a1c:	e7fe      	b.n	8008a1c <prvInitialiseNewTimer+0x16>

	if( pxNewTimer != NULL )
 8008a1e:	69fb      	ldr	r3, [r7, #28]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d015      	beq.n	8008a50 <prvInitialiseNewTimer+0x4a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8008a24:	f000 fa56 	bl	8008ed4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8008a28:	69fb      	ldr	r3, [r7, #28]
 8008a2a:	68fa      	ldr	r2, [r7, #12]
 8008a2c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8008a2e:	69fb      	ldr	r3, [r7, #28]
 8008a30:	68ba      	ldr	r2, [r7, #8]
 8008a32:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8008a34:	69fb      	ldr	r3, [r7, #28]
 8008a36:	687a      	ldr	r2, [r7, #4]
 8008a38:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 8008a3a:	69fb      	ldr	r3, [r7, #28]
 8008a3c:	683a      	ldr	r2, [r7, #0]
 8008a3e:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8008a40:	69fb      	ldr	r3, [r7, #28]
 8008a42:	69ba      	ldr	r2, [r7, #24]
 8008a44:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008a46:	69fb      	ldr	r3, [r7, #28]
 8008a48:	3304      	adds	r3, #4
 8008a4a:	0018      	movs	r0, r3
 8008a4c:	f7fe fa42 	bl	8006ed4 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8008a50:	46c0      	nop			; (mov r8, r8)
 8008a52:	46bd      	mov	sp, r7
 8008a54:	b004      	add	sp, #16
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b088      	sub	sp, #32
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	60f8      	str	r0, [r7, #12]
 8008a60:	60b9      	str	r1, [r7, #8]
 8008a62:	607a      	str	r2, [r7, #4]
 8008a64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008a66:	2300      	movs	r3, #0
 8008a68:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d101      	bne.n	8008a74 <xTimerGenericCommand+0x1c>
 8008a70:	b672      	cpsid	i
 8008a72:	e7fe      	b.n	8008a72 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008a74:	4b1d      	ldr	r3, [pc, #116]	; (8008aec <xTimerGenericCommand+0x94>)
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d031      	beq.n	8008ae0 <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008a7c:	2110      	movs	r1, #16
 8008a7e:	187b      	adds	r3, r7, r1
 8008a80:	68ba      	ldr	r2, [r7, #8]
 8008a82:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008a84:	187b      	adds	r3, r7, r1
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8008a8a:	187b      	adds	r3, r7, r1
 8008a8c:	68fa      	ldr	r2, [r7, #12]
 8008a8e:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	2b05      	cmp	r3, #5
 8008a94:	dc1a      	bgt.n	8008acc <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008a96:	f7ff fcd3 	bl	8008440 <xTaskGetSchedulerState>
 8008a9a:	0003      	movs	r3, r0
 8008a9c:	2b02      	cmp	r3, #2
 8008a9e:	d10a      	bne.n	8008ab6 <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008aa0:	4b12      	ldr	r3, [pc, #72]	; (8008aec <xTimerGenericCommand+0x94>)
 8008aa2:	6818      	ldr	r0, [r3, #0]
 8008aa4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008aa6:	2310      	movs	r3, #16
 8008aa8:	18f9      	adds	r1, r7, r3
 8008aaa:	2300      	movs	r3, #0
 8008aac:	f7fe fb94 	bl	80071d8 <xQueueGenericSend>
 8008ab0:	0003      	movs	r3, r0
 8008ab2:	61fb      	str	r3, [r7, #28]
 8008ab4:	e014      	b.n	8008ae0 <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008ab6:	4b0d      	ldr	r3, [pc, #52]	; (8008aec <xTimerGenericCommand+0x94>)
 8008ab8:	6818      	ldr	r0, [r3, #0]
 8008aba:	2310      	movs	r3, #16
 8008abc:	18f9      	adds	r1, r7, r3
 8008abe:	2300      	movs	r3, #0
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	f7fe fb89 	bl	80071d8 <xQueueGenericSend>
 8008ac6:	0003      	movs	r3, r0
 8008ac8:	61fb      	str	r3, [r7, #28]
 8008aca:	e009      	b.n	8008ae0 <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008acc:	4b07      	ldr	r3, [pc, #28]	; (8008aec <xTimerGenericCommand+0x94>)
 8008ace:	6818      	ldr	r0, [r3, #0]
 8008ad0:	683a      	ldr	r2, [r7, #0]
 8008ad2:	2310      	movs	r3, #16
 8008ad4:	18f9      	adds	r1, r7, r3
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	f7fe fc42 	bl	8007360 <xQueueGenericSendFromISR>
 8008adc:	0003      	movs	r3, r0
 8008ade:	61fb      	str	r3, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008ae0:	69fb      	ldr	r3, [r7, #28]
}
 8008ae2:	0018      	movs	r0, r3
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	b008      	add	sp, #32
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	46c0      	nop			; (mov r8, r8)
 8008aec:	20000a14 	.word	0x20000a14

08008af0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b086      	sub	sp, #24
 8008af4:	af02      	add	r7, sp, #8
 8008af6:	6078      	str	r0, [r7, #4]
 8008af8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008afa:	4b18      	ldr	r3, [pc, #96]	; (8008b5c <prvProcessExpiredTimer+0x6c>)
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	68db      	ldr	r3, [r3, #12]
 8008b00:	68db      	ldr	r3, [r3, #12]
 8008b02:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	3304      	adds	r3, #4
 8008b08:	0018      	movs	r0, r3
 8008b0a:	f7fe fa46 	bl	8006f9a <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	69db      	ldr	r3, [r3, #28]
 8008b12:	2b01      	cmp	r3, #1
 8008b14:	d119      	bne.n	8008b4a <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	699a      	ldr	r2, [r3, #24]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	18d1      	adds	r1, r2, r3
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	683a      	ldr	r2, [r7, #0]
 8008b22:	68f8      	ldr	r0, [r7, #12]
 8008b24:	f000 f8b6 	bl	8008c94 <prvInsertTimerInActiveList>
 8008b28:	1e03      	subs	r3, r0, #0
 8008b2a:	d00e      	beq.n	8008b4a <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008b2c:	687a      	ldr	r2, [r7, #4]
 8008b2e:	68f8      	ldr	r0, [r7, #12]
 8008b30:	2300      	movs	r3, #0
 8008b32:	9300      	str	r3, [sp, #0]
 8008b34:	2300      	movs	r3, #0
 8008b36:	2100      	movs	r1, #0
 8008b38:	f7ff ff8e 	bl	8008a58 <xTimerGenericCommand>
 8008b3c:	0003      	movs	r3, r0
 8008b3e:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d101      	bne.n	8008b4a <prvProcessExpiredTimer+0x5a>
 8008b46:	b672      	cpsid	i
 8008b48:	e7fe      	b.n	8008b48 <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b4e:	68fa      	ldr	r2, [r7, #12]
 8008b50:	0010      	movs	r0, r2
 8008b52:	4798      	blx	r3
}
 8008b54:	46c0      	nop			; (mov r8, r8)
 8008b56:	46bd      	mov	sp, r7
 8008b58:	b004      	add	sp, #16
 8008b5a:	bd80      	pop	{r7, pc}
 8008b5c:	20000a0c 	.word	0x20000a0c

08008b60 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b68:	2308      	movs	r3, #8
 8008b6a:	18fb      	adds	r3, r7, r3
 8008b6c:	0018      	movs	r0, r3
 8008b6e:	f000 f851 	bl	8008c14 <prvGetNextExpireTime>
 8008b72:	0003      	movs	r3, r0
 8008b74:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008b76:	68ba      	ldr	r2, [r7, #8]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	0011      	movs	r1, r2
 8008b7c:	0018      	movs	r0, r3
 8008b7e:	f000 f803 	bl	8008b88 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008b82:	f000 f8c9 	bl	8008d18 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b86:	e7ef      	b.n	8008b68 <prvTimerTask+0x8>

08008b88 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b084      	sub	sp, #16
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
 8008b90:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008b92:	f7ff f8cd 	bl	8007d30 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008b96:	2308      	movs	r3, #8
 8008b98:	18fb      	adds	r3, r7, r3
 8008b9a:	0018      	movs	r0, r3
 8008b9c:	f000 f85a 	bl	8008c54 <prvSampleTimeNow>
 8008ba0:	0003      	movs	r3, r0
 8008ba2:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d129      	bne.n	8008bfe <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d10c      	bne.n	8008bca <prvProcessTimerOrBlockTask+0x42>
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	429a      	cmp	r2, r3
 8008bb6:	d808      	bhi.n	8008bca <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8008bb8:	f7ff f8c6 	bl	8007d48 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008bbc:	68fa      	ldr	r2, [r7, #12]
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	0011      	movs	r1, r2
 8008bc2:	0018      	movs	r0, r3
 8008bc4:	f7ff ff94 	bl	8008af0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008bc8:	e01b      	b.n	8008c02 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d006      	beq.n	8008bde <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008bd0:	4b0e      	ldr	r3, [pc, #56]	; (8008c0c <prvProcessTimerOrBlockTask+0x84>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	425a      	negs	r2, r3
 8008bd8:	4153      	adcs	r3, r2
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008bde:	4b0c      	ldr	r3, [pc, #48]	; (8008c10 <prvProcessTimerOrBlockTask+0x88>)
 8008be0:	6818      	ldr	r0, [r3, #0]
 8008be2:	687a      	ldr	r2, [r7, #4]
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	1ad3      	subs	r3, r2, r3
 8008be8:	683a      	ldr	r2, [r7, #0]
 8008bea:	0019      	movs	r1, r3
 8008bec:	f7fe fe86 	bl	80078fc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008bf0:	f7ff f8aa 	bl	8007d48 <xTaskResumeAll>
 8008bf4:	1e03      	subs	r3, r0, #0
 8008bf6:	d104      	bne.n	8008c02 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 8008bf8:	f000 fa3a 	bl	8009070 <vPortYield>
}
 8008bfc:	e001      	b.n	8008c02 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 8008bfe:	f7ff f8a3 	bl	8007d48 <xTaskResumeAll>
}
 8008c02:	46c0      	nop			; (mov r8, r8)
 8008c04:	46bd      	mov	sp, r7
 8008c06:	b004      	add	sp, #16
 8008c08:	bd80      	pop	{r7, pc}
 8008c0a:	46c0      	nop			; (mov r8, r8)
 8008c0c:	20000a10 	.word	0x20000a10
 8008c10:	20000a14 	.word	0x20000a14

08008c14 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b084      	sub	sp, #16
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008c1c:	4b0c      	ldr	r3, [pc, #48]	; (8008c50 <prvGetNextExpireTime+0x3c>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	425a      	negs	r2, r3
 8008c24:	4153      	adcs	r3, r2
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	001a      	movs	r2, r3
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d105      	bne.n	8008c42 <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008c36:	4b06      	ldr	r3, [pc, #24]	; (8008c50 <prvGetNextExpireTime+0x3c>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	68db      	ldr	r3, [r3, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	60fb      	str	r3, [r7, #12]
 8008c40:	e001      	b.n	8008c46 <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008c42:	2300      	movs	r3, #0
 8008c44:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008c46:	68fb      	ldr	r3, [r7, #12]
}
 8008c48:	0018      	movs	r0, r3
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	b004      	add	sp, #16
 8008c4e:	bd80      	pop	{r7, pc}
 8008c50:	20000a0c 	.word	0x20000a0c

08008c54 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b084      	sub	sp, #16
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008c5c:	f7ff f900 	bl	8007e60 <xTaskGetTickCount>
 8008c60:	0003      	movs	r3, r0
 8008c62:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8008c64:	4b0a      	ldr	r3, [pc, #40]	; (8008c90 <prvSampleTimeNow+0x3c>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	68fa      	ldr	r2, [r7, #12]
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	d205      	bcs.n	8008c7a <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8008c6e:	f000 f8d7 	bl	8008e20 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2201      	movs	r2, #1
 8008c76:	601a      	str	r2, [r3, #0]
 8008c78:	e002      	b.n	8008c80 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008c80:	4b03      	ldr	r3, [pc, #12]	; (8008c90 <prvSampleTimeNow+0x3c>)
 8008c82:	68fa      	ldr	r2, [r7, #12]
 8008c84:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8008c86:	68fb      	ldr	r3, [r7, #12]
}
 8008c88:	0018      	movs	r0, r3
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	b004      	add	sp, #16
 8008c8e:	bd80      	pop	{r7, pc}
 8008c90:	20000a1c 	.word	0x20000a1c

08008c94 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b086      	sub	sp, #24
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	60f8      	str	r0, [r7, #12]
 8008c9c:	60b9      	str	r1, [r7, #8]
 8008c9e:	607a      	str	r2, [r7, #4]
 8008ca0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	68ba      	ldr	r2, [r7, #8]
 8008caa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	68fa      	ldr	r2, [r7, #12]
 8008cb0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008cb2:	68ba      	ldr	r2, [r7, #8]
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	429a      	cmp	r2, r3
 8008cb8:	d812      	bhi.n	8008ce0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008cba:	687a      	ldr	r2, [r7, #4]
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	1ad2      	subs	r2, r2, r3
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	699b      	ldr	r3, [r3, #24]
 8008cc4:	429a      	cmp	r2, r3
 8008cc6:	d302      	bcc.n	8008cce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008cc8:	2301      	movs	r3, #1
 8008cca:	617b      	str	r3, [r7, #20]
 8008ccc:	e01b      	b.n	8008d06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008cce:	4b10      	ldr	r3, [pc, #64]	; (8008d10 <prvInsertTimerInActiveList+0x7c>)
 8008cd0:	681a      	ldr	r2, [r3, #0]
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	3304      	adds	r3, #4
 8008cd6:	0019      	movs	r1, r3
 8008cd8:	0010      	movs	r0, r2
 8008cda:	f7fe f928 	bl	8006f2e <vListInsert>
 8008cde:	e012      	b.n	8008d06 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008ce0:	687a      	ldr	r2, [r7, #4]
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	429a      	cmp	r2, r3
 8008ce6:	d206      	bcs.n	8008cf6 <prvInsertTimerInActiveList+0x62>
 8008ce8:	68ba      	ldr	r2, [r7, #8]
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d302      	bcc.n	8008cf6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	617b      	str	r3, [r7, #20]
 8008cf4:	e007      	b.n	8008d06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008cf6:	4b07      	ldr	r3, [pc, #28]	; (8008d14 <prvInsertTimerInActiveList+0x80>)
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	3304      	adds	r3, #4
 8008cfe:	0019      	movs	r1, r3
 8008d00:	0010      	movs	r0, r2
 8008d02:	f7fe f914 	bl	8006f2e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008d06:	697b      	ldr	r3, [r7, #20]
}
 8008d08:	0018      	movs	r0, r3
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	b006      	add	sp, #24
 8008d0e:	bd80      	pop	{r7, pc}
 8008d10:	20000a10 	.word	0x20000a10
 8008d14:	20000a0c 	.word	0x20000a0c

08008d18 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b08a      	sub	sp, #40	; 0x28
 8008d1c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008d1e:	e06c      	b.n	8008dfa <prvProcessReceivedCommands+0xe2>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008d20:	2308      	movs	r3, #8
 8008d22:	18fb      	adds	r3, r7, r3
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	db66      	blt.n	8008df8 <prvProcessReceivedCommands+0xe0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008d2a:	2308      	movs	r3, #8
 8008d2c:	18fb      	adds	r3, r7, r3
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008d32:	69fb      	ldr	r3, [r7, #28]
 8008d34:	695b      	ldr	r3, [r3, #20]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d004      	beq.n	8008d44 <prvProcessReceivedCommands+0x2c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d3a:	69fb      	ldr	r3, [r7, #28]
 8008d3c:	3304      	adds	r3, #4
 8008d3e:	0018      	movs	r0, r3
 8008d40:	f7fe f92b 	bl	8006f9a <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008d44:	1d3b      	adds	r3, r7, #4
 8008d46:	0018      	movs	r0, r3
 8008d48:	f7ff ff84 	bl	8008c54 <prvSampleTimeNow>
 8008d4c:	0003      	movs	r3, r0
 8008d4e:	61bb      	str	r3, [r7, #24]

			switch( xMessage.xMessageID )
 8008d50:	2308      	movs	r3, #8
 8008d52:	18fb      	adds	r3, r7, r3
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	2b09      	cmp	r3, #9
 8008d58:	d84f      	bhi.n	8008dfa <prvProcessReceivedCommands+0xe2>
 8008d5a:	009a      	lsls	r2, r3, #2
 8008d5c:	4b2e      	ldr	r3, [pc, #184]	; (8008e18 <prvProcessReceivedCommands+0x100>)
 8008d5e:	18d3      	adds	r3, r2, r3
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008d64:	2008      	movs	r0, #8
 8008d66:	183b      	adds	r3, r7, r0
 8008d68:	685a      	ldr	r2, [r3, #4]
 8008d6a:	69fb      	ldr	r3, [r7, #28]
 8008d6c:	699b      	ldr	r3, [r3, #24]
 8008d6e:	18d1      	adds	r1, r2, r3
 8008d70:	183b      	adds	r3, r7, r0
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	69ba      	ldr	r2, [r7, #24]
 8008d76:	69f8      	ldr	r0, [r7, #28]
 8008d78:	f7ff ff8c 	bl	8008c94 <prvInsertTimerInActiveList>
 8008d7c:	1e03      	subs	r3, r0, #0
 8008d7e:	d03c      	beq.n	8008dfa <prvProcessReceivedCommands+0xe2>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d80:	69fb      	ldr	r3, [r7, #28]
 8008d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d84:	69fa      	ldr	r2, [r7, #28]
 8008d86:	0010      	movs	r0, r2
 8008d88:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008d8a:	69fb      	ldr	r3, [r7, #28]
 8008d8c:	69db      	ldr	r3, [r3, #28]
 8008d8e:	2b01      	cmp	r3, #1
 8008d90:	d133      	bne.n	8008dfa <prvProcessReceivedCommands+0xe2>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008d92:	2308      	movs	r3, #8
 8008d94:	18fb      	adds	r3, r7, r3
 8008d96:	685a      	ldr	r2, [r3, #4]
 8008d98:	69fb      	ldr	r3, [r7, #28]
 8008d9a:	699b      	ldr	r3, [r3, #24]
 8008d9c:	18d2      	adds	r2, r2, r3
 8008d9e:	69f8      	ldr	r0, [r7, #28]
 8008da0:	2300      	movs	r3, #0
 8008da2:	9300      	str	r3, [sp, #0]
 8008da4:	2300      	movs	r3, #0
 8008da6:	2100      	movs	r1, #0
 8008da8:	f7ff fe56 	bl	8008a58 <xTimerGenericCommand>
 8008dac:	0003      	movs	r3, r0
 8008dae:	617b      	str	r3, [r7, #20]
							configASSERT( xResult );
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d121      	bne.n	8008dfa <prvProcessReceivedCommands+0xe2>
 8008db6:	b672      	cpsid	i
 8008db8:	e7fe      	b.n	8008db8 <prvProcessReceivedCommands+0xa0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008dba:	2308      	movs	r3, #8
 8008dbc:	18fb      	adds	r3, r7, r3
 8008dbe:	685a      	ldr	r2, [r3, #4]
 8008dc0:	69fb      	ldr	r3, [r7, #28]
 8008dc2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008dc4:	69fb      	ldr	r3, [r7, #28]
 8008dc6:	699b      	ldr	r3, [r3, #24]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d101      	bne.n	8008dd0 <prvProcessReceivedCommands+0xb8>
 8008dcc:	b672      	cpsid	i
 8008dce:	e7fe      	b.n	8008dce <prvProcessReceivedCommands+0xb6>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008dd0:	69fb      	ldr	r3, [r7, #28]
 8008dd2:	699a      	ldr	r2, [r3, #24]
 8008dd4:	69bb      	ldr	r3, [r7, #24]
 8008dd6:	18d1      	adds	r1, r2, r3
 8008dd8:	69bb      	ldr	r3, [r7, #24]
 8008dda:	69ba      	ldr	r2, [r7, #24]
 8008ddc:	69f8      	ldr	r0, [r7, #28]
 8008dde:	f7ff ff59 	bl	8008c94 <prvInsertTimerInActiveList>
					break;
 8008de2:	e00a      	b.n	8008dfa <prvProcessReceivedCommands+0xe2>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008de4:	69fb      	ldr	r3, [r7, #28]
 8008de6:	2228      	movs	r2, #40	; 0x28
 8008de8:	5c9b      	ldrb	r3, [r3, r2]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d105      	bne.n	8008dfa <prvProcessReceivedCommands+0xe2>
						{
							vPortFree( pxTimer );
 8008dee:	69fb      	ldr	r3, [r7, #28]
 8008df0:	0018      	movs	r0, r3
 8008df2:	f000 fa8b 	bl	800930c <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008df6:	e000      	b.n	8008dfa <prvProcessReceivedCommands+0xe2>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008df8:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008dfa:	4b08      	ldr	r3, [pc, #32]	; (8008e1c <prvProcessReceivedCommands+0x104>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	2208      	movs	r2, #8
 8008e00:	18b9      	adds	r1, r7, r2
 8008e02:	2200      	movs	r2, #0
 8008e04:	0018      	movs	r0, r3
 8008e06:	f7fe fb1c 	bl	8007442 <xQueueReceive>
 8008e0a:	1e03      	subs	r3, r0, #0
 8008e0c:	d188      	bne.n	8008d20 <prvProcessReceivedCommands+0x8>
	}
}
 8008e0e:	46c0      	nop			; (mov r8, r8)
 8008e10:	46bd      	mov	sp, r7
 8008e12:	b008      	add	sp, #32
 8008e14:	bd80      	pop	{r7, pc}
 8008e16:	46c0      	nop			; (mov r8, r8)
 8008e18:	0800991c 	.word	0x0800991c
 8008e1c:	20000a14 	.word	0x20000a14

08008e20 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b088      	sub	sp, #32
 8008e24:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008e26:	e03e      	b.n	8008ea6 <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008e28:	4b28      	ldr	r3, [pc, #160]	; (8008ecc <prvSwitchTimerLists+0xac>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	68db      	ldr	r3, [r3, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008e32:	4b26      	ldr	r3, [pc, #152]	; (8008ecc <prvSwitchTimerLists+0xac>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	68db      	ldr	r3, [r3, #12]
 8008e38:	68db      	ldr	r3, [r3, #12]
 8008e3a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	3304      	adds	r3, #4
 8008e40:	0018      	movs	r0, r3
 8008e42:	f7fe f8aa 	bl	8006f9a <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e4a:	68fa      	ldr	r2, [r7, #12]
 8008e4c:	0010      	movs	r0, r2
 8008e4e:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	69db      	ldr	r3, [r3, #28]
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d126      	bne.n	8008ea6 <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	699b      	ldr	r3, [r3, #24]
 8008e5c:	693a      	ldr	r2, [r7, #16]
 8008e5e:	18d3      	adds	r3, r2, r3
 8008e60:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008e62:	68ba      	ldr	r2, [r7, #8]
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	429a      	cmp	r2, r3
 8008e68:	d90e      	bls.n	8008e88 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	68ba      	ldr	r2, [r7, #8]
 8008e6e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	68fa      	ldr	r2, [r7, #12]
 8008e74:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008e76:	4b15      	ldr	r3, [pc, #84]	; (8008ecc <prvSwitchTimerLists+0xac>)
 8008e78:	681a      	ldr	r2, [r3, #0]
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	3304      	adds	r3, #4
 8008e7e:	0019      	movs	r1, r3
 8008e80:	0010      	movs	r0, r2
 8008e82:	f7fe f854 	bl	8006f2e <vListInsert>
 8008e86:	e00e      	b.n	8008ea6 <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008e88:	693a      	ldr	r2, [r7, #16]
 8008e8a:	68f8      	ldr	r0, [r7, #12]
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	9300      	str	r3, [sp, #0]
 8008e90:	2300      	movs	r3, #0
 8008e92:	2100      	movs	r1, #0
 8008e94:	f7ff fde0 	bl	8008a58 <xTimerGenericCommand>
 8008e98:	0003      	movs	r3, r0
 8008e9a:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d101      	bne.n	8008ea6 <prvSwitchTimerLists+0x86>
 8008ea2:	b672      	cpsid	i
 8008ea4:	e7fe      	b.n	8008ea4 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008ea6:	4b09      	ldr	r3, [pc, #36]	; (8008ecc <prvSwitchTimerLists+0xac>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d1bb      	bne.n	8008e28 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008eb0:	4b06      	ldr	r3, [pc, #24]	; (8008ecc <prvSwitchTimerLists+0xac>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008eb6:	4b06      	ldr	r3, [pc, #24]	; (8008ed0 <prvSwitchTimerLists+0xb0>)
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	4b04      	ldr	r3, [pc, #16]	; (8008ecc <prvSwitchTimerLists+0xac>)
 8008ebc:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8008ebe:	4b04      	ldr	r3, [pc, #16]	; (8008ed0 <prvSwitchTimerLists+0xb0>)
 8008ec0:	697a      	ldr	r2, [r7, #20]
 8008ec2:	601a      	str	r2, [r3, #0]
}
 8008ec4:	46c0      	nop			; (mov r8, r8)
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	b006      	add	sp, #24
 8008eca:	bd80      	pop	{r7, pc}
 8008ecc:	20000a0c 	.word	0x20000a0c
 8008ed0:	20000a10 	.word	0x20000a10

08008ed4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b082      	sub	sp, #8
 8008ed8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008eda:	f000 f8d9 	bl	8009090 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008ede:	4b17      	ldr	r3, [pc, #92]	; (8008f3c <prvCheckForValidListAndQueue+0x68>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d124      	bne.n	8008f30 <prvCheckForValidListAndQueue+0x5c>
		{
			vListInitialise( &xActiveTimerList1 );
 8008ee6:	4b16      	ldr	r3, [pc, #88]	; (8008f40 <prvCheckForValidListAndQueue+0x6c>)
 8008ee8:	0018      	movs	r0, r3
 8008eea:	f7fd ffd5 	bl	8006e98 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008eee:	4b15      	ldr	r3, [pc, #84]	; (8008f44 <prvCheckForValidListAndQueue+0x70>)
 8008ef0:	0018      	movs	r0, r3
 8008ef2:	f7fd ffd1 	bl	8006e98 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008ef6:	4b14      	ldr	r3, [pc, #80]	; (8008f48 <prvCheckForValidListAndQueue+0x74>)
 8008ef8:	4a11      	ldr	r2, [pc, #68]	; (8008f40 <prvCheckForValidListAndQueue+0x6c>)
 8008efa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008efc:	4b13      	ldr	r3, [pc, #76]	; (8008f4c <prvCheckForValidListAndQueue+0x78>)
 8008efe:	4a11      	ldr	r2, [pc, #68]	; (8008f44 <prvCheckForValidListAndQueue+0x70>)
 8008f00:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008f02:	4913      	ldr	r1, [pc, #76]	; (8008f50 <prvCheckForValidListAndQueue+0x7c>)
 8008f04:	4a13      	ldr	r2, [pc, #76]	; (8008f54 <prvCheckForValidListAndQueue+0x80>)
 8008f06:	2300      	movs	r3, #0
 8008f08:	9300      	str	r3, [sp, #0]
 8008f0a:	000b      	movs	r3, r1
 8008f0c:	210c      	movs	r1, #12
 8008f0e:	200a      	movs	r0, #10
 8008f10:	f7fe f8bf 	bl	8007092 <xQueueGenericCreateStatic>
 8008f14:	0002      	movs	r2, r0
 8008f16:	4b09      	ldr	r3, [pc, #36]	; (8008f3c <prvCheckForValidListAndQueue+0x68>)
 8008f18:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008f1a:	4b08      	ldr	r3, [pc, #32]	; (8008f3c <prvCheckForValidListAndQueue+0x68>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d006      	beq.n	8008f30 <prvCheckForValidListAndQueue+0x5c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008f22:	4b06      	ldr	r3, [pc, #24]	; (8008f3c <prvCheckForValidListAndQueue+0x68>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	4a0c      	ldr	r2, [pc, #48]	; (8008f58 <prvCheckForValidListAndQueue+0x84>)
 8008f28:	0011      	movs	r1, r2
 8008f2a:	0018      	movs	r0, r3
 8008f2c:	f7fe fcbe 	bl	80078ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008f30:	f000 f8c0 	bl	80090b4 <vPortExitCritical>
}
 8008f34:	46c0      	nop			; (mov r8, r8)
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}
 8008f3a:	46c0      	nop			; (mov r8, r8)
 8008f3c:	20000a14 	.word	0x20000a14
 8008f40:	200009e4 	.word	0x200009e4
 8008f44:	200009f8 	.word	0x200009f8
 8008f48:	20000a0c 	.word	0x20000a0c
 8008f4c:	20000a10 	.word	0x20000a10
 8008f50:	20000a98 	.word	0x20000a98
 8008f54:	20000a20 	.word	0x20000a20
 8008f58:	08009700 	.word	0x08009700

08008f5c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b084      	sub	sp, #16
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	60f8      	str	r0, [r7, #12]
 8008f64:	60b9      	str	r1, [r7, #8]
 8008f66:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	3b04      	subs	r3, #4
 8008f6c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	2280      	movs	r2, #128	; 0x80
 8008f72:	0452      	lsls	r2, r2, #17
 8008f74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	3b04      	subs	r3, #4
 8008f7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8008f7c:	68ba      	ldr	r2, [r7, #8]
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	3b04      	subs	r3, #4
 8008f86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008f88:	4a08      	ldr	r2, [pc, #32]	; (8008fac <pxPortInitialiseStack+0x50>)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	3b14      	subs	r3, #20
 8008f92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008f94:	687a      	ldr	r2, [r7, #4]
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	3b20      	subs	r3, #32
 8008f9e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
}
 8008fa2:	0018      	movs	r0, r3
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	b004      	add	sp, #16
 8008fa8:	bd80      	pop	{r7, pc}
 8008faa:	46c0      	nop			; (mov r8, r8)
 8008fac:	08008fb1 	.word	0x08008fb1

08008fb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b082      	sub	sp, #8
 8008fb4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008fba:	4b07      	ldr	r3, [pc, #28]	; (8008fd8 <prvTaskExitError+0x28>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	3301      	adds	r3, #1
 8008fc0:	d001      	beq.n	8008fc6 <prvTaskExitError+0x16>
 8008fc2:	b672      	cpsid	i
 8008fc4:	e7fe      	b.n	8008fc4 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8008fc6:	b672      	cpsid	i
	while( ulDummy == 0 )
 8008fc8:	46c0      	nop			; (mov r8, r8)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d0fc      	beq.n	8008fca <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008fd0:	46c0      	nop			; (mov r8, r8)
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	b002      	add	sp, #8
 8008fd6:	bd80      	pop	{r7, pc}
 8008fd8:	2000000c 	.word	0x2000000c

08008fdc <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8008fe0:	46c0      	nop			; (mov r8, r8)
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}
	...

08008ff0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8008ff0:	4a0b      	ldr	r2, [pc, #44]	; (8009020 <pxCurrentTCBConst2>)
 8008ff2:	6813      	ldr	r3, [r2, #0]
 8008ff4:	6818      	ldr	r0, [r3, #0]
 8008ff6:	3020      	adds	r0, #32
 8008ff8:	f380 8809 	msr	PSP, r0
 8008ffc:	2002      	movs	r0, #2
 8008ffe:	f380 8814 	msr	CONTROL, r0
 8009002:	f3bf 8f6f 	isb	sy
 8009006:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8009008:	46ae      	mov	lr, r5
 800900a:	bc08      	pop	{r3}
 800900c:	bc04      	pop	{r2}
 800900e:	b662      	cpsie	i
 8009010:	4718      	bx	r3
 8009012:	46c0      	nop			; (mov r8, r8)
 8009014:	46c0      	nop			; (mov r8, r8)
 8009016:	46c0      	nop			; (mov r8, r8)
 8009018:	46c0      	nop			; (mov r8, r8)
 800901a:	46c0      	nop			; (mov r8, r8)
 800901c:	46c0      	nop			; (mov r8, r8)
 800901e:	46c0      	nop			; (mov r8, r8)

08009020 <pxCurrentTCBConst2>:
 8009020:	200008b8 	.word	0x200008b8
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8009024:	46c0      	nop			; (mov r8, r8)
 8009026:	46c0      	nop			; (mov r8, r8)

08009028 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009028:	b580      	push	{r7, lr}
 800902a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800902c:	4b0e      	ldr	r3, [pc, #56]	; (8009068 <xPortStartScheduler+0x40>)
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	4b0d      	ldr	r3, [pc, #52]	; (8009068 <xPortStartScheduler+0x40>)
 8009032:	21ff      	movs	r1, #255	; 0xff
 8009034:	0409      	lsls	r1, r1, #16
 8009036:	430a      	orrs	r2, r1
 8009038:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800903a:	4b0b      	ldr	r3, [pc, #44]	; (8009068 <xPortStartScheduler+0x40>)
 800903c:	681a      	ldr	r2, [r3, #0]
 800903e:	4b0a      	ldr	r3, [pc, #40]	; (8009068 <xPortStartScheduler+0x40>)
 8009040:	21ff      	movs	r1, #255	; 0xff
 8009042:	0609      	lsls	r1, r1, #24
 8009044:	430a      	orrs	r2, r1
 8009046:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8009048:	f000 f898 	bl	800917c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800904c:	4b07      	ldr	r3, [pc, #28]	; (800906c <xPortStartScheduler+0x44>)
 800904e:	2200      	movs	r2, #0
 8009050:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8009052:	f7ff ffcd 	bl	8008ff0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009056:	f7fe ffc5 	bl	8007fe4 <vTaskSwitchContext>
	prvTaskExitError();
 800905a:	f7ff ffa9 	bl	8008fb0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800905e:	2300      	movs	r3, #0
}
 8009060:	0018      	movs	r0, r3
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}
 8009066:	46c0      	nop			; (mov r8, r8)
 8009068:	e000ed20 	.word	0xe000ed20
 800906c:	2000000c 	.word	0x2000000c

08009070 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8009070:	b580      	push	{r7, lr}
 8009072:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8009074:	4b05      	ldr	r3, [pc, #20]	; (800908c <vPortYield+0x1c>)
 8009076:	2280      	movs	r2, #128	; 0x80
 8009078:	0552      	lsls	r2, r2, #21
 800907a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800907c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8009080:	f3bf 8f6f 	isb	sy
}
 8009084:	46c0      	nop			; (mov r8, r8)
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}
 800908a:	46c0      	nop			; (mov r8, r8)
 800908c:	e000ed04 	.word	0xe000ed04

08009090 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009090:	b580      	push	{r7, lr}
 8009092:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8009094:	b672      	cpsid	i
    uxCriticalNesting++;
 8009096:	4b06      	ldr	r3, [pc, #24]	; (80090b0 <vPortEnterCritical+0x20>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	1c5a      	adds	r2, r3, #1
 800909c:	4b04      	ldr	r3, [pc, #16]	; (80090b0 <vPortEnterCritical+0x20>)
 800909e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 80090a0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80090a4:	f3bf 8f6f 	isb	sy
}
 80090a8:	46c0      	nop			; (mov r8, r8)
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}
 80090ae:	46c0      	nop			; (mov r8, r8)
 80090b0:	2000000c 	.word	0x2000000c

080090b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80090b8:	4b09      	ldr	r3, [pc, #36]	; (80090e0 <vPortExitCritical+0x2c>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d101      	bne.n	80090c4 <vPortExitCritical+0x10>
 80090c0:	b672      	cpsid	i
 80090c2:	e7fe      	b.n	80090c2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 80090c4:	4b06      	ldr	r3, [pc, #24]	; (80090e0 <vPortExitCritical+0x2c>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	1e5a      	subs	r2, r3, #1
 80090ca:	4b05      	ldr	r3, [pc, #20]	; (80090e0 <vPortExitCritical+0x2c>)
 80090cc:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 80090ce:	4b04      	ldr	r3, [pc, #16]	; (80090e0 <vPortExitCritical+0x2c>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d100      	bne.n	80090d8 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 80090d6:	b662      	cpsie	i
    }
}
 80090d8:	46c0      	nop			; (mov r8, r8)
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}
 80090de:	46c0      	nop			; (mov r8, r8)
 80090e0:	2000000c 	.word	0x2000000c

080090e4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 80090e4:	f3ef 8010 	mrs	r0, PRIMASK
 80090e8:	b672      	cpsid	i
 80090ea:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 80090ec:	46c0      	nop			; (mov r8, r8)
 80090ee:	0018      	movs	r0, r3

080090f0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 80090f0:	f380 8810 	msr	PRIMASK, r0
 80090f4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 80090f6:	46c0      	nop			; (mov r8, r8)
	...

08009100 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009100:	f3ef 8009 	mrs	r0, PSP
 8009104:	4b0e      	ldr	r3, [pc, #56]	; (8009140 <pxCurrentTCBConst>)
 8009106:	681a      	ldr	r2, [r3, #0]
 8009108:	3820      	subs	r0, #32
 800910a:	6010      	str	r0, [r2, #0]
 800910c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800910e:	4644      	mov	r4, r8
 8009110:	464d      	mov	r5, r9
 8009112:	4656      	mov	r6, sl
 8009114:	465f      	mov	r7, fp
 8009116:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8009118:	b508      	push	{r3, lr}
 800911a:	b672      	cpsid	i
 800911c:	f7fe ff62 	bl	8007fe4 <vTaskSwitchContext>
 8009120:	b662      	cpsie	i
 8009122:	bc0c      	pop	{r2, r3}
 8009124:	6811      	ldr	r1, [r2, #0]
 8009126:	6808      	ldr	r0, [r1, #0]
 8009128:	3010      	adds	r0, #16
 800912a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800912c:	46a0      	mov	r8, r4
 800912e:	46a9      	mov	r9, r5
 8009130:	46b2      	mov	sl, r6
 8009132:	46bb      	mov	fp, r7
 8009134:	f380 8809 	msr	PSP, r0
 8009138:	3820      	subs	r0, #32
 800913a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800913c:	4718      	bx	r3
 800913e:	46c0      	nop			; (mov r8, r8)

08009140 <pxCurrentTCBConst>:
 8009140:	200008b8 	.word	0x200008b8
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8009144:	46c0      	nop			; (mov r8, r8)
 8009146:	46c0      	nop			; (mov r8, r8)

08009148 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800914e:	f7ff ffc9 	bl	80090e4 <ulSetInterruptMaskFromISR>
 8009152:	0003      	movs	r3, r0
 8009154:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009156:	f7fe fe91 	bl	8007e7c <xTaskIncrementTick>
 800915a:	1e03      	subs	r3, r0, #0
 800915c:	d003      	beq.n	8009166 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800915e:	4b06      	ldr	r3, [pc, #24]	; (8009178 <SysTick_Handler+0x30>)
 8009160:	2280      	movs	r2, #128	; 0x80
 8009162:	0552      	lsls	r2, r2, #21
 8009164:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	0018      	movs	r0, r3
 800916a:	f7ff ffc1 	bl	80090f0 <vClearInterruptMaskFromISR>
}
 800916e:	46c0      	nop			; (mov r8, r8)
 8009170:	46bd      	mov	sp, r7
 8009172:	b002      	add	sp, #8
 8009174:	bd80      	pop	{r7, pc}
 8009176:	46c0      	nop			; (mov r8, r8)
 8009178:	e000ed04 	.word	0xe000ed04

0800917c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800917c:	b580      	push	{r7, lr}
 800917e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8009180:	4b0b      	ldr	r3, [pc, #44]	; (80091b0 <prvSetupTimerInterrupt+0x34>)
 8009182:	2200      	movs	r2, #0
 8009184:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8009186:	4b0b      	ldr	r3, [pc, #44]	; (80091b4 <prvSetupTimerInterrupt+0x38>)
 8009188:	2200      	movs	r2, #0
 800918a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800918c:	4b0a      	ldr	r3, [pc, #40]	; (80091b8 <prvSetupTimerInterrupt+0x3c>)
 800918e:	681a      	ldr	r2, [r3, #0]
 8009190:	23fa      	movs	r3, #250	; 0xfa
 8009192:	0099      	lsls	r1, r3, #2
 8009194:	0010      	movs	r0, r2
 8009196:	f7f6 ffb7 	bl	8000108 <__udivsi3>
 800919a:	0003      	movs	r3, r0
 800919c:	001a      	movs	r2, r3
 800919e:	4b07      	ldr	r3, [pc, #28]	; (80091bc <prvSetupTimerInterrupt+0x40>)
 80091a0:	3a01      	subs	r2, #1
 80091a2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80091a4:	4b02      	ldr	r3, [pc, #8]	; (80091b0 <prvSetupTimerInterrupt+0x34>)
 80091a6:	2207      	movs	r2, #7
 80091a8:	601a      	str	r2, [r3, #0]
}
 80091aa:	46c0      	nop			; (mov r8, r8)
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}
 80091b0:	e000e010 	.word	0xe000e010
 80091b4:	e000e018 	.word	0xe000e018
 80091b8:	20000000 	.word	0x20000000
 80091bc:	e000e014 	.word	0xe000e014

080091c0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b086      	sub	sp, #24
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80091c8:	2300      	movs	r3, #0
 80091ca:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80091cc:	f7fe fdb0 	bl	8007d30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80091d0:	4b49      	ldr	r3, [pc, #292]	; (80092f8 <pvPortMalloc+0x138>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d101      	bne.n	80091dc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80091d8:	f000 f8e0 	bl	800939c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80091dc:	4b47      	ldr	r3, [pc, #284]	; (80092fc <pvPortMalloc+0x13c>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	687a      	ldr	r2, [r7, #4]
 80091e2:	4013      	ands	r3, r2
 80091e4:	d000      	beq.n	80091e8 <pvPortMalloc+0x28>
 80091e6:	e079      	b.n	80092dc <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d012      	beq.n	8009214 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 80091ee:	2208      	movs	r2, #8
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	189b      	adds	r3, r3, r2
 80091f4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2207      	movs	r2, #7
 80091fa:	4013      	ands	r3, r2
 80091fc:	d00a      	beq.n	8009214 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2207      	movs	r2, #7
 8009202:	4393      	bics	r3, r2
 8009204:	3308      	adds	r3, #8
 8009206:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2207      	movs	r2, #7
 800920c:	4013      	ands	r3, r2
 800920e:	d001      	beq.n	8009214 <pvPortMalloc+0x54>
 8009210:	b672      	cpsid	i
 8009212:	e7fe      	b.n	8009212 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d060      	beq.n	80092dc <pvPortMalloc+0x11c>
 800921a:	4b39      	ldr	r3, [pc, #228]	; (8009300 <pvPortMalloc+0x140>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	687a      	ldr	r2, [r7, #4]
 8009220:	429a      	cmp	r2, r3
 8009222:	d85b      	bhi.n	80092dc <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009224:	4b37      	ldr	r3, [pc, #220]	; (8009304 <pvPortMalloc+0x144>)
 8009226:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8009228:	4b36      	ldr	r3, [pc, #216]	; (8009304 <pvPortMalloc+0x144>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800922e:	e004      	b.n	800923a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800923a:	697b      	ldr	r3, [r7, #20]
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	687a      	ldr	r2, [r7, #4]
 8009240:	429a      	cmp	r2, r3
 8009242:	d903      	bls.n	800924c <pvPortMalloc+0x8c>
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d1f1      	bne.n	8009230 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800924c:	4b2a      	ldr	r3, [pc, #168]	; (80092f8 <pvPortMalloc+0x138>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	697a      	ldr	r2, [r7, #20]
 8009252:	429a      	cmp	r2, r3
 8009254:	d042      	beq.n	80092dc <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	2208      	movs	r2, #8
 800925c:	189b      	adds	r3, r3, r2
 800925e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	693b      	ldr	r3, [r7, #16]
 8009266:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	685a      	ldr	r2, [r3, #4]
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	1ad2      	subs	r2, r2, r3
 8009270:	2308      	movs	r3, #8
 8009272:	005b      	lsls	r3, r3, #1
 8009274:	429a      	cmp	r2, r3
 8009276:	d916      	bls.n	80092a6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009278:	697a      	ldr	r2, [r7, #20]
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	18d3      	adds	r3, r2, r3
 800927e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	2207      	movs	r2, #7
 8009284:	4013      	ands	r3, r2
 8009286:	d001      	beq.n	800928c <pvPortMalloc+0xcc>
 8009288:	b672      	cpsid	i
 800928a:	e7fe      	b.n	800928a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	685a      	ldr	r2, [r3, #4]
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	1ad2      	subs	r2, r2, r3
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	687a      	ldr	r2, [r7, #4]
 800929c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	0018      	movs	r0, r3
 80092a2:	f000 f8db 	bl	800945c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80092a6:	4b16      	ldr	r3, [pc, #88]	; (8009300 <pvPortMalloc+0x140>)
 80092a8:	681a      	ldr	r2, [r3, #0]
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	685b      	ldr	r3, [r3, #4]
 80092ae:	1ad2      	subs	r2, r2, r3
 80092b0:	4b13      	ldr	r3, [pc, #76]	; (8009300 <pvPortMalloc+0x140>)
 80092b2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80092b4:	4b12      	ldr	r3, [pc, #72]	; (8009300 <pvPortMalloc+0x140>)
 80092b6:	681a      	ldr	r2, [r3, #0]
 80092b8:	4b13      	ldr	r3, [pc, #76]	; (8009308 <pvPortMalloc+0x148>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	429a      	cmp	r2, r3
 80092be:	d203      	bcs.n	80092c8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80092c0:	4b0f      	ldr	r3, [pc, #60]	; (8009300 <pvPortMalloc+0x140>)
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	4b10      	ldr	r3, [pc, #64]	; (8009308 <pvPortMalloc+0x148>)
 80092c6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	685a      	ldr	r2, [r3, #4]
 80092cc:	4b0b      	ldr	r3, [pc, #44]	; (80092fc <pvPortMalloc+0x13c>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	431a      	orrs	r2, r3
 80092d2:	697b      	ldr	r3, [r7, #20]
 80092d4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	2200      	movs	r2, #0
 80092da:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80092dc:	f7fe fd34 	bl	8007d48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	2207      	movs	r2, #7
 80092e4:	4013      	ands	r3, r2
 80092e6:	d001      	beq.n	80092ec <pvPortMalloc+0x12c>
 80092e8:	b672      	cpsid	i
 80092ea:	e7fe      	b.n	80092ea <pvPortMalloc+0x12a>
	return pvReturn;
 80092ec:	68fb      	ldr	r3, [r7, #12]
}
 80092ee:	0018      	movs	r0, r3
 80092f0:	46bd      	mov	sp, r7
 80092f2:	b006      	add	sp, #24
 80092f4:	bd80      	pop	{r7, pc}
 80092f6:	46c0      	nop			; (mov r8, r8)
 80092f8:	200022e8 	.word	0x200022e8
 80092fc:	200022f4 	.word	0x200022f4
 8009300:	200022ec 	.word	0x200022ec
 8009304:	200022e0 	.word	0x200022e0
 8009308:	200022f0 	.word	0x200022f0

0800930c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b084      	sub	sp, #16
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d035      	beq.n	800938a <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800931e:	2308      	movs	r3, #8
 8009320:	425b      	negs	r3, r3
 8009322:	68fa      	ldr	r2, [r7, #12]
 8009324:	18d3      	adds	r3, r2, r3
 8009326:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	685a      	ldr	r2, [r3, #4]
 8009330:	4b18      	ldr	r3, [pc, #96]	; (8009394 <vPortFree+0x88>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4013      	ands	r3, r2
 8009336:	d101      	bne.n	800933c <vPortFree+0x30>
 8009338:	b672      	cpsid	i
 800933a:	e7fe      	b.n	800933a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d001      	beq.n	8009348 <vPortFree+0x3c>
 8009344:	b672      	cpsid	i
 8009346:	e7fe      	b.n	8009346 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	685a      	ldr	r2, [r3, #4]
 800934c:	4b11      	ldr	r3, [pc, #68]	; (8009394 <vPortFree+0x88>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4013      	ands	r3, r2
 8009352:	d01a      	beq.n	800938a <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d116      	bne.n	800938a <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	685a      	ldr	r2, [r3, #4]
 8009360:	4b0c      	ldr	r3, [pc, #48]	; (8009394 <vPortFree+0x88>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	43db      	mvns	r3, r3
 8009366:	401a      	ands	r2, r3
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800936c:	f7fe fce0 	bl	8007d30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	685a      	ldr	r2, [r3, #4]
 8009374:	4b08      	ldr	r3, [pc, #32]	; (8009398 <vPortFree+0x8c>)
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	18d2      	adds	r2, r2, r3
 800937a:	4b07      	ldr	r3, [pc, #28]	; (8009398 <vPortFree+0x8c>)
 800937c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	0018      	movs	r0, r3
 8009382:	f000 f86b 	bl	800945c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009386:	f7fe fcdf 	bl	8007d48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800938a:	46c0      	nop			; (mov r8, r8)
 800938c:	46bd      	mov	sp, r7
 800938e:	b004      	add	sp, #16
 8009390:	bd80      	pop	{r7, pc}
 8009392:	46c0      	nop			; (mov r8, r8)
 8009394:	200022f4 	.word	0x200022f4
 8009398:	200022ec 	.word	0x200022ec

0800939c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b084      	sub	sp, #16
 80093a0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80093a2:	23c0      	movs	r3, #192	; 0xc0
 80093a4:	015b      	lsls	r3, r3, #5
 80093a6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80093a8:	4b26      	ldr	r3, [pc, #152]	; (8009444 <prvHeapInit+0xa8>)
 80093aa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	2207      	movs	r2, #7
 80093b0:	4013      	ands	r3, r2
 80093b2:	d00c      	beq.n	80093ce <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	3307      	adds	r3, #7
 80093b8:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2207      	movs	r2, #7
 80093be:	4393      	bics	r3, r2
 80093c0:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80093c2:	68ba      	ldr	r2, [r7, #8]
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	1ad2      	subs	r2, r2, r3
 80093c8:	4b1e      	ldr	r3, [pc, #120]	; (8009444 <prvHeapInit+0xa8>)
 80093ca:	18d3      	adds	r3, r2, r3
 80093cc:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80093d2:	4b1d      	ldr	r3, [pc, #116]	; (8009448 <prvHeapInit+0xac>)
 80093d4:	687a      	ldr	r2, [r7, #4]
 80093d6:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80093d8:	4b1b      	ldr	r3, [pc, #108]	; (8009448 <prvHeapInit+0xac>)
 80093da:	2200      	movs	r2, #0
 80093dc:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	68ba      	ldr	r2, [r7, #8]
 80093e2:	18d3      	adds	r3, r2, r3
 80093e4:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80093e6:	2208      	movs	r2, #8
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	1a9b      	subs	r3, r3, r2
 80093ec:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	2207      	movs	r2, #7
 80093f2:	4393      	bics	r3, r2
 80093f4:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80093f6:	68fa      	ldr	r2, [r7, #12]
 80093f8:	4b14      	ldr	r3, [pc, #80]	; (800944c <prvHeapInit+0xb0>)
 80093fa:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80093fc:	4b13      	ldr	r3, [pc, #76]	; (800944c <prvHeapInit+0xb0>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	2200      	movs	r2, #0
 8009402:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009404:	4b11      	ldr	r3, [pc, #68]	; (800944c <prvHeapInit+0xb0>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	2200      	movs	r2, #0
 800940a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	68fa      	ldr	r2, [r7, #12]
 8009414:	1ad2      	subs	r2, r2, r3
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800941a:	4b0c      	ldr	r3, [pc, #48]	; (800944c <prvHeapInit+0xb0>)
 800941c:	681a      	ldr	r2, [r3, #0]
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	685a      	ldr	r2, [r3, #4]
 8009426:	4b0a      	ldr	r3, [pc, #40]	; (8009450 <prvHeapInit+0xb4>)
 8009428:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	685a      	ldr	r2, [r3, #4]
 800942e:	4b09      	ldr	r3, [pc, #36]	; (8009454 <prvHeapInit+0xb8>)
 8009430:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009432:	4b09      	ldr	r3, [pc, #36]	; (8009458 <prvHeapInit+0xbc>)
 8009434:	2280      	movs	r2, #128	; 0x80
 8009436:	0612      	lsls	r2, r2, #24
 8009438:	601a      	str	r2, [r3, #0]
}
 800943a:	46c0      	nop			; (mov r8, r8)
 800943c:	46bd      	mov	sp, r7
 800943e:	b004      	add	sp, #16
 8009440:	bd80      	pop	{r7, pc}
 8009442:	46c0      	nop			; (mov r8, r8)
 8009444:	20000ae0 	.word	0x20000ae0
 8009448:	200022e0 	.word	0x200022e0
 800944c:	200022e8 	.word	0x200022e8
 8009450:	200022f0 	.word	0x200022f0
 8009454:	200022ec 	.word	0x200022ec
 8009458:	200022f4 	.word	0x200022f4

0800945c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b084      	sub	sp, #16
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009464:	4b27      	ldr	r3, [pc, #156]	; (8009504 <prvInsertBlockIntoFreeList+0xa8>)
 8009466:	60fb      	str	r3, [r7, #12]
 8009468:	e002      	b.n	8009470 <prvInsertBlockIntoFreeList+0x14>
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	60fb      	str	r3, [r7, #12]
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	687a      	ldr	r2, [r7, #4]
 8009476:	429a      	cmp	r2, r3
 8009478:	d8f7      	bhi.n	800946a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	685b      	ldr	r3, [r3, #4]
 8009482:	68ba      	ldr	r2, [r7, #8]
 8009484:	18d3      	adds	r3, r2, r3
 8009486:	687a      	ldr	r2, [r7, #4]
 8009488:	429a      	cmp	r2, r3
 800948a:	d108      	bne.n	800949e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	685a      	ldr	r2, [r3, #4]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	18d2      	adds	r2, r2, r3
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	685b      	ldr	r3, [r3, #4]
 80094a6:	68ba      	ldr	r2, [r7, #8]
 80094a8:	18d2      	adds	r2, r2, r3
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	429a      	cmp	r2, r3
 80094b0:	d118      	bne.n	80094e4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681a      	ldr	r2, [r3, #0]
 80094b6:	4b14      	ldr	r3, [pc, #80]	; (8009508 <prvInsertBlockIntoFreeList+0xac>)
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d00d      	beq.n	80094da <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	685a      	ldr	r2, [r3, #4]
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	18d2      	adds	r2, r2, r3
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	601a      	str	r2, [r3, #0]
 80094d8:	e008      	b.n	80094ec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80094da:	4b0b      	ldr	r3, [pc, #44]	; (8009508 <prvInsertBlockIntoFreeList+0xac>)
 80094dc:	681a      	ldr	r2, [r3, #0]
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	601a      	str	r2, [r3, #0]
 80094e2:	e003      	b.n	80094ec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681a      	ldr	r2, [r3, #0]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80094ec:	68fa      	ldr	r2, [r7, #12]
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	429a      	cmp	r2, r3
 80094f2:	d002      	beq.n	80094fa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	687a      	ldr	r2, [r7, #4]
 80094f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094fa:	46c0      	nop			; (mov r8, r8)
 80094fc:	46bd      	mov	sp, r7
 80094fe:	b004      	add	sp, #16
 8009500:	bd80      	pop	{r7, pc}
 8009502:	46c0      	nop			; (mov r8, r8)
 8009504:	200022e0 	.word	0x200022e0
 8009508:	200022e8 	.word	0x200022e8

0800950c <__libc_init_array>:
 800950c:	b570      	push	{r4, r5, r6, lr}
 800950e:	2600      	movs	r6, #0
 8009510:	4d0c      	ldr	r5, [pc, #48]	; (8009544 <__libc_init_array+0x38>)
 8009512:	4c0d      	ldr	r4, [pc, #52]	; (8009548 <__libc_init_array+0x3c>)
 8009514:	1b64      	subs	r4, r4, r5
 8009516:	10a4      	asrs	r4, r4, #2
 8009518:	42a6      	cmp	r6, r4
 800951a:	d109      	bne.n	8009530 <__libc_init_array+0x24>
 800951c:	2600      	movs	r6, #0
 800951e:	f000 f82b 	bl	8009578 <_init>
 8009522:	4d0a      	ldr	r5, [pc, #40]	; (800954c <__libc_init_array+0x40>)
 8009524:	4c0a      	ldr	r4, [pc, #40]	; (8009550 <__libc_init_array+0x44>)
 8009526:	1b64      	subs	r4, r4, r5
 8009528:	10a4      	asrs	r4, r4, #2
 800952a:	42a6      	cmp	r6, r4
 800952c:	d105      	bne.n	800953a <__libc_init_array+0x2e>
 800952e:	bd70      	pop	{r4, r5, r6, pc}
 8009530:	00b3      	lsls	r3, r6, #2
 8009532:	58eb      	ldr	r3, [r5, r3]
 8009534:	4798      	blx	r3
 8009536:	3601      	adds	r6, #1
 8009538:	e7ee      	b.n	8009518 <__libc_init_array+0xc>
 800953a:	00b3      	lsls	r3, r6, #2
 800953c:	58eb      	ldr	r3, [r5, r3]
 800953e:	4798      	blx	r3
 8009540:	3601      	adds	r6, #1
 8009542:	e7f2      	b.n	800952a <__libc_init_array+0x1e>
 8009544:	0800994c 	.word	0x0800994c
 8009548:	0800994c 	.word	0x0800994c
 800954c:	0800994c 	.word	0x0800994c
 8009550:	08009950 	.word	0x08009950

08009554 <memcpy>:
 8009554:	2300      	movs	r3, #0
 8009556:	b510      	push	{r4, lr}
 8009558:	429a      	cmp	r2, r3
 800955a:	d100      	bne.n	800955e <memcpy+0xa>
 800955c:	bd10      	pop	{r4, pc}
 800955e:	5ccc      	ldrb	r4, [r1, r3]
 8009560:	54c4      	strb	r4, [r0, r3]
 8009562:	3301      	adds	r3, #1
 8009564:	e7f8      	b.n	8009558 <memcpy+0x4>

08009566 <memset>:
 8009566:	0003      	movs	r3, r0
 8009568:	1812      	adds	r2, r2, r0
 800956a:	4293      	cmp	r3, r2
 800956c:	d100      	bne.n	8009570 <memset+0xa>
 800956e:	4770      	bx	lr
 8009570:	7019      	strb	r1, [r3, #0]
 8009572:	3301      	adds	r3, #1
 8009574:	e7f9      	b.n	800956a <memset+0x4>
	...

08009578 <_init>:
 8009578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800957a:	46c0      	nop			; (mov r8, r8)
 800957c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800957e:	bc08      	pop	{r3}
 8009580:	469e      	mov	lr, r3
 8009582:	4770      	bx	lr

08009584 <_fini>:
 8009584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009586:	46c0      	nop			; (mov r8, r8)
 8009588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800958a:	bc08      	pop	{r3}
 800958c:	469e      	mov	lr, r3
 800958e:	4770      	bx	lr
