digraph "0_linux_854e8bb1aa06c578c2c9145fa6bfe3680ef63b23_0@pointer" {
"1000131" [label="(Call,vcpu->arch.regs[VCPU_REGS_RDX] & -1u)"];
"1000139" [label="(Call,-1u)"];
"1000129" [label="(Call,(u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u))"];
"1000128" [label="(Call,(u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32)"];
"1000117" [label="(Call,(vcpu->arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32))"];
"1000115" [label="(Call,data = (vcpu->arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32))"];
"1000142" [label="(Call,msr.data = data)"];
"1000165" [label="(Call,trace_kvm_msr_write_ex(ecx, data))"];
"1000173" [label="(Call,trace_kvm_msr_write(ecx, data))"];
"1000128" [label="(Call,(u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32)"];
"1000142" [label="(Call,msr.data = data)"];
"1000175" [label="(Identifier,data)"];
"1000117" [label="(Call,(vcpu->arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32))"];
"1000149" [label="(Identifier,msr)"];
"1000169" [label="(Identifier,vcpu)"];
"1000139" [label="(Call,-1u)"];
"1000174" [label="(Identifier,ecx)"];
"1000166" [label="(Identifier,ecx)"];
"1000140" [label="(Literal,1u)"];
"1000180" [label="(MethodReturn,static int)"];
"1000177" [label="(Identifier,vcpu)"];
"1000131" [label="(Call,vcpu->arch.regs[VCPU_REGS_RDX] & -1u)"];
"1000144" [label="(Identifier,msr)"];
"1000143" [label="(Call,msr.data)"];
"1000116" [label="(Identifier,data)"];
"1000164" [label="(Block,)"];
"1000173" [label="(Call,trace_kvm_msr_write(ecx, data))"];
"1000132" [label="(Call,vcpu->arch.regs[VCPU_REGS_RDX])"];
"1000118" [label="(Call,vcpu->arch.regs[VCPU_REGS_RAX] & -1u)"];
"1000165" [label="(Call,trace_kvm_msr_write_ex(ecx, data))"];
"1000115" [label="(Call,data = (vcpu->arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32))"];
"1000146" [label="(Identifier,data)"];
"1000141" [label="(Literal,32)"];
"1000105" [label="(Call,ecx = vcpu->arch.regs[VCPU_REGS_RCX])"];
"1000129" [label="(Call,(u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u))"];
"1000167" [label="(Identifier,data)"];
"1000102" [label="(Block,)"];
"1000131" -> "1000129"  [label="AST: "];
"1000131" -> "1000139"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000139" -> "1000131"  [label="AST: "];
"1000129" -> "1000131"  [label="CFG: "];
"1000131" -> "1000180"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RDX]"];
"1000131" -> "1000180"  [label="DDG: -1u"];
"1000131" -> "1000129"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RDX]"];
"1000131" -> "1000129"  [label="DDG: -1u"];
"1000139" -> "1000131"  [label="DDG: 1u"];
"1000139" -> "1000140"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000129" -> "1000128"  [label="AST: "];
"1000130" -> "1000129"  [label="AST: "];
"1000141" -> "1000129"  [label="CFG: "];
"1000129" -> "1000180"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RDX] & -1u"];
"1000129" -> "1000128"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RDX] & -1u"];
"1000128" -> "1000117"  [label="AST: "];
"1000128" -> "1000141"  [label="CFG: "];
"1000141" -> "1000128"  [label="AST: "];
"1000117" -> "1000128"  [label="CFG: "];
"1000128" -> "1000180"  [label="DDG: (u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u)"];
"1000128" -> "1000117"  [label="DDG: (u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u)"];
"1000128" -> "1000117"  [label="DDG: 32"];
"1000117" -> "1000115"  [label="AST: "];
"1000118" -> "1000117"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000117" -> "1000180"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RAX] & -1u"];
"1000117" -> "1000180"  [label="DDG: (u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32"];
"1000117" -> "1000115"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RAX] & -1u"];
"1000117" -> "1000115"  [label="DDG: (u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32"];
"1000118" -> "1000117"  [label="DDG: vcpu->arch.regs[VCPU_REGS_RAX]"];
"1000118" -> "1000117"  [label="DDG: -1u"];
"1000115" -> "1000102"  [label="AST: "];
"1000116" -> "1000115"  [label="AST: "];
"1000144" -> "1000115"  [label="CFG: "];
"1000115" -> "1000180"  [label="DDG: (vcpu->arch.regs[VCPU_REGS_RAX] & -1u)\n\t\t| ((u64)(vcpu->arch.regs[VCPU_REGS_RDX] & -1u) << 32)"];
"1000115" -> "1000142"  [label="DDG: data"];
"1000115" -> "1000165"  [label="DDG: data"];
"1000115" -> "1000173"  [label="DDG: data"];
"1000142" -> "1000102"  [label="AST: "];
"1000142" -> "1000146"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000146" -> "1000142"  [label="AST: "];
"1000149" -> "1000142"  [label="CFG: "];
"1000142" -> "1000180"  [label="DDG: msr.data"];
"1000165" -> "1000164"  [label="AST: "];
"1000165" -> "1000167"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000167" -> "1000165"  [label="AST: "];
"1000169" -> "1000165"  [label="CFG: "];
"1000165" -> "1000180"  [label="DDG: ecx"];
"1000165" -> "1000180"  [label="DDG: data"];
"1000165" -> "1000180"  [label="DDG: trace_kvm_msr_write_ex(ecx, data)"];
"1000105" -> "1000165"  [label="DDG: ecx"];
"1000173" -> "1000102"  [label="AST: "];
"1000173" -> "1000175"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000175" -> "1000173"  [label="AST: "];
"1000177" -> "1000173"  [label="CFG: "];
"1000173" -> "1000180"  [label="DDG: trace_kvm_msr_write(ecx, data)"];
"1000173" -> "1000180"  [label="DDG: ecx"];
"1000173" -> "1000180"  [label="DDG: data"];
"1000105" -> "1000173"  [label="DDG: ecx"];
}
