<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab3-RFandALU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RFandALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RFandALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RFandALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RFandALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RFandALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RFandALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RFandALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RFandALU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RFandALU_Tester_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RFandALU_Tester_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RFandALU_Tester_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RFandALU_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RFandALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RFandALU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RFandALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerfile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="registerfile.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="registerfile.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="registerfile_Tester_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1486600534" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1486600534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486600534" xil_pn:in_ck="5150010015788973972" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1486600534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="ALUwithControl.v"/>
      <outfile xil_pn:name="LEGv8.v"/>
      <outfile xil_pn:name="RFandALU.v"/>
      <outfile xil_pn:name="RFandALU_Tester.v"/>
      <outfile xil_pn:name="registerfile.v"/>
      <outfile xil_pn:name="registerfile_Tester.v"/>
    </transform>
    <transform xil_pn:end_ts="1486600534" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3835289916806412442" xil_pn:start_ts="1486600534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486600534" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3265640935025826980" xil_pn:start_ts="1486600534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486600534" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8294760025956975181" xil_pn:start_ts="1486600534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486600534" xil_pn:in_ck="5150010015788973972" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1486600534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="ALUwithControl.v"/>
      <outfile xil_pn:name="LEGv8.v"/>
      <outfile xil_pn:name="RFandALU.v"/>
      <outfile xil_pn:name="RFandALU_Tester.v"/>
      <outfile xil_pn:name="registerfile.v"/>
      <outfile xil_pn:name="registerfile_Tester.v"/>
    </transform>
    <transform xil_pn:end_ts="1486600537" xil_pn:in_ck="5150010015788973972" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1187911324578962869" xil_pn:start_ts="1486600534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RFandALU_Tester_beh.prj"/>
      <outfile xil_pn:name="RFandALU_Tester_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1486600537" xil_pn:in_ck="-1900852586527652104" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6382171738379818680" xil_pn:start_ts="1486600537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RFandALU_Tester_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1486591937" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1486591937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486591937" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1729107314691253274" xil_pn:start_ts="1486591937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486591937" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8294760025956975181" xil_pn:start_ts="1486591937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486591938" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1486591937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486591938" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="327690562938569892" xil_pn:start_ts="1486591938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486591938" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1486591938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486591938" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8208765932675752105" xil_pn:start_ts="1486591938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486602279" xil_pn:in_ck="6207847308051550574" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5742096645225160960" xil_pn:start_ts="1486602268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="RFandALU.lso"/>
      <outfile xil_pn:name="RFandALU.ngc"/>
      <outfile xil_pn:name="RFandALU.ngr"/>
      <outfile xil_pn:name="RFandALU.prj"/>
      <outfile xil_pn:name="RFandALU.stx"/>
      <outfile xil_pn:name="RFandALU.syr"/>
      <outfile xil_pn:name="RFandALU.xst"/>
      <outfile xil_pn:name="RFandALU_Tester_beh.prj"/>
      <outfile xil_pn:name="RFandALU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
