Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date              : Wed May 31 18:15:55 2017
| Host              : Alienware running 64-bit Ubuntu 17.04
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.10 04-04-2017
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.228        0.000                      0                64936        0.015        0.000                      0                64936        3.498        0.000                       0                 28698  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.228        0.000                      0                64804        0.015        0.000                      0                64804        3.498        0.000                       0                 28698  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.602        0.000                      0                  132        0.111        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 4.789ns (52.304%)  route 4.367ns (47.695%))
  Logic Levels:           26  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.181ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.160ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.557     1.720    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ap_clk
    RAMB36_X7Y17         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[26])
                                                      0.875     2.595 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_bram_0/DOUTADOUT[26]
                         net (fo=6, routed)           0.595     3.190    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_1[26]
    SLICE_X69Y86         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     3.239 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/tmp_78_reg_3216[26]_i_1/O
                         net (fo=17, routed)          0.392     3.631    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_0_3[26]
    SLICE_X73Y91         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.731 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_308/O
                         net (fo=1, routed)           0.160     3.891    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_308_n_30
    SLICE_X72Y91         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.981 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_165/O
                         net (fo=1, routed)           0.088     4.069    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_165_n_30
    SLICE_X72Y92         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.166 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_54/O
                         net (fo=1, routed)           0.294     4.460    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_54_n_30
    SLICE_X71Y97         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.496 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_6/O
                         net (fo=2, routed)           0.373     4.869    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/B[9]
    DSP48E2_X12Y40       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     5.020 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     5.020    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y40       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     5.093 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     5.093    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y40       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[39])
                                                      0.609     5.702 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_MULTIPLIER_INST/V[39]
                         net (fo=1, routed)           0.000     5.702    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_MULTIPLIER.V<39>
    DSP48E2_X12Y40       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[39]_V_DATA[39])
                                                      0.046     5.748 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_M_DATA_INST/V_DATA[39]
                         net (fo=1, routed)           0.000     5.748    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_M_DATA.V_DATA<39>
    DSP48E2_X12Y40       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[39]_ALU_OUT[47])
                                                      0.571     6.319 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.319    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y40       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.441 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.455    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/PCIN[47]
    DSP48E2_X12Y41       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     7.001 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     7.001    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X12Y41       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     7.110 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.377     7.487    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/p_0_in[37]
    SLICE_X61Y108        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     7.610 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507[39]_i_4/O
                         net (fo=1, routed)           0.022     7.632    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507[39]_i_4_n_30
    SLICE_X61Y108        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.791 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.817    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507_reg[39]_i_1_n_30
    SLICE_X61Y109        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     7.947 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507_reg[47]_i_1/O[7]
                         net (fo=11, routed)          0.240     8.187    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/O27[31]
    SLICE_X59Y109        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     8.276 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_72/O
                         net (fo=1, routed)           0.234     8.510    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_72_n_30
    SLICE_X60Y111        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     8.561 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_41/O
                         net (fo=1, routed)           0.144     8.705    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_41_n_30
    SLICE_X61Y113        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     8.805 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_9/O
                         net (fo=2, routed)           0.202     9.007    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_9_n_30
    SLICE_X62Y114        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     9.107 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_17/O
                         net (fo=1, routed)           0.013     9.120    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_17_n_30
    SLICE_X62Y114        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.312 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     9.338    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252_reg[55]_i_1_n_30
    SLICE_X62Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.130     9.468 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252_reg[62]_i_1/O[5]
                         net (fo=21, routed)          0.384     9.852    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/data3[61]
    SLICE_X64Y117        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     9.891 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/i___272/O
                         net (fo=1, routed)           0.090     9.981    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ap_CS_fsm_reg[2]_61
    SLICE_X64Y118        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099    10.080 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_1_i_159/O
                         net (fo=1, routed)           0.160    10.240    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fsquare_inner_2_fu_469_output_r_d0[61]
    SLICE_X64Y124        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    10.292 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_1_i_64/O
                         net (fo=1, routed)           0.339    10.631    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_1_i_64_n_30
    SLICE_X66Y131        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.682 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_1_i_3/O
                         net (fo=1, routed)           0.194    10.876    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/d0[60]
    RAMB36_X8Y26         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.316    11.446    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ap_clk
    RAMB36_X8Y26         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.058    11.504    
                         clock uncertainty           -0.140    11.364    
    RAMB36_X8Y26         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[25])
                                                     -0.260    11.104    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.139ns  (logic 4.612ns (50.465%)  route 4.527ns (49.535%))
  Logic Levels:           24  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.181ns, distribution 1.406ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.160ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.587     1.750    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ap_clk
    RAMB36_X8Y15         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[25])
                                                      0.889     2.639 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/DOUTADOUT[25]
                         net (fo=8, routed)           0.606     3.245    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_0_0[25]
    SLICE_X59Y68         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.334 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/tmp_687_reg_5768[25]_i_2/O
                         net (fo=1, routed)           0.137     3.471    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/ram_reg_bram_0_24
    SLICE_X58Y67         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     3.523 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/tmp_687_reg_5768[25]_i_1/O
                         net (fo=17, routed)          0.384     3.907    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fproduct_fu_345_in2_q0[25]
    SLICE_X54Y64         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     3.942 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_174__0/O
                         net (fo=1, routed)           0.152     4.094    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_174__0_n_30
    SLICE_X54Y65         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     4.190 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_52__0/O
                         net (fo=1, routed)           0.299     4.489    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_52__0_n_30
    SLICE_X49Y66         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     4.639 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_7__0/O
                         net (fo=4, routed)           0.396     5.035    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/B[8]
    DSP48E2_X8Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.151     5.186 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     5.186    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X8Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.073     5.259 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     5.259    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X8Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_V[37])
                                                      0.609     5.868 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_MULTIPLIER_INST/V[37]
                         net (fo=1, routed)           0.000     5.868    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_MULTIPLIER.V<37>
    DSP48E2_X8Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[37]_V_DATA[37])
                                                      0.046     5.914 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_M_DATA_INST/V_DATA[37]
                         net (fo=1, routed)           0.000     5.914    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_M_DATA.V_DATA<37>
    DSP48E2_X8Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[37]_ALU_OUT[47])
                                                      0.571     6.485 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.485    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.607 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.621    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/PCIN[47]
    DSP48E2_X8Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     7.167 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.167    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X8Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     7.276 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.381     7.657    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/p_0_in[40]
    SLICE_X42Y73         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     7.781 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612[47]_i_9/O
                         net (fo=1, routed)           0.009     7.790    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612[47]_i_9_n_30
    SLICE_X42Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     7.980 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.006    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612_reg[47]_i_1_n_30
    SLICE_X42Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.021 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.047    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612_reg[55]_i_1_n_30
    SLICE_X42Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     8.140 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612_reg[62]_i_1/O[4]
                         net (fo=7, routed)           0.217     8.357    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/data11[60]
    SLICE_X41Y79         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     8.507 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[63]_i_114__0/O
                         net (fo=1, routed)           0.218     8.725    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[63]_i_114__0_n_30
    SLICE_X39Y79         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     8.760 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[63]_i_57__0/O
                         net (fo=1, routed)           0.262     9.022    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[63]_i_57__0_n_30
    SLICE_X43Y77         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     9.146 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[63]_i_13__0/O
                         net (fo=1, routed)           0.014     9.160    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[63]_i_13__0_n_30
    SLICE_X43Y77         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.151     9.311 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573_reg[63]_i_2__0/O[7]
                         net (fo=12, routed)          0.372     9.683    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_792_fu_5428_p1[63]
    SLICE_X47Y82         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     9.734 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/ram_reg_bram_1_i_160__1/O
                         net (fo=4, routed)           0.339    10.073    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_freduce_coefficients_fu_373/grp_fproduct_fu_345_output_r_d0[62]
    SLICE_X50Y87         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    10.125 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_freduce_coefficients_fu_373/ram_reg_bram_1_i_58__4/O
                         net (fo=1, routed)           0.328    10.453    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ap_CS_fsm_reg[11]_61
    SLICE_X55Y93         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089    10.542 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_1_i_1__1/O
                         net (fo=1, routed)           0.347    10.889    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ap_CS_fsm_reg[15]_rep__2[63]
    RAMB36_X7Y19         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.301    11.431    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ap_clk
    RAMB36_X7Y19         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.128    11.559    
                         clock uncertainty           -0.140    11.419    
    RAMB36_X7Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                     -0.261    11.158    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/ap_CS_fsm_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 4.040ns (43.780%)  route 5.188ns (56.220%))
  Logic Levels:           27  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.516ns (routing 0.181ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.160ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.516     1.679    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/ap_clk
    SLICE_X65Y196        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/ap_CS_fsm_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.758 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/ap_CS_fsm_reg[34]/Q
                         net (fo=45, routed)          0.312     2.070    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/ap_CS_fsm_reg[91]_0[7]
    SLICE_X66Y203        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     2.193 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/ram_reg_0_15_0_0_i_6__4/O
                         net (fo=66, routed)          0.393     2.586    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/z9_U/crecip_z2_ram_U/ap_CS_fsm_reg[34]
    SLICE_X70Y209        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     2.623 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/z9_U/crecip_z2_ram_U/tmp_522_reg_5753[9]_i_4/O
                         net (fo=1, routed)           0.153     2.776    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/z2_10_0_U/crecip_z2_ram_U/q0_reg[9]_1
    SLICE_X69Y208        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.924 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/z2_10_0_U/crecip_z2_ram_U/tmp_522_reg_5753[9]_i_3/O
                         net (fo=1, routed)           0.259     3.183    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/z11_U/crecip_z2_ram_U/q0_reg[9]_0
    SLICE_X67Y202        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     3.273 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/z11_U/crecip_z2_ram_U/tmp_522_reg_5753[9]_i_1/O
                         net (fo=17, routed)          0.303     3.576    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/ap_CS_fsm_reg[91]_1[9]
    SLICE_X65Y198        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.725 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2_i_115__1/O
                         net (fo=1, routed)           0.149     3.874    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2_i_115__1_n_30
    SLICE_X66Y198        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.022 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2_i_40__1/O
                         net (fo=1, routed)           0.257     4.279    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2_i_40__1_n_30
    SLICE_X70Y200        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     4.367 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2_i_8__1/O
                         net (fo=4, routed)           0.295     4.662    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/A[9]
    DSP48E2_X14Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.192     4.854 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     4.854    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X14Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.076     4.930 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     4.930    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X14Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.505     5.435 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     5.435    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_MULTIPLIER.U<30>
    DSP48E2_X14Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.047     5.482 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     5.482    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_M_DATA.U_DATA<30>
    DSP48E2_X14Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.585     6.067 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.067    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X14Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.189 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.203    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0/PCIN[47]
    DSP48E2_X14Y81       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     6.749 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.749    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X14Y81       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     6.858 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.402     7.260    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/p_0_in[37]
    SLICE_X76Y202        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     7.311 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_468_reg_612[39]_i_4/O
                         net (fo=1, routed)           0.022     7.333    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_468_reg_612[39]_i_4_n_30
    SLICE_X76Y202        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.492 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_468_reg_612_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.518    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_468_reg_612_reg[39]_i_1_n_30
    SLICE_X76Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.110     7.628 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_468_reg_612_reg[47]_i_1/O[6]
                         net (fo=7, routed)           0.382     8.010    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/data11[46]
    SLICE_X79Y207        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     8.062 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/i___18/O
                         net (fo=1, routed)           0.341     8.403    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/i___18_n_30
    SLICE_X85Y207        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     8.454 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573[47]_i_3__1/O
                         net (fo=2, routed)           0.271     8.725    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573[47]_i_3__1_n_30
    SLICE_X81Y206        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     8.848 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573[47]_i_11/O
                         net (fo=1, routed)           0.008     8.856    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573[47]_i_11_n_30
    SLICE_X81Y206        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.971 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.997    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573_reg[47]_i_1_n_30
    SLICE_X81Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.096     9.093 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573_reg[55]_i_1/O[3]
                         net (fo=19, routed)          0.445     9.538    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_637_fu_5428_p1[51]
    SLICE_X76Y199        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     9.575 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/ram_reg_bram_1_i_317__1/O
                         net (fo=1, routed)           0.214     9.789    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fproduct_2_fu_299_output_r_d0[51]
    SLICE_X74Y194        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     9.889 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/ram_reg_bram_1_i_211__3/O
                         net (fo=1, routed)           0.398    10.287    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ap_CS_fsm_reg[11]_5
    SLICE_X67Y193        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051    10.338 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1_i_71__9/O
                         net (fo=1, routed)           0.227    10.565    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1_i_71__9_n_30
    SLICE_X69Y193        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051    10.616 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1_i_13__10/O
                         net (fo=1, routed)           0.291    10.907    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1_i_13__10_n_30
    RAMB36_X9Y38         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.389    11.519    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ap_clk
    RAMB36_X9Y38         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.128    11.647    
                         clock uncertainty           -0.140    11.507    
    RAMB36_X9Y38         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[15])
                                                     -0.257    11.250    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 4.559ns (50.370%)  route 4.492ns (49.630%))
  Logic Levels:           24  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.181ns, distribution 1.406ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.160ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.587     1.750    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ap_clk
    RAMB36_X8Y15         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[25])
                                                      0.889     2.639 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/DOUTADOUT[25]
                         net (fo=8, routed)           0.606     3.245    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_0_0[25]
    SLICE_X59Y68         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.334 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/tmp_687_reg_5768[25]_i_2/O
                         net (fo=1, routed)           0.137     3.471    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/ram_reg_bram_0_24
    SLICE_X58Y67         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     3.523 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/tmp_687_reg_5768[25]_i_1/O
                         net (fo=17, routed)          0.384     3.907    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fproduct_fu_345_in2_q0[25]
    SLICE_X54Y64         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     3.942 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_174__0/O
                         net (fo=1, routed)           0.152     4.094    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_174__0_n_30
    SLICE_X54Y65         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     4.190 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_52__0/O
                         net (fo=1, routed)           0.299     4.489    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_52__0_n_30
    SLICE_X49Y66         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     4.639 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_7__0/O
                         net (fo=4, routed)           0.396     5.035    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/B[8]
    DSP48E2_X8Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.151     5.186 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     5.186    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X8Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.073     5.259 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     5.259    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X8Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_V[37])
                                                      0.609     5.868 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_MULTIPLIER_INST/V[37]
                         net (fo=1, routed)           0.000     5.868    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_MULTIPLIER.V<37>
    DSP48E2_X8Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[37]_V_DATA[37])
                                                      0.046     5.914 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_M_DATA_INST/V_DATA[37]
                         net (fo=1, routed)           0.000     5.914    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_M_DATA.V_DATA<37>
    DSP48E2_X8Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[37]_ALU_OUT[47])
                                                      0.571     6.485 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.485    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.607 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.621    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/PCIN[47]
    DSP48E2_X8Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     7.167 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.167    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X8Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     7.276 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.381     7.657    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/p_0_in[40]
    SLICE_X42Y73         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     7.781 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612[47]_i_9/O
                         net (fo=1, routed)           0.009     7.790    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612[47]_i_9_n_30
    SLICE_X42Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     7.980 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.006    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612_reg[47]_i_1_n_30
    SLICE_X42Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.021 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.047    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612_reg[55]_i_1_n_30
    SLICE_X42Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     8.140 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612_reg[62]_i_1/O[4]
                         net (fo=7, routed)           0.217     8.357    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/data11[60]
    SLICE_X41Y79         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     8.507 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[63]_i_114__0/O
                         net (fo=1, routed)           0.218     8.725    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[63]_i_114__0_n_30
    SLICE_X39Y79         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     8.760 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[63]_i_57__0/O
                         net (fo=1, routed)           0.262     9.022    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[63]_i_57__0_n_30
    SLICE_X43Y77         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     9.146 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[63]_i_13__0/O
                         net (fo=1, routed)           0.014     9.160    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[63]_i_13__0_n_30
    SLICE_X43Y77         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.109     9.269 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573_reg[63]_i_2__0/O[5]
                         net (fo=19, routed)          0.374     9.643    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_792_fu_5428_p1[61]
    SLICE_X45Y82         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     9.679 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/ram_reg_bram_1_i_164__1/O
                         net (fo=4, routed)           0.341    10.020    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_freduce_coefficients_fu_373/grp_fproduct_fu_345_output_r_d0[60]
    SLICE_X48Y90         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049    10.069 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_freduce_coefficients_fu_373/ram_reg_bram_1_i_60__3/O
                         net (fo=1, routed)           0.303    10.372    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ap_CS_fsm_reg[11]_59
    SLICE_X54Y95         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096    10.468 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_1_i_3__1/O
                         net (fo=1, routed)           0.333    10.801    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ap_CS_fsm_reg[15]_rep__2[61]
    RAMB36_X7Y19         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.301    11.431    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ap_clk
    RAMB36_X7Y19         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.128    11.559    
                         clock uncertainty           -0.140    11.419    
    RAMB36_X7Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[25])
                                                     -0.260    11.159    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/ap_CS_fsm_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[21]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 4.255ns (46.215%)  route 4.952ns (53.785%))
  Logic Levels:           28  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.516ns (routing 0.181ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.160ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.516     1.679    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/ap_clk
    SLICE_X65Y196        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/ap_CS_fsm_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.758 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/ap_CS_fsm_reg[34]/Q
                         net (fo=45, routed)          0.312     2.070    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/ap_CS_fsm_reg[91]_0[7]
    SLICE_X66Y203        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     2.193 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/ram_reg_0_15_0_0_i_6__4/O
                         net (fo=66, routed)          0.393     2.586    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/z9_U/crecip_z2_ram_U/ap_CS_fsm_reg[34]
    SLICE_X70Y209        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     2.623 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/z9_U/crecip_z2_ram_U/tmp_522_reg_5753[9]_i_4/O
                         net (fo=1, routed)           0.153     2.776    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/z2_10_0_U/crecip_z2_ram_U/q0_reg[9]_1
    SLICE_X69Y208        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.924 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/z2_10_0_U/crecip_z2_ram_U/tmp_522_reg_5753[9]_i_3/O
                         net (fo=1, routed)           0.259     3.183    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/z11_U/crecip_z2_ram_U/q0_reg[9]_0
    SLICE_X67Y202        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     3.273 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/z11_U/crecip_z2_ram_U/tmp_522_reg_5753[9]_i_1/O
                         net (fo=17, routed)          0.303     3.576    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/ap_CS_fsm_reg[91]_1[9]
    SLICE_X65Y198        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.725 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2_i_115__1/O
                         net (fo=1, routed)           0.149     3.874    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2_i_115__1_n_30
    SLICE_X66Y198        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.022 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2_i_40__1/O
                         net (fo=1, routed)           0.257     4.279    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2_i_40__1_n_30
    SLICE_X70Y200        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     4.367 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2_i_8__1/O
                         net (fo=4, routed)           0.295     4.662    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/A[9]
    DSP48E2_X14Y80       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.192     4.854 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     4.854    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X14Y80       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.076     4.930 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     4.930    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X14Y80       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.505     5.435 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     5.435    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_MULTIPLIER.U<30>
    DSP48E2_X14Y80       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.047     5.482 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     5.482    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_M_DATA.U_DATA<30>
    DSP48E2_X14Y80       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.585     6.067 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.067    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X14Y80       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.189 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.203    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0/PCIN[47]
    DSP48E2_X14Y81       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     6.749 f  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.749    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X14Y81       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     6.858 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fu_774_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.402     7.260    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/p_0_in[37]
    SLICE_X76Y202        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     7.311 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_468_reg_612[39]_i_4/O
                         net (fo=1, routed)           0.022     7.333    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_468_reg_612[39]_i_4_n_30
    SLICE_X76Y202        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.492 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_468_reg_612_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.518    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_468_reg_612_reg[39]_i_1_n_30
    SLICE_X76Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.110     7.628 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_468_reg_612_reg[47]_i_1/O[6]
                         net (fo=7, routed)           0.382     8.010    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/data11[46]
    SLICE_X79Y207        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     8.062 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/i___18/O
                         net (fo=1, routed)           0.341     8.403    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/i___18_n_30
    SLICE_X85Y207        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     8.454 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573[47]_i_3__1/O
                         net (fo=2, routed)           0.271     8.725    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573[47]_i_3__1_n_30
    SLICE_X81Y206        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     8.848 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573[47]_i_11/O
                         net (fo=1, routed)           0.008     8.856    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573[47]_i_11_n_30
    SLICE_X81Y206        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.971 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.997    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573_reg[47]_i_1_n_30
    SLICE_X81Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     9.012 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     9.038    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573_reg[55]_i_1_n_30
    SLICE_X81Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.090     9.128 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/reg_573_reg[63]_i_2/O[1]
                         net (fo=19, routed)          0.441     9.569    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/tmp_637_fu_5428_p1[57]
    SLICE_X76Y198        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     9.691 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/ram_reg_bram_1_i_310__1/O
                         net (fo=1, routed)           0.161     9.852    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/grp_fproduct_2_fu_299_output_r_d0[57]
    SLICE_X75Y194        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     9.951 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/grp_fproduct_2_fu_299/ram_reg_bram_1_i_177__0/O
                         net (fo=1, routed)           0.345    10.296    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ap_CS_fsm_reg[11]
    SLICE_X67Y192        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100    10.396 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1_i_64__10/O
                         net (fo=1, routed)           0.180    10.576    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1_i_64__10_n_30
    SLICE_X71Y192        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    10.700 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1_i_7__10/O
                         net (fo=1, routed)           0.186    10.886    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1_i_7__10_n_30
    RAMB36_X9Y38         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.389    11.519    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ap_clk
    RAMB36_X9Y38         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.128    11.647    
                         clock uncertainty           -0.140    11.507    
    RAMB36_X9Y38         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[21])
                                                     -0.245    11.262    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_fu_255/t_U/fsquare_t_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 4.500ns (49.751%)  route 4.545ns (50.249%))
  Logic Levels:           24  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.181ns, distribution 1.406ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.160ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.587     1.750    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ap_clk
    RAMB36_X8Y15         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[25])
                                                      0.889     2.639 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/DOUTADOUT[25]
                         net (fo=8, routed)           0.606     3.245    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_0_0[25]
    SLICE_X59Y68         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.334 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/tmp_687_reg_5768[25]_i_2/O
                         net (fo=1, routed)           0.137     3.471    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/ram_reg_bram_0_24
    SLICE_X58Y67         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     3.523 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/tmp_687_reg_5768[25]_i_1/O
                         net (fo=17, routed)          0.384     3.907    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fproduct_fu_345_in2_q0[25]
    SLICE_X54Y64         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     3.942 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_174__0/O
                         net (fo=1, routed)           0.152     4.094    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_174__0_n_30
    SLICE_X54Y65         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     4.190 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_52__0/O
                         net (fo=1, routed)           0.299     4.489    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_52__0_n_30
    SLICE_X49Y66         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     4.639 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_7__0/O
                         net (fo=4, routed)           0.396     5.035    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/B[8]
    DSP48E2_X8Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.151     5.186 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     5.186    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X8Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.073     5.259 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     5.259    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X8Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_V[37])
                                                      0.609     5.868 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_MULTIPLIER_INST/V[37]
                         net (fo=1, routed)           0.000     5.868    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_MULTIPLIER.V<37>
    DSP48E2_X8Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[37]_V_DATA[37])
                                                      0.046     5.914 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_M_DATA_INST/V_DATA[37]
                         net (fo=1, routed)           0.000     5.914    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_M_DATA.V_DATA<37>
    DSP48E2_X8Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[37]_ALU_OUT[47])
                                                      0.571     6.485 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.485    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.607 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.621    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/PCIN[47]
    DSP48E2_X8Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     7.167 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.167    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X8Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     7.276 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.381     7.657    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/p_0_in[40]
    SLICE_X42Y73         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     7.781 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612[47]_i_9/O
                         net (fo=1, routed)           0.009     7.790    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612[47]_i_9_n_30
    SLICE_X42Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.245     8.035 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612_reg[47]_i_1/O[5]
                         net (fo=7, routed)           0.189     8.224    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/data11[45]
    SLICE_X41Y74         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     8.261 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[47]_i_27__0/O
                         net (fo=1, routed)           0.195     8.456    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[47]_i_27__0_n_30
    SLICE_X40Y75         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     8.507 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[47]_i_4__0/O
                         net (fo=2, routed)           0.239     8.746    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[47]_i_4__0_n_30
    SLICE_X43Y75         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     8.844 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[47]_i_12__0/O
                         net (fo=1, routed)           0.022     8.866    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[47]_i_12__0_n_30
    SLICE_X43Y75         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     9.025 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573_reg[47]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     9.051    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573_reg[47]_i_1__0_n_30
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.066 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573_reg[55]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     9.092    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573_reg[55]_i_1__0_n_30
    SLICE_X43Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.096     9.188 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573_reg[63]_i_2__0/O[3]
                         net (fo=19, routed)          0.373     9.561    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_792_fu_5428_p1[59]
    SLICE_X45Y81         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     9.612 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/ram_reg_bram_1_i_168__2/O
                         net (fo=4, routed)           0.273     9.885    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_freduce_coefficients_fu_373/grp_fproduct_fu_345_output_r_d0[58]
    SLICE_X47Y87         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     9.936 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_freduce_coefficients_fu_373/ram_reg_bram_1_i_62__3/O
                         net (fo=1, routed)           0.431    10.367    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ap_CS_fsm_reg[11]_57
    SLICE_X54Y93         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035    10.402 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_1_i_5__1/O
                         net (fo=1, routed)           0.393    10.795    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ap_CS_fsm_reg[15]_rep__2[59]
    RAMB36_X7Y19         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.301    11.431    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ap_clk
    RAMB36_X7Y19         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.128    11.559    
                         clock uncertainty           -0.140    11.419    
    RAMB36_X7Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[23])
                                                     -0.246    11.173    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.173    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 4.546ns (50.444%)  route 4.466ns (49.556%))
  Logic Levels:           26  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.181ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.160ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.557     1.720    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ap_clk
    RAMB36_X7Y17         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[26])
                                                      0.875     2.595 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_bram_0/DOUTADOUT[26]
                         net (fo=6, routed)           0.595     3.190    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_1[26]
    SLICE_X69Y86         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     3.239 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/tmp_78_reg_3216[26]_i_1/O
                         net (fo=17, routed)          0.392     3.631    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_0_3[26]
    SLICE_X73Y91         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.731 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_308/O
                         net (fo=1, routed)           0.160     3.891    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_308_n_30
    SLICE_X72Y91         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.981 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_165/O
                         net (fo=1, routed)           0.088     4.069    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_165_n_30
    SLICE_X72Y92         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.166 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_54/O
                         net (fo=1, routed)           0.294     4.460    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_54_n_30
    SLICE_X71Y97         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.496 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_6/O
                         net (fo=2, routed)           0.373     4.869    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/B[9]
    DSP48E2_X12Y40       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     5.020 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     5.020    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y40       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     5.093 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     5.093    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y40       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[39])
                                                      0.609     5.702 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_MULTIPLIER_INST/V[39]
                         net (fo=1, routed)           0.000     5.702    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_MULTIPLIER.V<39>
    DSP48E2_X12Y40       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[39]_V_DATA[39])
                                                      0.046     5.748 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_M_DATA_INST/V_DATA[39]
                         net (fo=1, routed)           0.000     5.748    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_M_DATA.V_DATA<39>
    DSP48E2_X12Y40       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[39]_ALU_OUT[47])
                                                      0.571     6.319 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.319    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y40       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.441 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.455    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/PCIN[47]
    DSP48E2_X12Y41       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     7.001 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     7.001    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X12Y41       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     7.110 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.377     7.487    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/p_0_in[37]
    SLICE_X61Y108        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     7.610 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507[39]_i_4/O
                         net (fo=1, routed)           0.022     7.632    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507[39]_i_4_n_30
    SLICE_X61Y108        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.791 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.817    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507_reg[39]_i_1_n_30
    SLICE_X61Y109        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.117     7.934 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507_reg[47]_i_1/O[6]
                         net (fo=11, routed)          0.276     8.210    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/O27[30]
    SLICE_X59Y110        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     8.307 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[47]_i_58/O
                         net (fo=1, routed)           0.095     8.402    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[47]_i_58_n_30
    SLICE_X59Y112        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     8.453 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[47]_i_20/O
                         net (fo=1, routed)           0.208     8.661    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[47]_i_20_n_30
    SLICE_X59Y112        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     8.697 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[47]_i_2/O
                         net (fo=2, routed)           0.324     9.021    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[47]_i_2_n_30
    SLICE_X62Y113        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     9.060 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[47]_i_10/O
                         net (fo=1, routed)           0.015     9.075    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[47]_i_10_n_30
    SLICE_X62Y113        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     9.192 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252_reg[47]_i_1/CO[7]
                         net (fo=1, routed)           0.026     9.218    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252_reg[47]_i_1_n_30
    SLICE_X62Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.090     9.308 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252_reg[55]_i_1/O[1]
                         net (fo=21, routed)          0.323     9.631    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/data3[49]
    SLICE_X62Y118        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     9.683 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/i___284/O
                         net (fo=1, routed)           0.103     9.786    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ap_CS_fsm_reg[2]_49
    SLICE_X64Y118        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     9.875 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_1_i_189/O
                         net (fo=1, routed)           0.249    10.124    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fsquare_inner_2_fu_469_output_r_d0[49]
    SLICE_X65Y123        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    10.175 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_1_i_101/O
                         net (fo=1, routed)           0.197    10.372    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_1_i_101_n_30
    SLICE_X66Y127        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051    10.423 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_1_i_15/O
                         net (fo=1, routed)           0.309    10.732    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/d0[48]
    RAMB36_X8Y26         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.316    11.446    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ap_clk
    RAMB36_X8Y26         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.058    11.504    
                         clock uncertainty           -0.140    11.364    
    RAMB36_X8Y26         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[13])
                                                     -0.244    11.120    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[19]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 4.607ns (50.991%)  route 4.428ns (49.009%))
  Logic Levels:           23  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.181ns, distribution 1.406ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.160ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.587     1.750    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ap_clk
    RAMB36_X8Y15         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[25])
                                                      0.889     2.639 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/DOUTADOUT[25]
                         net (fo=8, routed)           0.606     3.245    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_0_0[25]
    SLICE_X59Y68         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.334 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/tmp_687_reg_5768[25]_i_2/O
                         net (fo=1, routed)           0.137     3.471    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/ram_reg_bram_0_24
    SLICE_X58Y67         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     3.523 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/tmp_687_reg_5768[25]_i_1/O
                         net (fo=17, routed)          0.384     3.907    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fproduct_fu_345_in2_q0[25]
    SLICE_X54Y64         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     3.942 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_174__0/O
                         net (fo=1, routed)           0.152     4.094    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_174__0_n_30
    SLICE_X54Y65         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     4.190 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_52__0/O
                         net (fo=1, routed)           0.299     4.489    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_52__0_n_30
    SLICE_X49Y66         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     4.639 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_7__0/O
                         net (fo=4, routed)           0.396     5.035    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/B[8]
    DSP48E2_X8Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.151     5.186 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     5.186    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X8Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.073     5.259 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     5.259    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X8Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_V[37])
                                                      0.609     5.868 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_MULTIPLIER_INST/V[37]
                         net (fo=1, routed)           0.000     5.868    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_MULTIPLIER.V<37>
    DSP48E2_X8Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[37]_V_DATA[37])
                                                      0.046     5.914 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_M_DATA_INST/V_DATA[37]
                         net (fo=1, routed)           0.000     5.914    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_M_DATA.V_DATA<37>
    DSP48E2_X8Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[37]_ALU_OUT[47])
                                                      0.571     6.485 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.485    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.607 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.621    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/PCIN[47]
    DSP48E2_X8Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[6])
                                                      0.546     7.167 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.167    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X8Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     7.276 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.381     7.657    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/p_0_in[40]
    SLICE_X42Y73         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     7.781 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612[47]_i_9/O
                         net (fo=1, routed)           0.009     7.790    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612[47]_i_9_n_30
    SLICE_X42Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.245     8.035 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612_reg[47]_i_1/O[5]
                         net (fo=7, routed)           0.189     8.224    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/data11[45]
    SLICE_X41Y74         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     8.261 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[47]_i_27__0/O
                         net (fo=1, routed)           0.195     8.456    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[47]_i_27__0_n_30
    SLICE_X40Y75         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     8.507 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[47]_i_4__0/O
                         net (fo=2, routed)           0.239     8.746    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[47]_i_4__0_n_30
    SLICE_X43Y75         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     8.844 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[47]_i_12__0/O
                         net (fo=1, routed)           0.022     8.866    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[47]_i_12__0_n_30
    SLICE_X43Y75         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     9.025 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573_reg[47]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     9.051    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573_reg[47]_i_1__0_n_30
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     9.181 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573_reg[55]_i_1__0/O[7]
                         net (fo=19, routed)          0.383     9.564    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_792_fu_5428_p1[55]
    SLICE_X46Y83         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     9.654 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/ram_reg_bram_1_i_192__2/O
                         net (fo=4, routed)           0.298     9.952    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_freduce_coefficients_fu_373/grp_fproduct_fu_345_output_r_d0[54]
    SLICE_X49Y89         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.050 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_freduce_coefficients_fu_373/ram_reg_bram_1_i_67__4/O
                         net (fo=1, routed)           0.367    10.417    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ap_CS_fsm_reg[11]_53
    SLICE_X55Y94         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    10.454 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_1_i_9__1/O
                         net (fo=1, routed)           0.331    10.785    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ap_CS_fsm_reg[15]_rep__2[55]
    RAMB36_X7Y19         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.301    11.431    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ap_clk
    RAMB36_X7Y19         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.128    11.559    
                         clock uncertainty           -0.140    11.419    
    RAMB36_X7Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[19])
                                                     -0.236    11.183    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 4.812ns (53.502%)  route 4.182ns (46.498%))
  Logic Levels:           26  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.181ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.160ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.557     1.720    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ap_clk
    RAMB36_X7Y17         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[26])
                                                      0.875     2.595 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_bram_0/DOUTADOUT[26]
                         net (fo=6, routed)           0.595     3.190    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/ram_reg_1[26]
    SLICE_X69Y86         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     3.239 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zzprime_U/fsquare_t_ram_U/tmp_78_reg_3216[26]_i_1/O
                         net (fo=17, routed)          0.392     3.631    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_0_3[26]
    SLICE_X73Y91         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.731 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_308/O
                         net (fo=1, routed)           0.160     3.891    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_308_n_30
    SLICE_X72Y91         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.981 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_165/O
                         net (fo=1, routed)           0.088     4.069    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_165_n_30
    SLICE_X72Y92         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.166 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_54/O
                         net (fo=1, routed)           0.294     4.460    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_54_n_30
    SLICE_X71Y97         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.496 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2_i_6/O
                         net (fo=2, routed)           0.373     4.869    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/B[9]
    DSP48E2_X12Y40       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     5.020 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     5.020    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y40       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     5.093 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     5.093    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y40       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[39])
                                                      0.609     5.702 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_MULTIPLIER_INST/V[39]
                         net (fo=1, routed)           0.000     5.702    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_MULTIPLIER.V<39>
    DSP48E2_X12Y40       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[39]_V_DATA[39])
                                                      0.046     5.748 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_M_DATA_INST/V_DATA[39]
                         net (fo=1, routed)           0.000     5.748    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_M_DATA.V_DATA<39>
    DSP48E2_X12Y40       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[39]_ALU_OUT[47])
                                                      0.571     6.319 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.319    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y40       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.441 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.455    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/PCIN[47]
    DSP48E2_X12Y41       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     7.001 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     7.001    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X12Y41       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     7.110 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fu_522_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.377     7.487    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/p_0_in[37]
    SLICE_X61Y108        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     7.610 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507[39]_i_4/O
                         net (fo=1, routed)           0.022     7.632    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507[39]_i_4_n_30
    SLICE_X61Y108        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.791 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507_reg[39]_i_1/CO[7]
                         net (fo=1, routed)           0.026     7.817    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507_reg[39]_i_1_n_30
    SLICE_X61Y109        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     7.947 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_22_reg_507_reg[47]_i_1/O[7]
                         net (fo=11, routed)          0.240     8.187    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/O27[31]
    SLICE_X59Y109        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     8.276 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_72/O
                         net (fo=1, routed)           0.234     8.510    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_72_n_30
    SLICE_X60Y111        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     8.561 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_41/O
                         net (fo=1, routed)           0.144     8.705    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_41_n_30
    SLICE_X61Y113        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     8.805 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_9/O
                         net (fo=2, routed)           0.202     9.007    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_9_n_30
    SLICE_X62Y114        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     9.107 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_17/O
                         net (fo=1, routed)           0.013     9.120    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252[55]_i_17_n_30
    SLICE_X62Y114        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.312 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252_reg[55]_i_1/CO[7]
                         net (fo=1, routed)           0.026     9.338    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252_reg[55]_i_1_n_30
    SLICE_X62Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.117     9.455 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/tmp_126_reg_3252_reg[62]_i_1/O[6]
                         net (fo=19, routed)          0.253     9.708    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/data3[62]
    SLICE_X64Y118        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     9.761 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/i___271/O
                         net (fo=1, routed)           0.141     9.902    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ap_CS_fsm_reg[2]_62
    SLICE_X65Y118        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122    10.024 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_1_i_158/O
                         net (fo=1, routed)           0.201    10.225    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/grp_fsquare_inner_2_fu_469_output_r_d0[62]
    SLICE_X65Y125        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    10.276 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_1_i_61/O
                         net (fo=1, routed)           0.239    10.515    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_1_i_61_n_30
    SLICE_X66Y129        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.566 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/grp_fsquare_inner_2_fu_469/ram_reg_bram_1_i_2/O
                         net (fo=1, routed)           0.148    10.714    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/d0[61]
    RAMB36_X8Y26         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.316    11.446    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ap_clk
    RAMB36_X8Y26         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.058    11.504    
                         clock uncertainty           -0.140    11.364    
    RAMB36_X8Y26         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[26])
                                                     -0.242    11.122    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 4.525ns (50.283%)  route 4.474ns (49.717%))
  Logic Levels:           23  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.181ns, distribution 1.406ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.160ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.587     1.750    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ap_clk
    RAMB36_X8Y15         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[25])
                                                      0.889     2.639 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_0/DOUTADOUT[25]
                         net (fo=8, routed)           0.606     3.245    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_0_0[25]
    SLICE_X59Y68         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.334 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/tmp_687_reg_5768[25]_i_2/O
                         net (fo=1, routed)           0.137     3.471    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/ram_reg_bram_0_24
    SLICE_X58Y67         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     3.523 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/zz_U/fmonty_zz_ram_U/tmp_687_reg_5768[25]_i_1/O
                         net (fo=17, routed)          0.384     3.907    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fproduct_fu_345_in2_q0[25]
    SLICE_X54Y64         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     3.942 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_174__0/O
                         net (fo=1, routed)           0.152     4.094    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_174__0_n_30
    SLICE_X54Y65         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     4.190 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_52__0/O
                         net (fo=1, routed)           0.299     4.489    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_52__0_n_30
    SLICE_X49Y66         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     4.639 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2_i_7__0/O
                         net (fo=4, routed)           0.396     5.035    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/B[8]
    DSP48E2_X8Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.151     5.186 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     5.186    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X8Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.073     5.259 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     5.259    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X8Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_V[37])
                                                      0.609     5.868 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_MULTIPLIER_INST/V[37]
                         net (fo=1, routed)           0.000     5.868    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_MULTIPLIER.V<37>
    DSP48E2_X8Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[37]_V_DATA[37])
                                                      0.046     5.914 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_M_DATA_INST/V_DATA[37]
                         net (fo=1, routed)           0.000     5.914    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_M_DATA.V_DATA<37>
    DSP48E2_X8Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[37]_ALU_OUT[47])
                                                      0.571     6.485 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.485    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.607 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.621    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/PCIN[47]
    DSP48E2_X8Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     7.167 f  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     7.167    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X8Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     7.276 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/grp_fu_774_p2__0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.330     7.606    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/p_0_in[35]
    SLICE_X42Y72         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     7.705 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612[39]_i_6/O
                         net (fo=1, routed)           0.009     7.714    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612[39]_i_6_n_30
    SLICE_X42Y72         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.189     7.903 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_682_reg_612_reg[39]_i_1/O[7]
                         net (fo=7, routed)           0.327     8.230    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/data11[39]
    SLICE_X41Y74         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     8.282 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[39]_i_83__0/O
                         net (fo=1, routed)           0.195     8.477    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[39]_i_83__0_n_30
    SLICE_X40Y75         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     8.528 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[39]_i_50__0/O
                         net (fo=1, routed)           0.168     8.696    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[39]_i_50__0_n_30
    SLICE_X43Y74         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     8.821 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[39]_i_10__0/O
                         net (fo=1, routed)           0.015     8.836    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573[39]_i_10__0_n_30
    SLICE_X43Y74         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     8.953 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573_reg[39]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     8.979    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573_reg[39]_i_1__0_n_30
    SLICE_X43Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.130     9.109 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/reg_573_reg[47]_i_1__0/O[5]
                         net (fo=19, routed)          0.337     9.446    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/tmp_792_fu_5428_p1[45]
    SLICE_X45Y79         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     9.543 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_fu_345/ram_reg_bram_1_i_228/O
                         net (fo=4, routed)           0.392     9.935    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_freduce_coefficients_fu_373/grp_fproduct_fu_345_output_r_d0[44]
    SLICE_X47Y90         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    10.025 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_freduce_coefficients_fu_373/ram_reg_bram_1_i_78__2/O
                         net (fo=1, routed)           0.408    10.433    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ap_CS_fsm_reg[11]_43
    SLICE_X56Y96         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037    10.470 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xx_U/fmonty_xx_ram_U/ram_reg_bram_1_i_19__1/O
                         net (fo=1, routed)           0.279    10.749    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ap_CS_fsm_reg[15]_rep__2[45]
    RAMB36_X7Y19         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/DINADIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.301    11.431    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ap_clk
    RAMB36_X7Y19         RAMB36E2                                     r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.128    11.559    
                         clock uncertainty           -0.140    11.419    
    RAMB36_X7Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[9])
                                                     -0.259    11.160    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/xxprime_U/fsquare_t_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/i_i3_reg_288_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/tmp_i4_reg_973_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.317ns (routing 0.160ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.181ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.317     1.447    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/ap_clk
    SLICE_X59Y190        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/i_i3_reg_288_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y190        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.505 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/i_i3_reg_288_reg[2]/Q
                         net (fo=7, routed)           0.076     1.581    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/i_i3_reg_288_reg_n_30_[2]
    SLICE_X59Y191        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/tmp_i4_reg_973_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.517     1.680    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/ap_clk
    SLICE_X59Y191        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/tmp_i4_reg_973_reg[2]/C
                         clock pessimism             -0.176     1.504    
    SLICE_X59Y191        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.566    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/tmp_i4_reg_973_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/curve25519_donna_0/inst/bp_U/curve25519_donna_bp_ram_U/q0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/tmp_603_reg_5689_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.060ns (45.455%)  route 0.072ns (54.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.231ns (routing 0.160ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.181ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.231     1.361    design_1_i/curve25519_donna_0/inst/bp_U/curve25519_donna_bp_ram_U/ap_clk
    SLICE_X47Y46         FDRE                                         r  design_1_i/curve25519_donna_0/inst/bp_U/curve25519_donna_bp_ram_U/q0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.421 r  design_1_i/curve25519_donna_0/inst/bp_U/curve25519_donna_bp_ram_U/q0_reg[5]/Q
                         net (fo=19, routed)          0.072     1.493    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/q0_reg[25][5]
    SLICE_X47Y48         FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/tmp_603_reg_5689_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.424     1.587    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/ap_clk
    SLICE_X47Y48         FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/tmp_603_reg_5689_reg[5]/C
                         clock pessimism             -0.173     1.414    
    SLICE_X47Y48         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.476    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/tmp_603_reg_5689_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/reg_489_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/tmp_i6_reg_1189_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.060ns (26.432%)  route 0.167ns (73.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.324ns (routing 0.160ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.181ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.324     1.454    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/ap_clk
    SLICE_X70Y57         FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/reg_489_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y57         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.514 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/reg_489_reg[1]/Q
                         net (fo=7, routed)           0.167     1.681    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/reg_489[1]
    SLICE_X69Y61         FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/tmp_i6_reg_1189_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.512     1.675    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/ap_clk
    SLICE_X69Y61         FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/tmp_i6_reg_1189_reg[1]/C
                         clock pessimism             -0.076     1.599    
    SLICE_X69Y61         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.661    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/tmp_i6_reg_1189_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/i_9_reg_2068_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/input_addr_40_reg_2096_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.061ns (33.152%)  route 0.123ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.302ns (routing 0.160ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.181ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.302     1.432    design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/ap_clk
    SLICE_X58Y6          FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/i_9_reg_2068_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.493 r  design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/i_9_reg_2068_reg[1]/Q
                         net (fo=4, routed)           0.123     1.616    design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/i_9_reg_2068[1]
    SLICE_X57Y4          FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/input_addr_40_reg_2096_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.501     1.664    design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/ap_clk
    SLICE_X57Y4          FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/input_addr_40_reg_2096_reg[1]/C
                         clock pessimism             -0.132     1.532    
    SLICE_X57Y4          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.594    design_1_i/curve25519_donna_0/inst/grp_fcontract_fu_256/input_addr_40_reg_2096_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.082ns (58.156%)  route 0.059ns (41.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.217ns (routing 0.160ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.181ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.217     1.347    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/CLK
    SLICE_X38Y7          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.406 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[1]/Q
                         net (fo=5, routed)           0.037     1.443    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg__0[1]
    SLICE_X38Y8          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.466 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt[2]_i_1/O
                         net (fo=1, routed)           0.022     1.488    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt[2]_i_1_n_0
    SLICE_X38Y8          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.415     1.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/CLK
    SLICE_X38Y8          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[2]/C
                         clock pessimism             -0.173     1.405    
    SLICE_X38Y8          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.465    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_392_reg_5588_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.294ns (routing 0.160ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.181ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.294     1.424    design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/ap_clk
    SLICE_X75Y141        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.482 r  design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/ap_CS_fsm_reg[3]/Q
                         net (fo=70, routed)          0.120     1.602    design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/ap_CS_fsm_state4
    SLICE_X77Y141        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_392_reg_5588_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.553     1.716    design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/ap_clk
    SLICE_X77Y141        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_392_reg_5588_reg[10]/C
                         clock pessimism             -0.125     1.591    
    SLICE_X77Y141        FDRE (Hold_DFF2_SLICEM_C_CE)
                                                     -0.013     1.578    design_1_i/curve25519_donna_0/inst/grp_fmul_2_fu_249/grp_fproduct_2_fu_299/tmp_392_reg_5588_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/tmp_133_reg_3047_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/tmp_151_reg_3096_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.060ns (24.096%)  route 0.189ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.348ns (routing 0.160ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.181ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.348     1.478    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/ap_clk
    SLICE_X76Y224        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/tmp_133_reg_3047_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y224        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.538 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/tmp_133_reg_3047_reg[16]/Q
                         net (fo=5, routed)           0.189     1.727    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/tmp_133_reg_3047[16]
    SLICE_X78Y221        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/tmp_151_reg_3096_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.608     1.771    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/ap_clk
    SLICE_X78Y221        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/tmp_151_reg_3096_reg[16]/C
                         clock pessimism             -0.131     1.640    
    SLICE_X78Y221        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.702    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_1_fu_271/grp_fsquare_inner_1_fu_469/tmp_151_reg_3096_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/tmp_78_reg_3216_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/tmp_122_reg_3257_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.782ns (routing 0.100ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.114ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.782     0.875    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/ap_clk
    SLICE_X51Y23         FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/tmp_78_reg_3216_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.914 r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/tmp_78_reg_3216_reg[16]/Q
                         net (fo=4, routed)           0.039     0.953    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/tmp_79_reg_3222[16]
    SLICE_X51Y23         FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/tmp_122_reg_3257_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.893     1.009    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/ap_clk
    SLICE_X51Y23         FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/tmp_122_reg_3257_reg[16]/C
                         clock pessimism             -0.128     0.881    
    SLICE_X51Y23         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.928    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_338/grp_fsquare_inner_2_fu_469/tmp_122_reg_3257_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/curve25519_donna_0/inst/bp_U/curve25519_donna_bp_ram_U/q0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/tmp_534_reg_5639_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.060ns (41.958%)  route 0.083ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.231ns (routing 0.160ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.181ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.231     1.361    design_1_i/curve25519_donna_0/inst/bp_U/curve25519_donna_bp_ram_U/ap_clk
    SLICE_X47Y46         FDRE                                         r  design_1_i/curve25519_donna_0/inst/bp_U/curve25519_donna_bp_ram_U/q0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.421 r  design_1_i/curve25519_donna_0/inst/bp_U/curve25519_donna_bp_ram_U/q0_reg[5]/Q
                         net (fo=19, routed)          0.083     1.504    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/q0_reg[25][5]
    SLICE_X47Y48         FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/tmp_534_reg_5639_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.429     1.592    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/ap_clk
    SLICE_X47Y48         FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/tmp_534_reg_5639_reg[5]/C
                         clock pessimism             -0.173     1.419    
    SLICE_X47Y48         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.479    design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fproduct_1_fu_358/tmp_534_reg_5639_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/tmp_246_reg_3047_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/tmp_237_reg_3096_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.060ns (31.746%)  route 0.129ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.203ns (routing 0.160ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.181ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.203     1.333    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/ap_clk
    SLICE_X55Y142        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/tmp_246_reg_3047_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y142        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.393 r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/tmp_246_reg_3047_reg[24]/Q
                         net (fo=5, routed)           0.129     1.522    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/tmp_246_reg_3047[24]
    SLICE_X54Y140        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/tmp_237_reg_3096_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.390     1.553    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/ap_clk
    SLICE_X54Y140        FDRE                                         r  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/tmp_237_reg_3096_reg[24]/C
                         clock pessimism             -0.116     1.437    
    SLICE_X54Y140        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.497    design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fsquare_2_fu_263/grp_fsquare_inner_fu_469/tmp_237_reg_3096_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         10.000      6.997      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.003         10.000      6.997      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y6   design_1_i/curve25519_donna_0/inst/curve25519_donna_AXILiteS_s_axi_U/int_basepoint_in/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y6   design_1_i/curve25519_donna_0/inst/curve25519_donna_AXILiteS_s_axi_U/int_basepoint_in/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y3   design_1_i/curve25519_donna_0/inst/curve25519_donna_AXILiteS_s_axi_U/int_basepoint_out/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y3   design_1_i/curve25519_donna_0/inst/curve25519_donna_AXILiteS_s_axi_U/int_basepoint_out/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y5   design_1_i/curve25519_donna_0/inst/curve25519_donna_AXILiteS_s_axi_U/int_mypublic_in/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y5   design_1_i/curve25519_donna_0/inst/curve25519_donna_AXILiteS_s_axi_U/int_mypublic_in/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y4   design_1_i/curve25519_donna_0/inst/curve25519_donna_AXILiteS_s_axi_U/int_mypublic_out/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y4   design_1_i/curve25519_donna_0/inst/curve25519_donna_AXILiteS_s_axi_U/int_mypublic_out/gen_write[1].mem_reg/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y20  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx_U/fsquare_t_ram_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y5   design_1_i/curve25519_donna_0/inst/curve25519_donna_AXILiteS_s_axi_U/int_mypublic_in/gen_write[1].mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y15  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqz2_U/fsquare_t_ram_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y41  design_1_i/curve25519_donna_0/inst/grp_crecip_fu_234/grp_fmul_1_fu_247/t_U/fsquare_t_ram_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y26  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/grp_fmonty_fu_896/grp_fsquare_fu_331/t_U/fsquare_t_ram_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X6Y12  design_1_i/curve25519_donna_0/inst/e_U/curve25519_donna_e_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y15  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx2_U/fsquare_t_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y6   design_1_i/curve25519_donna_0/inst/curve25519_donna_AXILiteS_s_axi_U/int_basepoint_in/gen_write[1].mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y19  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx2_U/fsquare_t_ram_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y19  design_1_i/curve25519_donna_0/inst/grp_cmult_fu_216/nqx2_U/fsquare_t_ram_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y3   design_1_i/curve25519_donna_0/inst/curve25519_donna_AXILiteS_s_axi_U/int_basepoint_out/gen_write[1].mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y3   design_1_i/curve25519_donna_0/inst/curve25519_donna_AXILiteS_s_axi_U/int_basepoint_out/gen_write[1].mem_reg/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.107ns (2.777%)  route 3.746ns (97.223%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 11.336 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.181ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.160ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.566     1.729    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.808 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           2.091     3.899    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.927 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1637, routed)        1.655     5.582    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X38Y4          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.206    11.336    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y4          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.054    11.390    
                         clock uncertainty           -0.140    11.250    
    SLICE_X38Y4          FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066    11.184    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.107ns (2.777%)  route 3.746ns (97.223%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 11.336 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.181ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.160ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.566     1.729    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.808 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           2.091     3.899    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.927 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1637, routed)        1.655     5.582    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X38Y4          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.206    11.336    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y4          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.054    11.390    
                         clock uncertainty           -0.140    11.250    
    SLICE_X38Y4          FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066    11.184    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.107ns (2.777%)  route 3.746ns (97.223%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 11.340 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.181ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.160ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.566     1.729    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.808 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           2.091     3.899    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.927 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1637, routed)        1.655     5.582    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y4          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.210    11.340    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y4          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.054    11.394    
                         clock uncertainty           -0.140    11.254    
    SLICE_X36Y4          FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066    11.188    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.107ns (2.777%)  route 3.746ns (97.223%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 11.340 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.181ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.160ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.566     1.729    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.808 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           2.091     3.899    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.927 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1637, routed)        1.655     5.582    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y4          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.210    11.340    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y4          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.054    11.394    
                         clock uncertainty           -0.140    11.254    
    SLICE_X36Y4          FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066    11.188    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.107ns (2.778%)  route 3.744ns (97.222%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 11.345 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.181ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.160ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.566     1.729    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.808 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           2.091     3.899    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.927 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1637, routed)        1.653     5.580    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X39Y4          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.215    11.345    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y4          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.054    11.399    
                         clock uncertainty           -0.140    11.259    
    SLICE_X39Y4          FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066    11.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.107ns (2.778%)  route 3.744ns (97.222%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 11.345 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.181ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.160ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.566     1.729    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.808 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           2.091     3.899    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.927 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1637, routed)        1.653     5.580    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X39Y4          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.215    11.345    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y4          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.054    11.399    
                         clock uncertainty           -0.140    11.259    
    SLICE_X39Y4          FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066    11.193    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                          -5.580    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.107ns (2.780%)  route 3.742ns (97.220%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns = ( 11.343 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.181ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.160ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.566     1.729    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.808 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           2.091     3.899    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.927 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1637, routed)        1.651     5.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X39Y9          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.213    11.343    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y9          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.054    11.397    
                         clock uncertainty           -0.140    11.257    
    SLICE_X39Y9          FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066    11.191    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.107ns (2.780%)  route 3.742ns (97.220%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns = ( 11.343 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.181ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.160ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.566     1.729    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.808 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           2.091     3.899    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.927 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1637, routed)        1.651     5.578    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X39Y9          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.213    11.343    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y9          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.054    11.397    
                         clock uncertainty           -0.140    11.257    
    SLICE_X39Y9          FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066    11.191    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.107ns (2.763%)  route 3.766ns (97.237%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 11.371 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.181ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.160ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.566     1.729    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.808 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           2.091     3.899    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.927 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1637, routed)        1.675     5.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X41Y7          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.241    11.371    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y7          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.054    11.425    
                         clock uncertainty           -0.140    11.285    
    SLICE_X41Y7          FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066    11.219    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.107ns (2.763%)  route 3.766ns (97.237%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 11.371 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.566ns (routing 0.181ns, distribution 1.385ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.160ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.566     1.729    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y185         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.808 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=9, routed)           2.091     3.899    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.927 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_bufg_place/O
                         net (fo=1637, routed)        1.675     5.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X41Y7          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       1.241    11.371    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y7          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.054    11.425    
                         clock uncertainty           -0.140    11.285    
    SLICE_X41Y7          FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066    11.219    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.219    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  5.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.764ns (routing 0.100ns, distribution 0.664ns)
  Clock Net Delay (Destination): 0.877ns (routing 0.114ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.764     0.857    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y4          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.897 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.066     0.963    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y4          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.877     0.993    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y4          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.121     0.872    
    SLICE_X36Y4          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.852    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.761ns (routing 0.100ns, distribution 0.661ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.114ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.761     0.854    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y4          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.894 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     0.984    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X38Y5          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.887     1.003    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y5          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.115     0.888    
    SLICE_X38Y5          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.868    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.777ns (routing 0.100ns, distribution 0.677ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.114ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.777     0.870    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y5          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.908 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.078     0.986    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X37Y5          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.891     1.007    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X37Y5          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.121     0.886    
    SLICE_X37Y5          FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.866    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.777ns (routing 0.100ns, distribution 0.677ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.114ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.777     0.870    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y5          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.908 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.078     0.986    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X37Y5          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.891     1.007    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X37Y5          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.121     0.886    
    SLICE_X37Y5          FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     0.866    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.779ns (routing 0.100ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.114ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.779     0.872    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y43         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.911 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.080     0.991    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X41Y43         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.894     1.010    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y43         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.121     0.889    
    SLICE_X41Y43         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     0.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.779ns (routing 0.100ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.114ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.779     0.872    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y43         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.911 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.080     0.991    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X41Y43         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.894     1.010    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y43         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.121     0.889    
    SLICE_X41Y43         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     0.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.779ns (routing 0.100ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.114ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.779     0.872    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y43         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.911 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.080     0.991    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X41Y43         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.894     1.010    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y43         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.121     0.889    
    SLICE_X41Y43         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     0.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.779ns (routing 0.100ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.114ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.779     0.872    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y43         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.911 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.080     0.991    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X41Y43         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.894     1.010    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y43         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.121     0.889    
    SLICE_X41Y43         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     0.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.779ns (routing 0.100ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.114ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.779     0.872    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y43         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.911 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.080     0.991    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X41Y43         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.894     1.010    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y43         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.121     0.889    
    SLICE_X41Y43         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     0.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.776ns (routing 0.100ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.114ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.776     0.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y10         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.907 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.078     0.985    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X40Y10         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=28698, routed)       0.888     1.004    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X40Y10         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.121     0.883    
    SLICE_X40Y10         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.863    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.122    





