// Seed: 1795536165
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
);
  assign id_3 = 1;
  logic id_4;
  reg   id_5;
  assign id_4 = id_2;
  type_30 id_6 (
      .id_0(1),
      .id_1(1)
  );
  type_31(
      1, 1
  ); type_32(
      1'b0, 1
  );
  assign id_3 = 1'b0;
  logic id_7;
  assign id_3 = id_0;
  always @(negedge 1 or posedge 1 / 1) begin
    id_5 <= 1 == id_4;
  end
  assign id_7 = id_4;
  logic
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26 = 1;
endmodule
