# SPDX-License-Identifier: MIT
# Generated from https://github.com/FPGAOL-CE/caas-wizard

BUILDDIR := ${CURDIR}/build
TOP := __CAAS_TOP

LOGFILE := ${BUILDDIR}/top.log

all: ${BUILDDIR} ${BUILDDIR}/__CAAS_BITNAME

${BUILDDIR}:
	mkdir -m 777 -p ${BUILDDIR} && chown -R nobody ${BUILDDIR} | true

${BUILDDIR}/top.json: __CAAS_SOURCES
	yosys -p "read_verilog -sv $^; synth_gowin -top ${TOP} -json $@"  >> ${LOGFILE} 2>&1

${BUILDDIR}/top_pnr.json: ${BUILDDIR}/top.json __CAAS_XDC
	nextpnr-himbaechel --json $< --write $@ --device __CAAS_GOWIN_PART --vopt family=__CAAS_GOWIN_FAMILY --vopt cst=$(filter-out $<,$^) >> ${LOGFILE} 2>&1
	
${BUILDDIR}/__CAAS_BITNAME: ${BUILDDIR}/top_pnr.json
	gowin_pack -c -d __CAAS_GOWIN_FAMILY -o $@ $< >> ${LOGFILE} 2>&1

.PHONY: clean
clean:
	@rm -f *.bit
	@rm -f *.frames
	@rm -f *.fasm
	@rm -f *.json
