---
title: Pipeline
aliases:
  - "Instruction Pipeline"
  - "–∫–æ–Ω–≤–µ–π–µ—Ä"
  - "–∫–æ–Ω–≤–µ–π–µ—Ä–Ω–∞—è –æ–±—Ä–∞–±–æ—Ç–∫–∞"
  - "pipeline"
tags:
  - "#pipeline"
  - "#cpu"
  - "#microarchitecture"
  - "#performance"
  - "#glossary"
path:
  - "hardware/pipeline"
---

## üìå Pipeline

**Pipeline** (–∫–æ–Ω–≤–µ–π–µ—Ä) ‚Äî —Ç–µ—Ö–Ω–∏–∫–∞ –º–∏–∫—Ä–æ–∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–Ω–æ–π –æ—Ä–≥–∞–Ω–∏–∑–∞—Ü–∏–∏ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞, –ø—Ä–∏ –∫–æ—Ç–æ—Ä–æ–π –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ —Ä–∞–∑–±–∏–≤–∞–µ—Ç—Å—è –Ω–∞ –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç—å —ç—Ç–∞–ø–æ–≤ (—Å—Ç–∞–¥–∏–π), –ø–æ–∑–≤–æ–ª—è—é—â–∏—Ö –æ–±—Ä–∞–±–∞—Ç—ã–≤–∞—Ç—å –Ω–µ—Å–∫–æ–ª—å–∫–æ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π –æ–¥–Ω–æ–≤—Ä–µ–º–µ–Ω–Ω–æ, –∫–∞–∂–¥–∞—è –Ω–∞ —Å–≤–æ—ë–º —ç—Ç–∞–ø–µ. –≠—Ç–æ –ø–æ–≤—ã—à–∞–µ—Ç –ø—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç—å –∏ –ø—Ä–æ–ø—É—Å–∫–Ω—É—é —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç—å –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞, —É–≤–µ–ª–∏—á–∏–≤–∞—è –∫–æ–ª–∏—á–µ—Å—Ç–≤–æ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π, –æ–±—Ä–∞–±–∞—Ç—ã–≤–∞–µ–º—ã—Ö –∑–∞ —Ç–∞–∫—Ç (IPC).

---

## üß† –ö–∞–∫ —Ä–∞–±–æ—Ç–∞–µ—Ç

### –û—Å–Ω–æ–≤–Ω–∞—è –∏–¥–µ—è

–í–º–µ—Å—Ç–æ –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ–≥–æ –ø–æ–ª–Ω–æ–≥–æ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏, –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä —Ä–∞–∑–¥–µ–ª—è–µ—Ç –µ—ë –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ –Ω–∞ –Ω–µ—Å–∫–æ–ª—å–∫–æ —Å—Ç–∞–¥–∏–π (–Ω–∞–ø—Ä–∏–º–µ—Ä, Fetch, Decode, Execute, Memory, Writeback). –ö–∞–∂–¥–∞—è —Å—Ç–∞–¥–∏—è –≤—ã–ø–æ–ª–Ω—è–µ—Ç —Å–≤–æ—é —á–∞—Å—Ç—å —Ä–∞–±–æ—Ç—ã –Ω–∞–¥ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–µ–π. –ù–∞ –∫–∞–∂–¥–æ–º —Ç–∞–∫—Ç–µ –∫–æ–Ω–≤–µ–π–µ—Ä —Å–º–µ—â–∞–µ—Ç –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ –Ω–∞ —Å–ª–µ–¥—É—é—â–∏–π —ç—Ç–∞–ø, –ø–æ–∑–≤–æ–ª—è—è –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω–æ —Ä–∞–±–æ—Ç–∞—Ç—å —Å –Ω–µ—Å–∫–æ–ª—å–∫–∏–º–∏ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—è–º–∏ –Ω–∞ —Ä–∞–∑–Ω—ã—Ö —Å—Ç–∞–¥–∏—è—Ö.

### –ö–ª–∞—Å—Å–∏—á–µ—Å–∫–∞—è 5-—Å—Ç—É–ø–µ–Ω—á–∞—Ç–∞—è –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–∞ MIPS

1. **IF (Instruction Fetch)** ‚Äî –≤—ã–±–æ—Ä–∫–∞ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ –∏–∑ –ø–∞–º—è—Ç–∏ –ø–æ –∞–¥—Ä–µ—Å—É –≤ [[PC]].
2. **ID (Instruction Decode & Register Fetch)** ‚Äî –¥–µ–∫–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ –∏ —á—Ç–µ–Ω–∏–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤.
3. **EX (Execute)** ‚Äî –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ –∞—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–æ–π/–ª–æ–≥–∏—á–µ—Å–∫–æ–π –æ–ø–µ—Ä–∞—Ü–∏–∏ –∏–ª–∏ –≤—ã—á–∏—Å–ª–µ–Ω–∏–µ –∞–¥—Ä–µ—Å–∞.
4. **MEM (Memory access)** ‚Äî –æ–±—Ä–∞—â–µ–Ω–∏–µ –∫ –ø–∞–º—è—Ç–∏ (—á—Ç–µ–Ω–∏–µ/–∑–∞–ø–∏—Å—å –¥–∞–Ω–Ω—ã—Ö).
5. **WB (Write Back)** ‚Äî –∑–∞–ø–∏—Å—å —Ä–µ–∑—É–ª—å—Ç–∞—Ç–∞ –æ–ø–µ—Ä–∞—Ü–∏–∏ –æ–±—Ä–∞—Ç–Ω–æ –≤ —Ä–µ–≥–∏—Å—Ç—Ä—ã.

### –°—Ö–µ–º–∞ –ø—Ä–æ—Å—Ç–æ–≥–æ –∫–æ–Ω–≤–µ–π–µ—Ä–∞

```mermaid
flowchart LR
    IF["IF: Instruction Fetch"]
    ID["ID: Instruction Decode"]
    EX["EX: Execute"]
    MEM["MEM: Memory Access"]
    WB["WB: Write Back"]

    IF --> ID --> EX --> MEM --> WB
````

### –ü—Ä–∏–º–µ—Ä —Ä–∞–±–æ—Ç—ã

- –ù–∞ —Ç–∞–∫—Ç–µ 1: –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—è 1 ‚Äî –Ω–∞ IF
    
- –ù–∞ —Ç–∞–∫—Ç–µ 2: –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—è 1 ‚Äî –Ω–∞ ID, –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—è 2 ‚Äî –Ω–∞ IF
    
- –ù–∞ —Ç–∞–∫—Ç–µ 3: –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—è 1 ‚Äî EX, –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—è 2 ‚Äî ID, –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—è 3 ‚Äî IF  
    ... –∏ —Ç–∞–∫ –¥–∞–ª–µ–µ.
    

### –ü—Ä–æ–±–ª–µ–º—ã –∏ —Ä–µ—à–µ–Ω–∏—è

- **Hazards (–ö–æ–Ω—Ñ–ª–∏–∫—Ç—ã):** —Å–∏—Ç—É–∞—Ü–∏–∏, –∫–æ–≥–¥–∞ –æ–¥–Ω–∞ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—è –∑–∞–≤–∏—Å–∏—Ç –æ—Ç —Ä–µ–∑—É–ª—å—Ç–∞—Ç–∞ –¥—Ä—É–≥–æ–π, –∏–ª–∏ –ø—Ä–æ–∏—Å—Ö–æ–¥–∏—Ç –æ–±—Ä–∞—â–µ–Ω–∏–µ –∫ –ø–∞–º—è—Ç–∏/—Ä–µ—Å—É—Ä—Å–∞–º, –≤—ã–∑—ã–≤–∞—é—â–∏–µ –∑–∞–¥–µ—Ä–∂–∫–∏.
    
    - **Data hazard:** –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç—å –¥–∞–Ω–Ω—ã—Ö –º–µ–∂–¥—É –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—è–º–∏.
        
    - **Control hazard:** –Ω–µ–æ–ø—Ä–µ–¥–µ–ª—ë–Ω–Ω–æ—Å—Ç—å –ø–µ—Ä–µ—Ö–æ–¥–∞ (–≤–µ—Ç–≤–ª–µ–Ω–∏—è).
        
    - **Structural hazard:** –∫–æ–Ω—Ñ–ª–∏–∫—Ç –∑–∞ –∞–ø–ø–∞—Ä–∞—Ç–Ω—ã–µ —Ä–µ—Å—É—Ä—Å—ã.
        
- **–¢–µ—Ö–Ω–∏–∫–∞ –ø—Ä–µ–æ–¥–æ–ª–µ–Ω–∏—è –∫–æ–Ω—Ñ–ª–∏–∫—Ç–æ–≤:**
    
    - **Forwarding (Data bypassing):** –ø–µ—Ä–µ–¥–∞—á–∞ —Ä–µ–∑—É–ª—å—Ç–∞—Ç–æ–≤ –Ω–∞–ø—Ä—è–º—É—é –º–µ–∂–¥—É —Å—Ç–∞–¥–∏—è–º–∏.
        
    - **Stalls (Bubble insertion):** –≤—Ä–µ–º–µ–Ω–Ω–∞—è –ø—Ä–∏–æ—Å—Ç–∞–Ω–æ–≤–∫–∞ –∫–æ–Ω–≤–µ–π–µ—Ä–∞.
        
    - **Branch prediction:** –ø—Ä–µ–¥—Å–∫–∞–∑–∞–Ω–∏–µ –ø–µ—Ä–µ—Ö–æ–¥–æ–≤ –¥–ª—è —É–º–µ–Ω—å—à–µ–Ω–∏—è –∑–∞–¥–µ—Ä–∂–µ–∫.
        
    - **Out-of-order execution:** –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π –≤–Ω–µ –∏—Å—Ö–æ–¥–Ω–æ–≥–æ –ø–æ—Ä—è–¥–∫–∞ —Å —Å–æ—Ö—Ä–∞–Ω–µ–Ω–∏–µ–º —Å–µ–º–∞–Ω—Ç–∏–∫–∏.
        

### –†–∞—Å—à–∏—Ä–µ–Ω–Ω–∞—è —Å—Ö–µ–º–∞ —Å –Ω–µ—Å–∫–æ–ª—å–∫–∏–º–∏ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—è–º–∏

```mermaid
gantt
    title Pipeline execution timeline
    dateFormat  X
    axisFormat  %d
    section IF
    Inst1 :done, 1, 1
    Inst2 :done, 2, 1
    Inst3 :done, 3, 1
    Inst4 :done, 4, 1
    Inst5 :done, 5, 1
    section ID
    Inst1 :done, 2, 1
    Inst2 :done, 3, 1
    Inst3 :done, 4, 1
    Inst4 :done, 5, 1
    Inst5 :done, 6, 1
    section EX
    Inst1 :done, 3, 1
    Inst2 :done, 4, 1
    Inst3 :done, 5, 1
    Inst4 :done, 6, 1
    Inst5 :done, 7, 1
    section MEM
    Inst1 :done, 4, 1
    Inst2 :done, 5, 1
    Inst3 :done, 6, 1
    Inst4 :done, 7, 1
    Inst5 :done, 8, 1
    section WB
    Inst1 :done, 5, 1
    Inst2 :done, 6, 1
    Inst3 :done, 7, 1
    Inst4 :done, 8, 1
    Inst5 :done, 9, 1
```

---

## ‚öôÔ∏è –ì–¥–µ –ø—Ä–∏–º–µ–Ω—è–µ—Ç—Å—è

- –í–æ –≤—Å–µ—Ö —Å–æ–≤—Ä–µ–º–µ–Ω–Ω—ã—Ö [[CPU]] –∏ [[MCU]] ‚Äî –æ—Ç –ø—Ä–æ—Å—Ç—ã—Ö –æ–¥–Ω–æ–ø–æ—Ç–æ—á–Ω—ã—Ö –¥–æ –º–Ω–æ–≥–æ—è–¥–µ—Ä–Ω—ã—Ö –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–æ–≤.
    
- –í [[GPU]] –¥–ª—è –æ–±—Ä–∞–±–æ—Ç–∫–∏ –º–Ω–æ–∂–µ—Å—Ç–≤–∞ –ø–æ—Ç–æ–∫–æ–≤ –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω–æ.
    
- –í —Ü–∏—Ñ—Ä–æ–≤–æ–π –æ–±—Ä–∞–±–æ—Ç–∫–µ —Å–∏–≥–Ω–∞–ª–æ–≤ ([[DSP]]) –∏ —Å–ø–µ—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–Ω—ã—Ö —É—Å–∫–æ—Ä–∏—Ç–µ–ª—è—Ö.
    
- –í –∫–æ–Ω–≤–µ–π–µ—Ä–Ω—ã—Ö –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä–∞—Ö, —Å–µ—Ç–µ–≤—ã—Ö —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞—Ö, –º–∏–∫—Ä–æ—Å—Ö–µ–º–∞—Ö –æ–±—Ä–∞–±–æ—Ç–∫–∏ –ø–æ—Ç–æ–∫–æ–≤ –¥–∞–Ω–Ω—ã—Ö.
    
- –í –º–∏–∫—Ä–æ–∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–µ –±–æ–ª—å—à–∏–Ω—Å—Ç–≤–∞ RISC –∏ CISC –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–æ–≤ (MIPS, ARM, x86, RISC-V).
    

---

## ‚úÖ –ü—Ä–µ–∏–º—É—â–µ—Å—Ç–≤–∞

- –°—É—â–µ—Å—Ç–≤–µ–Ω–Ω–æ–µ —É–≤–µ–ª–∏—á–µ–Ω–∏–µ –ø—Ä–æ–ø—É—Å–∫–Ω–æ–π —Å–ø–æ—Å–æ–±–Ω–æ—Å—Ç–∏ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞ –±–µ–∑ —Ä–æ—Å—Ç–∞ —Ç–∞–∫—Ç–æ–≤–æ–π —á–∞—Å—Ç–æ—Ç—ã.
    
- –£–≤–µ–ª–∏—á–µ–Ω–∏–µ IPC (–∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π –Ω–∞ —Ç–∞–∫—Ç).
    
- –≠—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ–µ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ —Ä–µ—Å—É—Ä—Å–æ–≤ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞, –ø–æ–≤—ã—à–µ–Ω–∏–µ –æ–±—â–µ–π –ø—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç–∏.
    
- –ì–∏–±–∫–æ—Å—Ç—å —Ä–∞—Å—à–∏—Ä–µ–Ω–∏—è (—É–≤–µ–ª–∏—á–µ–Ω–∏–µ —á–∏—Å–ª–∞ —Å—Ç–∞–¥–∏–π, —Å—É–ø–µ—Ä—Å–∫–∞–ª—è—Ä–Ω–æ—Å—Ç—å).
    
- –£–ª—É—á—à–µ–Ω–∏–µ —ç–Ω–µ—Ä–≥–µ—Ç–∏—á–µ—Å–∫–æ–π —ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ—Å—Ç–∏ –∑–∞ —Å—á—ë—Ç –æ–ø—Ç–∏–º–∏–∑–∞—Ü–∏–∏ —Ü–∏–∫–ª–∞ –∏—Å–ø–æ–ª–Ω–µ–Ω–∏—è.
    

---

## ‚ùå –ù–µ–¥–æ—Å—Ç–∞—Ç–∫–∏

- –£—Å–ª–æ–∂–Ω–µ–Ω–∏–µ –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä—ã: —Ç—Ä–µ–±—É–µ—Ç—Å—è –¥–æ–ø–æ–ª–Ω–∏—Ç–µ–ª—å–Ω—ã–µ –±–ª–æ–∫–∏ —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è, –±—É—Ñ–µ—Ä—ã, –ø—Ä–µ–¥—Å–∫–∞–∑–∞—Ç–µ–ª–∏ –≤–µ—Ç–≤–ª–µ–Ω–∏–π.
    
- –ü–æ—è–≤–ª–µ–Ω–∏–µ –∫–æ–Ω—Ñ–ª–∏–∫—Ç–æ–≤ (hazards), —Ç—Ä–µ–±—É—é—â–∏—Ö –∑–∞—Ç—Ä–∞—Ç –Ω–∞ –∏—Ö —Ä–∞–∑—Ä–µ—à–µ–Ω–∏–µ (stalls, forwarding).
    
- –í–æ–∑—Ä–∞—Å—Ç–∞–Ω–∏–µ –ª–∞—Ç–µ–Ω—Ç–Ω–æ—Å—Ç–∏ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è –æ—Ç–¥–µ–ª—å–Ω—ã—Ö –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π.
    
- –ü–æ–≤—ã—à–µ–Ω–Ω—ã–µ —Ç—Ä–µ–±–æ–≤–∞–Ω–∏—è –∫ –ø—Ä–æ–µ–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏—é –∏ –æ—Ç–ª–∞–¥–∫–µ.
    
- –£–≤–µ–ª–∏—á–µ–Ω–∏–µ –ø–ª–æ—â–∞–¥–∏ –∏ —ç–Ω–µ—Ä–≥–æ–ø–æ—Ç—Ä–µ–±–ª–µ–Ω–∏—è –º–∏–∫—Ä–æ—Å—Ö–µ–º—ã.
    

---

## üîó –°–≤—è–∑–∞–Ω–Ω—ã–µ —Ç–µ—Ö–Ω–æ–ª–æ–≥–∏–∏

[[CPU]], [[Microarchitecture]], [[Hazard]], [[Forwarding]], [[Branch Prediction]], [[Superscalar]], [[Out-of-order Execution]], [[Pipeline#Stages]], [[Cache]], [[ALU]], [[Register File]]

---

## –†–µ–∑—é–º–µ

Pipeline ‚Äî –∫–ª—é—á–µ–≤–∞—è –º–∏–∫—Ä–æ–∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–Ω–∞—è —Ç–µ—Ö–Ω–æ–ª–æ–≥–∏—è, –ø–æ–∑–≤–æ–ª—è—é—â–∞—è –≤—ã–ø–æ–ª–Ω—è—Ç—å –Ω–µ—Å–∫–æ–ª—å–∫–æ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–π –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω–æ –Ω–∞ —Ä–∞–∑–Ω—ã—Ö —Å—Ç–∞–¥–∏—è—Ö –æ–±—Ä–∞–±–æ—Ç–∫–∏. –û–Ω–∞ —Å—É—â–µ—Å—Ç–≤–µ–Ω–Ω–æ –ø–æ–≤—ã—à–∞–µ—Ç –ø—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç—å –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–æ–≤ –∏ –¥—Ä—É–≥–∏—Ö –≤—ã—á–∏—Å–ª–∏—Ç–µ–ª—å–Ω—ã—Ö —É—Å—Ç—Ä–æ–π—Å—Ç–≤, —Å–Ω–∏–∂–∞—è –ø—Ä–æ—Å—Ç–æ–π –æ–±–æ—Ä—É–¥–æ–≤–∞–Ω–∏—è –∏ —É–≤–µ–ª–∏—á–∏–≤–∞—è throughput. –î–ª—è —ç—Ñ—Ñ–µ–∫—Ç–∏–≤–Ω–æ–π —Ä–∞–±–æ—Ç—ã —Ç—Ä–µ–±—É–µ—Ç—Å—è –±–æ—Ä—å–±–∞ —Å –∫–æ–Ω—Ñ–ª–∏–∫—Ç–∞–º–∏, —É–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –≤–µ—Ç–≤–ª–µ–Ω–∏—è–º–∏ –∏ —Å–ª–æ–∂–Ω—ã–π –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä, —á—Ç–æ —É–≤–µ–ª–∏—á–∏–≤–∞–µ—Ç —Å–ª–æ–∂–Ω–æ—Å—Ç—å –∏ —Å—Ç–æ–∏–º–æ—Å—Ç—å —Ä–∞–∑—Ä–∞–±–æ—Ç–∫–∏, –Ω–æ –æ–ø—Ä–∞–≤–¥–∞–Ω–æ –∑–Ω–∞—á–∏—Ç–µ–ª—å–Ω—ã–º —Ä–æ—Å—Ç–æ–º –ø—Ä–æ–∏–∑–≤–æ–¥–∏—Ç–µ–ª—å–Ω–æ—Å—Ç–∏.

---

### –ü—Ä–∏–º–µ—Ä—ã –∫–æ–¥–∞

#### –ü—Ä–∏–º–µ—Ä –ø—Ä–æ–≥—Ä–∞–º–º–Ω–æ–π –º–æ–¥–µ–ª–∏ 5-—Å—Ç—É–ø–µ–Ω—á–∞—Ç–æ–≥–æ –∫–æ–Ω–≤–µ–π–µ—Ä–∞ (–Ω–∞ C)

```c
#include <stdio.h>

typedef enum {IF, ID, EX, MEM, WB} Stage;

typedef struct {
    int instruction;
    Stage stage;
} PipelineRegister;

#define PIPELINE_DEPTH 5

int main() {
    PipelineRegister pipeline[PIPELINE_DEPTH] = {0};
    int instructions[] = {10, 20, 30, 40, 50};
    int cycle = 0, num_instructions = 5;

    while (cycle < num_instructions + PIPELINE_DEPTH - 1) {
        printf("Cycle %d: ", cycle + 1);
        for (int i = PIPELINE_DEPTH - 1; i > 0; i--) {
            pipeline[i] = pipeline[i - 1];
        }
        pipeline[0].instruction = (cycle < num_instructions) ? instructions[cycle] : 0;
        pipeline[0].stage = IF;

        for (int i = 0; i < PIPELINE_DEPTH; i++) {
            if (pipeline[i].instruction != 0)
                printf("[Instr %d @ stage %d] ", pipeline[i].instruction, i + 1);
        }
        printf("\n");
        cycle++;
    }
    return 0;
}
```

---

**–ò—Å—Ç–æ—á–Ω–∏–∫–∏:**  
Hennessy & Patterson "Computer Architecture", Intel SDM, ARM Architecture Reference Manual, osdev.org, habr.com, Wikipedia, IEEE papers, MIPS architecture manuals.