Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri May  8 14:59:40 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_methodology -file CLA_Adder_Wrapper_level2_methodology_drc_routed.rpt -pb CLA_Adder_Wrapper_level2_methodology_drc_routed.pb -rpx CLA_Adder_Wrapper_level2_methodology_drc_routed.rpx
| Design       : CLA_Adder_Wrapper_level2
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_CLA_Adder_Wrapper_level2
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 66
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| XDCH-2 | Warning  | Same min and max delay values on IO port | 66         |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[10]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[11]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[12]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[13]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[14]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[15]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[4]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[5]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[6]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[7]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[8]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_A[9]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[10]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[11]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[12]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[13]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[14]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[15]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[4]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[5]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[6]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[7]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[8]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'data_in_B[9]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'en_5' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] 1.000 [get_ports * -filter {DIRECTION == IN && NAME !~ "clock"}]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 4)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[10]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[11]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[12]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[13]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[14]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[15]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[16]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[17]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[18]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#44 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[19]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#45 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#46 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[20]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#47 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[21]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#48 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[22]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#49 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[23]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#50 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[24]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#51 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[25]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#52 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[26]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#53 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[27]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#54 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[28]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#55 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[29]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#56 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#57 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[30]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#58 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[31]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#59 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#60 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[4]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#61 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[5]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#62 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[6]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#63 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[7]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#64 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[8]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#65 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'data_out_from_R0[9]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>

XDCH-2#66 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'done' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sys_clk_pin] 2.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/shivamtyagi/baseline_multiplier/baseline_multiplier.srcs/constrs_1/imports/new/CLA_adder.xdc (Line: 5)
Related violations: <none>


