;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMN <-1, #-8
	MOV #16, @400
	SPL 0, <791
	CMP @127, 106
	SUB 12, @10
	MOV #16, @400
	MOV <-21, @0
	SUB 816, @616
	SPL -7, @-20
	SUB @127, 106
	SUB @127, 106
	SUB 816, @616
	SUB #0, -79
	JMN 111, 129
	CMP @127, 106
	CMP @127, 106
	JMN -7, @-20
	JMN @111, 129
	JMN @111, 129
	SUB @121, 106
	SPL 0, <792
	MOV -7, <-20
	MOV #16, @400
	SPL <-1, #-18
	SUB #-5, -159
	JMN -7, @-20
	JMN @16, #400
	SLT 20, @12
	SLT 20, @12
	MOV -1, <-20
	MOV -1, <-20
	MOV #16, @420
	MOV #16, @420
	SUB @127, 106
	JMN @111, 129
	JMN @111, 129
	MOV -7, <-20
	ADD 270, 60
	SUB @816, @616
	MOV -7, <-20
	SUB @816, @616
	JMZ 110, 290
	ADD @121, 106
	JMZ 110, 290
	DJN -1, @-20
	DJN -1, @-20
