// Seed: 4087510958
module module_0 ();
  specify
    (id_1 => id_2) = 1;
    (id_3 => id_4) = 1;
    (id_5 => id_6) = 1;
  endspecify
  assign module_1.type_5 = 0;
  always #id_7 id_7 <= 1;
endmodule
module module_1 (
    output tri1 id_0
);
  uwire id_2, id_3, id_4 = 1 & 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    output wand id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input uwire id_5
);
  tri1 id_7, id_8 = 1, id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
endmodule
