// Seed: 2886590177
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_9 = 1 == id_8;
endmodule
module module_1;
  logic [7:0] id_1;
  wor id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic [7:0] id_3;
  tri1 id_4;
  wire id_5;
  assign id_1[1'h0] = 1;
  wand id_6;
  wire id_7;
  always @(posedge 1) $display;
  assign id_2 = id_6;
  assign id_4 = 1;
endmodule
