ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_eth.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ETH_MACAddressConfig,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	ETH_MACAddressConfig:
  25              	.LFB147:
  26              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @file    stm32f4xx_hal_eth.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief   ETH HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          functionalities of the Ethernet (ETH) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + IO operation functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + Peripheral Control functions 
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + Peripheral State and Errors functions
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @verbatim
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                     ##### How to use this driver #####
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     [..]
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Declare a ETH_HandleTypeDef handle structure, for example:
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          ETH_HandleTypeDef  heth;
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Fill parameters of Init structure in heth handle
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Call HAL_ETH_Init() API to initialize the Ethernet peripheral (MAC, DMA, ...) 
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Initialize the ETH low level resources through the HAL_ETH_MspInit() API:
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Enable the Ethernet interface clock using 
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                (+++) __HAL_RCC_ETHMAC_CLK_ENABLE();
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                (+++) __HAL_RCC_ETHMACTX_CLK_ENABLE();
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                (+++) __HAL_RCC_ETHMACRX_CLK_ENABLE();
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****            
  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Initialize the related GPIO clocks
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Configure Ethernet pin-out
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 2


  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Configure Ethernet NVIC interrupt (IT mode)   
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Initialize Ethernet DMA Descriptors in chain mode and point to allocated buffers:
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_DMATxDescListInit(); for Transmission process
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_DMARxDescListInit(); for Reception process
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Enable MAC and DMA transmission and reception:
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_Start();
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Prepare ETH DMA TX Descriptors and give the hand to ETH DMA to transfer 
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          the frame to MAC TX FIFO:
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_TransmitFrame();
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Poll for a received frame in ETH RX DMA Descriptors and get received 
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          frame parameters
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_GetReceivedFrame(); (should be called into an infinite loop)
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Get a received frame when an ETH RX interrupt occurs:
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_GetReceivedFrame_IT(); (called in IT mode only)
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Communicate with external PHY device:
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) Read a specific register from the PHY  
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****               HAL_ETH_ReadPHYRegister();
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) Write data to a specific RHY register:
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****               HAL_ETH_WritePHYRegister();
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Configure the Ethernet MAC after ETH peripheral initialization
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           HAL_ETH_ConfigMAC(); all MAC parameters should be filled.
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Configure the Ethernet DMA after ETH peripheral initialization
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           HAL_ETH_ConfigDMA(); all DMA parameters should be filled.
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       -@- The PTP protocol and the DMA descriptors ring mode are not supported 
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           in this driver
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @endverbatim
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @attention
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * Redistribution and use in source and binary forms, with or without modification,
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * are permitted provided that the following conditions are met:
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *      this list of conditions and the following disclaimer.
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *      this list of conditions and the following disclaimer in the documentation
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *      and/or other materials provided with the distribution.
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *      may be used to endorse or promote products derived from this software
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *      without specific prior written permission.
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 3


  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */ 
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Includes ------------------------------------------------------------------*/
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #include "stm32f4xx_hal.h"
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @addtogroup STM32F4xx_HAL_Driver
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH ETH 
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief ETH HAL module driver
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_MODULE_ENABLED
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F427xx) || defined(STM32F437xx) ||
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private typedef -----------------------------------------------------------*/
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private define ------------------------------------------------------------*/
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Private_Constants ETH Private Constants
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_TIMEOUT_SWRESET               500U  
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_TIMEOUT_LINKED_STATE          5000U
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_TIMEOUT_AUTONEGO_COMPLETED    5000U
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private macro -------------------------------------------------------------*/
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private variables ---------------------------------------------------------*/
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private function prototypes -----------------------------------------------*/
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Private_Functions ETH Private Functions
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err);
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr);
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth);
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth);
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth);
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth);
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth);
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth);
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth);
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth);
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth);
 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_Delay(uint32_t mdelay);
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 4


 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private functions ---------------------------------------------------------*/
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions ETH Exported Functions
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group1 Initialization and de-initialization functions 
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief   Initialization and Configuration functions 
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @verbatim    
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ===============================================================================
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ##### Initialization and de-initialization functions #####
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ===============================================================================
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   [..]  This section provides functions allowing to:
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Initialize and configure the Ethernet peripheral
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) De-initialize the Ethernet peripheral
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @endverbatim
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the Ethernet MAC and DMA according to default
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         parameters.
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U, phyreg = 0U;
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t hclk = 60000000U;
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart = 0U;
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t err = ETH_SUCCESS;
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check the ETH peripheral state */
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(heth == NULL)
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check parameters */
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(heth->State == HAL_ETH_STATE_RESET)
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Allocate lock resource and initialize it */
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->Lock = HAL_UNLOCKED;
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC. */
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_MspInit(heth);
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 5


 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable SYSCFG Clock */
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Select MII or RMII Mode*/
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Ethernet Software reset */
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* After reset all the registers holds their respective reset values */
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get tick */
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait for software reset */
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check for the Timeout */
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {     
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State= HAL_ETH_STATE_TIMEOUT;
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Process Unlocked */
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_UNLOCK(heth);
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          not available, please check your external PHY or the IO configuration */
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_TIMEOUT;
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*-------------------------------- MAC Initialization ----------------------*/
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACMIIAR;
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get hclk frequency value */
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   hclk = HAL_RCC_GetHCLKFreq();
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set CR bits depending on hclk value */
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if((hclk >= 20000000U)&&(hclk < 35000000U))
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 20-35 MHz */
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if((hclk >= 35000000U)&&(hclk < 60000000U))
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 35-60 MHz */ 
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }  
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if((hclk >= 60000000U)&&(hclk < 100000000U))
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 60-100 MHz */ 
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 6


 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }  
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if((hclk >= 100000000U)&&(hclk < 150000000U))
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 100-150 MHz */ 
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 150-183 MHz */ 
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*-------------------- PHY initialization and configuration ----------------*/
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Put the PHY in reset mode */
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* In case of write timeout */
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     err = ETH_ERROR;
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Config MAC and DMA */
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_MACDMAConfig(heth, err);
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the ETH peripheral state to READY */
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return HAL_ERROR */
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Delay to assure PHY reset */
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(PHY_RESET_DELAY);
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get tick */
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tickstart = HAL_GetTick();
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* We wait for linked status */
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     do
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check for the Timeout */
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* In case of write timeout */
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         err = ETH_ERROR;
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Config MAC and DMA */
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         ETH_MACDMAConfig(heth, err);
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->State= HAL_ETH_STATE_READY;
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Process Unlocked */
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 7


 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         __HAL_UNLOCK(heth);
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         return HAL_TIMEOUT;
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable Auto-Negotiation */
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* In case of write timeout */
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       err = ETH_ERROR;
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Config MAC and DMA */
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       ETH_MACDMAConfig(heth, err);
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set the ETH peripheral state to READY */
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return HAL_ERROR */
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;   
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get tick */
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tickstart = HAL_GetTick();
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the auto-negotiation will be completed */
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     do
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check for the Timeout */
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* In case of write timeout */
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         err = ETH_ERROR;
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Config MAC and DMA */
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         ETH_MACDMAConfig(heth, err);
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->State= HAL_ETH_STATE_READY;
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Process Unlocked */
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         __HAL_UNLOCK(heth);
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         return HAL_TIMEOUT;
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Read the result of the auto-negotiation */
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* In case of write timeout */
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       err = ETH_ERROR;
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Config MAC and DMA */
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 8


 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       ETH_MACDMAConfig(heth, err);
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set the ETH peripheral state to READY */
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return HAL_ERROR */
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;   
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Configure the MAC with the speed fixed by the auto-negotiation process */
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {  
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Ethernet speed to 10M following the auto-negotiation */
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Init).Speed = ETH_SPEED_10M; 
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {   
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Ethernet speed to 100M following the auto-negotiation */ 
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Init).Speed = ETH_SPEED_100M;
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else /* AutoNegotiation Disable */
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check parameters */
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_SPEED(heth->Init.Speed));
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set MAC Speed and Duplex Mode */
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                 (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* In case of write timeout */
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       err = ETH_ERROR;
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Config MAC and DMA */
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       ETH_MACDMAConfig(heth, err);
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set the ETH peripheral state to READY */
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return HAL_ERROR */
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }  
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Delay to assure PHY configuration */
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(PHY_CONFIG_DELAY);
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 9


 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Config MAC and DMA */
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACDMAConfig(heth, err);
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  De-Initializes the ETH peripheral. 
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DeInit(ETH_HandleTypeDef *heth)
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* De-Init the low level hardware : GPIO, CLOCK, NVIC. */
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_ETH_MspDeInit(heth);
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL state to Disabled */
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_RESET;
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Release Lock */
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the DMA Tx descriptors in chain mode.
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  DMATxDescTab Pointer to the first Tx desc list 
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  TxBuff Pointer to the first TxBuffer list
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  TxBuffCount Number of the used Tx desc in the list
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescT
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t i = 0U;
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 10


 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->TxDesc = DMATxDescTab;
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Fill each DMATxDesc descriptor with the right values */   
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   for(i=0U; i < TxBuffCount; i++)
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get the pointer on the ith member of the Tx Desc list */
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc = DMATxDescTab + i;
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Second Address Chained bit */
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Buffer1 address pointer */
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set the DMA Tx descriptors checksum insertion */
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Initialize the next descriptor with the Next Descriptor Polling Enable */
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if(i < (TxBuffCount-1U))
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set next descriptor address register with next descriptor base address */
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* For last descriptor, set next descriptor address register equal to the first descriptor ba
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set Transmit Descriptor List Address Register */
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the DMA Rx descriptors in chain mode.
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  DMARxDescTab Pointer to the first Rx desc list 
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  RxBuff Pointer to the first RxBuffer list
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  RxBuffCount Number of the used Rx desc in the list
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescT
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 11


 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t i = 0U;
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *DMARxDesc;
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->RxDesc = DMARxDescTab; 
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Fill each DMARxDesc descriptor with the right values */
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   for(i=0U; i < RxBuffCount; i++)
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get the pointer on the ith member of the Rx Desc list */
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     DMARxDesc = DMARxDescTab+i;
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Own bit of the Rx descriptor Status */
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     DMARxDesc->Status = ETH_DMARXDESC_OWN;
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Buffer1 size and Second Address Chained bit */
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Buffer1 address pointer */
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Enable Ethernet DMA Rx Descriptor interrupt */
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Initialize the next descriptor with the Next Descriptor Polling Enable */
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if(i < (RxBuffCount-1U))
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set next descriptor address register with next descriptor base address */
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* For last descriptor, set next descriptor address register equal to the first descriptor ba
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set Receive Descriptor List Address Register */
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 12


 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the ETH MSP.
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_MspInit(ETH_HandleTypeDef *heth)
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_MspInit could be implemented in the user file
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  DeInitializes ETH MSP.
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth)
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_MspDeInit could be implemented in the user file
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group2 IO operation functions 
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief   Data transfers functions 
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @verbatim   
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           ##### IO operation functions #####
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================  
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   [..]  This section provides functions allowing to:
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (+) Transmit a frame
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             HAL_ETH_TransmitFrame();
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (+) Receive a frame
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             HAL_ETH_GetReceivedFrame();
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             HAL_ETH_GetReceivedFrame_IT();
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (+) Read from an External PHY register
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             HAL_ETH_ReadPHYRegister();
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (+) Write to an External PHY register
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             HAL_ETH_WritePHYRegister();
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @endverbatim
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 13


 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Sends an Ethernet frame. 
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  FrameLength Amount of data to be sent
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t bufcount = 0U, size = 0U, i = 0U;
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (FrameLength == 0U) 
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set ETH HAL state to READY */
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Process Unlocked */
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return  HAL_ERROR;                                    
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }  
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {  
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* OWN bit set */
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_BUSY_TX;
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Process Unlocked */
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the number of needed Tx buffers for the current frame */
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (FrameLength > ETH_TX_BUF_SIZE)
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     bufcount = FrameLength/ETH_TX_BUF_SIZE;
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (FrameLength % ETH_TX_BUF_SIZE) 
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       bufcount++;
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else 
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {  
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     bufcount = 1U;
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (bufcount == 1U)
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 14


 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set LAST and FIRST segment */
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set frame size */
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Point to next descriptor */
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     for (i=0U; i< bufcount; i++)
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Clear FIRST and LAST segment bits */
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (i == 0U) 
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Setting the first segment bit */
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Program size */
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (i == (bufcount-1U))
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Setting the last segment bit */
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* point to next descriptor */
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear TBUS ETHERNET DMA flag */
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Resume DMA transmission*/
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->DMATPDR = 0U;
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 15


 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Checks for received frames. 
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t framelength = 0U;
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check the ETH state to BUSY */
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check if segment is not owned by DMA */
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & E
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check if last segment */
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* increment segment count */
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount++;
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check if last segment is first segment: one segment contains the frame */
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if ((heth->RxFrameInfos).SegCount == 1U)
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT)
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.length = framelength;
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get the address of the buffer start address */
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* point to next descriptor */
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set HAL State to Ready */
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Process Unlocked */
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_UNLOCK(heth);
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return function status */
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_OK;
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check if first segment */
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 16


 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos).LSRxDesc = NULL;
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount = 1U;
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check if intermediate segment */ 
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount++;
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     } 
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to Ready */
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_ERROR;
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Gets the Received frame in interrupt mode. 
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descriptorscancounter = 0U;
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to BUSY */
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Scan descriptors owned by CPU */
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter 
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Just for security */
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     descriptorscancounter++;
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check if first segment in frame */
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & E
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     { 
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.SegCount = 1U;   
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check if intermediate segment */
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 17


 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ET
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Increment segment count */
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos.SegCount)++;
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Should be last segment */
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     { 
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Last segment */
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Increment segment count */
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos.SegCount)++;
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check if last segment is first segment: one segment contains the frame */
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if ((heth->RxFrameInfos.SegCount) == 1U)
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRA
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get the address of the buffer start address */ 
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */      
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set HAL State to Ready */
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State = HAL_ETH_STATE_READY;
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Process Unlocked */
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_UNLOCK(heth);
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return function status */
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_OK;
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set HAL State to Ready */
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_ERROR;
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  This function handles ETH interrupt request.
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 18


 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Frame received */
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Receive complete callback */
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_RxCpltCallback(heth);
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Clear the Eth DMA Rx IT pending bits */
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set HAL State to Ready */
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Process Unlocked */
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Frame transmitted */
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Transfer complete callback */
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_TxCpltCallback(heth);
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear the Eth DMA Tx IT pending bits */
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set HAL State to Ready */
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Process Unlocked */
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear the interrupt flags */
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* ETH DMA Error */
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Ethernet Error callback */
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_ErrorCallback(heth);
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear the interrupt flags */
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set HAL State to Ready */
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->State = HAL_ETH_STATE_READY;
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Process Unlocked */
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_UNLOCK(heth);
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 19


1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Tx Transfer completed callbacks.
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */ 
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Rx Transfer completed callbacks.
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */ 
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Ethernet transfer error callbacks
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */ 
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Reads a PHY register
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module                  
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param PHYReg PHY register address, is the index of one of the 32 PHY register. 
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *                This parameter can be one of the following values: 
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *                   PHY_BCR: Transceiver Basic Control Register, 
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *                   PHY_BSR: Transceiver Basic Status Register.   
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *                   More PHY register could be read depending on the used PHY
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param RegValue PHY register value                  
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegVa
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 20


1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;     
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart = 0U;
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check parameters */
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check the ETH peripheral state */
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(heth->State == HAL_ETH_STATE_BUSY_RD)
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_BUSY;
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to BUSY_RD */
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY_RD;
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prepare the MII address register value */
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device add
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register a
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write the result value into the MII Address register */
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get tick */
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check for the Busy flag */
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check for the Timeout */
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State= HAL_ETH_STATE_READY;
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Process Unlocked */
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_UNLOCK(heth);
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_TIMEOUT;
1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
1107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get MACMIIDR value */
1110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
1111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to READY */
1113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
1114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 21


1116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Writes to a PHY register.
1121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
1123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYReg PHY register address, is the index of one of the 32 PHY register. 
1124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          This parameter can be one of the following values: 
1125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             PHY_BCR: Transceiver Control Register.  
1126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             More PHY register could be written depending on the used PHY
1127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  RegValue the value to write
1128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegVa
1131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
1133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart = 0U;
1134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check parameters */
1136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
1137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check the ETH peripheral state */
1139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(heth->State == HAL_ETH_STATE_BUSY_WR)
1140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_BUSY;
1142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to BUSY_WR */
1144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY_WR;
1145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
1147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
1148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
1150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
1151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prepare the MII register address value */
1153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device addre
1154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register add
1155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
1156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Give the value to the MII data register */
1159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIDR = (uint16_t)RegValue;
1160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write the result value into the MII Address register */
1162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
1163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get tick */
1165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
1166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check for the Busy flag */
1168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
1169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check for the Timeout */
1171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
1172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 22


1173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->State= HAL_ETH_STATE_READY;
1174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Process Unlocked */
1176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_UNLOCK(heth);
1177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_TIMEOUT;
1179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
1182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL State to READY */
1185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
1186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK; 
1189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
1193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group3 Peripheral Control functions
1196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  *  @brief    Peripheral Control functions 
1197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  *
1198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @verbatim   
1199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  ===============================================================================
1200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ##### Peripheral Control functions #####
1201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  ===============================================================================  
1202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     [..]  This section provides functions allowing to:
1203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Enable MAC and DMA transmission and reception.
1204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           HAL_ETH_Start();
1205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Disable MAC and DMA transmission and reception. 
1206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           HAL_ETH_Stop();
1207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Set the MAC configuration in runtime mode
1208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           HAL_ETH_ConfigMAC();
1209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Set the DMA configuration in runtime mode
1210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           HAL_ETH_ConfigDMA();
1211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
1213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
1214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */ 
1215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  /**
1217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables Ethernet MAC and DMA reception/transmission 
1218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
1223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {  
1224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
1225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
1226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
1229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 23


1230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable transmit state machine of the MAC for transmission on the MII */
1231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACTransmissionEnable(heth);
1232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable receive state machine of the MAC for reception from the MII */
1234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACReceptionEnable(heth);
1235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Flush Transmit FIFO */
1237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_FlushTransmitFIFO(heth);
1238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Start DMA transmission */
1240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMATransmissionEnable(heth);
1241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Start DMA reception */
1243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMAReceptionEnable(heth);
1244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH state to READY*/
1246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
1247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
1249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
1250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Stop Ethernet MAC and DMA reception/transmission 
1257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
1262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {  
1263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
1264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
1265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_BUSY;
1268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Stop DMA transmission */
1270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMATransmissionDisable(heth);
1271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Stop DMA reception */
1273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMAReceptionDisable(heth);
1274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable receive state machine of the MAC for reception from the MII */
1276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACReceptionDisable(heth);
1277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Flush Transmit FIFO */
1279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_FlushTransmitFIFO(heth);
1280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable transmit state machine of the MAC for transmission on the MII */
1282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACTransmissionDisable(heth);
1283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH state*/
1285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State = HAL_ETH_STATE_READY;
1286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 24


1287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
1288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
1289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set ETH MAC Configuration.
1296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  macconf MAC Configuration structure  
1299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
1302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
1304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
1306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
1307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_BUSY;
1310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_SPEED(heth->Init.Speed));
1312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
1313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (macconf != NULL)
1315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check the parameters */
1317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
1318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_JABBER(macconf->Jabber));
1319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
1320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
1321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
1322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
1323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
1324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
1325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
1326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
1327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
1328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
1329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
1330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
1331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
1332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
1333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
1334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
1335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
1336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
1337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
1338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
1339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
1340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
1341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
1342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
1343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 25


1344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /*------------------------ ETHERNET MACCR Configuration --------------------*/
1346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get the ETHERNET MACCR value */
1347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
1348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear WD, PCE, PS, TE and RE bits */
1349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 &= ETH_MACCR_CLEAR_MASK;
1350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)(macconf->Watchdog | 
1352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->Jabber | 
1353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->InterFrameGap |
1354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->CarrierSense |
1355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          (heth->Init).Speed | 
1356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->ReceiveOwn |
1357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->LoopbackMode |
1358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          (heth->Init).DuplexMode | 
1359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->ChecksumOffload |    
1360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->RetryTransmission | 
1361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->AutomaticPadCRCStrip | 
1362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->BackOffLimit | 
1363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->DeferralCheck);
1364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Write to ETHERNET MACCR */
1366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = (uint32_t)tmpreg1;
1367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
1369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
1370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
1371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
1372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1; 
1373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
1375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Write to ETHERNET MACFFR */  
1376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
1377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
1378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->PassControlFrames |
1379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->BroadcastFramesReception | 
1380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->DestinationAddrFilter |
1381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->PromiscuousMode |
1382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->MulticastFramesFilter |
1383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->UnicastFramesFilter);
1384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Wait until the write operation will be taken into account :
1386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      tmpreg1 = (heth->Instance)->MACFFR;
1388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
1389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACFFR = tmpreg1;
1390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
1392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Write to ETHERNET MACHTHR */
1393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
1394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Write to ETHERNET MACHTLR */
1396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
1397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /*----------------------- ETHERNET MACFCR Configuration --------------------*/
1398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Get the ETHERNET MACFCR value */  
1400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      tmpreg1 = (heth->Instance)->MACFCR;
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 26


1401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Clear xx bits */
1402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
1403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
1405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
1406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->PauseLowThreshold |
1407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->UnicastPauseFrameDetect | 
1408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->ReceiveFlowControl |
1409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->TransmitFlowControl); 
1410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Write to ETHERNET MACFCR */
1412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
1413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Wait until the write operation will be taken into account :
1415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      tmpreg1 = (heth->Instance)->MACFCR;
1417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
1418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACFCR = tmpreg1;
1419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
1421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
1422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                               macconf->VLANTagIdentifier);
1423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
1424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Wait until the write operation will be taken into account :
1425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       at least four TX_CLK/RX_CLK clock cycles */
1426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       tmpreg1 = (heth->Instance)->MACVLANTR;
1427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_Delay(ETH_REG_WRITE_DELAY);
1428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Instance)->MACVLANTR = tmpreg1;
1429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else /* macconf == NULL : here we just configure Speed and Duplex mode */
1431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /*------------------------ ETHERNET MACCR Configuration --------------------*/
1433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get the ETHERNET MACCR value */
1434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
1435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear FES and DM bits */
1437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 &= ~(0x00004800U);
1438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
1440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Write to ETHERNET MACCR */
1442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = (uint32_t)tmpreg1;
1443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account:
1445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
1446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
1447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
1448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
1449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH state to Ready */
1452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_READY;
1453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Unlocked */
1455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_UNLOCK(heth);
1456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 27


1458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;  
1459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Sets ETH DMA Configuration.
1463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  dmaconf DMA Configuration structure  
1466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ConfigDMA(ETH_HandleTypeDef *heth, ETH_DMAInitTypeDef *dmaconf)
1469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
1471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
1473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_LOCK(heth);
1474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
1476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->State= HAL_ETH_STATE_BUSY;
1477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check parameters */
1479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_DROP_TCPIP_CHECKSUM_FRAME(dmaconf->DropTCPIPChecksumErrorFrame));
1480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_RECEIVE_STORE_FORWARD(dmaconf->ReceiveStoreForward));
1481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_FLUSH_RECEIVE_FRAME(dmaconf->FlushReceivedFrame));
1482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_TRANSMIT_STORE_FORWARD(dmaconf->TransmitStoreForward));
1483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_TRANSMIT_THRESHOLD_CONTROL(dmaconf->TransmitThresholdControl));
1484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_FORWARD_ERROR_FRAMES(dmaconf->ForwardErrorFrames));
1485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_FORWARD_UNDERSIZED_GOOD_FRAMES(dmaconf->ForwardUndersizedGoodFrames));
1486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_RECEIVE_THRESHOLD_CONTROL(dmaconf->ReceiveThresholdControl));
1487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_SECOND_FRAME_OPERATE(dmaconf->SecondFrameOperate));
1488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_ADDRESS_ALIGNED_BEATS(dmaconf->AddressAlignedBeats));
1489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_FIXED_BURST(dmaconf->FixedBurst));
1490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_RXDMA_BURST_LENGTH(dmaconf->RxDMABurstLength));
1491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_TXDMA_BURST_LENGTH(dmaconf->TxDMABurstLength));
1492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_ENHANCED_DESCRIPTOR_FORMAT(dmaconf->EnhancedDescriptorFormat));
1493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_DMA_DESC_SKIP_LENGTH(dmaconf->DescriptorSkipLength));
1494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_DMA_ARBITRATION_ROUNDROBIN_RXTX(dmaconf->DMAArbitration));
1495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
1497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET DMAOMR value */
1498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
1499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
1500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
1501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(dmaconf->DropTCPIPChecksumErrorFrame | 
1503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ReceiveStoreForward |
1504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->FlushReceivedFrame |
1505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->TransmitStoreForward | 
1506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->TransmitThresholdControl |
1507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ForwardErrorFrames |
1508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ForwardUndersizedGoodFrames |
1509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ReceiveThresholdControl |
1510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->SecondFrameOperate);
1511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET DMAOMR */
1513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
1514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 28


1515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
1517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
1518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
1519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
1520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET DMABMR Configuration --------------------*/
1522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMABMR = (uint32_t)(dmaconf->AddressAlignedBeats | 
1523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->FixedBurst |
1524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for
1525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->TxDMABurstLength |
1526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->EnhancedDescriptorFormat |
1527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          (dmaconf->DescriptorSkipLength << 2U) |
1528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->DMAArbitration | 
1529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and 
1530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Wait until the write operation will be taken into account:
1532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       at least four TX_CLK/RX_CLK clock cycles */
1533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    tmpreg1 = (heth->Instance)->DMABMR;
1534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
1535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->DMABMR = tmpreg1;
1536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the ETH state to Ready */
1538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    heth->State= HAL_ETH_STATE_READY;
1539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Process Unlocked */
1541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    __HAL_UNLOCK(heth);
1542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Return function status */
1544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    return HAL_OK; 
1545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
1549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group4 Peripheral State functions 
1552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief   Peripheral State functions 
1553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
1554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @verbatim   
1555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ===============================================================================
1556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          ##### Peripheral State functions #####
1557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ===============================================================================  
1558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   [..]
1559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   This subsection permits to get in run-time the status of the peripheral 
1560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   and the data flow.
1561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****        (+) Get the ETH handle state:
1562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****            HAL_ETH_GetState();
1563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****            
1564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @endverbatim
1566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
1567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Return the ETH HAL state
1571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 29


1572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL state
1574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_ETH_StateTypeDef HAL_ETH_GetState(ETH_HandleTypeDef *heth)
1576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {  
1577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return ETH state */
1578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->State;
1579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
1583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
1587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @addtogroup ETH_Private_Functions
1590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
1591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Configures Ethernet MAC and DMA with default parameters.
1595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  err Ethernet Init error
1598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
1601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACInitTypeDef macinit;
1603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMAInitTypeDef dmainit;
1604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
1605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (err != ETH_SUCCESS) /* Auto-negotiation failed */
1607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Ethernet duplex mode to Full-duplex */
1609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
1610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Ethernet speed to 100M */
1612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Init).Speed = ETH_SPEED_100M;
1613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Ethernet MAC default initialization **************************************/
1616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.Watchdog = ETH_WATCHDOG_ENABLE;
1617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.Jabber = ETH_JABBER_ENABLE;
1618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
1619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
1620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
1621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
1622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
1623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
1625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 30


1629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
1631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
1632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
1633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
1634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
1635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
1636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
1637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
1638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
1639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
1640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
1641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
1642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.HashTableHigh = 0x0U;
1643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.HashTableLow = 0x0U;
1644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.PauseTime = 0x0U;
1645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
1646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
1647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
1648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
1649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
1650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
1651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macinit.VLANTagIdentifier = 0x0U;
1652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*------------------------ ETHERNET MACCR Configuration --------------------*/
1654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACCR value */
1655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
1656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
1657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_MACCR_CLEAR_MASK;
1658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the WD bit according to ETH Watchdog value */
1659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the JD: bit according to ETH Jabber value */
1660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the IFG bit according to ETH InterFrameGap value */
1661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DCRS bit according to ETH CarrierSense value */
1662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the FES bit according to ETH Speed value */ 
1663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DO bit according to ETH ReceiveOwn value */ 
1664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the LM bit according to ETH LoopbackMode value */
1665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DM bit according to ETH Mode value */ 
1666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the IPCO bit according to ETH ChecksumOffload value */
1667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DR bit according to ETH RetryTransmission value */
1668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
1669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the BL bit according to ETH BackOffLimit value */
1670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DC bit according to ETH DeferralCheck value */
1671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(macinit.Watchdog | 
1672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.Jabber | 
1673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.InterFrameGap |
1674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.CarrierSense |
1675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        (heth->Init).Speed | 
1676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.ReceiveOwn |
1677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.LoopbackMode |
1678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        (heth->Init).DuplexMode | 
1679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.ChecksumOffload |    
1680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.RetryTransmission | 
1681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.AutomaticPadCRCStrip | 
1682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.BackOffLimit | 
1683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.DeferralCheck);
1684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MACCR */
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 31


1686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = (uint32_t)tmpreg1;
1687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
1691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
1692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1; 
1693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
1695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the RA bit according to ETH ReceiveAll value */
1696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the SAF and SAIF bits according to ETH SourceAddrFilter value */
1697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the PCF bit according to ETH PassControlFrames value */
1698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DBF bit according to ETH BroadcastFramesReception value */
1699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the DAIF bit according to ETH DestinationAddrFilter value */
1700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the PR bit according to ETH PromiscuousMode value */
1701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
1702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
1703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MACFFR */  
1704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
1705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
1706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.PassControlFrames |
1707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.BroadcastFramesReception | 
1708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.DestinationAddrFilter |
1709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.PromiscuousMode |
1710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.MulticastFramesFilter |
1711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.UnicastFramesFilter);
1712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Wait until the write operation will be taken into account:
1714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       at least four TX_CLK/RX_CLK clock cycles */
1715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    tmpreg1 = (heth->Instance)->MACFFR;
1716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
1717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACFFR = tmpreg1;
1718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
1720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Write to ETHERNET MACHTHR */
1721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
1722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Write to ETHERNET MACHTLR */
1724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
1725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /*----------------------- ETHERNET MACFCR Configuration -------------------*/
1726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Get the ETHERNET MACFCR value */  
1728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    tmpreg1 = (heth->Instance)->MACFCR;
1729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Clear xx bits */
1730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
1731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the PT bit according to ETH PauseTime value */
1733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
1734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the PLT bit according to ETH PauseLowThreshold value */
1735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
1736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the RFE bit according to ETH ReceiveFlowControl value */
1737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the TFE bit according to ETH TransmitFlowControl value */ 
1738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
1739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.ZeroQuantaPause |
1740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.PauseLowThreshold |
1741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.UnicastPauseFrameDetect | 
1742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.ReceiveFlowControl |
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 32


1743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.TransmitFlowControl); 
1744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Write to ETHERNET MACFCR */
1746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
1747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Wait until the write operation will be taken into account:
1749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    at least four TX_CLK/RX_CLK clock cycles */
1750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    tmpreg1 = (heth->Instance)->MACFCR;
1751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
1752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACFCR = tmpreg1;
1753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
1754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
1755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the ETV bit according to ETH VLANTagComparison value */
1756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Set the VL bit according to ETH VLANTagIdentifier value */  
1757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
1758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                             macinit.VLANTagIdentifier);
1759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account:
1761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****        at least four TX_CLK/RX_CLK clock cycles */
1762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACVLANTR;
1763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
1764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACVLANTR = tmpreg1;
1765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Ethernet DMA default initialization ************************************/
1767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
1768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
1769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
1770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
1771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
1772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
1773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
1774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
1775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
1776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
1777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
1778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
1779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
1780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
1781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.DescriptorSkipLength = 0x0U;
1782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
1783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get the ETHERNET DMAOMR value */
1785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->DMAOMR;
1786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear xx bits */
1787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
1788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the DT bit according to ETH DropTCPIPChecksumErrorFrame value */
1790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the RSF bit according to ETH ReceiveStoreForward value */
1791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the DFF bit according to ETH FlushReceivedFrame value */
1792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the TSF bit according to ETH TransmitStoreForward value */
1793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the TTC bit according to ETH TransmitThresholdControl value */
1794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the FEF bit according to ETH ForwardErrorFrames value */
1795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
1796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the RTC bit according to ETH ReceiveThresholdControl value */
1797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the OSF bit according to ETH SecondFrameOperate value */
1798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
1799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ReceiveStoreForward |
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 33


1800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.FlushReceivedFrame |
1801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.TransmitStoreForward | 
1802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.TransmitThresholdControl |
1803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ForwardErrorFrames |
1804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ForwardUndersizedGoodFrames |
1805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ReceiveThresholdControl |
1806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.SecondFrameOperate);
1807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Write to ETHERNET DMAOMR */
1809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
1810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account:
1812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****        at least four TX_CLK/RX_CLK clock cycles */
1813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->DMAOMR;
1814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
1815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->DMAOMR = tmpreg1;
1816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
1817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /*----------------------- ETHERNET DMABMR Configuration ------------------*/
1818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the AAL bit according to ETH AddressAlignedBeats value */
1819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the FB bit according to ETH FixedBurst value */
1820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
1821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
1822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
1823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the DSL bit according to ETH DesciptorSkipLength value */
1824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the PR and DA bits according to ETH DMAArbitration value */
1825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
1826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.FixedBurst |
1827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected 
1828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.TxDMABurstLength |
1829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.EnhancedDescriptorFormat |
1830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           (dmainit.DescriptorSkipLength << 2U) |
1831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.DMAArbitration |
1832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and
1833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
1834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Wait until the write operation will be taken into account:
1835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         at least four TX_CLK/RX_CLK clock cycles */
1836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      tmpreg1 = (heth->Instance)->DMABMR;
1837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
1838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->DMABMR = tmpreg1;
1839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
1841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      {
1842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****        /* Enable the Ethernet Rx Interrupt */
1843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****        __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
1844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      }
1845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Initialize MAC address in ethernet MAC */ 
1847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
1848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Configures the selected MAC address.
1852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  MacAddr The MAC address to configure
1855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          This parameter can be one of the following values:
1856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address0: MAC Address0 
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 34


1857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address1: MAC Address1 
1858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address2: MAC Address2
1859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address3: MAC Address3
1860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  Addr Pointer to MAC address buffer data (6 bytes)
1861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
1864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
  27              		.loc 1 1864 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
1865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
1866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
1869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check the parameters */
1871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
1872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Calculate the selected MAC address high register */
1874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
  33              		.loc 1 1874 0
  34 0000 5079     		ldrb	r0, [r2, #5]	@ zero_extendqisi2
  35              	.LVL1:
  36 0002 1379     		ldrb	r3, [r2, #4]	@ zero_extendqisi2
  37 0004 43EA0023 		orr	r3, r3, r0, lsl #8
  38              	.LVL2:
1875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Load the selected MAC address high register */
1876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
  39              		.loc 1 1876 0
  40 0008 0748     		ldr	r0, .L2
  41 000a 0B50     		str	r3, [r1, r0]
1877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Calculate the selected MAC address low register */
1878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) 
  42              		.loc 1 1878 0
  43 000c D078     		ldrb	r0, [r2, #3]	@ zero_extendqisi2
  44 000e 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
  45              	.LVL3:
  46 0010 1B04     		lsls	r3, r3, #16
  47 0012 43EA0063 		orr	r3, r3, r0, lsl #24
  48 0016 5078     		ldrb	r0, [r2, #1]	@ zero_extendqisi2
  49 0018 43EA0023 		orr	r3, r3, r0, lsl #8
  50 001c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  51              	.LVL4:
  52 001e 1343     		orrs	r3, r3, r2
  53              	.LVL5:
1879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Load the selected MAC address low register */
1881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
  54              		.loc 1 1881 0
  55 0020 024A     		ldr	r2, .L2+4
  56 0022 8B50     		str	r3, [r1, r2]
1882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
  57              		.loc 1 1882 0
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 35


  58 0024 7047     		bx	lr
  59              	.L3:
  60 0026 00BF     		.align	2
  61              	.L2:
  62 0028 40800240 		.word	1073905728
  63 002c 44800240 		.word	1073905732
  64              		.cfi_endproc
  65              	.LFE147:
  67              		.section	.text.ETH_DMATransmissionEnable,"ax",%progbits
  68              		.align	1
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  72              		.fpu fpv4-sp-d16
  74              	ETH_DMATransmissionEnable:
  75              	.LFB152:
1883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables the MAC transmission.
1886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
1888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
1891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** { 
1892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
1893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable the MAC transmission */
1895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR |= ETH_MACCR_TE;
1896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
1900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
1901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
1902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Disables the MAC transmission.
1906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module  
1908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
1911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** { 
1912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
1913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable the MAC transmission */
1915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
1916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
1920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
1921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
1922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 36


1924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables the MAC reception.
1926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module   
1928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
1931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** { 
1932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
1933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable the MAC reception */
1935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR |= ETH_MACCR_RE;
1936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
1940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
1941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
1942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Disables the MAC reception.
1946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module   
1948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
1951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** { 
1952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
1953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable the MAC reception */
1955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
1956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
1957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
1958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
1959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
1960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
1961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
1962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables the DMA transmission.
1966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module   
1968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
1971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
  76              		.loc 1 1971 0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.LVL6:
1972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable the DMA transmission */
1973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
  82              		.loc 1 1973 0
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 37


  83 0000 0168     		ldr	r1, [r0]
  84 0002 41F21802 		movw	r2, #4120
  85 0006 8B58     		ldr	r3, [r1, r2]
  86 0008 43F40053 		orr	r3, r3, #8192
  87 000c 8B50     		str	r3, [r1, r2]
1974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
  88              		.loc 1 1974 0
  89 000e 7047     		bx	lr
  90              		.cfi_endproc
  91              	.LFE152:
  93              		.section	.text.ETH_DMATransmissionDisable,"ax",%progbits
  94              		.align	1
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  98              		.fpu fpv4-sp-d16
 100              	ETH_DMATransmissionDisable:
 101              	.LFB153:
1975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Disables the DMA transmission.
1978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module   
1980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
1983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** { 
 102              		.loc 1 1983 0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107              	.LVL7:
1984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable the DMA transmission */
1985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 108              		.loc 1 1985 0
 109 0000 0168     		ldr	r1, [r0]
 110 0002 41F21802 		movw	r2, #4120
 111 0006 8B58     		ldr	r3, [r1, r2]
 112 0008 23F40053 		bic	r3, r3, #8192
 113 000c 8B50     		str	r3, [r1, r2]
1986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 114              		.loc 1 1986 0
 115 000e 7047     		bx	lr
 116              		.cfi_endproc
 117              	.LFE153:
 119              		.section	.text.ETH_DMAReceptionEnable,"ax",%progbits
 120              		.align	1
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 124              		.fpu fpv4-sp-d16
 126              	ETH_DMAReceptionEnable:
 127              	.LFB154:
1987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables the DMA reception.
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 38


1990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
1991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module 
1992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
1995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {  
 128              		.loc 1 1995 0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 0
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132              		@ link register save eliminated.
 133              	.LVL8:
1996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable the DMA reception */
1997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 134              		.loc 1 1997 0
 135 0000 0168     		ldr	r1, [r0]
 136 0002 41F21802 		movw	r2, #4120
 137 0006 8B58     		ldr	r3, [r1, r2]
 138 0008 43F00203 		orr	r3, r3, #2
 139 000c 8B50     		str	r3, [r1, r2]
1998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 140              		.loc 1 1998 0
 141 000e 7047     		bx	lr
 142              		.cfi_endproc
 143              	.LFE154:
 145              		.section	.text.ETH_DMAReceptionDisable,"ax",%progbits
 146              		.align	1
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 150              		.fpu fpv4-sp-d16
 152              	ETH_DMAReceptionDisable:
 153              	.LFB155:
1999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Disables the DMA reception.
2002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module 
2004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
2007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** { 
 154              		.loc 1 2007 0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		@ link register save eliminated.
 159              	.LVL9:
2008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable the DMA reception */
2009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 160              		.loc 1 2009 0
 161 0000 0168     		ldr	r1, [r0]
 162 0002 41F21802 		movw	r2, #4120
 163 0006 8B58     		ldr	r3, [r1, r2]
 164 0008 23F00203 		bic	r3, r3, #2
 165 000c 8B50     		str	r3, [r1, r2]
2010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 39


 166              		.loc 1 2010 0
 167 000e 7047     		bx	lr
 168              		.cfi_endproc
 169              	.LFE155:
 171              		.section	.text.ETH_Delay,"ax",%progbits
 172              		.align	1
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 176              		.fpu fpv4-sp-d16
 178              	ETH_Delay:
 179              	.LFB157:
2011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Clears the ETHERNET transmit FIFO.
2014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
2019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
2021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the Flush Transmit FIFO bit */
2023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
2024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
2025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
2028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
2029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
2030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
2034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  mdelay specifies the delay time length, in milliseconds.
2035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_Delay(uint32_t mdelay)
2038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 180              		.loc 1 2038 0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 8
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 185              	.LVL10:
 186 0000 82B0     		sub	sp, sp, #8
 187              	.LCFI0:
 188              		.cfi_def_cfa_offset 8
2039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 189              		.loc 1 2039 0
 190 0002 084B     		ldr	r3, .L11
 191 0004 1B68     		ldr	r3, [r3]
 192 0006 084A     		ldr	r2, .L11+4
 193 0008 A2FB0323 		umull	r2, r3, r2, r3
 194 000c 5B0A     		lsrs	r3, r3, #9
 195 000e 00FB03F0 		mul	r0, r0, r3
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 40


 196              	.LVL11:
 197 0012 0190     		str	r0, [sp, #4]
 198              	.L9:
 199              	.LBB4:
 200              	.LBB5:
 201              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 41


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 42


 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 43


 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 44


 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 45


 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 46


 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 202              		.loc 2 375 0 discriminator 1
 203              		.syntax unified
 204              	@ 375 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 205 0014 00BF     		nop
 206              	@ 0 "" 2
 207              		.thumb
 208              		.syntax unified
 209              	.LBE5:
 210              	.LBE4:
2040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   do 
2041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __NOP();
2043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   } 
2044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while (Delay --);
 211              		.loc 1 2044 0 discriminator 1
 212 0016 019B     		ldr	r3, [sp, #4]
 213 0018 5A1E     		subs	r2, r3, #1
 214 001a 0192     		str	r2, [sp, #4]
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 47


 215 001c 002B     		cmp	r3, #0
 216 001e F9D1     		bne	.L9
2045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 217              		.loc 1 2045 0
 218 0020 02B0     		add	sp, sp, #8
 219              	.LCFI1:
 220              		.cfi_def_cfa_offset 0
 221              		@ sp needed
 222 0022 7047     		bx	lr
 223              	.L12:
 224              		.align	2
 225              	.L11:
 226 0024 00000000 		.word	SystemCoreClock
 227 0028 D34D6210 		.word	274877907
 228              		.cfi_endproc
 229              	.LFE157:
 231              		.section	.text.ETH_MACTransmissionEnable,"ax",%progbits
 232              		.align	1
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 236              		.fpu fpv4-sp-d16
 238              	ETH_MACTransmissionEnable:
 239              	.LFB148:
1891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 240              		.loc 1 1891 0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 8
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244              	.LVL12:
 245 0000 10B5     		push	{r4, lr}
 246              	.LCFI2:
 247              		.cfi_def_cfa_offset 8
 248              		.cfi_offset 4, -8
 249              		.cfi_offset 14, -4
 250 0002 82B0     		sub	sp, sp, #8
 251              	.LCFI3:
 252              		.cfi_def_cfa_offset 16
 253 0004 0446     		mov	r4, r0
1892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 254              		.loc 1 1892 0
 255 0006 0023     		movs	r3, #0
 256 0008 0193     		str	r3, [sp, #4]
1895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 257              		.loc 1 1895 0
 258 000a 0268     		ldr	r2, [r0]
 259 000c 1368     		ldr	r3, [r2]
 260 000e 43F00803 		orr	r3, r3, #8
 261 0012 1360     		str	r3, [r2]
1899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 262              		.loc 1 1899 0
 263 0014 0368     		ldr	r3, [r0]
 264 0016 1B68     		ldr	r3, [r3]
 265 0018 0193     		str	r3, [sp, #4]
1900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 266              		.loc 1 1900 0
 267 001a 0120     		movs	r0, #1
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 48


 268              	.LVL13:
 269 001c FFF7FEFF 		bl	ETH_Delay
 270              	.LVL14:
1901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 271              		.loc 1 1901 0
 272 0020 2368     		ldr	r3, [r4]
 273 0022 019A     		ldr	r2, [sp, #4]
 274 0024 1A60     		str	r2, [r3]
1902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 275              		.loc 1 1902 0
 276 0026 02B0     		add	sp, sp, #8
 277              	.LCFI4:
 278              		.cfi_def_cfa_offset 8
 279              		@ sp needed
 280 0028 10BD     		pop	{r4, pc}
 281              		.cfi_endproc
 282              	.LFE148:
 284              		.section	.text.ETH_MACReceptionEnable,"ax",%progbits
 285              		.align	1
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 289              		.fpu fpv4-sp-d16
 291              	ETH_MACReceptionEnable:
 292              	.LFB150:
1931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 293              		.loc 1 1931 0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 8
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297              	.LVL15:
 298 0000 10B5     		push	{r4, lr}
 299              	.LCFI5:
 300              		.cfi_def_cfa_offset 8
 301              		.cfi_offset 4, -8
 302              		.cfi_offset 14, -4
 303 0002 82B0     		sub	sp, sp, #8
 304              	.LCFI6:
 305              		.cfi_def_cfa_offset 16
 306 0004 0446     		mov	r4, r0
1932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 307              		.loc 1 1932 0
 308 0006 0023     		movs	r3, #0
 309 0008 0193     		str	r3, [sp, #4]
1935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 310              		.loc 1 1935 0
 311 000a 0268     		ldr	r2, [r0]
 312 000c 1368     		ldr	r3, [r2]
 313 000e 43F00403 		orr	r3, r3, #4
 314 0012 1360     		str	r3, [r2]
1939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 315              		.loc 1 1939 0
 316 0014 0368     		ldr	r3, [r0]
 317 0016 1B68     		ldr	r3, [r3]
 318 0018 0193     		str	r3, [sp, #4]
1940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 319              		.loc 1 1940 0
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 49


 320 001a 0120     		movs	r0, #1
 321              	.LVL16:
 322 001c FFF7FEFF 		bl	ETH_Delay
 323              	.LVL17:
1941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 324              		.loc 1 1941 0
 325 0020 2368     		ldr	r3, [r4]
 326 0022 019A     		ldr	r2, [sp, #4]
 327 0024 1A60     		str	r2, [r3]
1942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 328              		.loc 1 1942 0
 329 0026 02B0     		add	sp, sp, #8
 330              	.LCFI7:
 331              		.cfi_def_cfa_offset 8
 332              		@ sp needed
 333 0028 10BD     		pop	{r4, pc}
 334              		.cfi_endproc
 335              	.LFE150:
 337              		.section	.text.ETH_FlushTransmitFIFO,"ax",%progbits
 338              		.align	1
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 342              		.fpu fpv4-sp-d16
 344              	ETH_FlushTransmitFIFO:
 345              	.LFB156:
2019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 346              		.loc 1 2019 0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 8
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              	.LVL18:
 351 0000 30B5     		push	{r4, r5, lr}
 352              	.LCFI8:
 353              		.cfi_def_cfa_offset 12
 354              		.cfi_offset 4, -12
 355              		.cfi_offset 5, -8
 356              		.cfi_offset 14, -4
 357 0002 83B0     		sub	sp, sp, #12
 358              	.LCFI9:
 359              		.cfi_def_cfa_offset 24
 360 0004 0546     		mov	r5, r0
2020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 361              		.loc 1 2020 0
 362 0006 0023     		movs	r3, #0
 363 0008 0193     		str	r3, [sp, #4]
2023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 364              		.loc 1 2023 0
 365 000a 0268     		ldr	r2, [r0]
 366 000c 41F21804 		movw	r4, #4120
 367 0010 1359     		ldr	r3, [r2, r4]
 368 0012 43F48013 		orr	r3, r3, #1048576
 369 0016 1351     		str	r3, [r2, r4]
2027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 370              		.loc 1 2027 0
 371 0018 0368     		ldr	r3, [r0]
 372 001a 1B59     		ldr	r3, [r3, r4]
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 50


 373 001c 0193     		str	r3, [sp, #4]
2028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
 374              		.loc 1 2028 0
 375 001e 0120     		movs	r0, #1
 376              	.LVL19:
 377 0020 FFF7FEFF 		bl	ETH_Delay
 378              	.LVL20:
2029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 379              		.loc 1 2029 0
 380 0024 2B68     		ldr	r3, [r5]
 381 0026 019A     		ldr	r2, [sp, #4]
 382 0028 1A51     		str	r2, [r3, r4]
2030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 383              		.loc 1 2030 0
 384 002a 03B0     		add	sp, sp, #12
 385              	.LCFI10:
 386              		.cfi_def_cfa_offset 12
 387              		@ sp needed
 388 002c 30BD     		pop	{r4, r5, pc}
 389              		.cfi_endproc
 390              	.LFE156:
 392              		.section	.text.ETH_MACReceptionDisable,"ax",%progbits
 393              		.align	1
 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 397              		.fpu fpv4-sp-d16
 399              	ETH_MACReceptionDisable:
 400              	.LFB151:
1951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 401              		.loc 1 1951 0
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 8
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              	.LVL21:
 406 0000 10B5     		push	{r4, lr}
 407              	.LCFI11:
 408              		.cfi_def_cfa_offset 8
 409              		.cfi_offset 4, -8
 410              		.cfi_offset 14, -4
 411 0002 82B0     		sub	sp, sp, #8
 412              	.LCFI12:
 413              		.cfi_def_cfa_offset 16
 414 0004 0446     		mov	r4, r0
1952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 415              		.loc 1 1952 0
 416 0006 0023     		movs	r3, #0
 417 0008 0193     		str	r3, [sp, #4]
1955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 418              		.loc 1 1955 0
 419 000a 0268     		ldr	r2, [r0]
 420 000c 1368     		ldr	r3, [r2]
 421 000e 23F00403 		bic	r3, r3, #4
 422 0012 1360     		str	r3, [r2]
1959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 423              		.loc 1 1959 0
 424 0014 0368     		ldr	r3, [r0]
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 51


 425 0016 1B68     		ldr	r3, [r3]
 426 0018 0193     		str	r3, [sp, #4]
1960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 427              		.loc 1 1960 0
 428 001a 0120     		movs	r0, #1
 429              	.LVL22:
 430 001c FFF7FEFF 		bl	ETH_Delay
 431              	.LVL23:
1961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 432              		.loc 1 1961 0
 433 0020 2368     		ldr	r3, [r4]
 434 0022 019A     		ldr	r2, [sp, #4]
 435 0024 1A60     		str	r2, [r3]
1962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 436              		.loc 1 1962 0
 437 0026 02B0     		add	sp, sp, #8
 438              	.LCFI13:
 439              		.cfi_def_cfa_offset 8
 440              		@ sp needed
 441 0028 10BD     		pop	{r4, pc}
 442              		.cfi_endproc
 443              	.LFE151:
 445              		.section	.text.ETH_MACTransmissionDisable,"ax",%progbits
 446              		.align	1
 447              		.syntax unified
 448              		.thumb
 449              		.thumb_func
 450              		.fpu fpv4-sp-d16
 452              	ETH_MACTransmissionDisable:
 453              	.LFB149:
1911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg1 = 0U;
 454              		.loc 1 1911 0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 8
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458              	.LVL24:
 459 0000 10B5     		push	{r4, lr}
 460              	.LCFI14:
 461              		.cfi_def_cfa_offset 8
 462              		.cfi_offset 4, -8
 463              		.cfi_offset 14, -4
 464 0002 82B0     		sub	sp, sp, #8
 465              	.LCFI15:
 466              		.cfi_def_cfa_offset 16
 467 0004 0446     		mov	r4, r0
1912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 468              		.loc 1 1912 0
 469 0006 0023     		movs	r3, #0
 470 0008 0193     		str	r3, [sp, #4]
1915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 471              		.loc 1 1915 0
 472 000a 0268     		ldr	r2, [r0]
 473 000c 1368     		ldr	r3, [r2]
 474 000e 23F00803 		bic	r3, r3, #8
 475 0012 1360     		str	r3, [r2]
1919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_Delay(ETH_REG_WRITE_DELAY);
 476              		.loc 1 1919 0
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 52


 477 0014 0368     		ldr	r3, [r0]
 478 0016 1B68     		ldr	r3, [r3]
 479 0018 0193     		str	r3, [sp, #4]
1920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 480              		.loc 1 1920 0
 481 001a 0120     		movs	r0, #1
 482              	.LVL25:
 483 001c FFF7FEFF 		bl	ETH_Delay
 484              	.LVL26:
1921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 485              		.loc 1 1921 0
 486 0020 2368     		ldr	r3, [r4]
 487 0022 019A     		ldr	r2, [sp, #4]
 488 0024 1A60     		str	r2, [r3]
1922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 489              		.loc 1 1922 0
 490 0026 02B0     		add	sp, sp, #8
 491              	.LCFI16:
 492              		.cfi_def_cfa_offset 8
 493              		@ sp needed
 494 0028 10BD     		pop	{r4, pc}
 495              		.cfi_endproc
 496              	.LFE149:
 498              		.section	.text.ETH_MACDMAConfig,"ax",%progbits
 499              		.align	1
 500              		.syntax unified
 501              		.thumb
 502              		.thumb_func
 503              		.fpu fpv4-sp-d16
 505              	ETH_MACDMAConfig:
 506              	.LFB146:
1601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACInitTypeDef macinit;
 507              		.loc 1 1601 0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 120
 510              		@ frame_needed = 0, uses_anonymous_args = 0
 511              	.LVL27:
 512 0000 70B5     		push	{r4, r5, r6, lr}
 513              	.LCFI17:
 514              		.cfi_def_cfa_offset 16
 515              		.cfi_offset 4, -16
 516              		.cfi_offset 5, -12
 517              		.cfi_offset 6, -8
 518              		.cfi_offset 14, -4
 519 0002 9EB0     		sub	sp, sp, #120
 520              	.LCFI18:
 521              		.cfi_def_cfa_offset 136
 522 0004 0446     		mov	r4, r0
 523              	.LVL28:
1606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 524              		.loc 1 1606 0
 525 0006 29B1     		cbz	r1, .L24
1609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 526              		.loc 1 1609 0
 527 0008 4FF40063 		mov	r3, #2048
 528 000c C360     		str	r3, [r0, #12]
1612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 53


 529              		.loc 1 1612 0
 530 000e 4FF48043 		mov	r3, #16384
 531 0012 8360     		str	r3, [r0, #8]
 532              	.L24:
1622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 533              		.loc 1 1622 0
 534 0014 E369     		ldr	r3, [r4, #28]
 535 0016 002B     		cmp	r3, #0
 536 0018 6AD1     		bne	.L25
1624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 537              		.loc 1 1624 0
 538 001a 4FF48063 		mov	r3, #1024
 539 001e 0793     		str	r3, [sp, #28]
 540              	.L26:
1655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
 541              		.loc 1 1655 0
 542 0020 2168     		ldr	r1, [r4]
 543              	.LVL29:
 544 0022 0B68     		ldr	r3, [r1]
 545              	.LVL30:
1657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the WD bit according to ETH Watchdog value */
 546              		.loc 1 1657 0
 547 0024 394A     		ldr	r2, .L30
 548 0026 1A40     		ands	r2, r2, r3
 549              	.LVL31:
1675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.ReceiveOwn |
 550              		.loc 1 1675 0
 551 0028 A368     		ldr	r3, [r4, #8]
1678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.ChecksumOffload |    
 552              		.loc 1 1678 0
 553 002a E068     		ldr	r0, [r4, #12]
 554              	.LVL32:
1677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        (heth->Init).DuplexMode | 
 555              		.loc 1 1677 0
 556 002c 0343     		orrs	r3, r3, r0
1679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.RetryTransmission | 
 557              		.loc 1 1679 0
 558 002e 0798     		ldr	r0, [sp, #28]
1678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.ChecksumOffload |    
 559              		.loc 1 1678 0
 560 0030 0343     		orrs	r3, r3, r0
1679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.RetryTransmission | 
 561              		.loc 1 1679 0
 562 0032 43F40073 		orr	r3, r3, #512
1671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        macinit.Jabber | 
 563              		.loc 1 1671 0
 564 0036 1343     		orrs	r3, r3, r2
 565              	.LVL33:
1686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 566              		.loc 1 1686 0
 567 0038 0B60     		str	r3, [r1]
1690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 568              		.loc 1 1690 0
 569 003a 2368     		ldr	r3, [r4]
 570              	.LVL34:
 571 003c 1D68     		ldr	r5, [r3]
 572              	.LVL35:
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 54


1691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1; 
 573              		.loc 1 1691 0
 574 003e 0120     		movs	r0, #1
 575 0040 FFF7FEFF 		bl	HAL_Delay
 576              	.LVL36:
1692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 577              		.loc 1 1692 0
 578 0044 2368     		ldr	r3, [r4]
 579 0046 1D60     		str	r5, [r3]
1704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         macinit.SourceAddrFilter |
 580              		.loc 1 1704 0
 581 0048 2368     		ldr	r3, [r4]
 582 004a 4022     		movs	r2, #64
 583 004c 5A60     		str	r2, [r3, #4]
1715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
 584              		.loc 1 1715 0
 585 004e 2368     		ldr	r3, [r4]
 586 0050 5D68     		ldr	r5, [r3, #4]
 587              	.LVL37:
1716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACFFR = tmpreg1;
 588              		.loc 1 1716 0
 589 0052 0120     		movs	r0, #1
 590 0054 FFF7FEFF 		bl	HAL_Delay
 591              	.LVL38:
1717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
 592              		.loc 1 1717 0
 593 0058 2368     		ldr	r3, [r4]
 594 005a 5D60     		str	r5, [r3, #4]
1721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
 595              		.loc 1 1721 0
 596 005c 2368     		ldr	r3, [r4]
 597 005e 0025     		movs	r5, #0
 598              	.LVL39:
 599 0060 9D60     		str	r5, [r3, #8]
1724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /*----------------------- ETHERNET MACFCR Configuration -------------------*/
 600              		.loc 1 1724 0
 601 0062 2368     		ldr	r3, [r4]
 602 0064 DD60     		str	r5, [r3, #12]
1728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    /* Clear xx bits */
 603              		.loc 1 1728 0
 604 0066 2268     		ldr	r2, [r4]
 605 0068 9369     		ldr	r3, [r2, #24]
 606              	.LVL40:
1730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
 607              		.loc 1 1730 0
 608 006a 23F0BE03 		bic	r3, r3, #190
 609              	.LVL41:
 610 006e 1B04     		lsls	r3, r3, #16
 611 0070 1B0C     		lsrs	r3, r3, #16
 612              	.LVL42:
1738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macinit.ZeroQuantaPause |
 613              		.loc 1 1738 0
 614 0072 43F08003 		orr	r3, r3, #128
 615              	.LVL43:
1746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
 616              		.loc 1 1746 0
 617 0076 9361     		str	r3, [r2, #24]
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 55


1750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
 618              		.loc 1 1750 0
 619 0078 2368     		ldr	r3, [r4]
 620              	.LVL44:
 621 007a 9E69     		ldr	r6, [r3, #24]
 622              	.LVL45:
1751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->MACFCR = tmpreg1;
 623              		.loc 1 1751 0
 624 007c 0120     		movs	r0, #1
 625 007e FFF7FEFF 		bl	HAL_Delay
 626              	.LVL46:
1752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
 627              		.loc 1 1752 0
 628 0082 2368     		ldr	r3, [r4]
 629 0084 9E61     		str	r6, [r3, #24]
1757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                             macinit.VLANTagIdentifier);
 630              		.loc 1 1757 0
 631 0086 2368     		ldr	r3, [r4]
 632 0088 DD61     		str	r5, [r3, #28]
1762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 633              		.loc 1 1762 0
 634 008a 2368     		ldr	r3, [r4]
 635 008c DD69     		ldr	r5, [r3, #28]
 636              	.LVL47:
1763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACVLANTR = tmpreg1;
 637              		.loc 1 1763 0
 638 008e 0120     		movs	r0, #1
 639 0090 FFF7FEFF 		bl	HAL_Delay
 640              	.LVL48:
1764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 641              		.loc 1 1764 0
 642 0094 2368     		ldr	r3, [r4]
 643 0096 DD61     		str	r5, [r3, #28]
1785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear xx bits */
 644              		.loc 1 1785 0
 645 0098 2268     		ldr	r2, [r4]
 646 009a 41F21805 		movw	r5, #4120
 647              	.LVL49:
 648 009e 5159     		ldr	r1, [r2, r5]
 649              	.LVL50:
1787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 650              		.loc 1 1787 0
 651 00a0 1B4B     		ldr	r3, .L30+4
 652 00a2 0B40     		ands	r3, r3, r1
 653              	.LVL51:
1798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          dmainit.ReceiveStoreForward |
 654              		.loc 1 1798 0
 655 00a4 43F00873 		orr	r3, r3, #35651584
 656              	.LVL52:
 657 00a8 43F00403 		orr	r3, r3, #4
 658              	.LVL53:
1809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 659              		.loc 1 1809 0
 660 00ac 5351     		str	r3, [r2, r5]
1813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 661              		.loc 1 1813 0
 662 00ae 2368     		ldr	r3, [r4]
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 56


 663              	.LVL54:
 664 00b0 5E59     		ldr	r6, [r3, r5]
 665              	.LVL55:
1814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->DMAOMR = tmpreg1;
 666              		.loc 1 1814 0
 667 00b2 0120     		movs	r0, #1
 668 00b4 FFF7FEFF 		bl	HAL_Delay
 669              	.LVL56:
1815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 670              		.loc 1 1815 0
 671 00b8 2368     		ldr	r3, [r4]
 672 00ba 5E51     		str	r6, [r3, r5]
1825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           dmainit.FixedBurst |
 673              		.loc 1 1825 0
 674 00bc 2368     		ldr	r3, [r4]
 675 00be 03F58053 		add	r3, r3, #4096
 676 00c2 144A     		ldr	r2, .L30+8
 677 00c4 1A60     		str	r2, [r3]
1836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
 678              		.loc 1 1836 0
 679 00c6 2368     		ldr	r3, [r4]
 680 00c8 03F58053 		add	r3, r3, #4096
 681 00cc 1D68     		ldr	r5, [r3]
 682              	.LVL57:
1837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->DMABMR = tmpreg1;
 683              		.loc 1 1837 0
 684 00ce 0120     		movs	r0, #1
 685 00d0 FFF7FEFF 		bl	HAL_Delay
 686              	.LVL58:
1838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 687              		.loc 1 1838 0
 688 00d4 2368     		ldr	r3, [r4]
 689 00d6 03F58053 		add	r3, r3, #4096
 690 00da 1D60     		str	r5, [r3]
1840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      {
 691              		.loc 1 1840 0
 692 00dc A369     		ldr	r3, [r4, #24]
 693 00de 012B     		cmp	r3, #1
 694 00e0 09D0     		beq	.L29
 695              	.L27:
1847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 696              		.loc 1 1847 0
 697 00e2 6269     		ldr	r2, [r4, #20]
 698 00e4 0021     		movs	r1, #0
 699 00e6 2046     		mov	r0, r4
 700 00e8 FFF7FEFF 		bl	ETH_MACAddressConfig
 701              	.LVL59:
1848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 702              		.loc 1 1848 0
 703 00ec 1EB0     		add	sp, sp, #120
 704              	.LCFI19:
 705              		.cfi_remember_state
 706              		.cfi_def_cfa_offset 16
 707              		@ sp needed
 708 00ee 70BD     		pop	{r4, r5, r6, pc}
 709              	.LVL60:
 710              	.L25:
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 57


 711              	.LCFI20:
 712              		.cfi_restore_state
1628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 713              		.loc 1 1628 0
 714 00f0 0023     		movs	r3, #0
 715 00f2 0793     		str	r3, [sp, #28]
 716 00f4 94E7     		b	.L26
 717              	.LVL61:
 718              	.L29:
1843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      }
 719              		.loc 1 1843 0
 720 00f6 2168     		ldr	r1, [r4]
 721 00f8 41F21C02 		movw	r2, #4124
 722 00fc 8B58     		ldr	r3, [r1, r2]
 723 00fe 43F48033 		orr	r3, r3, #65536
 724 0102 43F04003 		orr	r3, r3, #64
 725 0106 8B50     		str	r3, [r1, r2]
 726 0108 EBE7     		b	.L27
 727              	.L31:
 728 010a 00BF     		.align	2
 729              	.L30:
 730 010c 0F8120FF 		.word	-14647025
 731 0110 233FDEF8 		.word	-119652573
 732 0114 8020C102 		.word	46211200
 733              		.cfi_endproc
 734              	.LFE146:
 736              		.section	.text.HAL_ETH_DMATxDescListInit,"ax",%progbits
 737              		.align	1
 738              		.global	HAL_ETH_DMATxDescListInit
 739              		.syntax unified
 740              		.thumb
 741              		.thumb_func
 742              		.fpu fpv4-sp-d16
 744              	HAL_ETH_DMATxDescListInit:
 745              	.LFB128:
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t i = 0U;
 746              		.loc 1 478 0
 747              		.cfi_startproc
 748              		@ args = 0, pretend = 0, frame = 0
 749              		@ frame_needed = 0, uses_anonymous_args = 0
 750              		@ link register save eliminated.
 751              	.LVL62:
 752 0000 F0B4     		push	{r4, r5, r6, r7}
 753              	.LCFI21:
 754              		.cfi_def_cfa_offset 16
 755              		.cfi_offset 4, -16
 756              		.cfi_offset 5, -12
 757              		.cfi_offset 6, -8
 758              		.cfi_offset 7, -4
 759              	.LVL63:
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 760              		.loc 1 483 0
 761 0002 90F84540 		ldrb	r4, [r0, #69]	@ zero_extendqisi2
 762 0006 012C     		cmp	r4, #1
 763 0008 31D0     		beq	.L39
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 764              		.loc 1 483 0 is_stmt 0 discriminator 2
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 58


 765 000a 0124     		movs	r4, #1
 766 000c 80F84540 		strb	r4, [r0, #69]
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 767              		.loc 1 486 0 is_stmt 1 discriminator 2
 768 0010 0224     		movs	r4, #2
 769 0012 80F84440 		strb	r4, [r0, #68]
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 770              		.loc 1 489 0 discriminator 2
 771 0016 C162     		str	r1, [r0, #44]
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 772              		.loc 1 492 0 discriminator 2
 773 0018 0024     		movs	r4, #0
 774 001a 01E0     		b	.L34
 775              	.LVL64:
 776              	.L36:
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 777              		.loc 1 518 0
 778 001c F960     		str	r1, [r7, #12]
 779              	.L37:
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 780              		.loc 1 492 0 discriminator 2
 781 001e 0134     		adds	r4, r4, #1
 782              	.LVL65:
 783              	.L34:
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 784              		.loc 1 492 0 is_stmt 0 discriminator 1
 785 0020 9C42     		cmp	r4, r3
 786 0022 17D2     		bcs	.L41
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 787              		.loc 1 495 0 is_stmt 1
 788 0024 6501     		lsls	r5, r4, #5
 789 0026 4F19     		adds	r7, r1, r5
 790              	.LVL66:
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 791              		.loc 1 498 0
 792 0028 4FF48016 		mov	r6, #1048576
 793 002c 4E51     		str	r6, [r1, r5]
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 794              		.loc 1 501 0
 795 002e 40F2F456 		movw	r6, #1524
 796 0032 06FB0426 		mla	r6, r6, r4, r2
 797 0036 BE60     		str	r6, [r7, #8]
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 798              		.loc 1 503 0
 799 0038 C669     		ldr	r6, [r0, #28]
 800 003a 1EB9     		cbnz	r6, .L35
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 801              		.loc 1 506 0
 802 003c 4E59     		ldr	r6, [r1, r5]
 803 003e 46F44006 		orr	r6, r6, #12582912
 804 0042 4E51     		str	r6, [r1, r5]
 805              	.L35:
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 806              		.loc 1 510 0
 807 0044 5D1E     		subs	r5, r3, #1
 808 0046 A542     		cmp	r5, r4
 809 0048 E8D9     		bls	.L36
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 59


 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 810              		.loc 1 513 0
 811 004a 651C     		adds	r5, r4, #1
 812 004c 01EB4515 		add	r5, r1, r5, lsl #5
 813 0050 FD60     		str	r5, [r7, #12]
 814 0052 E4E7     		b	.L37
 815              	.LVL67:
 816              	.L41:
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 817              		.loc 1 523 0
 818 0054 0268     		ldr	r2, [r0]
 819              	.LVL68:
 820 0056 41F21003 		movw	r3, #4112
 821              	.LVL69:
 822 005a D150     		str	r1, [r2, r3]
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 823              		.loc 1 526 0
 824 005c 0123     		movs	r3, #1
 825 005e 80F84430 		strb	r3, [r0, #68]
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 826              		.loc 1 529 0
 827 0062 0023     		movs	r3, #0
 828 0064 80F84530 		strb	r3, [r0, #69]
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 829              		.loc 1 532 0
 830 0068 1846     		mov	r0, r3
 831              	.LVL70:
 832              	.L33:
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 833              		.loc 1 533 0
 834 006a F0BC     		pop	{r4, r5, r6, r7}
 835              	.LCFI22:
 836              		.cfi_remember_state
 837              		.cfi_restore 7
 838              		.cfi_restore 6
 839              		.cfi_restore 5
 840              		.cfi_restore 4
 841              		.cfi_def_cfa_offset 0
 842 006c 7047     		bx	lr
 843              	.LVL71:
 844              	.L39:
 845              	.LCFI23:
 846              		.cfi_restore_state
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 847              		.loc 1 483 0
 848 006e 0220     		movs	r0, #2
 849              	.LVL72:
 850 0070 FBE7     		b	.L33
 851              		.cfi_endproc
 852              	.LFE128:
 854              		.section	.text.HAL_ETH_DMARxDescListInit,"ax",%progbits
 855              		.align	1
 856              		.global	HAL_ETH_DMARxDescListInit
 857              		.syntax unified
 858              		.thumb
 859              		.thumb_func
 860              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 60


 862              	HAL_ETH_DMARxDescListInit:
 863              	.LFB129:
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t i = 0U;
 864              		.loc 1 545 0
 865              		.cfi_startproc
 866              		@ args = 0, pretend = 0, frame = 0
 867              		@ frame_needed = 0, uses_anonymous_args = 0
 868              		@ link register save eliminated.
 869              	.LVL73:
 870 0000 F0B4     		push	{r4, r5, r6, r7}
 871              	.LCFI24:
 872              		.cfi_def_cfa_offset 16
 873              		.cfi_offset 4, -16
 874              		.cfi_offset 5, -12
 875              		.cfi_offset 6, -8
 876              		.cfi_offset 7, -4
 877              	.LVL74:
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 878              		.loc 1 550 0
 879 0002 90F84540 		ldrb	r4, [r0, #69]	@ zero_extendqisi2
 880 0006 012C     		cmp	r4, #1
 881 0008 2ED0     		beq	.L48
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 882              		.loc 1 550 0 is_stmt 0 discriminator 2
 883 000a 0124     		movs	r4, #1
 884 000c 80F84540 		strb	r4, [r0, #69]
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 885              		.loc 1 553 0 is_stmt 1 discriminator 2
 886 0010 0224     		movs	r4, #2
 887 0012 80F84440 		strb	r4, [r0, #68]
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 888              		.loc 1 556 0 discriminator 2
 889 0016 8162     		str	r1, [r0, #40]
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 890              		.loc 1 559 0 discriminator 2
 891 0018 0024     		movs	r4, #0
 892 001a 01E0     		b	.L44
 893              	.LVL75:
 894              	.L45:
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 895              		.loc 1 588 0
 896 001c E960     		str	r1, [r5, #12]
 897              	.L46:
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 898              		.loc 1 559 0 discriminator 2
 899 001e 0134     		adds	r4, r4, #1
 900              	.LVL76:
 901              	.L44:
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 902              		.loc 1 559 0 is_stmt 0 discriminator 1
 903 0020 9C42     		cmp	r4, r3
 904 0022 14D2     		bcs	.L50
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 905              		.loc 1 562 0 is_stmt 1
 906 0024 6601     		lsls	r6, r4, #5
 907 0026 8D19     		adds	r5, r1, r6
 908              	.LVL77:
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 61


 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 909              		.loc 1 565 0
 910 0028 4FF00047 		mov	r7, #-2147483648
 911 002c 8F51     		str	r7, [r1, r6]
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 912              		.loc 1 568 0
 913 002e 44F2F456 		movw	r6, #17908
 914 0032 6E60     		str	r6, [r5, #4]
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 915              		.loc 1 571 0
 916 0034 40F2F456 		movw	r6, #1524
 917 0038 06FB0426 		mla	r6, r6, r4, r2
 918 003c AE60     		str	r6, [r5, #8]
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 919              		.loc 1 580 0
 920 003e 5E1E     		subs	r6, r3, #1
 921 0040 A642     		cmp	r6, r4
 922 0042 EBD9     		bls	.L45
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 923              		.loc 1 583 0
 924 0044 661C     		adds	r6, r4, #1
 925 0046 01EB4616 		add	r6, r1, r6, lsl #5
 926 004a EE60     		str	r6, [r5, #12]
 927 004c E7E7     		b	.L46
 928              	.LVL78:
 929              	.L50:
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 930              		.loc 1 593 0
 931 004e 0268     		ldr	r2, [r0]
 932              	.LVL79:
 933 0050 41F20C03 		movw	r3, #4108
 934              	.LVL80:
 935 0054 D150     		str	r1, [r2, r3]
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 936              		.loc 1 596 0
 937 0056 0123     		movs	r3, #1
 938 0058 80F84430 		strb	r3, [r0, #68]
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 939              		.loc 1 599 0
 940 005c 0023     		movs	r3, #0
 941 005e 80F84530 		strb	r3, [r0, #69]
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 942              		.loc 1 602 0
 943 0062 1846     		mov	r0, r3
 944              	.LVL81:
 945              	.L43:
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 946              		.loc 1 603 0
 947 0064 F0BC     		pop	{r4, r5, r6, r7}
 948              	.LCFI25:
 949              		.cfi_remember_state
 950              		.cfi_restore 7
 951              		.cfi_restore 6
 952              		.cfi_restore 5
 953              		.cfi_restore 4
 954              		.cfi_def_cfa_offset 0
 955 0066 7047     		bx	lr
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 62


 956              	.LVL82:
 957              	.L48:
 958              	.LCFI26:
 959              		.cfi_restore_state
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 960              		.loc 1 550 0
 961 0068 0220     		movs	r0, #2
 962              	.LVL83:
 963 006a FBE7     		b	.L43
 964              		.cfi_endproc
 965              	.LFE129:
 967              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
 968              		.align	1
 969              		.weak	HAL_ETH_MspInit
 970              		.syntax unified
 971              		.thumb
 972              		.thumb_func
 973              		.fpu fpv4-sp-d16
 975              	HAL_ETH_MspInit:
 976              	.LFB130:
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 977              		.loc 1 612 0
 978              		.cfi_startproc
 979              		@ args = 0, pretend = 0, frame = 0
 980              		@ frame_needed = 0, uses_anonymous_args = 0
 981              		@ link register save eliminated.
 982              	.LVL84:
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 983              		.loc 1 618 0
 984 0000 7047     		bx	lr
 985              		.cfi_endproc
 986              	.LFE130:
 988              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 989              		.align	1
 990              		.weak	HAL_ETH_MspDeInit
 991              		.syntax unified
 992              		.thumb
 993              		.thumb_func
 994              		.fpu fpv4-sp-d16
 996              	HAL_ETH_MspDeInit:
 997              	.LFB131:
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 998              		.loc 1 627 0
 999              		.cfi_startproc
 1000              		@ args = 0, pretend = 0, frame = 0
 1001              		@ frame_needed = 0, uses_anonymous_args = 0
 1002              		@ link register save eliminated.
 1003              	.LVL85:
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1004              		.loc 1 633 0
 1005 0000 7047     		bx	lr
 1006              		.cfi_endproc
 1007              	.LFE131:
 1009              		.section	.text.HAL_ETH_DeInit,"ax",%progbits
 1010              		.align	1
 1011              		.global	HAL_ETH_DeInit
 1012              		.syntax unified
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 63


 1013              		.thumb
 1014              		.thumb_func
 1015              		.fpu fpv4-sp-d16
 1017              	HAL_ETH_DeInit:
 1018              	.LFB127:
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1019              		.loc 1 451 0
 1020              		.cfi_startproc
 1021              		@ args = 0, pretend = 0, frame = 0
 1022              		@ frame_needed = 0, uses_anonymous_args = 0
 1023              	.LVL86:
 1024 0000 10B5     		push	{r4, lr}
 1025              	.LCFI27:
 1026              		.cfi_def_cfa_offset 8
 1027              		.cfi_offset 4, -8
 1028              		.cfi_offset 14, -4
 1029 0002 0446     		mov	r4, r0
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1030              		.loc 1 453 0
 1031 0004 0223     		movs	r3, #2
 1032 0006 80F84430 		strb	r3, [r0, #68]
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1033              		.loc 1 456 0
 1034 000a FFF7FEFF 		bl	HAL_ETH_MspDeInit
 1035              	.LVL87:
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1036              		.loc 1 459 0
 1037 000e 0020     		movs	r0, #0
 1038 0010 84F84400 		strb	r0, [r4, #68]
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1039              		.loc 1 462 0
 1040 0014 84F84500 		strb	r0, [r4, #69]
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1041              		.loc 1 466 0
 1042 0018 10BD     		pop	{r4, pc}
 1043              		.cfi_endproc
 1044              	.LFE127:
 1046              		.section	.text.HAL_ETH_TransmitFrame,"ax",%progbits
 1047              		.align	1
 1048              		.global	HAL_ETH_TransmitFrame
 1049              		.syntax unified
 1050              		.thumb
 1051              		.thumb_func
 1052              		.fpu fpv4-sp-d16
 1054              	HAL_ETH_TransmitFrame:
 1055              	.LFB132:
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t bufcount = 0U, size = 0U, i = 0U;
 1056              		.loc 1 670 0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              		@ link register save eliminated.
 1061              	.LVL88:
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1062              		.loc 1 674 0
 1063 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 1064 0004 012B     		cmp	r3, #1
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 64


 1065 0006 00F08580 		beq	.L67
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1066              		.loc 1 674 0 is_stmt 0 discriminator 2
 1067 000a 0123     		movs	r3, #1
 1068 000c 80F84530 		strb	r3, [r0, #69]
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1069              		.loc 1 677 0 is_stmt 1 discriminator 2
 1070 0010 0223     		movs	r3, #2
 1071 0012 80F84430 		strb	r3, [r0, #68]
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1072              		.loc 1 679 0 discriminator 2
 1073 0016 B1B1     		cbz	r1, .L72
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {  
 1074              		.loc 1 691 0
 1075 0018 C36A     		ldr	r3, [r0, #44]
 1076 001a 1A68     		ldr	r2, [r3]
 1077 001c 002A     		cmp	r2, #0
 1078 001e 1ADB     		blt	.L73
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t bufcount = 0U, size = 0U, i = 0U;
 1079              		.loc 1 670 0
 1080 0020 30B4     		push	{r4, r5}
 1081              	.LCFI28:
 1082              		.cfi_def_cfa_offset 8
 1083              		.cfi_offset 4, -8
 1084              		.cfi_offset 5, -4
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1085              		.loc 1 703 0
 1086 0022 40F2F452 		movw	r2, #1524
 1087 0026 9142     		cmp	r1, r2
 1088 0028 1DD9     		bls	.L59
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (FrameLength % ETH_TX_BUF_SIZE) 
 1089              		.loc 1 705 0
 1090 002a 3B4A     		ldr	r2, .L75
 1091 002c A2FB0142 		umull	r4, r2, r2, r1
 1092 0030 920A     		lsrs	r2, r2, #10
 1093              	.LVL89:
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1094              		.loc 1 706 0
 1095 0032 40F2F454 		movw	r4, #1524
 1096 0036 04FB1214 		mls	r4, r4, r2, r1
 1097 003a 04B1     		cbz	r4, .L60
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 1098              		.loc 1 708 0
 1099 003c 0132     		adds	r2, r2, #1
 1100              	.LVL90:
 1101              	.L60:
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1102              		.loc 1 715 0
 1103 003e 012A     		cmp	r2, #1
 1104 0040 11D0     		beq	.L59
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1105              		.loc 1 728 0
 1106 0042 0023     		movs	r3, #0
 1107 0044 47E0     		b	.L61
 1108              	.LVL91:
 1109              	.L72:
 1110              	.LCFI29:
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 65


 1111              		.cfi_def_cfa_offset 0
 1112              		.cfi_restore 4
 1113              		.cfi_restore 5
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 1114              		.loc 1 682 0
 1115 0046 0123     		movs	r3, #1
 1116 0048 80F84430 		strb	r3, [r0, #68]
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 1117              		.loc 1 685 0
 1118 004c 0022     		movs	r2, #0
 1119 004e 80F84520 		strb	r2, [r0, #69]
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }  
 1120              		.loc 1 687 0
 1121 0052 1846     		mov	r0, r3
 1122              	.LVL92:
 1123 0054 7047     		bx	lr
 1124              	.LVL93:
 1125              	.L73:
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 1126              		.loc 1 694 0
 1127 0056 1223     		movs	r3, #18
 1128 0058 80F84430 		strb	r3, [r0, #68]
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 1129              		.loc 1 697 0
 1130 005c 0023     		movs	r3, #0
 1131 005e 80F84530 		strb	r3, [r0, #69]
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1132              		.loc 1 699 0
 1133 0062 0120     		movs	r0, #1
 1134              	.LVL94:
 1135 0064 7047     		bx	lr
 1136              	.LVL95:
 1137              	.L59:
 1138              	.LCFI30:
 1139              		.cfi_def_cfa_offset 8
 1140              		.cfi_offset 4, -8
 1141              		.cfi_offset 5, -4
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set frame size */
 1142              		.loc 1 718 0
 1143 0066 1A68     		ldr	r2, [r3]
 1144 0068 42F04052 		orr	r2, r2, #805306368
 1145 006c 1A60     		str	r2, [r3]
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
 1146              		.loc 1 720 0
 1147 006e C36A     		ldr	r3, [r0, #44]
 1148 0070 C1F30C01 		ubfx	r1, r1, #0, #13
 1149              	.LVL96:
 1150 0074 5960     		str	r1, [r3, #4]
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Point to next descriptor */
 1151              		.loc 1 722 0
 1152 0076 C26A     		ldr	r2, [r0, #44]
 1153 0078 1368     		ldr	r3, [r2]
 1154 007a 43F00043 		orr	r3, r3, #-2147483648
 1155 007e 1360     		str	r3, [r2]
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1156              		.loc 1 724 0
 1157 0080 C36A     		ldr	r3, [r0, #44]
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 66


 1158 0082 DB68     		ldr	r3, [r3, #12]
 1159 0084 C362     		str	r3, [r0, #44]
 1160              	.LVL97:
 1161              	.L62:
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1162              		.loc 1 758 0
 1163 0086 0368     		ldr	r3, [r0]
 1164 0088 41F21402 		movw	r2, #4116
 1165 008c 9A58     		ldr	r2, [r3, r2]
 1166 008e 12F0040F 		tst	r2, #4
 1167 0092 08D0     		beq	.L66
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Resume DMA transmission*/
 1168              		.loc 1 761 0
 1169 0094 41F21402 		movw	r2, #4116
 1170 0098 0421     		movs	r1, #4
 1171 009a 9950     		str	r1, [r3, r2]
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1172              		.loc 1 763 0
 1173 009c 0268     		ldr	r2, [r0]
 1174 009e 41F20403 		movw	r3, #4100
 1175 00a2 0021     		movs	r1, #0
 1176 00a4 D150     		str	r1, [r2, r3]
 1177              	.L66:
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1178              		.loc 1 767 0
 1179 00a6 0123     		movs	r3, #1
 1180 00a8 80F84430 		strb	r3, [r0, #68]
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1181              		.loc 1 770 0
 1182 00ac 0023     		movs	r3, #0
 1183 00ae 80F84530 		strb	r3, [r0, #69]
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1184              		.loc 1 773 0
 1185 00b2 1846     		mov	r0, r3
 1186              	.LVL98:
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1187              		.loc 1 774 0
 1188 00b4 30BC     		pop	{r4, r5}
 1189              	.LCFI31:
 1190              		.cfi_remember_state
 1191              		.cfi_restore 5
 1192              		.cfi_restore 4
 1193              		.cfi_def_cfa_offset 0
 1194 00b6 7047     		bx	lr
 1195              	.LVL99:
 1196              	.L74:
 1197              	.LCFI32:
 1198              		.cfi_restore_state
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 1199              		.loc 1 736 0
 1200 00b8 C56A     		ldr	r5, [r0, #44]
 1201 00ba 2C68     		ldr	r4, [r5]
 1202 00bc 44F08054 		orr	r4, r4, #268435456
 1203 00c0 2C60     		str	r4, [r5]
 1204 00c2 11E0     		b	.L63
 1205              	.L64:
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* point to next descriptor */
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 67


 1206              		.loc 1 751 0 discriminator 2
 1207 00c4 C56A     		ldr	r5, [r0, #44]
 1208 00c6 2C68     		ldr	r4, [r5]
 1209 00c8 44F00044 		orr	r4, r4, #-2147483648
 1210 00cc 2C60     		str	r4, [r5]
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 1211              		.loc 1 753 0 discriminator 2
 1212 00ce C46A     		ldr	r4, [r0, #44]
 1213 00d0 E468     		ldr	r4, [r4, #12]
 1214 00d2 C462     		str	r4, [r0, #44]
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1215              		.loc 1 728 0 discriminator 2
 1216 00d4 0133     		adds	r3, r3, #1
 1217              	.LVL100:
 1218              	.L61:
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1219              		.loc 1 728 0 is_stmt 0 discriminator 1
 1220 00d6 9A42     		cmp	r2, r3
 1221 00d8 D5D9     		bls	.L62
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1222              		.loc 1 731 0 is_stmt 1
 1223 00da C56A     		ldr	r5, [r0, #44]
 1224 00dc 2C68     		ldr	r4, [r5]
 1225 00de 24F04054 		bic	r4, r4, #805306368
 1226 00e2 2C60     		str	r4, [r5]
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 1227              		.loc 1 733 0
 1228 00e4 002B     		cmp	r3, #0
 1229 00e6 E7D0     		beq	.L74
 1230              	.L63:
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1231              		.loc 1 740 0
 1232 00e8 C46A     		ldr	r4, [r0, #44]
 1233 00ea 40F2F455 		movw	r5, #1524
 1234 00ee 6560     		str	r5, [r4, #4]
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 1235              		.loc 1 742 0
 1236 00f0 541E     		subs	r4, r2, #1
 1237 00f2 9C42     		cmp	r4, r3
 1238 00f4 E6D1     		bne	.L64
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 1239              		.loc 1 745 0
 1240 00f6 C56A     		ldr	r5, [r0, #44]
 1241 00f8 2C68     		ldr	r4, [r5]
 1242 00fa 44F00054 		orr	r4, r4, #536870912
 1243 00fe 2C60     		str	r4, [r5]
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 1244              		.loc 1 746 0
 1245 0100 064C     		ldr	r4, .L75+4
 1246 0102 04FB0214 		mla	r4, r4, r2, r1
 1247 0106 04F2F454 		addw	r4, r4, #1524
 1248              	.LVL101:
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 1249              		.loc 1 747 0
 1250 010a C56A     		ldr	r5, [r0, #44]
 1251 010c C4F30C04 		ubfx	r4, r4, #0, #13
 1252              	.LVL102:
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 68


 1253 0110 6C60     		str	r4, [r5, #4]
 1254 0112 D7E7     		b	.L64
 1255              	.LVL103:
 1256              	.L67:
 1257              	.LCFI33:
 1258              		.cfi_def_cfa_offset 0
 1259              		.cfi_restore 4
 1260              		.cfi_restore 5
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1261              		.loc 1 674 0
 1262 0114 0220     		movs	r0, #2
 1263              	.LVL104:
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1264              		.loc 1 774 0
 1265 0116 7047     		bx	lr
 1266              	.L76:
 1267              		.align	2
 1268              	.L75:
 1269 0118 0BB002AC 		.word	-1409110005
 1270 011c 0CFAFFFF 		.word	-1524
 1271              		.cfi_endproc
 1272              	.LFE132:
 1274              		.section	.text.HAL_ETH_GetReceivedFrame,"ax",%progbits
 1275              		.align	1
 1276              		.global	HAL_ETH_GetReceivedFrame
 1277              		.syntax unified
 1278              		.thumb
 1279              		.thumb_func
 1280              		.fpu fpv4-sp-d16
 1282              	HAL_ETH_GetReceivedFrame:
 1283              	.LFB133:
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t framelength = 0U;
 1284              		.loc 1 783 0
 1285              		.cfi_startproc
 1286              		@ args = 0, pretend = 0, frame = 0
 1287              		@ frame_needed = 0, uses_anonymous_args = 0
 1288              		@ link register save eliminated.
 1289              	.LVL105:
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1290              		.loc 1 787 0
 1291 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 1292 0004 012B     		cmp	r3, #1
 1293 0006 40D0     		beq	.L83
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1294              		.loc 1 787 0 is_stmt 0 discriminator 2
 1295 0008 0123     		movs	r3, #1
 1296 000a 80F84530 		strb	r3, [r0, #69]
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1297              		.loc 1 790 0 is_stmt 1 discriminator 2
 1298 000e 0223     		movs	r3, #2
 1299 0010 80F84430 		strb	r3, [r0, #68]
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1300              		.loc 1 794 0 discriminator 2
 1301 0014 836A     		ldr	r3, [r0, #40]
 1302 0016 1A68     		ldr	r2, [r3]
 1303 0018 002A     		cmp	r2, #0
 1304 001a 28DB     		blt	.L79
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 69


 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1305              		.loc 1 797 0
 1306 001c 1A68     		ldr	r2, [r3]
 1307 001e 12F4807F 		tst	r2, #256
 1308 0022 19D0     		beq	.L80
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1309              		.loc 1 800 0
 1310 0024 826B     		ldr	r2, [r0, #56]
 1311 0026 0132     		adds	r2, r2, #1
 1312 0028 8263     		str	r2, [r0, #56]
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 1313              		.loc 1 803 0
 1314 002a 012A     		cmp	r2, #1
 1315 002c 12D0     		beq	.L84
 1316              	.L81:
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1317              		.loc 1 808 0
 1318 002e 4363     		str	r3, [r0, #52]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.length = framelength;
 1319              		.loc 1 811 0
 1320 0030 1A68     		ldr	r2, [r3]
 1321 0032 C2F30D42 		ubfx	r2, r2, #16, #14
 1322 0036 043A     		subs	r2, r2, #4
 1323              	.LVL106:
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1324              		.loc 1 812 0
 1325 0038 C263     		str	r2, [r0, #60]
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* point to next descriptor */
 1326              		.loc 1 815 0
 1327 003a 026B     		ldr	r2, [r0, #48]
 1328              	.LVL107:
 1329 003c 9268     		ldr	r2, [r2, #8]
 1330 003e 0264     		str	r2, [r0, #64]
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1331              		.loc 1 817 0
 1332 0040 DB68     		ldr	r3, [r3, #12]
 1333 0042 8362     		str	r3, [r0, #40]
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1334              		.loc 1 820 0
 1335 0044 0123     		movs	r3, #1
 1336 0046 80F84430 		strb	r3, [r0, #68]
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1337              		.loc 1 823 0
 1338 004a 0023     		movs	r3, #0
 1339 004c 80F84530 		strb	r3, [r0, #69]
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 1340              		.loc 1 826 0
 1341 0050 1846     		mov	r0, r3
 1342              	.LVL108:
 1343 0052 7047     		bx	lr
 1344              	.LVL109:
 1345              	.L84:
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 1346              		.loc 1 805 0
 1347 0054 0363     		str	r3, [r0, #48]
 1348 0056 EAE7     		b	.L81
 1349              	.L80:
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 70


 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1350              		.loc 1 829 0
 1351 0058 1A68     		ldr	r2, [r3]
 1352 005a 12F4007F 		tst	r2, #512
 1353 005e 0ED0     		beq	.L82
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos).LSRxDesc = NULL;
 1354              		.loc 1 831 0
 1355 0060 0363     		str	r3, [r0, #48]
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->RxFrameInfos).SegCount = 1U;
 1356              		.loc 1 832 0
 1357 0062 0022     		movs	r2, #0
 1358 0064 4263     		str	r2, [r0, #52]
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */
 1359              		.loc 1 833 0
 1360 0066 0122     		movs	r2, #1
 1361 0068 8263     		str	r2, [r0, #56]
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 1362              		.loc 1 835 0
 1363 006a DB68     		ldr	r3, [r3, #12]
 1364 006c 8362     		str	r3, [r0, #40]
 1365              	.L79:
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1366              		.loc 1 847 0
 1367 006e 0123     		movs	r3, #1
 1368 0070 80F84430 		strb	r3, [r0, #68]
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1369              		.loc 1 850 0
 1370 0074 0022     		movs	r2, #0
 1371 0076 80F84520 		strb	r2, [r0, #69]
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1372              		.loc 1 853 0
 1373 007a 1846     		mov	r0, r3
 1374              	.LVL110:
 1375 007c 7047     		bx	lr
 1376              	.LVL111:
 1377              	.L82:
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */
 1378              		.loc 1 840 0
 1379 007e 826B     		ldr	r2, [r0, #56]
 1380 0080 0132     		adds	r2, r2, #1
 1381 0082 8263     		str	r2, [r0, #56]
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     } 
 1382              		.loc 1 842 0
 1383 0084 DB68     		ldr	r3, [r3, #12]
 1384 0086 8362     		str	r3, [r0, #40]
 1385 0088 F1E7     		b	.L79
 1386              	.L83:
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1387              		.loc 1 787 0
 1388 008a 0220     		movs	r0, #2
 1389              	.LVL112:
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1390              		.loc 1 854 0
 1391 008c 7047     		bx	lr
 1392              		.cfi_endproc
 1393              	.LFE133:
 1395              		.section	.text.HAL_ETH_GetReceivedFrame_IT,"ax",%progbits
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 71


 1396              		.align	1
 1397              		.global	HAL_ETH_GetReceivedFrame_IT
 1398              		.syntax unified
 1399              		.thumb
 1400              		.thumb_func
 1401              		.fpu fpv4-sp-d16
 1403              	HAL_ETH_GetReceivedFrame_IT:
 1404              	.LFB134:
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descriptorscancounter = 0U;
 1405              		.loc 1 863 0
 1406              		.cfi_startproc
 1407              		@ args = 0, pretend = 0, frame = 0
 1408              		@ frame_needed = 0, uses_anonymous_args = 0
 1409              		@ link register save eliminated.
 1410              	.LVL113:
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1411              		.loc 1 867 0
 1412 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 1413 0004 012B     		cmp	r3, #1
 1414 0006 45D0     		beq	.L94
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1415              		.loc 1 867 0 is_stmt 0 discriminator 2
 1416 0008 0123     		movs	r3, #1
 1417 000a 80F84530 		strb	r3, [r0, #69]
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1418              		.loc 1 870 0 is_stmt 1 discriminator 2
 1419 000e 0223     		movs	r3, #2
 1420 0010 80F84430 		strb	r3, [r0, #68]
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1421              		.loc 1 864 0 discriminator 2
 1422 0014 0021     		movs	r1, #0
 1423              	.LVL114:
 1424              	.L87:
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1425              		.loc 1 873 0
 1426 0016 836A     		ldr	r3, [r0, #40]
 1427 0018 1A68     		ldr	r2, [r3]
 1428 001a 002A     		cmp	r2, #0
 1429 001c 32DB     		blt	.L92
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1430              		.loc 1 873 0 is_stmt 0 discriminator 1
 1431 001e 0329     		cmp	r1, #3
 1432 0020 30D8     		bhi	.L92
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 1433              		.loc 1 876 0 is_stmt 1
 1434 0022 0131     		adds	r1, r1, #1
 1435              	.LVL115:
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     { 
 1436              		.loc 1 880 0
 1437 0024 1A68     		ldr	r2, [r3]
 1438 0026 02F44072 		and	r2, r2, #768
 1439 002a B2F5007F 		cmp	r2, #512
 1440 002e 09D0     		beq	.L95
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1441              		.loc 1 889 0
 1442 0030 1A68     		ldr	r2, [r3]
 1443 0032 12F4407F 		tst	r2, #768
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 72


 1444 0036 0BD1     		bne	.L90
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */
 1445              		.loc 1 892 0
 1446 0038 826B     		ldr	r2, [r0, #56]
 1447 003a 0132     		adds	r2, r2, #1
 1448 003c 8263     		str	r2, [r0, #56]
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 1449              		.loc 1 894 0
 1450 003e DB68     		ldr	r3, [r3, #12]
 1451 0040 8362     		str	r3, [r0, #40]
 1452 0042 E8E7     		b	.L87
 1453              	.L95:
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxFrameInfos.SegCount = 1U;   
 1454              		.loc 1 882 0
 1455 0044 0363     		str	r3, [r0, #48]
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Point to next descriptor */
 1456              		.loc 1 883 0
 1457 0046 0122     		movs	r2, #1
 1458 0048 8263     		str	r2, [r0, #56]
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 1459              		.loc 1 885 0
 1460 004a DB68     		ldr	r3, [r3, #12]
 1461 004c 8362     		str	r3, [r0, #40]
 1462 004e E2E7     		b	.L87
 1463              	.L90:
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1464              		.loc 1 900 0
 1465 0050 4363     		str	r3, [r0, #52]
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1466              		.loc 1 903 0
 1467 0052 826B     		ldr	r2, [r0, #56]
 1468 0054 0132     		adds	r2, r2, #1
 1469 0056 8263     		str	r2, [r0, #56]
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 1470              		.loc 1 906 0
 1471 0058 012A     		cmp	r2, #1
 1472 005a 11D0     		beq	.L96
 1473              	.L91:
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1474              		.loc 1 912 0
 1475 005c 1A68     		ldr	r2, [r3]
 1476 005e C2F30D42 		ubfx	r2, r2, #16, #14
 1477 0062 043A     		subs	r2, r2, #4
 1478 0064 C263     		str	r2, [r0, #60]
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1479              		.loc 1 915 0
 1480 0066 026B     		ldr	r2, [r0, #48]
 1481 0068 9268     		ldr	r2, [r2, #8]
 1482 006a 0264     		str	r2, [r0, #64]
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1483              		.loc 1 918 0
 1484 006c DB68     		ldr	r3, [r3, #12]
 1485 006e 8362     		str	r3, [r0, #40]
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 1486              		.loc 1 921 0
 1487 0070 0123     		movs	r3, #1
 1488 0072 80F84430 		strb	r3, [r0, #68]
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 73


 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1489              		.loc 1 924 0
 1490 0076 0023     		movs	r3, #0
 1491 0078 80F84530 		strb	r3, [r0, #69]
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 1492              		.loc 1 927 0
 1493 007c 1846     		mov	r0, r3
 1494              	.LVL116:
 1495 007e 7047     		bx	lr
 1496              	.LVL117:
 1497              	.L96:
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 1498              		.loc 1 908 0
 1499 0080 0363     		str	r3, [r0, #48]
 1500 0082 EBE7     		b	.L91
 1501              	.L92:
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1502              		.loc 1 932 0
 1503 0084 0123     		movs	r3, #1
 1504 0086 80F84430 		strb	r3, [r0, #68]
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1505              		.loc 1 935 0
 1506 008a 0022     		movs	r2, #0
 1507 008c 80F84520 		strb	r2, [r0, #69]
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1508              		.loc 1 938 0
 1509 0090 1846     		mov	r0, r3
 1510              	.LVL118:
 1511 0092 7047     		bx	lr
 1512              	.LVL119:
 1513              	.L94:
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1514              		.loc 1 867 0
 1515 0094 0220     		movs	r0, #2
 1516              	.LVL120:
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1517              		.loc 1 939 0
 1518 0096 7047     		bx	lr
 1519              		.cfi_endproc
 1520              	.LFE134:
 1522              		.section	.text.HAL_ETH_TxCpltCallback,"ax",%progbits
 1523              		.align	1
 1524              		.weak	HAL_ETH_TxCpltCallback
 1525              		.syntax unified
 1526              		.thumb
 1527              		.thumb_func
 1528              		.fpu fpv4-sp-d16
 1530              	HAL_ETH_TxCpltCallback:
 1531              	.LFB136:
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1532              		.loc 1 1008 0
 1533              		.cfi_startproc
 1534              		@ args = 0, pretend = 0, frame = 0
 1535              		@ frame_needed = 0, uses_anonymous_args = 0
 1536              		@ link register save eliminated.
 1537              	.LVL121:
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 74


 1538              		.loc 1 1014 0
 1539 0000 7047     		bx	lr
 1540              		.cfi_endproc
 1541              	.LFE136:
 1543              		.section	.text.HAL_ETH_RxCpltCallback,"ax",%progbits
 1544              		.align	1
 1545              		.weak	HAL_ETH_RxCpltCallback
 1546              		.syntax unified
 1547              		.thumb
 1548              		.thumb_func
 1549              		.fpu fpv4-sp-d16
 1551              	HAL_ETH_RxCpltCallback:
 1552              	.LFB137:
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1553              		.loc 1 1023 0
 1554              		.cfi_startproc
 1555              		@ args = 0, pretend = 0, frame = 0
 1556              		@ frame_needed = 0, uses_anonymous_args = 0
 1557              		@ link register save eliminated.
 1558              	.LVL122:
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1559              		.loc 1 1029 0
 1560 0000 7047     		bx	lr
 1561              		.cfi_endproc
 1562              	.LFE137:
 1564              		.section	.text.HAL_ETH_ErrorCallback,"ax",%progbits
 1565              		.align	1
 1566              		.weak	HAL_ETH_ErrorCallback
 1567              		.syntax unified
 1568              		.thumb
 1569              		.thumb_func
 1570              		.fpu fpv4-sp-d16
 1572              	HAL_ETH_ErrorCallback:
 1573              	.LFB138:
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1574              		.loc 1 1038 0
 1575              		.cfi_startproc
 1576              		@ args = 0, pretend = 0, frame = 0
 1577              		@ frame_needed = 0, uses_anonymous_args = 0
 1578              		@ link register save eliminated.
 1579              	.LVL123:
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1580              		.loc 1 1044 0
 1581 0000 7047     		bx	lr
 1582              		.cfi_endproc
 1583              	.LFE138:
 1585              		.section	.text.HAL_ETH_IRQHandler,"ax",%progbits
 1586              		.align	1
 1587              		.global	HAL_ETH_IRQHandler
 1588              		.syntax unified
 1589              		.thumb
 1590              		.thumb_func
 1591              		.fpu fpv4-sp-d16
 1593              	HAL_ETH_IRQHandler:
 1594              	.LFB135:
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Frame received */
 1595              		.loc 1 948 0
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 75


 1596              		.cfi_startproc
 1597              		@ args = 0, pretend = 0, frame = 0
 1598              		@ frame_needed = 0, uses_anonymous_args = 0
 1599              	.LVL124:
 1600 0000 10B5     		push	{r4, lr}
 1601              	.LCFI34:
 1602              		.cfi_def_cfa_offset 8
 1603              		.cfi_offset 4, -8
 1604              		.cfi_offset 14, -4
 1605 0002 0446     		mov	r4, r0
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1606              		.loc 1 950 0
 1607 0004 0368     		ldr	r3, [r0]
 1608 0006 41F21402 		movw	r2, #4116
 1609 000a 9A58     		ldr	r2, [r3, r2]
 1610 000c 12F0400F 		tst	r2, #64
 1611 0010 11D1     		bne	.L105
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1612              		.loc 1 966 0
 1613 0012 41F21402 		movw	r2, #4116
 1614 0016 9B58     		ldr	r3, [r3, r2]
 1615 0018 13F0010F 		tst	r3, #1
 1616 001c 19D1     		bne	.L106
 1617              	.LVL125:
 1618              	.L102:
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1619              		.loc 1 982 0
 1620 001e 2268     		ldr	r2, [r4]
 1621 0020 41F21403 		movw	r3, #4116
 1622 0024 4FF48031 		mov	r1, #65536
 1623 0028 D150     		str	r1, [r2, r3]
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1624              		.loc 1 985 0
 1625 002a 2268     		ldr	r2, [r4]
 1626 002c D358     		ldr	r3, [r2, r3]
 1627 002e 13F4004F 		tst	r3, #32768
 1628 0032 1BD1     		bne	.L107
 1629              	.L100:
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1630              		.loc 1 999 0
 1631 0034 10BD     		pop	{r4, pc}
 1632              	.LVL126:
 1633              	.L105:
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 1634              		.loc 1 953 0
 1635 0036 FFF7FEFF 		bl	HAL_ETH_RxCpltCallback
 1636              	.LVL127:
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1637              		.loc 1 956 0
 1638 003a 2268     		ldr	r2, [r4]
 1639 003c 41F21403 		movw	r3, #4116
 1640 0040 4021     		movs	r1, #64
 1641 0042 D150     		str	r1, [r2, r3]
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 1642              		.loc 1 959 0
 1643 0044 0123     		movs	r3, #1
 1644 0046 84F84430 		strb	r3, [r4, #68]
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 76


 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1645              		.loc 1 962 0
 1646 004a 0023     		movs	r3, #0
 1647 004c 84F84530 		strb	r3, [r4, #69]
 1648 0050 E5E7     		b	.L102
 1649              	.LVL128:
 1650              	.L106:
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 1651              		.loc 1 969 0
 1652 0052 FFF7FEFF 		bl	HAL_ETH_TxCpltCallback
 1653              	.LVL129:
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1654              		.loc 1 972 0
 1655 0056 2168     		ldr	r1, [r4]
 1656 0058 0123     		movs	r3, #1
 1657 005a 41F21402 		movw	r2, #4116
 1658 005e 8B50     		str	r3, [r1, r2]
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 1659              		.loc 1 975 0
 1660 0060 84F84430 		strb	r3, [r4, #68]
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1661              		.loc 1 978 0
 1662 0064 0023     		movs	r3, #0
 1663 0066 84F84530 		strb	r3, [r4, #69]
 1664 006a D8E7     		b	.L102
 1665              	.L107:
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1666              		.loc 1 988 0
 1667 006c 2046     		mov	r0, r4
 1668 006e FFF7FEFF 		bl	HAL_ETH_ErrorCallback
 1669              	.LVL130:
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1670              		.loc 1 991 0
 1671 0072 2268     		ldr	r2, [r4]
 1672 0074 41F21403 		movw	r3, #4116
 1673 0078 4FF40041 		mov	r1, #32768
 1674 007c D150     		str	r1, [r2, r3]
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 1675              		.loc 1 994 0
 1676 007e 0123     		movs	r3, #1
 1677 0080 84F84430 		strb	r3, [r4, #68]
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1678              		.loc 1 997 0
 1679 0084 0023     		movs	r3, #0
 1680 0086 84F84530 		strb	r3, [r4, #69]
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1681              		.loc 1 999 0
 1682 008a D3E7     		b	.L100
 1683              		.cfi_endproc
 1684              	.LFE135:
 1686              		.section	.text.HAL_ETH_ReadPHYRegister,"ax",%progbits
 1687              		.align	1
 1688              		.global	HAL_ETH_ReadPHYRegister
 1689              		.syntax unified
 1690              		.thumb
 1691              		.thumb_func
 1692              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 77


 1694              	HAL_ETH_ReadPHYRegister:
 1695              	.LFB139:
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;     
 1696              		.loc 1 1059 0
 1697              		.cfi_startproc
 1698              		@ args = 0, pretend = 0, frame = 0
 1699              		@ frame_needed = 0, uses_anonymous_args = 0
 1700              	.LVL131:
 1701 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1702              	.LCFI35:
 1703              		.cfi_def_cfa_offset 24
 1704              		.cfi_offset 3, -24
 1705              		.cfi_offset 4, -20
 1706              		.cfi_offset 5, -16
 1707              		.cfi_offset 6, -12
 1708              		.cfi_offset 7, -8
 1709              		.cfi_offset 14, -4
 1710              	.LVL132:
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1711              		.loc 1 1067 0
 1712 0002 90F84430 		ldrb	r3, [r0, #68]	@ zero_extendqisi2
 1713 0006 DBB2     		uxtb	r3, r3
 1714 0008 822B     		cmp	r3, #130
 1715 000a 33D0     		beq	.L113
 1716 000c 1646     		mov	r6, r2
 1717 000e 0546     		mov	r5, r0
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1718              		.loc 1 1072 0
 1719 0010 8223     		movs	r3, #130
 1720 0012 80F84430 		strb	r3, [r0, #68]
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1721              		.loc 1 1075 0
 1722 0016 0268     		ldr	r2, [r0]
 1723              	.LVL133:
 1724 0018 1369     		ldr	r3, [r2, #16]
 1725              	.LVL134:
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1726              		.loc 1 1078 0
 1727 001a 03F01C03 		and	r3, r3, #28
 1728              	.LVL135:
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register a
 1729              		.loc 1 1081 0
 1730 001e 048A     		ldrh	r4, [r0, #16]
 1731 0020 E402     		lsls	r4, r4, #11
 1732 0022 A4B2     		uxth	r4, r4
 1733 0024 2343     		orrs	r3, r3, r4
 1734              	.LVL136:
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 1735              		.loc 1 1082 0
 1736 0026 8C01     		lsls	r4, r1, #6
 1737 0028 04F4F864 		and	r4, r4, #1984
 1738              	.LVL137:
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
 1739              		.loc 1 1083 0
 1740 002c 1C43     		orrs	r4, r4, r3
 1741              	.LVL138:
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 78


 1742              		.loc 1 1084 0
 1743 002e 44F00104 		orr	r4, r4, #1
 1744              	.LVL139:
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1745              		.loc 1 1087 0
 1746 0032 1461     		str	r4, [r2, #16]
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1747              		.loc 1 1090 0
 1748 0034 FFF7FEFF 		bl	HAL_GetTick
 1749              	.LVL140:
 1750 0038 0746     		mov	r7, r0
 1751              	.LVL141:
 1752              	.L110:
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1753              		.loc 1 1093 0
 1754 003a 14F0010F 		tst	r4, #1
 1755 003e 10D0     		beq	.L115
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1756              		.loc 1 1096 0
 1757 0040 FFF7FEFF 		bl	HAL_GetTick
 1758              	.LVL142:
 1759 0044 C01B     		subs	r0, r0, r7
 1760 0046 B0F5803F 		cmp	r0, #65536
 1761 004a 02D2     		bcs	.L116
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1762              		.loc 1 1106 0
 1763 004c 2B68     		ldr	r3, [r5]
 1764 004e 1C69     		ldr	r4, [r3, #16]
 1765              	.LVL143:
 1766 0050 F3E7     		b	.L110
 1767              	.L116:
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1768              		.loc 1 1098 0
 1769 0052 0123     		movs	r3, #1
 1770 0054 85F84430 		strb	r3, [r5, #68]
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 1771              		.loc 1 1101 0
 1772 0058 0023     		movs	r3, #0
 1773 005a 85F84530 		strb	r3, [r5, #69]
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 1774              		.loc 1 1103 0
 1775 005e 0320     		movs	r0, #3
 1776 0060 07E0     		b	.L109
 1777              	.L115:
1110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1778              		.loc 1 1110 0
 1779 0062 2B68     		ldr	r3, [r5]
 1780 0064 5B69     		ldr	r3, [r3, #20]
 1781 0066 9BB2     		uxth	r3, r3
 1782 0068 3360     		str	r3, [r6]
1113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1783              		.loc 1 1113 0
 1784 006a 0123     		movs	r3, #1
 1785 006c 85F84430 		strb	r3, [r5, #68]
1116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1786              		.loc 1 1116 0
 1787 0070 0020     		movs	r0, #0
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 79


 1788              	.LVL144:
 1789              	.L109:
1117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1790              		.loc 1 1117 0
 1791 0072 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1792              	.LVL145:
 1793              	.L113:
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1794              		.loc 1 1069 0
 1795 0074 0220     		movs	r0, #2
 1796              	.LVL146:
 1797 0076 FCE7     		b	.L109
 1798              		.cfi_endproc
 1799              	.LFE139:
 1801              		.section	.text.HAL_ETH_WritePHYRegister,"ax",%progbits
 1802              		.align	1
 1803              		.global	HAL_ETH_WritePHYRegister
 1804              		.syntax unified
 1805              		.thumb
 1806              		.thumb_func
 1807              		.fpu fpv4-sp-d16
 1809              	HAL_ETH_WritePHYRegister:
 1810              	.LFB140:
1131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 1811              		.loc 1 1131 0
 1812              		.cfi_startproc
 1813              		@ args = 0, pretend = 0, frame = 0
 1814              		@ frame_needed = 0, uses_anonymous_args = 0
 1815              	.LVL147:
1139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1816              		.loc 1 1139 0
 1817 0000 90F84430 		ldrb	r3, [r0, #68]	@ zero_extendqisi2
 1818 0004 DBB2     		uxtb	r3, r3
 1819 0006 422B     		cmp	r3, #66
 1820 0008 32D0     		beq	.L122
1131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 1821              		.loc 1 1131 0
 1822 000a 70B5     		push	{r4, r5, r6, lr}
 1823              	.LCFI36:
 1824              		.cfi_def_cfa_offset 16
 1825              		.cfi_offset 4, -16
 1826              		.cfi_offset 5, -12
 1827              		.cfi_offset 6, -8
 1828              		.cfi_offset 14, -4
 1829 000c 0546     		mov	r5, r0
1144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1830              		.loc 1 1144 0
 1831 000e 4223     		movs	r3, #66
 1832 0010 80F84430 		strb	r3, [r0, #68]
1147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1833              		.loc 1 1147 0
 1834 0014 0068     		ldr	r0, [r0]
 1835              	.LVL148:
 1836 0016 0369     		ldr	r3, [r0, #16]
 1837              	.LVL149:
1150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1838              		.loc 1 1150 0
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 80


 1839 0018 03F01C03 		and	r3, r3, #28
 1840              	.LVL150:
1153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register add
 1841              		.loc 1 1153 0
 1842 001c 2C8A     		ldrh	r4, [r5, #16]
 1843 001e E402     		lsls	r4, r4, #11
 1844 0020 A4B2     		uxth	r4, r4
 1845 0022 2343     		orrs	r3, r3, r4
 1846              	.LVL151:
1154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 1847              		.loc 1 1154 0
 1848 0024 8C01     		lsls	r4, r1, #6
 1849 0026 04F4F864 		and	r4, r4, #1984
 1850 002a 1C43     		orrs	r4, r4, r3
 1851              	.LVL152:
1156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1852              		.loc 1 1156 0
 1853 002c 44F00304 		orr	r4, r4, #3
 1854              	.LVL153:
 1855 0030 92B2     		uxth	r2, r2
 1856              	.LVL154:
1159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1857              		.loc 1 1159 0
 1858 0032 4261     		str	r2, [r0, #20]
1162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1859              		.loc 1 1162 0
 1860 0034 2B68     		ldr	r3, [r5]
 1861 0036 1C61     		str	r4, [r3, #16]
1165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1862              		.loc 1 1165 0
 1863 0038 FFF7FEFF 		bl	HAL_GetTick
 1864              	.LVL155:
 1865 003c 0646     		mov	r6, r0
 1866              	.LVL156:
 1867              	.L119:
1168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1868              		.loc 1 1168 0
 1869 003e 14F0010F 		tst	r4, #1
 1870 0042 10D0     		beq	.L127
1171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1871              		.loc 1 1171 0
 1872 0044 FFF7FEFF 		bl	HAL_GetTick
 1873              	.LVL157:
 1874 0048 801B     		subs	r0, r0, r6
 1875 004a B0F5803F 		cmp	r0, #65536
 1876 004e 02D2     		bcs	.L128
1181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1877              		.loc 1 1181 0
 1878 0050 2B68     		ldr	r3, [r5]
 1879 0052 1C69     		ldr	r4, [r3, #16]
 1880              	.LVL158:
 1881 0054 F3E7     		b	.L119
 1882              	.L128:
1173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1883              		.loc 1 1173 0
 1884 0056 0123     		movs	r3, #1
 1885 0058 85F84430 		strb	r3, [r5, #68]
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 81


1176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 1886              		.loc 1 1176 0
 1887 005c 0023     		movs	r3, #0
 1888 005e 85F84530 		strb	r3, [r5, #69]
1178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 1889              		.loc 1 1178 0
 1890 0062 0320     		movs	r0, #3
 1891 0064 03E0     		b	.L118
 1892              	.L127:
1185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1893              		.loc 1 1185 0
 1894 0066 0123     		movs	r3, #1
 1895 0068 85F84430 		strb	r3, [r5, #68]
1188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1896              		.loc 1 1188 0
 1897 006c 0020     		movs	r0, #0
 1898              	.L118:
1189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1899              		.loc 1 1189 0
 1900 006e 70BD     		pop	{r4, r5, r6, pc}
 1901              	.LVL159:
 1902              	.L122:
 1903              	.LCFI37:
 1904              		.cfi_def_cfa_offset 0
 1905              		.cfi_restore 4
 1906              		.cfi_restore 5
 1907              		.cfi_restore 6
 1908              		.cfi_restore 14
1141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1909              		.loc 1 1141 0
 1910 0070 0220     		movs	r0, #2
 1911              	.LVL160:
1189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1912              		.loc 1 1189 0
 1913 0072 7047     		bx	lr
 1914              		.cfi_endproc
 1915              	.LFE140:
 1917              		.section	.text.HAL_ETH_Init,"ax",%progbits
 1918              		.align	1
 1919              		.global	HAL_ETH_Init
 1920              		.syntax unified
 1921              		.thumb
 1922              		.thumb_func
 1923              		.fpu fpv4-sp-d16
 1925              	HAL_ETH_Init:
 1926              	.LFB126:
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U, phyreg = 0U;
 1927              		.loc 1 179 0
 1928              		.cfi_startproc
 1929              		@ args = 0, pretend = 0, frame = 8
 1930              		@ frame_needed = 0, uses_anonymous_args = 0
 1931              	.LVL161:
 1932 0000 70B5     		push	{r4, r5, r6, lr}
 1933              	.LCFI38:
 1934              		.cfi_def_cfa_offset 16
 1935              		.cfi_offset 4, -16
 1936              		.cfi_offset 5, -12
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 82


 1937              		.cfi_offset 6, -8
 1938              		.cfi_offset 14, -4
 1939 0002 82B0     		sub	sp, sp, #8
 1940              	.LCFI39:
 1941              		.cfi_def_cfa_offset 24
 1942              	.LVL162:
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t hclk = 60000000U;
 1943              		.loc 1 180 0
 1944 0004 0023     		movs	r3, #0
 1945 0006 0193     		str	r3, [sp, #4]
 1946              	.LVL163:
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1947              		.loc 1 186 0
 1948 0008 0028     		cmp	r0, #0
 1949 000a 00F00E81 		beq	.L151
 1950 000e 0446     		mov	r4, r0
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1951              		.loc 1 197 0
 1952 0010 90F84430 		ldrb	r3, [r0, #68]	@ zero_extendqisi2
 1953 0014 002B     		cmp	r3, #0
 1954 0016 34D0     		beq	.L153
 1955              	.LVL164:
 1956              	.L131:
 1957              	.LBB6:
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1958              		.loc 1 206 0
 1959 0018 0023     		movs	r3, #0
 1960 001a 0093     		str	r3, [sp]
 1961 001c 844B     		ldr	r3, .L161
 1962 001e 5A6C     		ldr	r2, [r3, #68]
 1963 0020 42F48042 		orr	r2, r2, #16384
 1964 0024 5A64     		str	r2, [r3, #68]
 1965 0026 5B6C     		ldr	r3, [r3, #68]
 1966 0028 03F48043 		and	r3, r3, #16384
 1967 002c 0093     		str	r3, [sp]
 1968 002e 009B     		ldr	r3, [sp]
 1969              	.LBE6:
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 1970              		.loc 1 209 0
 1971 0030 804B     		ldr	r3, .L161+4
 1972 0032 5A68     		ldr	r2, [r3, #4]
 1973 0034 22F40002 		bic	r2, r2, #8388608
 1974 0038 5A60     		str	r2, [r3, #4]
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1975              		.loc 1 210 0
 1976 003a 5A68     		ldr	r2, [r3, #4]
 1977 003c 216A     		ldr	r1, [r4, #32]
 1978 003e 0A43     		orrs	r2, r2, r1
 1979 0040 5A60     		str	r2, [r3, #4]
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 1980              		.loc 1 215 0
 1981 0042 2368     		ldr	r3, [r4]
 1982 0044 03F58053 		add	r3, r3, #4096
 1983 0048 1A68     		ldr	r2, [r3]
 1984 004a 42F00102 		orr	r2, r2, #1
 1985 004e 1A60     		str	r2, [r3]
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 83


 1986              		.loc 1 218 0
 1987 0050 FFF7FEFF 		bl	HAL_GetTick
 1988              	.LVL165:
 1989 0054 0546     		mov	r5, r0
 1990              	.LVL166:
 1991              	.L132:
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1992              		.loc 1 221 0
 1993 0056 2368     		ldr	r3, [r4]
 1994 0058 03F58052 		add	r2, r3, #4096
 1995 005c 1268     		ldr	r2, [r2]
 1996 005e 12F0010F 		tst	r2, #1
 1997 0062 13D0     		beq	.L154
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {     
 1998              		.loc 1 224 0
 1999 0064 FFF7FEFF 		bl	HAL_GetTick
 2000              	.LVL167:
 2001 0068 401B     		subs	r0, r0, r5
 2002 006a B0F5FA7F 		cmp	r0, #500
 2003 006e F2D9     		bls	.L132
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2004              		.loc 1 226 0
 2005 0070 0325     		movs	r5, #3
 2006              	.LVL168:
 2007 0072 84F84450 		strb	r5, [r4, #68]
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2008              		.loc 1 229 0
 2009 0076 0023     		movs	r3, #0
 2010 0078 84F84530 		strb	r3, [r4, #69]
 2011              	.LVL169:
 2012              	.L130:
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2013              		.loc 1 442 0
 2014 007c 2846     		mov	r0, r5
 2015 007e 02B0     		add	sp, sp, #8
 2016              	.LCFI40:
 2017              		.cfi_remember_state
 2018              		.cfi_def_cfa_offset 16
 2019              		@ sp needed
 2020 0080 70BD     		pop	{r4, r5, r6, pc}
 2021              	.LVL170:
 2022              	.L153:
 2023              	.LCFI41:
 2024              		.cfi_restore_state
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC. */
 2025              		.loc 1 200 0
 2026 0082 80F84530 		strb	r3, [r0, #69]
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2027              		.loc 1 202 0
 2028 0086 FFF7FEFF 		bl	HAL_ETH_MspInit
 2029              	.LVL171:
 2030 008a C5E7     		b	.L131
 2031              	.LVL172:
 2032              	.L154:
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 2033              		.loc 1 239 0
 2034 008c 1D69     		ldr	r5, [r3, #16]
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 84


 2035              	.LVL173:
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2036              		.loc 1 241 0
 2037 008e 25F01C05 		bic	r5, r5, #28
 2038              	.LVL174:
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2039              		.loc 1 244 0
 2040 0092 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2041              	.LVL175:
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2042              		.loc 1 247 0
 2043 0096 684B     		ldr	r3, .L161+8
 2044 0098 0344     		add	r3, r3, r0
 2045 009a 684A     		ldr	r2, .L161+12
 2046 009c 9342     		cmp	r3, r2
 2047 009e 55D8     		bhi	.L134
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2048              		.loc 1 250 0
 2049 00a0 45F00805 		orr	r5, r5, #8
 2050              	.LVL176:
 2051              	.L135:
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2052              		.loc 1 274 0
 2053 00a4 2368     		ldr	r3, [r4]
 2054 00a6 1D61     		str	r5, [r3, #16]
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2055              		.loc 1 278 0
 2056 00a8 4FF40042 		mov	r2, #32768
 2057 00ac 0021     		movs	r1, #0
 2058 00ae 2046     		mov	r0, r4
 2059              	.LVL177:
 2060 00b0 FFF7FEFF 		bl	HAL_ETH_WritePHYRegister
 2061              	.LVL178:
 2062 00b4 0546     		mov	r5, r0
 2063              	.LVL179:
 2064 00b6 0028     		cmp	r0, #0
 2065 00b8 60D1     		bne	.L155
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2066              		.loc 1 294 0
 2067 00ba FF20     		movs	r0, #255
 2068 00bc FFF7FEFF 		bl	HAL_Delay
 2069              	.LVL180:
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2070              		.loc 1 296 0
 2071 00c0 6368     		ldr	r3, [r4, #4]
 2072 00c2 002B     		cmp	r3, #0
 2073 00c4 00F09180 		beq	.L139
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2074              		.loc 1 299 0
 2075 00c8 FFF7FEFF 		bl	HAL_GetTick
 2076              	.LVL181:
 2077 00cc 0646     		mov	r6, r0
 2078              	.LVL182:
 2079              	.L141:
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 2080              		.loc 1 304 0
 2081 00ce 01AA     		add	r2, sp, #4
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 85


 2082 00d0 0121     		movs	r1, #1
 2083 00d2 2046     		mov	r0, r4
 2084 00d4 FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 2085              	.LVL183:
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2086              		.loc 1 307 0
 2087 00d8 FFF7FEFF 		bl	HAL_GetTick
 2088              	.LVL184:
 2089 00dc 801B     		subs	r0, r0, r6
 2090 00de 41F28833 		movw	r3, #5000
 2091 00e2 9842     		cmp	r0, r3
 2092 00e4 52D8     		bhi	.L156
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2093              		.loc 1 322 0
 2094 00e6 019B     		ldr	r3, [sp, #4]
 2095 00e8 13F0040F 		tst	r3, #4
 2096 00ec EFD0     		beq	.L141
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2097              		.loc 1 326 0
 2098 00ee 4FF48052 		mov	r2, #4096
 2099 00f2 0021     		movs	r1, #0
 2100 00f4 2046     		mov	r0, r4
 2101 00f6 FFF7FEFF 		bl	HAL_ETH_WritePHYRegister
 2102              	.LVL185:
 2103 00fa 0028     		cmp	r0, #0
 2104 00fc 52D1     		bne	.L157
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2105              		.loc 1 342 0
 2106 00fe FFF7FEFF 		bl	HAL_GetTick
 2107              	.LVL186:
 2108 0102 0646     		mov	r6, r0
 2109              	.LVL187:
 2110              	.L144:
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 2111              		.loc 1 347 0
 2112 0104 01AA     		add	r2, sp, #4
 2113 0106 0121     		movs	r1, #1
 2114 0108 2046     		mov	r0, r4
 2115 010a FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 2116              	.LVL188:
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2117              		.loc 1 350 0
 2118 010e FFF7FEFF 		bl	HAL_GetTick
 2119              	.LVL189:
 2120 0112 801B     		subs	r0, r0, r6
 2121 0114 41F28833 		movw	r3, #5000
 2122 0118 9842     		cmp	r0, r3
 2123 011a 4BD8     		bhi	.L158
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2124              		.loc 1 366 0
 2125 011c 019B     		ldr	r3, [sp, #4]
 2126 011e 13F0200F 		tst	r3, #32
 2127 0122 EFD0     		beq	.L144
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2128              		.loc 1 369 0
 2129 0124 01AA     		add	r2, sp, #4
 2130 0126 1021     		movs	r1, #16
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 86


 2131 0128 2046     		mov	r0, r4
 2132 012a FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 2133              	.LVL190:
 2134 012e 0028     		cmp	r0, #0
 2135 0130 4CD1     		bne	.L159
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2136              		.loc 1 385 0
 2137 0132 019B     		ldr	r3, [sp, #4]
 2138 0134 13F0040F 		tst	r3, #4
 2139 0138 50D0     		beq	.L146
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2140              		.loc 1 388 0
 2141 013a 4FF40062 		mov	r2, #2048
 2142 013e E260     		str	r2, [r4, #12]
 2143              	.L147:
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {  
 2144              		.loc 1 396 0
 2145 0140 13F0020F 		tst	r3, #2
 2146 0144 4DD0     		beq	.L148
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2147              		.loc 1 399 0
 2148 0146 0023     		movs	r3, #0
 2149 0148 A360     		str	r3, [r4, #8]
 2150 014a 5EE0     		b	.L149
 2151              	.LVL191:
 2152              	.L134:
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2153              		.loc 1 252 0
 2154 014c 3C4B     		ldr	r3, .L161+16
 2155 014e 0344     		add	r3, r3, r0
 2156 0150 3C4A     		ldr	r2, .L161+20
 2157 0152 9342     		cmp	r3, r2
 2158 0154 02D8     		bhi	.L136
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }  
 2159              		.loc 1 255 0
 2160 0156 45F00C05 		orr	r5, r5, #12
 2161              	.LVL192:
 2162 015a A3E7     		b	.L135
 2163              	.L136:
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2164              		.loc 1 257 0
 2165 015c 3A4B     		ldr	r3, .L161+24
 2166 015e 0344     		add	r3, r3, r0
 2167 0160 3A4A     		ldr	r2, .L161+28
 2168 0162 9342     		cmp	r3, r2
 2169 0164 9ED9     		bls	.L135
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2170              		.loc 1 262 0
 2171 0166 3A4B     		ldr	r3, .L161+32
 2172 0168 0344     		add	r3, r3, r0
 2173 016a 3A4A     		ldr	r2, .L161+36
 2174 016c 9342     		cmp	r3, r2
 2175 016e 02D8     		bhi	.L137
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2176              		.loc 1 265 0
 2177 0170 45F00405 		orr	r5, r5, #4
 2178              	.LVL193:
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 87


 2179 0174 96E7     		b	.L135
 2180              	.L137:
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2181              		.loc 1 270 0
 2182 0176 45F01005 		orr	r5, r5, #16
 2183              	.LVL194:
 2184 017a 93E7     		b	.L135
 2185              	.LVL195:
 2186              	.L155:
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2187              		.loc 1 284 0
 2188 017c 0121     		movs	r1, #1
 2189 017e 2046     		mov	r0, r4
 2190 0180 FFF7FEFF 		bl	ETH_MACDMAConfig
 2191              	.LVL196:
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2192              		.loc 1 287 0
 2193 0184 0125     		movs	r5, #1
 2194 0186 84F84450 		strb	r5, [r4, #68]
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2195              		.loc 1 290 0
 2196 018a 77E7     		b	.L130
 2197              	.LVL197:
 2198              	.L156:
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         
 2199              		.loc 1 313 0
 2200 018c 0121     		movs	r1, #1
 2201 018e 2046     		mov	r0, r4
 2202 0190 FFF7FEFF 		bl	ETH_MACDMAConfig
 2203              	.LVL198:
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2204              		.loc 1 315 0
 2205 0194 0123     		movs	r3, #1
 2206 0196 84F84430 		strb	r3, [r4, #68]
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2207              		.loc 1 318 0
 2208 019a 0023     		movs	r3, #0
 2209 019c 84F84530 		strb	r3, [r4, #69]
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2210              		.loc 1 320 0
 2211 01a0 0325     		movs	r5, #3
 2212 01a2 6BE7     		b	.L130
 2213              	.LVL199:
 2214              	.L157:
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 2215              		.loc 1 332 0
 2216 01a4 0121     		movs	r1, #1
 2217 01a6 2046     		mov	r0, r4
 2218 01a8 FFF7FEFF 		bl	ETH_MACDMAConfig
 2219              	.LVL200:
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 2220              		.loc 1 335 0
 2221 01ac 0125     		movs	r5, #1
 2222 01ae 84F84450 		strb	r5, [r4, #68]
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2223              		.loc 1 338 0
 2224 01b2 63E7     		b	.L130
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 88


 2225              	.LVL201:
 2226              	.L158:
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         
 2227              		.loc 1 356 0
 2228 01b4 0121     		movs	r1, #1
 2229 01b6 2046     		mov	r0, r4
 2230 01b8 FFF7FEFF 		bl	ETH_MACDMAConfig
 2231              	.LVL202:
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2232              		.loc 1 358 0
 2233 01bc 0123     		movs	r3, #1
 2234 01be 84F84430 		strb	r3, [r4, #68]
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2235              		.loc 1 361 0
 2236 01c2 0023     		movs	r3, #0
 2237 01c4 84F84530 		strb	r3, [r4, #69]
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2238              		.loc 1 363 0
 2239 01c8 0325     		movs	r5, #3
 2240 01ca 57E7     		b	.L130
 2241              	.LVL203:
 2242              	.L159:
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 2243              		.loc 1 375 0
 2244 01cc 0121     		movs	r1, #1
 2245 01ce 2046     		mov	r0, r4
 2246 01d0 FFF7FEFF 		bl	ETH_MACDMAConfig
 2247              	.LVL204:
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 2248              		.loc 1 378 0
 2249 01d4 0125     		movs	r5, #1
 2250 01d6 84F84450 		strb	r5, [r4, #68]
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2251              		.loc 1 381 0
 2252 01da 4FE7     		b	.L130
 2253              	.LVL205:
 2254              	.L146:
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2255              		.loc 1 393 0
 2256 01dc 0022     		movs	r2, #0
 2257 01de E260     		str	r2, [r4, #12]
 2258 01e0 AEE7     		b	.L147
 2259              	.L148:
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2260              		.loc 1 404 0
 2261 01e2 4FF48043 		mov	r3, #16384
 2262 01e6 A360     		str	r3, [r4, #8]
 2263 01e8 0FE0     		b	.L149
 2264              	.LVL206:
 2265              	.L139:
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                 (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 2266              		.loc 1 414 0
 2267 01ea E268     		ldr	r2, [r4, #12]
 2268 01ec C2F3CF02 		ubfx	r2, r2, #3, #16
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2269              		.loc 1 415 0
 2270 01f0 A368     		ldr	r3, [r4, #8]
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 89


 2271 01f2 C3F34F03 		ubfx	r3, r3, #1, #16
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                 (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 2272              		.loc 1 414 0
 2273 01f6 1A43     		orrs	r2, r2, r3
 2274 01f8 0021     		movs	r1, #0
 2275 01fa 2046     		mov	r0, r4
 2276 01fc FFF7FEFF 		bl	HAL_ETH_WritePHYRegister
 2277              	.LVL207:
 2278 0200 58B9     		cbnz	r0, .L160
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2279              		.loc 1 431 0
 2280 0202 40F6FF70 		movw	r0, #4095
 2281 0206 FFF7FEFF 		bl	HAL_Delay
 2282              	.LVL208:
 2283              	.L149:
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2284              		.loc 1 435 0
 2285 020a 0021     		movs	r1, #0
 2286 020c 2046     		mov	r0, r4
 2287 020e FFF7FEFF 		bl	ETH_MACDMAConfig
 2288              	.LVL209:
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2289              		.loc 1 438 0
 2290 0212 0123     		movs	r3, #1
 2291 0214 84F84430 		strb	r3, [r4, #68]
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 2292              		.loc 1 441 0
 2293 0218 30E7     		b	.L130
 2294              	.L160:
 2295              	.LVL210:
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 2296              		.loc 1 421 0
 2297 021a 0121     		movs	r1, #1
 2298 021c 2046     		mov	r0, r4
 2299 021e FFF7FEFF 		bl	ETH_MACDMAConfig
 2300              	.LVL211:
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 2301              		.loc 1 424 0
 2302 0222 0125     		movs	r5, #1
 2303 0224 84F84450 		strb	r5, [r4, #68]
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }  
 2304              		.loc 1 427 0
 2305 0228 28E7     		b	.L130
 2306              	.LVL212:
 2307              	.L151:
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2308              		.loc 1 188 0
 2309 022a 0125     		movs	r5, #1
 2310 022c 26E7     		b	.L130
 2311              	.L162:
 2312 022e 00BF     		.align	2
 2313              	.L161:
 2314 0230 00380240 		.word	1073887232
 2315 0234 00380140 		.word	1073821696
 2316 0238 00D3CEFE 		.word	-20000000
 2317 023c BFE1E400 		.word	14999999
 2318 0240 40F1E9FD 		.word	-35000000
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 90


 2319 0244 3F787D01 		.word	24999999
 2320 0248 00796CFC 		.word	-60000000
 2321 024c FF596202 		.word	39999999
 2322 0250 001F0AFA 		.word	-100000000
 2323 0254 7FF0FA02 		.word	49999999
 2324              		.cfi_endproc
 2325              	.LFE126:
 2327              		.section	.text.HAL_ETH_Start,"ax",%progbits
 2328              		.align	1
 2329              		.global	HAL_ETH_Start
 2330              		.syntax unified
 2331              		.thumb
 2332              		.thumb_func
 2333              		.fpu fpv4-sp-d16
 2335              	HAL_ETH_Start:
 2336              	.LFB141:
1223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
 2337              		.loc 1 1223 0
 2338              		.cfi_startproc
 2339              		@ args = 0, pretend = 0, frame = 0
 2340              		@ frame_needed = 0, uses_anonymous_args = 0
 2341              	.LVL213:
 2342 0000 38B5     		push	{r3, r4, r5, lr}
 2343              	.LCFI42:
 2344              		.cfi_def_cfa_offset 16
 2345              		.cfi_offset 3, -16
 2346              		.cfi_offset 4, -12
 2347              		.cfi_offset 5, -8
 2348              		.cfi_offset 14, -4
1225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2349              		.loc 1 1225 0
 2350 0002 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 2351 0006 012B     		cmp	r3, #1
 2352 0008 1AD0     		beq	.L165
 2353 000a 0446     		mov	r4, r0
1225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2354              		.loc 1 1225 0 is_stmt 0 discriminator 2
 2355 000c 0125     		movs	r5, #1
 2356 000e 80F84550 		strb	r5, [r0, #69]
1228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2357              		.loc 1 1228 0 is_stmt 1 discriminator 2
 2358 0012 0223     		movs	r3, #2
 2359 0014 80F84430 		strb	r3, [r0, #68]
1231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2360              		.loc 1 1231 0 discriminator 2
 2361 0018 FFF7FEFF 		bl	ETH_MACTransmissionEnable
 2362              	.LVL214:
1234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2363              		.loc 1 1234 0 discriminator 2
 2364 001c 2046     		mov	r0, r4
 2365 001e FFF7FEFF 		bl	ETH_MACReceptionEnable
 2366              	.LVL215:
1237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2367              		.loc 1 1237 0 discriminator 2
 2368 0022 2046     		mov	r0, r4
 2369 0024 FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2370              	.LVL216:
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 91


1240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2371              		.loc 1 1240 0 discriminator 2
 2372 0028 2046     		mov	r0, r4
 2373 002a FFF7FEFF 		bl	ETH_DMATransmissionEnable
 2374              	.LVL217:
1243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2375              		.loc 1 1243 0 discriminator 2
 2376 002e 2046     		mov	r0, r4
 2377 0030 FFF7FEFF 		bl	ETH_DMAReceptionEnable
 2378              	.LVL218:
1246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2379              		.loc 1 1246 0 discriminator 2
 2380 0034 84F84450 		strb	r5, [r4, #68]
1249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2381              		.loc 1 1249 0 discriminator 2
 2382 0038 0020     		movs	r0, #0
 2383 003a 84F84500 		strb	r0, [r4, #69]
 2384              	.LVL219:
 2385              	.L164:
1253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2386              		.loc 1 1253 0
 2387 003e 38BD     		pop	{r3, r4, r5, pc}
 2388              	.LVL220:
 2389              	.L165:
1225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2390              		.loc 1 1225 0
 2391 0040 0220     		movs	r0, #2
 2392              	.LVL221:
 2393 0042 FCE7     		b	.L164
 2394              		.cfi_endproc
 2395              	.LFE141:
 2397              		.section	.text.HAL_ETH_Stop,"ax",%progbits
 2398              		.align	1
 2399              		.global	HAL_ETH_Stop
 2400              		.syntax unified
 2401              		.thumb
 2402              		.thumb_func
 2403              		.fpu fpv4-sp-d16
 2405              	HAL_ETH_Stop:
 2406              	.LFB142:
1262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Process Locked */
 2407              		.loc 1 1262 0
 2408              		.cfi_startproc
 2409              		@ args = 0, pretend = 0, frame = 0
 2410              		@ frame_needed = 0, uses_anonymous_args = 0
 2411              	.LVL222:
 2412 0000 38B5     		push	{r3, r4, r5, lr}
 2413              	.LCFI43:
 2414              		.cfi_def_cfa_offset 16
 2415              		.cfi_offset 3, -16
 2416              		.cfi_offset 4, -12
 2417              		.cfi_offset 5, -8
 2418              		.cfi_offset 14, -4
1264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2419              		.loc 1 1264 0
 2420 0002 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 2421 0006 012B     		cmp	r3, #1
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 92


 2422 0008 1AD0     		beq	.L169
 2423 000a 0446     		mov	r4, r0
1264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2424              		.loc 1 1264 0 is_stmt 0 discriminator 2
 2425 000c 0125     		movs	r5, #1
 2426 000e 80F84550 		strb	r5, [r0, #69]
1267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2427              		.loc 1 1267 0 is_stmt 1 discriminator 2
 2428 0012 0223     		movs	r3, #2
 2429 0014 80F84430 		strb	r3, [r0, #68]
1270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2430              		.loc 1 1270 0 discriminator 2
 2431 0018 FFF7FEFF 		bl	ETH_DMATransmissionDisable
 2432              	.LVL223:
1273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2433              		.loc 1 1273 0 discriminator 2
 2434 001c 2046     		mov	r0, r4
 2435 001e FFF7FEFF 		bl	ETH_DMAReceptionDisable
 2436              	.LVL224:
1276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2437              		.loc 1 1276 0 discriminator 2
 2438 0022 2046     		mov	r0, r4
 2439 0024 FFF7FEFF 		bl	ETH_MACReceptionDisable
 2440              	.LVL225:
1279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2441              		.loc 1 1279 0 discriminator 2
 2442 0028 2046     		mov	r0, r4
 2443 002a FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2444              	.LVL226:
1282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2445              		.loc 1 1282 0 discriminator 2
 2446 002e 2046     		mov	r0, r4
 2447 0030 FFF7FEFF 		bl	ETH_MACTransmissionDisable
 2448              	.LVL227:
1285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2449              		.loc 1 1285 0 discriminator 2
 2450 0034 84F84450 		strb	r5, [r4, #68]
1288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2451              		.loc 1 1288 0 discriminator 2
 2452 0038 0020     		movs	r0, #0
 2453 003a 84F84500 		strb	r0, [r4, #69]
 2454              	.LVL228:
 2455              	.L168:
1292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2456              		.loc 1 1292 0
 2457 003e 38BD     		pop	{r3, r4, r5, pc}
 2458              	.LVL229:
 2459              	.L169:
1264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2460              		.loc 1 1264 0
 2461 0040 0220     		movs	r0, #2
 2462              	.LVL230:
 2463 0042 FCE7     		b	.L168
 2464              		.cfi_endproc
 2465              	.LFE142:
 2467              		.section	.text.HAL_ETH_ConfigMAC,"ax",%progbits
 2468              		.align	1
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 93


 2469              		.global	HAL_ETH_ConfigMAC
 2470              		.syntax unified
 2471              		.thumb
 2472              		.thumb_func
 2473              		.fpu fpv4-sp-d16
 2475              	HAL_ETH_ConfigMAC:
 2476              	.LFB143:
1302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 2477              		.loc 1 1302 0
 2478              		.cfi_startproc
 2479              		@ args = 0, pretend = 0, frame = 0
 2480              		@ frame_needed = 0, uses_anonymous_args = 0
 2481              	.LVL231:
1306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2482              		.loc 1 1306 0
 2483 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 2484 0004 012B     		cmp	r3, #1
 2485 0006 00F08E80 		beq	.L175
1302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 2486              		.loc 1 1302 0 discriminator 2
 2487 000a 70B5     		push	{r4, r5, r6, lr}
 2488              	.LCFI44:
 2489              		.cfi_def_cfa_offset 16
 2490              		.cfi_offset 4, -16
 2491              		.cfi_offset 5, -12
 2492              		.cfi_offset 6, -8
 2493              		.cfi_offset 14, -4
 2494 000c 0C46     		mov	r4, r1
 2495 000e 0546     		mov	r5, r0
1306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2496              		.loc 1 1306 0 discriminator 2
 2497 0010 0123     		movs	r3, #1
 2498 0012 80F84530 		strb	r3, [r0, #69]
1309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2499              		.loc 1 1309 0 discriminator 2
 2500 0016 0223     		movs	r3, #2
 2501 0018 80F84430 		strb	r3, [r0, #68]
1314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2502              		.loc 1 1314 0 discriminator 2
 2503 001c 0029     		cmp	r1, #0
 2504 001e 71D0     		beq	.L173
1347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear WD, PCE, PS, TE and RE bits */
 2505              		.loc 1 1347 0
 2506 0020 0268     		ldr	r2, [r0]
 2507 0022 1368     		ldr	r3, [r2]
 2508              	.LVL232:
1349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2509              		.loc 1 1349 0
 2510 0024 4149     		ldr	r1, .L180
 2511              	.LVL233:
 2512 0026 1940     		ands	r1, r1, r3
 2513              	.LVL234:
1351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->Jabber | 
 2514              		.loc 1 1351 0
 2515 0028 2368     		ldr	r3, [r4]
1352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->InterFrameGap |
 2516              		.loc 1 1352 0
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 94


 2517 002a 6068     		ldr	r0, [r4, #4]
 2518              	.LVL235:
1351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->Jabber | 
 2519              		.loc 1 1351 0
 2520 002c 0343     		orrs	r3, r3, r0
1353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->CarrierSense |
 2521              		.loc 1 1353 0
 2522 002e A068     		ldr	r0, [r4, #8]
1352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->InterFrameGap |
 2523              		.loc 1 1352 0
 2524 0030 0343     		orrs	r3, r3, r0
1354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          (heth->Init).Speed | 
 2525              		.loc 1 1354 0
 2526 0032 E068     		ldr	r0, [r4, #12]
1353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->CarrierSense |
 2527              		.loc 1 1353 0
 2528 0034 0343     		orrs	r3, r3, r0
1355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->ReceiveOwn |
 2529              		.loc 1 1355 0
 2530 0036 A868     		ldr	r0, [r5, #8]
1354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          (heth->Init).Speed | 
 2531              		.loc 1 1354 0
 2532 0038 0343     		orrs	r3, r3, r0
1356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->LoopbackMode |
 2533              		.loc 1 1356 0
 2534 003a 2069     		ldr	r0, [r4, #16]
1355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->ReceiveOwn |
 2535              		.loc 1 1355 0
 2536 003c 0343     		orrs	r3, r3, r0
1357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          (heth->Init).DuplexMode | 
 2537              		.loc 1 1357 0
 2538 003e 6069     		ldr	r0, [r4, #20]
1356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->LoopbackMode |
 2539              		.loc 1 1356 0
 2540 0040 0343     		orrs	r3, r3, r0
1358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->ChecksumOffload |    
 2541              		.loc 1 1358 0
 2542 0042 E868     		ldr	r0, [r5, #12]
1357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          (heth->Init).DuplexMode | 
 2543              		.loc 1 1357 0
 2544 0044 0343     		orrs	r3, r3, r0
1359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->RetryTransmission | 
 2545              		.loc 1 1359 0
 2546 0046 A069     		ldr	r0, [r4, #24]
1358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->ChecksumOffload |    
 2547              		.loc 1 1358 0
 2548 0048 0343     		orrs	r3, r3, r0
1360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->AutomaticPadCRCStrip | 
 2549              		.loc 1 1360 0
 2550 004a E069     		ldr	r0, [r4, #28]
1359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->RetryTransmission | 
 2551              		.loc 1 1359 0
 2552 004c 0343     		orrs	r3, r3, r0
1361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->BackOffLimit | 
 2553              		.loc 1 1361 0
 2554 004e 206A     		ldr	r0, [r4, #32]
1360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->AutomaticPadCRCStrip | 
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 95


 2555              		.loc 1 1360 0
 2556 0050 0343     		orrs	r3, r3, r0
1362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->DeferralCheck);
 2557              		.loc 1 1362 0
 2558 0052 606A     		ldr	r0, [r4, #36]
1361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->BackOffLimit | 
 2559              		.loc 1 1361 0
 2560 0054 0343     		orrs	r3, r3, r0
1363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2561              		.loc 1 1363 0
 2562 0056 A06A     		ldr	r0, [r4, #40]
1362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->DeferralCheck);
 2563              		.loc 1 1362 0
 2564 0058 0343     		orrs	r3, r3, r0
1351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                          macconf->Jabber | 
 2565              		.loc 1 1351 0
 2566 005a 0B43     		orrs	r3, r3, r1
 2567              	.LVL236:
1366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2568              		.loc 1 1366 0
 2569 005c 1360     		str	r3, [r2]
1370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2570              		.loc 1 1370 0
 2571 005e 2B68     		ldr	r3, [r5]
 2572              	.LVL237:
 2573 0060 1E68     		ldr	r6, [r3]
 2574              	.LVL238:
1371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1; 
 2575              		.loc 1 1371 0
 2576 0062 0120     		movs	r0, #1
 2577 0064 FFF7FEFF 		bl	HAL_Delay
 2578              	.LVL239:
1372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2579              		.loc 1 1372 0
 2580 0068 2B68     		ldr	r3, [r5]
 2581 006a 1E60     		str	r6, [r3]
1376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 2582              		.loc 1 1376 0
 2583 006c E36A     		ldr	r3, [r4, #44]
1377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->PassControlFrames |
 2584              		.loc 1 1377 0
 2585 006e 226B     		ldr	r2, [r4, #48]
1376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 2586              		.loc 1 1376 0
 2587 0070 1343     		orrs	r3, r3, r2
1378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->BroadcastFramesReception | 
 2588              		.loc 1 1378 0
 2589 0072 626B     		ldr	r2, [r4, #52]
1377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->PassControlFrames |
 2590              		.loc 1 1377 0
 2591 0074 1343     		orrs	r3, r3, r2
1379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->DestinationAddrFilter |
 2592              		.loc 1 1379 0
 2593 0076 A26B     		ldr	r2, [r4, #56]
1378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->BroadcastFramesReception | 
 2594              		.loc 1 1378 0
 2595 0078 1343     		orrs	r3, r3, r2
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 96


1380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->PromiscuousMode |
 2596              		.loc 1 1380 0
 2597 007a E26B     		ldr	r2, [r4, #60]
1379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->DestinationAddrFilter |
 2598              		.loc 1 1379 0
 2599 007c 1343     		orrs	r3, r3, r2
1381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->MulticastFramesFilter |
 2600              		.loc 1 1381 0
 2601 007e 226C     		ldr	r2, [r4, #64]
1380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->PromiscuousMode |
 2602              		.loc 1 1380 0
 2603 0080 1343     		orrs	r3, r3, r2
1382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->UnicastFramesFilter);
 2604              		.loc 1 1382 0
 2605 0082 626C     		ldr	r2, [r4, #68]
1381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->MulticastFramesFilter |
 2606              		.loc 1 1381 0
 2607 0084 1343     		orrs	r3, r3, r2
1383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
 2608              		.loc 1 1383 0
 2609 0086 A16C     		ldr	r1, [r4, #72]
1376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 2610              		.loc 1 1376 0
 2611 0088 2A68     		ldr	r2, [r5]
1382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->UnicastFramesFilter);
 2612              		.loc 1 1382 0
 2613 008a 0B43     		orrs	r3, r3, r1
1376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           macconf->SourceAddrFilter |
 2614              		.loc 1 1376 0
 2615 008c 5360     		str	r3, [r2, #4]
1387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
 2616              		.loc 1 1387 0
 2617 008e 2B68     		ldr	r3, [r5]
 2618 0090 5E68     		ldr	r6, [r3, #4]
 2619              	.LVL240:
1388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACFFR = tmpreg1;
 2620              		.loc 1 1388 0
 2621 0092 0120     		movs	r0, #1
 2622 0094 FFF7FEFF 		bl	HAL_Delay
 2623              	.LVL241:
1389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
 2624              		.loc 1 1389 0
 2625 0098 2B68     		ldr	r3, [r5]
 2626 009a 5E60     		str	r6, [r3, #4]
1393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
 2627              		.loc 1 1393 0
 2628 009c 2B68     		ldr	r3, [r5]
 2629 009e E26C     		ldr	r2, [r4, #76]
 2630 00a0 9A60     		str	r2, [r3, #8]
1396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /*----------------------- ETHERNET MACFCR Configuration --------------------*/
 2631              		.loc 1 1396 0
 2632 00a2 2B68     		ldr	r3, [r5]
 2633 00a4 226D     		ldr	r2, [r4, #80]
 2634 00a6 DA60     		str	r2, [r3, #12]
1400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      /* Clear xx bits */
 2635              		.loc 1 1400 0
 2636 00a8 2968     		ldr	r1, [r5]
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 97


 2637 00aa 8A69     		ldr	r2, [r1, #24]
 2638              	.LVL242:
1402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
 2639              		.loc 1 1402 0
 2640 00ac 22F0BE02 		bic	r2, r2, #190
 2641              	.LVL243:
 2642 00b0 1204     		lsls	r2, r2, #16
 2643 00b2 120C     		lsrs	r2, r2, #16
 2644              	.LVL244:
1404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
 2645              		.loc 1 1404 0
 2646 00b4 606D     		ldr	r0, [r4, #84]
1405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->PauseLowThreshold |
 2647              		.loc 1 1405 0
 2648 00b6 A36D     		ldr	r3, [r4, #88]
1404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
 2649              		.loc 1 1404 0
 2650 00b8 43EA0043 		orr	r3, r3, r0, lsl #16
1406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->UnicastPauseFrameDetect | 
 2651              		.loc 1 1406 0
 2652 00bc E06D     		ldr	r0, [r4, #92]
1405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->PauseLowThreshold |
 2653              		.loc 1 1405 0
 2654 00be 0343     		orrs	r3, r3, r0
1407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->ReceiveFlowControl |
 2655              		.loc 1 1407 0
 2656 00c0 206E     		ldr	r0, [r4, #96]
1406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->UnicastPauseFrameDetect | 
 2657              		.loc 1 1406 0
 2658 00c2 0343     		orrs	r3, r3, r0
1408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->TransmitFlowControl); 
 2659              		.loc 1 1408 0
 2660 00c4 606E     		ldr	r0, [r4, #100]
1407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->ReceiveFlowControl |
 2661              		.loc 1 1407 0
 2662 00c6 0343     		orrs	r3, r3, r0
1409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
 2663              		.loc 1 1409 0
 2664 00c8 A06E     		ldr	r0, [r4, #104]
1408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->TransmitFlowControl); 
 2665              		.loc 1 1408 0
 2666 00ca 0343     		orrs	r3, r3, r0
1404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                           macconf->ZeroQuantaPause |
 2667              		.loc 1 1404 0
 2668 00cc 1343     		orrs	r3, r3, r2
 2669              	.LVL245:
1412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
 2670              		.loc 1 1412 0
 2671 00ce 8B61     		str	r3, [r1, #24]
1416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      HAL_Delay(ETH_REG_WRITE_DELAY);
 2672              		.loc 1 1416 0
 2673 00d0 2B68     		ldr	r3, [r5]
 2674              	.LVL246:
 2675 00d2 9E69     		ldr	r6, [r3, #24]
 2676              	.LVL247:
1417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      (heth->Instance)->MACFCR = tmpreg1;
 2677              		.loc 1 1417 0
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 98


 2678 00d4 0120     		movs	r0, #1
 2679 00d6 FFF7FEFF 		bl	HAL_Delay
 2680              	.LVL248:
1418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      
 2681              		.loc 1 1418 0
 2682 00da 2B68     		ldr	r3, [r5]
 2683 00dc 9E61     		str	r6, [r3, #24]
1421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                               macconf->VLANTagIdentifier);
 2684              		.loc 1 1421 0
 2685 00de E36E     		ldr	r3, [r4, #108]
1422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       
 2686              		.loc 1 1422 0
 2687 00e0 216F     		ldr	r1, [r4, #112]
1421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                               macconf->VLANTagIdentifier);
 2688              		.loc 1 1421 0
 2689 00e2 2A68     		ldr	r2, [r5]
 2690 00e4 0B43     		orrs	r3, r3, r1
 2691 00e6 D361     		str	r3, [r2, #28]
1426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_Delay(ETH_REG_WRITE_DELAY);
 2692              		.loc 1 1426 0
 2693 00e8 2B68     		ldr	r3, [r5]
 2694 00ea DC69     		ldr	r4, [r3, #28]
 2695              	.LVL249:
1427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Instance)->MACVLANTR = tmpreg1;
 2696              		.loc 1 1427 0
 2697 00ec 0120     		movs	r0, #1
 2698 00ee FFF7FEFF 		bl	HAL_Delay
 2699              	.LVL250:
1428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2700              		.loc 1 1428 0
 2701 00f2 2B68     		ldr	r3, [r5]
 2702 00f4 DC61     		str	r4, [r3, #28]
 2703              	.L174:
1452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2704              		.loc 1 1452 0
 2705 00f6 0123     		movs	r3, #1
 2706 00f8 85F84430 		strb	r3, [r5, #68]
1455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2707              		.loc 1 1455 0
 2708 00fc 0020     		movs	r0, #0
 2709 00fe 85F84500 		strb	r0, [r5, #69]
1459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2710              		.loc 1 1459 0
 2711 0102 70BD     		pop	{r4, r5, r6, pc}
 2712              	.LVL251:
 2713              	.L173:
1434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2714              		.loc 1 1434 0
 2715 0104 0168     		ldr	r1, [r0]
 2716              	.LVL252:
 2717 0106 0A68     		ldr	r2, [r1]
 2718              	.LVL253:
1437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2719              		.loc 1 1437 0
 2720 0108 22F49042 		bic	r2, r2, #18432
 2721              	.LVL254:
1439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 99


 2722              		.loc 1 1439 0
 2723 010c 8368     		ldr	r3, [r0, #8]
 2724 010e C068     		ldr	r0, [r0, #12]
 2725              	.LVL255:
 2726 0110 0343     		orrs	r3, r3, r0
 2727 0112 1343     		orrs	r3, r3, r2
 2728              	.LVL256:
1442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     
 2729              		.loc 1 1442 0
 2730 0114 0B60     		str	r3, [r1]
1446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2731              		.loc 1 1446 0
 2732 0116 2B68     		ldr	r3, [r5]
 2733              	.LVL257:
 2734 0118 1C68     		ldr	r4, [r3]
 2735              	.LVL258:
1447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2736              		.loc 1 1447 0
 2737 011a 0120     		movs	r0, #1
 2738 011c FFF7FEFF 		bl	HAL_Delay
 2739              	.LVL259:
1448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2740              		.loc 1 1448 0
 2741 0120 2B68     		ldr	r3, [r5]
 2742 0122 1C60     		str	r4, [r3]
 2743 0124 E7E7     		b	.L174
 2744              	.LVL260:
 2745              	.L175:
 2746              	.LCFI45:
 2747              		.cfi_def_cfa_offset 0
 2748              		.cfi_restore 4
 2749              		.cfi_restore 5
 2750              		.cfi_restore 6
 2751              		.cfi_restore 14
1306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2752              		.loc 1 1306 0
 2753 0126 0220     		movs	r0, #2
 2754              	.LVL261:
1459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2755              		.loc 1 1459 0
 2756 0128 7047     		bx	lr
 2757              	.L181:
 2758 012a 00BF     		.align	2
 2759              	.L180:
 2760 012c 0F8120FF 		.word	-14647025
 2761              		.cfi_endproc
 2762              	.LFE143:
 2764              		.section	.text.HAL_ETH_ConfigDMA,"ax",%progbits
 2765              		.align	1
 2766              		.global	HAL_ETH_ConfigDMA
 2767              		.syntax unified
 2768              		.thumb
 2769              		.thumb_func
 2770              		.fpu fpv4-sp-d16
 2772              	HAL_ETH_ConfigDMA:
 2773              	.LFB144:
1469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 100


 2774              		.loc 1 1469 0
 2775              		.cfi_startproc
 2776              		@ args = 0, pretend = 0, frame = 0
 2777              		@ frame_needed = 0, uses_anonymous_args = 0
 2778              	.LVL262:
1473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2779              		.loc 1 1473 0
 2780 0000 90F84530 		ldrb	r3, [r0, #69]	@ zero_extendqisi2
 2781 0004 012B     		cmp	r3, #1
 2782 0006 51D0     		beq	.L184
1469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1 = 0U;
 2783              		.loc 1 1469 0 discriminator 2
 2784 0008 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2785              	.LCFI46:
 2786              		.cfi_def_cfa_offset 24
 2787              		.cfi_offset 4, -24
 2788              		.cfi_offset 5, -20
 2789              		.cfi_offset 6, -16
 2790              		.cfi_offset 7, -12
 2791              		.cfi_offset 8, -8
 2792              		.cfi_offset 14, -4
 2793 000c 0C46     		mov	r4, r1
 2794 000e 0546     		mov	r5, r0
1473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2795              		.loc 1 1473 0 discriminator 2
 2796 0010 0126     		movs	r6, #1
 2797 0012 80F84560 		strb	r6, [r0, #69]
1476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2798              		.loc 1 1476 0 discriminator 2
 2799 0016 0223     		movs	r3, #2
 2800 0018 80F84430 		strb	r3, [r0, #68]
1498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 2801              		.loc 1 1498 0 discriminator 2
 2802 001c 0268     		ldr	r2, [r0]
 2803 001e 41F21807 		movw	r7, #4120
 2804 0022 D359     		ldr	r3, [r2, r7]
 2805              	.LVL263:
1500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2806              		.loc 1 1500 0 discriminator 2
 2807 0024 2249     		ldr	r1, .L189
 2808              	.LVL264:
 2809 0026 1940     		ands	r1, r1, r3
 2810              	.LVL265:
1502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ReceiveStoreForward |
 2811              		.loc 1 1502 0 discriminator 2
 2812 0028 2368     		ldr	r3, [r4]
1503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->FlushReceivedFrame |
 2813              		.loc 1 1503 0 discriminator 2
 2814 002a 6068     		ldr	r0, [r4, #4]
 2815              	.LVL266:
1502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ReceiveStoreForward |
 2816              		.loc 1 1502 0 discriminator 2
 2817 002c 0343     		orrs	r3, r3, r0
1504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->TransmitStoreForward | 
 2818              		.loc 1 1504 0 discriminator 2
 2819 002e A068     		ldr	r0, [r4, #8]
1503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->FlushReceivedFrame |
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 101


 2820              		.loc 1 1503 0 discriminator 2
 2821 0030 0343     		orrs	r3, r3, r0
1505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->TransmitThresholdControl |
 2822              		.loc 1 1505 0 discriminator 2
 2823 0032 E068     		ldr	r0, [r4, #12]
1504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->TransmitStoreForward | 
 2824              		.loc 1 1504 0 discriminator 2
 2825 0034 0343     		orrs	r3, r3, r0
1506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ForwardErrorFrames |
 2826              		.loc 1 1506 0 discriminator 2
 2827 0036 2069     		ldr	r0, [r4, #16]
1505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->TransmitThresholdControl |
 2828              		.loc 1 1505 0 discriminator 2
 2829 0038 0343     		orrs	r3, r3, r0
1507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ForwardUndersizedGoodFrames |
 2830              		.loc 1 1507 0 discriminator 2
 2831 003a 6069     		ldr	r0, [r4, #20]
1506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ForwardErrorFrames |
 2832              		.loc 1 1506 0 discriminator 2
 2833 003c 0343     		orrs	r3, r3, r0
1508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ReceiveThresholdControl |
 2834              		.loc 1 1508 0 discriminator 2
 2835 003e A069     		ldr	r0, [r4, #24]
1507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ForwardUndersizedGoodFrames |
 2836              		.loc 1 1507 0 discriminator 2
 2837 0040 0343     		orrs	r3, r3, r0
1509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->SecondFrameOperate);
 2838              		.loc 1 1509 0 discriminator 2
 2839 0042 E069     		ldr	r0, [r4, #28]
1508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ReceiveThresholdControl |
 2840              		.loc 1 1508 0 discriminator 2
 2841 0044 0343     		orrs	r3, r3, r0
1510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2842              		.loc 1 1510 0 discriminator 2
 2843 0046 206A     		ldr	r0, [r4, #32]
1509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->SecondFrameOperate);
 2844              		.loc 1 1509 0 discriminator 2
 2845 0048 0343     		orrs	r3, r3, r0
1502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                        dmaconf->ReceiveStoreForward |
 2846              		.loc 1 1502 0 discriminator 2
 2847 004a 0B43     		orrs	r3, r3, r1
 2848              	.LVL267:
1513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2849              		.loc 1 1513 0 discriminator 2
 2850 004c D351     		str	r3, [r2, r7]
1517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 2851              		.loc 1 1517 0 discriminator 2
 2852 004e 2B68     		ldr	r3, [r5]
 2853              	.LVL268:
 2854 0050 53F80780 		ldr	r8, [r3, r7]
 2855              	.LVL269:
1518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
 2856              		.loc 1 1518 0 discriminator 2
 2857 0054 3046     		mov	r0, r6
 2858 0056 FFF7FEFF 		bl	HAL_Delay
 2859              	.LVL270:
1519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 102


 2860              		.loc 1 1519 0 discriminator 2
 2861 005a 2B68     		ldr	r3, [r5]
 2862 005c 43F80780 		str	r8, [r3, r7]
1522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 2863              		.loc 1 1522 0 discriminator 2
 2864 0060 636A     		ldr	r3, [r4, #36]
1523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for
 2865              		.loc 1 1523 0 discriminator 2
 2866 0062 A26A     		ldr	r2, [r4, #40]
1522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 2867              		.loc 1 1522 0 discriminator 2
 2868 0064 1343     		orrs	r3, r3, r2
1524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->TxDMABurstLength |
 2869              		.loc 1 1524 0 discriminator 2
 2870 0066 E26A     		ldr	r2, [r4, #44]
1523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for
 2871              		.loc 1 1523 0 discriminator 2
 2872 0068 1343     		orrs	r3, r3, r2
1525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->EnhancedDescriptorFormat |
 2873              		.loc 1 1525 0 discriminator 2
 2874 006a 226B     		ldr	r2, [r4, #48]
1524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->TxDMABurstLength |
 2875              		.loc 1 1524 0 discriminator 2
 2876 006c 1343     		orrs	r3, r3, r2
1526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          (dmaconf->DescriptorSkipLength << 2U) |
 2877              		.loc 1 1526 0 discriminator 2
 2878 006e 626B     		ldr	r2, [r4, #52]
1525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->EnhancedDescriptorFormat |
 2879              		.loc 1 1525 0 discriminator 2
 2880 0070 1343     		orrs	r3, r3, r2
1527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->DMAArbitration | 
 2881              		.loc 1 1527 0 discriminator 2
 2882 0072 A26B     		ldr	r2, [r4, #56]
1526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          (dmaconf->DescriptorSkipLength << 2U) |
 2883              		.loc 1 1526 0 discriminator 2
 2884 0074 43EA8203 		orr	r3, r3, r2, lsl #2
1528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and 
 2885              		.loc 1 1528 0 discriminator 2
 2886 0078 E26B     		ldr	r2, [r4, #60]
1527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->DMAArbitration | 
 2887              		.loc 1 1527 0 discriminator 2
 2888 007a 1343     		orrs	r3, r3, r2
1522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          dmaconf->FixedBurst |
 2889              		.loc 1 1522 0 discriminator 2
 2890 007c 2A68     		ldr	r2, [r5]
 2891 007e 43F40003 		orr	r3, r3, #8388608
 2892 0082 02F58052 		add	r2, r2, #4096
 2893 0086 1360     		str	r3, [r2]
1533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    HAL_Delay(ETH_REG_WRITE_DELAY);
 2894              		.loc 1 1533 0 discriminator 2
 2895 0088 2B68     		ldr	r3, [r5]
 2896 008a 03F58053 		add	r3, r3, #4096
 2897 008e 1C68     		ldr	r4, [r3]
 2898              	.LVL271:
1534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    (heth->Instance)->DMABMR = tmpreg1;
 2899              		.loc 1 1534 0 discriminator 2
 2900 0090 3046     		mov	r0, r6
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 103


 2901 0092 FFF7FEFF 		bl	HAL_Delay
 2902              	.LVL272:
1535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2903              		.loc 1 1535 0 discriminator 2
 2904 0096 2B68     		ldr	r3, [r5]
 2905 0098 03F58053 		add	r3, r3, #4096
 2906 009c 1C60     		str	r4, [r3]
1538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
 2907              		.loc 1 1538 0 discriminator 2
 2908 009e 85F84460 		strb	r6, [r5, #68]
1541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    
 2909              		.loc 1 1541 0 discriminator 2
 2910 00a2 0020     		movs	r0, #0
 2911 00a4 85F84500 		strb	r0, [r5, #69]
1545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2912              		.loc 1 1545 0 discriminator 2
 2913 00a8 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2914              	.LVL273:
 2915              	.L184:
 2916              	.LCFI47:
 2917              		.cfi_def_cfa_offset 0
 2918              		.cfi_restore 4
 2919              		.cfi_restore 5
 2920              		.cfi_restore 6
 2921              		.cfi_restore 7
 2922              		.cfi_restore 8
 2923              		.cfi_restore 14
1473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   
 2924              		.loc 1 1473 0
 2925 00ac 0220     		movs	r0, #2
 2926              	.LVL274:
1545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2927              		.loc 1 1545 0
 2928 00ae 7047     		bx	lr
 2929              	.L190:
 2930              		.align	2
 2931              	.L189:
 2932 00b0 233FDEF8 		.word	-119652573
 2933              		.cfi_endproc
 2934              	.LFE144:
 2936              		.section	.text.HAL_ETH_GetState,"ax",%progbits
 2937              		.align	1
 2938              		.global	HAL_ETH_GetState
 2939              		.syntax unified
 2940              		.thumb
 2941              		.thumb_func
 2942              		.fpu fpv4-sp-d16
 2944              	HAL_ETH_GetState:
 2945              	.LFB145:
1576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return ETH state */
 2946              		.loc 1 1576 0
 2947              		.cfi_startproc
 2948              		@ args = 0, pretend = 0, frame = 0
 2949              		@ frame_needed = 0, uses_anonymous_args = 0
 2950              		@ link register save eliminated.
 2951              	.LVL275:
1578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 104


 2952              		.loc 1 1578 0
 2953 0000 90F84400 		ldrb	r0, [r0, #68]	@ zero_extendqisi2
 2954              	.LVL276:
1579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2955              		.loc 1 1579 0
 2956 0004 7047     		bx	lr
 2957              		.cfi_endproc
 2958              	.LFE145:
 2960              		.text
 2961              	.Letext0:
 2962              		.file 3 "/usr/local/gcc_arm/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/machine/_defau
 2963              		.file 4 "/usr/local/gcc_arm/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_stdint.h"
 2964              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 2965              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2966              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 2967              		.file 8 "/usr/local/gcc_arm/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/lock.h"
 2968              		.file 9 "/usr/local/gcc_arm/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_types.h"
 2969              		.file 10 "/usr/local/gcc_arm/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/include
 2970              		.file 11 "/usr/local/gcc_arm/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/reent.h"
 2971              		.file 12 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2972              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2973              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_eth.h"
 2974              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2975              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 105


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_eth.c
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:18     .text.ETH_MACAddressConfig:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:24     .text.ETH_MACAddressConfig:0000000000000000 ETH_MACAddressConfig
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:62     .text.ETH_MACAddressConfig:0000000000000028 $d
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:68     .text.ETH_DMATransmissionEnable:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:74     .text.ETH_DMATransmissionEnable:0000000000000000 ETH_DMATransmissionEnable
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:94     .text.ETH_DMATransmissionDisable:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:100    .text.ETH_DMATransmissionDisable:0000000000000000 ETH_DMATransmissionDisable
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:120    .text.ETH_DMAReceptionEnable:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:126    .text.ETH_DMAReceptionEnable:0000000000000000 ETH_DMAReceptionEnable
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:146    .text.ETH_DMAReceptionDisable:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:152    .text.ETH_DMAReceptionDisable:0000000000000000 ETH_DMAReceptionDisable
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:172    .text.ETH_Delay:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:178    .text.ETH_Delay:0000000000000000 ETH_Delay
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:226    .text.ETH_Delay:0000000000000024 $d
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:232    .text.ETH_MACTransmissionEnable:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:238    .text.ETH_MACTransmissionEnable:0000000000000000 ETH_MACTransmissionEnable
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:285    .text.ETH_MACReceptionEnable:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:291    .text.ETH_MACReceptionEnable:0000000000000000 ETH_MACReceptionEnable
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:338    .text.ETH_FlushTransmitFIFO:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:344    .text.ETH_FlushTransmitFIFO:0000000000000000 ETH_FlushTransmitFIFO
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:393    .text.ETH_MACReceptionDisable:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:399    .text.ETH_MACReceptionDisable:0000000000000000 ETH_MACReceptionDisable
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:446    .text.ETH_MACTransmissionDisable:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:452    .text.ETH_MACTransmissionDisable:0000000000000000 ETH_MACTransmissionDisable
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:499    .text.ETH_MACDMAConfig:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:505    .text.ETH_MACDMAConfig:0000000000000000 ETH_MACDMAConfig
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:730    .text.ETH_MACDMAConfig:000000000000010c $d
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:737    .text.HAL_ETH_DMATxDescListInit:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:744    .text.HAL_ETH_DMATxDescListInit:0000000000000000 HAL_ETH_DMATxDescListInit
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:855    .text.HAL_ETH_DMARxDescListInit:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:862    .text.HAL_ETH_DMARxDescListInit:0000000000000000 HAL_ETH_DMARxDescListInit
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:968    .text.HAL_ETH_MspInit:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:975    .text.HAL_ETH_MspInit:0000000000000000 HAL_ETH_MspInit
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:989    .text.HAL_ETH_MspDeInit:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:996    .text.HAL_ETH_MspDeInit:0000000000000000 HAL_ETH_MspDeInit
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1010   .text.HAL_ETH_DeInit:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1017   .text.HAL_ETH_DeInit:0000000000000000 HAL_ETH_DeInit
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1047   .text.HAL_ETH_TransmitFrame:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1054   .text.HAL_ETH_TransmitFrame:0000000000000000 HAL_ETH_TransmitFrame
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1269   .text.HAL_ETH_TransmitFrame:0000000000000118 $d
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1275   .text.HAL_ETH_GetReceivedFrame:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1282   .text.HAL_ETH_GetReceivedFrame:0000000000000000 HAL_ETH_GetReceivedFrame
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1396   .text.HAL_ETH_GetReceivedFrame_IT:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1403   .text.HAL_ETH_GetReceivedFrame_IT:0000000000000000 HAL_ETH_GetReceivedFrame_IT
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1523   .text.HAL_ETH_TxCpltCallback:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1530   .text.HAL_ETH_TxCpltCallback:0000000000000000 HAL_ETH_TxCpltCallback
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1544   .text.HAL_ETH_RxCpltCallback:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1551   .text.HAL_ETH_RxCpltCallback:0000000000000000 HAL_ETH_RxCpltCallback
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1565   .text.HAL_ETH_ErrorCallback:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1572   .text.HAL_ETH_ErrorCallback:0000000000000000 HAL_ETH_ErrorCallback
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1586   .text.HAL_ETH_IRQHandler:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1593   .text.HAL_ETH_IRQHandler:0000000000000000 HAL_ETH_IRQHandler
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1687   .text.HAL_ETH_ReadPHYRegister:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1694   .text.HAL_ETH_ReadPHYRegister:0000000000000000 HAL_ETH_ReadPHYRegister
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1802   .text.HAL_ETH_WritePHYRegister:0000000000000000 $t
ARM GAS  /var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s 			page 106


/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1809   .text.HAL_ETH_WritePHYRegister:0000000000000000 HAL_ETH_WritePHYRegister
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1918   .text.HAL_ETH_Init:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:1925   .text.HAL_ETH_Init:0000000000000000 HAL_ETH_Init
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:2314   .text.HAL_ETH_Init:0000000000000230 $d
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:2328   .text.HAL_ETH_Start:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:2335   .text.HAL_ETH_Start:0000000000000000 HAL_ETH_Start
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:2398   .text.HAL_ETH_Stop:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:2405   .text.HAL_ETH_Stop:0000000000000000 HAL_ETH_Stop
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:2468   .text.HAL_ETH_ConfigMAC:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:2475   .text.HAL_ETH_ConfigMAC:0000000000000000 HAL_ETH_ConfigMAC
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:2760   .text.HAL_ETH_ConfigMAC:000000000000012c $d
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:2765   .text.HAL_ETH_ConfigDMA:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:2772   .text.HAL_ETH_ConfigDMA:0000000000000000 HAL_ETH_ConfigDMA
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:2932   .text.HAL_ETH_ConfigDMA:00000000000000b0 $d
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:2937   .text.HAL_ETH_GetState:0000000000000000 $t
/var/folders/0d/93p3r6493yg7p0rvl_4r983m0000gn/T//ccrA6qTZ.s:2944   .text.HAL_ETH_GetState:0000000000000000 HAL_ETH_GetState

UNDEFINED SYMBOLS
SystemCoreClock
HAL_Delay
HAL_GetTick
HAL_RCC_GetHCLKFreq
