Source Block: verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@158:168@HdlIdDef

// Clock and reset

wire ref_clk_ibufg;

wire clk_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;
wire rst_125mhz_int;


Diff Content:
- 163 wire clk_125mhz_mmcm_out;
+ 163 wire clk_125mhz_mmcm_out;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga.v@102:112
// Clock and reset

wire init_clk_bufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 2:
verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@140:150
// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 390.625 MHz clock
wire clk_390mhz_int;

Clone Blocks 3:
verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@71:81
    output wire       uart_cts
);

// Clock and reset

wire sys_clk_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire clk90_125mhz_mmcm_out;

Clone Blocks 4:
verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@107:117
    input  wire       uart_cts
);

// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 5:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@93:103
    input  wire       qsfp_int_l
);

// Clock and reset

wire clk_300mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 6:
verilog-ethernet/example/ZCU106/fpga/rtl/fpga.v@77:87
// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 7:
verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@69:79
// Clock and reset

wire clk_100mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 8:
verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@60:70
    output wire       sfp_2_rs
);

// Clock and reset

wire clk_161mhz_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 9:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@93:103
    input  wire       qsfp_int_l
);

// Clock and reset

wire clk_300mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 10:
verilog-ethernet/example/AU280/fpga_10g/rtl/fpga.v@93:103
// Clock and reset

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 11:
verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@63:73
    // input  wire       qsfp_mgt_refclk_1_n
);

// Clock and reset

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 12:
verilog-ethernet/example/VCU118/fpga_25g/rtl/fpga.v@137:147
    input  wire       uart_cts
);

// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 13:
verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@70:80
    input  wire       uart_cts
);

// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 14:
verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@110:120
// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 15:
verilog-ethernet/example/fb2CG/fpga_10g/rtl/fpga.v@99:109
    input  wire       qsfp_1_intr_n
);

// Clock and reset

wire init_clk_bufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 16:
verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@71:81
    output wire       uart_cts
);

// Clock and reset

wire sys_clk_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 17:
verilog-ethernet/example/HTG9200/fpga_10g/rtl/fpga.v@156:166
    input  wire       qsfp_9_intl
);

// Clock and reset

wire ref_clk_ibufg;

wire clk_125mhz_mmcm_out;

// Internal 125 MHz clock
wire clk_125mhz_int;

Clone Blocks 18:
verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@74:84
    output wire       uart_cts
);

// Clock and reset

wire sys_clk_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 19:
verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@66:76
    output wire       sfp_2_rs
);

// Clock and reset

wire clk_100mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 20:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@96:106
// Clock and reset

wire clk_300mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 21:
verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@97:107
    input  wire       sfp_4_tx_fault
);

// Clock and reset

wire clk_200mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 22:
verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga.v@100:110
// Clock and reset

wire clk_200mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 23:
verilog-ethernet/example/AU50/fpga_10g/rtl/fpga.v@66:76
// Clock and reset

wire clk_161mhz_ref_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 24:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@137:147
    input  wire       uart_cts
);

// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 25:
verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@72:82
    input  wire       uart_cts
);

// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 26:
verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/rtl/fpga.v@96:106
// Clock and reset

wire clk_300mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 390.625 MHz clock
wire clk_390mhz_int;

Clone Blocks 27:
verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@140:150
// Clock and reset

wire clk_125mhz_ibufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

Clone Blocks 28:
verilog-ethernet/example/ZCU102/fpga/rtl/fpga.v@85:95
);

// Clock and reset

wire clk_125mhz_ibufg;
wire clk_125mhz_bufg;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

Clone Blocks 29:
verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga.v@63:73
// Clock and reset

wire clk_161mhz_int;

// Internal 125 MHz clock
wire clk_125mhz_mmcm_out;
wire clk_125mhz_int;
wire rst_125mhz_int;

// Internal 156.25 MHz clock
wire clk_156mhz_int;

