#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  8 23:26:06 2021
# Process ID: 24188
# Current directory: C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log zybo_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zybo_top.tcl
# Log file: C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.runs/synth_1/zybo_top.vds
# Journal file: C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source zybo_top.tcl -notrace
Command: synth_design -top zybo_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8732 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 875.215 ; gain = 234.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zybo_top' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_top.vhd:72]
INFO: [Synth 8-3491] module 'product_top' declared at 'C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/product_top.vhd:5' bound to instance 'top' of component 'product_top' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_top.vhd:156]
INFO: [Synth 8-638] synthesizing module 'product_top' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/product_top.vhd:54]
INFO: [Synth 8-637] synthesizing blackbox instance 'ctrl' of component 'grlib_system' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/product_top.vhd:145]
INFO: [Synth 8-637] synthesizing blackbox instance 'i2c_ctrl_inst' of component 'i2s_ctrl' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/product_top.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'product_top' (1#1) [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/product_top.vhd:54]
INFO: [Synth 8-3491] module 'zybo_glue' declared at 'C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_glue.vhd:6' bound to instance 'glue' of component 'zybo_glue' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_top.vhd:204]
INFO: [Synth 8-638] synthesizing module 'zybo_glue' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_glue.vhd:23]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_inst1' to cell 'IOBUF' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_glue.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_inst2' to cell 'IOBUF' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_glue.vhd:55]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.runs/synth_1/.Xil/Vivado-24188-DESKTOP-CESN8CA/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz_0_isntance' of component 'clk_wiz_0' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_glue.vhd:63]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.runs/synth_1/.Xil/Vivado-24188-DESKTOP-CESN8CA/realtime/clk_wiz_0_stub.vhdl:16]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_inst' to cell 'IOBUF' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_glue.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'zybo_glue' (2#1) [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_glue.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'zybo_top' (3#1) [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_top.vhd:72]
WARNING: [Synth 8-3331] design zybo_top has unconnected port iRESET
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 948.289 ; gain = 307.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.289 ; gain = 307.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 948.289 ; gain = 307.262
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 948.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_top.vhd:7]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_top.vhd:7]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_top.vhd:7]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_top.vhd:7]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_top.vhd:7]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_top.vhd:7]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_top.vhd:7]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'oRECDAT' at site K17, Terminal oRECDAT cannot be placed on K17 (IOB_X1Y126) because the pad is already occupied by terminal iCLK possibly due to user constraint [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_top.vhd:7]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1' [C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/zybo_top.vhd:7]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'glue/clk_wiz_0_isntance'
Finished Parsing XDC File [c:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'glue/clk_wiz_0_isntance'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 985.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 985.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 985.484 ; gain = 344.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 985.484 ; gain = 344.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for iCLK. (constraint file  {c:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for iCLK. (constraint file  {c:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property DONT_TOUCH = true for glue/clk_wiz_0_isntance. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 985.484 ; gain = 344.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 985.484 ; gain = 344.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design zybo_top has unconnected port iRESET
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 985.484 ; gain = 344.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.188 ; gain = 375.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1016.188 ; gain = 375.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1025.770 ; gain = 384.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1041.531 ; gain = 400.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1041.531 ; gain = 400.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1041.531 ; gain = 400.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1041.531 ; gain = 400.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1041.531 ; gain = 400.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1041.531 ; gain = 400.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |grlib_system  |         1|
|3     |i2s_ctrl      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |clk_wiz_0_bbox_2    |     1|
|2     |grlib_system_bbox_0 |     1|
|3     |i2s_ctrl_bbox_1     |     1|
|4     |LUT1                |     1|
|5     |IBUF                |     4|
|6     |IOBUF               |     3|
|7     |OBUF                |    10|
+------+--------------------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    43|
|2     |  glue   |zybo_glue   |     7|
|3     |  top    |product_top |    22|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1041.531 ; gain = 400.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1041.531 ; gain = 363.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1041.531 ; gain = 400.504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'oRECDAT' at site K17, Terminal oRECDAT cannot be placed on K17 (IOB_X1Y126) because the pad is already occupied by terminal iCLK possibly due to user constraint
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'DEFINE ME' could not be found in current part 'xc7z020clg400-1'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1048.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 2 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1048.926 ; gain = 709.262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1048.926 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bklolo/Desktop/school/UHCL/2021/Senior Project I/FPGA/project_1/project_1.runs/synth_1/zybo_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zybo_top_utilization_synth.rpt -pb zybo_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  8 23:26:38 2021...
