{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718970395939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718970395949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 21 17:16:35 2024 " "Processing started: Fri Jun 21 17:16:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718970395949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718970395949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frame_receiver -c frame_receiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off frame_receiver -c frame_receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718970395949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718970398050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718970398050 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_receiver.v(348) " "Verilog HDL information at frame_receiver.v(348): always construct contains both blocking and non-blocking assignments" {  } { { "frame_receiver.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/frame_receiver.v" 348 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718970414160 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_receiver.v(370) " "Verilog HDL information at frame_receiver.v(370): always construct contains both blocking and non-blocking assignments" {  } { { "frame_receiver.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/frame_receiver.v" 370 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718970414160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file frame_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_receiver " "Found entity 1: frame_receiver" {  } { { "frame_receiver.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/frame_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718970414170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718970414170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718970414170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718970414170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frame_receiver " "Elaborating entity \"frame_receiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718970414270 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "frame_receiver.v(279) " "Verilog HDL Case Statement information at frame_receiver.v(279): all case item expressions in this case statement are onehot" {  } { { "frame_receiver.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/frame_receiver.v" 279 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1718970414280 "|frame_receiver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "frame_receiver.v(298) " "Verilog HDL Case Statement information at frame_receiver.v(298): all case item expressions in this case statement are onehot" {  } { { "frame_receiver.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/frame_receiver.v" 298 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1718970414280 "|frame_receiver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "frame_receiver.v(317) " "Verilog HDL Case Statement information at frame_receiver.v(317): all case item expressions in this case statement are onehot" {  } { { "frame_receiver.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/frame_receiver.v" 317 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1718970414280 "|frame_receiver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "frame_receiver.v(215) " "Verilog HDL Case Statement information at frame_receiver.v(215): all case item expressions in this case statement are onehot" {  } { { "frame_receiver.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/frame_receiver.v" 215 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1718970414280 "|frame_receiver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "frame_receiver.v(403) " "Verilog HDL Case Statement information at frame_receiver.v(403): all case item expressions in this case statement are onehot" {  } { { "frame_receiver.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/frame_receiver.v" 403 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1718970414280 "|frame_receiver"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_in_LTSSM\[16\] GND " "Pin \"data_in_LTSSM\[16\]\" is stuck at GND" {  } { { "frame_receiver.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/frame_receiver.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718970415730 "|frame_receiver|data_in_LTSSM[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in_LTSSM\[17\] GND " "Pin \"data_in_LTSSM\[17\]\" is stuck at GND" {  } { { "frame_receiver.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/frame_receiver.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718970415730 "|frame_receiver|data_in_LTSSM[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in_LTSSM\[18\] GND " "Pin \"data_in_LTSSM\[18\]\" is stuck at GND" {  } { { "frame_receiver.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/frame_receiver.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718970415730 "|frame_receiver|data_in_LTSSM[18]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718970415730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718970415880 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718970416390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/output_files/frame_receiver.map.smsg " "Generated suppressed messages file G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/frame_receiver/output_files/frame_receiver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718970416430 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718970416590 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718970416590 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "803 " "Implemented 803 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718970416710 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718970416710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "663 " "Implemented 663 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718970416710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718970416710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718970416730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 21 17:16:56 2024 " "Processing ended: Fri Jun 21 17:16:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718970416730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718970416730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718970416730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718970416730 ""}
