

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling samplingf1ad30b852078960a9dbd86436544186  /home/pars/Documents/sim_9/mst_topo
Extracting PTX file and ptxas options    1: mst_topo.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_9/mst_topo
self exe links to: /home/pars/Documents/sim_9/mst_topo
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_9/mst_topo
Running md5sum using "md5sum /home/pars/Documents/sim_9/mst_topo "
self exe links to: /home/pars/Documents/sim_9/mst_topo
Extracting specific PTX file named mst_topo.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x55e08e7b467c, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_1" from 0xc to 0x14
GPGPU-Sim PTX: allocating global region for "g_mutex" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E" from 0x10b to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E" from 0x10c to 0x10d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E" from 0x10d to 0x10e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E" from 0x10e to 0x10f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x195 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20c (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x2c to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x40 to 0x44
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x44 to 0x4c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x4c to 0x54
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x54 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x60 to 0x68
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x68 to 0x6c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x90 to 0x94
GPGPU-Sim PTX: instruction assembly for function '_Z8print1x114ComponentSpace'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7dinitcsjPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z5dinitiPjS_S_PbS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '$str' ...  wrote 21 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 12 bytes
GPGPU-Sim PTX: finished loading globals (33 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' : regs=23, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_' : regs=18, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_' : regs=18, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_' : regs=22, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z5dinitiPjS_S_PbS_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z7dinitcsjPjS_' : regs=12, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z8print1x114ComponentSpace' : regs=30, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ : hostFun 0x0x55e08e7b335a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_ : hostFun 0x0x55e08e7b3063, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ : hostFun 0x0x55e08e7b2de5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ : hostFun 0x0x55e08e7b2b67, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z5dinitiPjS_S_PbS_ : hostFun 0x0x55e08e7b28f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7dinitcsjPjS_ : hostFun 0x0x55e08e7b2719, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8print1x114ComponentSpace : hostFun 0x0x55e08e7b25b3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e08e7c70a8; deviceAddress = g_mutex; deviceName = g_mutex
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global g_mutex hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e08e7b82d1; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e08e7b840c; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e08e7b840d; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e08e7b840e; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e08e7b840f; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e08e7b8410; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e08e7b8411; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e08e7b8412; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e08e7b8413; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e08e7b8414; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55e08e7b8415; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E hostVar to name mapping
Minimum Spanning Tree by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/soc-LiveJournal1.mtx
Before cleaning, the original num_vertices 4847571 num_edges 68993773
Sorting the neighbor lists... Done
Removing self loops... 518382 selfloops are removed
Removing redundent edges... 51248308 redundent edges are removed
num_vertices 4847571 num_edges 85702474
	runtime [read_graph] = 101490.492000 ms.
Calculating degree... Done
Found 1 devices
  Device[0]: GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
  Compute capability: 7.5
  Warp size: 32
  Total # SM: 30
  Total # CUDA cores: 1920
  Total amount of shared memory per block: 49152 bytes
  Total # registers per block: 65536
  Total amount of constant memory: 1073741824 bytes
  Total global memory: 2.0 GB
  Memory Clock Rate: 0.00 GHz
  Memory Bus Width: 0 bits
  Peak Memory Bandwidth: 0.00 GB/s

GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x55e08e7c70a8
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x55e08e7c70a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x55e08e7c70a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 4 bytes  to  symbol g_mutex+0 @0x100 ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77584f1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584f10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584f08..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e08e7b2719 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7dinitcsjPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2b8 (mst_topo.1.sm_75.ptx:237) @%p1 bra $L__BB1_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (mst_topo.1.sm_75.ptx:249) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z7dinitcsjPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7dinitcsjPjS_'.
GPGPU-Sim PTX: pushing kernel '_Z7dinitcsjPjS_' to stream 0, gridDim= (4734,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z7dinitcsjPjS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z7dinitcsjPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 159295
gpu_sim_insn = 82409157
gpu_ipc =     517.3368
gpu_tot_sim_cycle = 159295
gpu_tot_sim_insn = 82409157
gpu_tot_ipc =     517.3368
gpu_tot_issued_cta = 4734
gpu_occupancy = 82.4147% 
gpu_tot_occupancy = 82.4147% 
max_total_param_size = 0
gpu_stall_dramfull = 830788
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.6079
partiton_level_parallism_total  =       7.6079
partiton_level_parallism_util =      10.0837
partiton_level_parallism_util_total  =      10.0837
L2_BW  =     332.3113 GB/Sec
L2_BW_total  =     332.3113 GB/Sec
gpu_total_sim_rate=50495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54153
	L1D_cache_core[1]: Access = 40192, Miss = 40192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53821
	L1D_cache_core[2]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54161
	L1D_cache_core[3]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54155
	L1D_cache_core[4]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54157
	L1D_cache_core[5]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54153
	L1D_cache_core[6]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54161
	L1D_cache_core[7]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54162
	L1D_cache_core[8]: Access = 40192, Miss = 40192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53808
	L1D_cache_core[9]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54153
	L1D_cache_core[10]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54153
	L1D_cache_core[11]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54154
	L1D_cache_core[12]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54161
	L1D_cache_core[13]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54163
	L1D_cache_core[14]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54163
	L1D_cache_core[15]: Access = 40192, Miss = 40192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53814
	L1D_cache_core[16]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54163
	L1D_cache_core[17]: Access = 40192, Miss = 40192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53810
	L1D_cache_core[18]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54165
	L1D_cache_core[19]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54155
	L1D_cache_core[20]: Access = 40438, Miss = 40438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54153
	L1D_cache_core[21]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54158
	L1D_cache_core[22]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54154
	L1D_cache_core[23]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54146
	L1D_cache_core[24]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54161
	L1D_cache_core[25]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54159
	L1D_cache_core[26]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54149
	L1D_cache_core[27]: Access = 40192, Miss = 40192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53805
	L1D_cache_core[28]: Access = 40448, Miss = 40448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54148
	L1D_cache_core[29]: Access = 40192, Miss = 40192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53812
	L1D_total_cache_accesses = 1211894
	L1D_total_cache_misses = 1211894
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1622630
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 302974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1622630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 908920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1211894

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1622630
ctas_completed 4734, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 2844, 
gpgpu_n_tot_thrd_icount = 87256832
gpgpu_n_tot_w_icount = 2726776
gpgpu_n_stall_shd_mem = 402196
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 1211894
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 9695142
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14542848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 402196
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3557142	W0_Idle:11985781	W0_Scoreboard:214501	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:8	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2726768
single_issue_nums: WS0:681696	WS1:681696	WS2:681696	WS3:681688	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 48475760 {40:1211894,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9695152 {8:1211894,}
maxmflatency = 781 
max_icnt2mem_latency = 538 
maxmrqlatency = 2324 
max_icnt2sh_latency = 375 
averagemflatency = 436 
avg_icnt2mem_latency = 128 
avg_mrq_latency = 395 
avg_icnt2sh_latency = 12 
mrq_lat_table:20725 	353 	450 	2988 	4332 	10918 	22182 	39568 	84547 	82763 	7068 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44339 	801515 	366040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	170123 	465490 	537748 	38380 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	737895 	231663 	83830 	41315 	40251 	51442 	25020 	478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	151 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     16136     16127     15825     15830     16498     16363     16095     15991     16882     16878     16609     16613     17675     17663     15301     15305 
dram[1]:     16129     16123     15869     15920     16513     16381     16057     16067     16877     16879     16682     16704     17675     17677     15314     15333 
dram[2]:     16119     16112     15901     15839     16520     16383     16067     16061     16907     16871     16680     16625     17662     17690     15327     15326 
dram[3]:     16138     16123     15837     15829     16134     16501     16073     15905     16875     16862     16620     16655     17686     17682     15324     15316 
dram[4]:     16127     16130     15879     15919     16497     16492     16062     16007     16878     16903     16621     16610     17642     17649     15317     15306 
dram[5]:     16118     16139     15867     15850     16501     16354     16076     15953     16902     16871     16711     16709     17659     17670     15315     15307 
dram[6]:     16134     16133     15853     15852     16358     16350     15945     15965     16863     16868     16712     16741     17678     17664     15307     15404 
dram[7]:     16140     16139     15849     15927     16362     16518     15966     16085     16873     16888     16600     16597     17676     17678     15312     15311 
dram[8]:     16138     16149     15808     15807     16518     16385     16066     16078     16915     16895     16721     16620     17667     17670     15311     15299 
dram[9]:     16126     16121     15708     15814     16380     16543     16062     15989     16901     16907     16664     16690     17583     17671     15308     15309 
dram[10]:     16128     16143     15829     15831     16522     16511     15920     15993     16893     16861     16705     16689     17593     17590     15309     15317 
dram[11]:     16133     16134     15820     15693     16477     16365     15995     15968     16831     16846     16663     16705     17603     17597     15405     15310 
average row accesses per activate:
dram[0]: 13.932039 13.778846 14.019608 14.148515 13.476636 12.981982 13.333333 13.584906 13.714286 13.090909 13.333333 13.211009 13.584906 13.457944 13.647619 13.137614 
dram[1]: 14.049020 13.778846 13.609524 13.873786 13.220183 13.220183 13.090909 13.457944 13.457944 13.090909 13.211009 13.211009 13.333333 13.090909 13.518867 13.392524 
dram[2]: 14.058824 14.058824 13.240741 13.231482 13.100000 12.990991 13.333333 13.333333 13.846154 13.457944 13.333333 13.333333 13.333333 13.457944 13.778846 13.893204 
dram[3]: 14.340000 14.464646 14.148515 13.355140 13.229358 13.220183 13.333333 13.090909 13.457944 13.211009 13.090909 13.211009 13.584906 13.333333 13.518867 13.518867 
dram[4]: 13.932039 13.778846 13.873786 13.740385 13.220183 13.220183 13.457944 13.211009 13.090909 13.090909 13.090909 13.333333 13.584906 13.457944 13.778846 13.518867 
dram[5]: 13.912621 13.778846 13.119267 13.609524 13.220183 12.981982 13.457944 13.090909 13.333333 13.457944 13.457944 13.457944 13.211009 13.333333 13.647619 13.769231 
dram[6]: 14.078431 13.778846 13.481133 13.222222 13.100000 13.220183 13.090909 13.333333 13.211009 13.333333 12.972973 12.743362 13.457944 13.201835 13.518867 13.259259 
dram[7]: 13.788462 14.207921 13.481133 13.364486 13.229358 13.220183 13.333333 13.333333 12.972973 13.090909 12.972973 13.333333 13.211009 13.448598 13.392524 13.128440 
dram[8]: 14.198020 14.340000 13.471698 13.740385 13.220183 13.229358 13.333333 13.090909 12.972973 13.090909 13.333333 12.743362 13.457944 13.333333 13.769231 13.759615 
dram[9]: 13.788462 14.178218 14.019608 13.609524 12.981982 12.866072 13.090909 13.090909 13.584906 12.857142 13.090909 13.211009 13.090909 13.211009 13.657143 13.638095 
dram[10]: 14.049020 13.518867 13.619047 13.883495 12.752213 13.220183 13.211009 13.090909 13.457944 12.972973 13.211009 13.211009 13.211009 13.324074 13.657143 13.769231 
dram[11]: 14.078431 13.638095 13.740385 13.364486 12.981982 12.981982 13.333333 13.333333 13.457944 13.584906 13.211009 13.090909 13.333333 13.448598 13.769231 13.778846 
average row locality = 275916/20563 = 13.418081
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      5764      5764      5760      5760      5780      5776      5760      5760      5760      5760      5760      5760      5760      5760      5776      5776 
dram[1]:      5760      5764      5760      5760      5772      5772      5760      5760      5760      5760      5760      5760      5760      5760      5776      5780 
dram[2]:      5768      5764      5760      5760      5772      5772      5760      5760      5760      5760      5760      5760      5760      5760      5780      5776 
dram[3]:      5764      5760      5760      5760      5768      5772      5760      5760      5760      5760      5760      5760      5760      5760      5784      5780 
dram[4]:      5760      5768      5760      5760      5768      5772      5760      5760      5760      5760      5760      5760      5760      5760      5784      5780 
dram[5]:      5764      5764      5760      5760      5772      5780      5760      5760      5760      5760      5760      5760      5760      5760      5772      5772 
dram[6]:      5764      5764      5760      5760      5780      5776      5760      5760      5760      5760      5760      5760      5760      5760      5768      5772 
dram[7]:      5764      5764      5760      5760      5776      5776      5760      5760      5760      5760      5760      5760      5760      5760      5780      5772 
dram[8]:      5764      5760      5760      5760      5772      5780      5760      5760      5760      5760      5760      5760      5760      5760      5772      5772 
dram[9]:      5764      5764      5760      5764      5772      5768      5760      5760      5760      5760      5760      5760      5760      5760      5776      5780 
dram[10]:      5764      5764      5760      5760      5772      5772      5760      5760      5760      5760      5760      5760      5760      5760      5776      5780 
dram[11]:      5760      5764      5760      5752      5776      5772      5760      5760      5760      5760      5760      5760      5760      5760      5784      5780 
total dram writes = 1106736
bank skew: 5784/5752 = 1.01
chip skew: 92236/92220 = 1.00
average mf latency per bank:
dram[0]:        378       388       375       384       379       386       378       384       373       377       373       376       370       375       374       381
dram[1]:        562       540       556       537       557       541       558       539       548       530       553       534       550       530       555       535
dram[2]:        365       370       363       365       365       367       364       367       361       364       360       363       358       363       361       363
dram[3]:        559       564       554       561       562       565       557       562       551       560       550       554       546       555       548       554
dram[4]:        476       459       471       457       477       461       476       461       473       454       467       452       468       452       466       451
dram[5]:        551       520       551       520       554       519       553       520       546       515       547       519       544       515       544       513
dram[6]:        449       455       447       453       452       456       447       453       442       446       445       450       443       447       446       449
dram[7]:        366       368       361       364       361       364       361       363       355       359       357       359       357       359       359       360
dram[8]:        574       566       572       566       570       567       574       567       562       559       568       561       567       559       566       559
dram[9]:        525       517       528       517       526       519       527       520       521       514       521       513       521       514       523       515
dram[10]:        593       571       591       572       590       571       589       571       583       563       586       563       587       563       586       566
dram[11]:        404       438       405       440       404       442       403       438       399       432       396       430       399       428       397       432
maximum mf latency per bank:
dram[0]:        650       716       659       739       705       696       725       719       751       726       629       618       603       711       621       701
dram[1]:        741       707       726       733       727       713       752       720       752       723       723       713       743       736       750       714
dram[2]:        693       692       731       780       684       691       701       766       719       768       618       683       674       658       670       677
dram[3]:        718       736       735       748       717       743       750       760       729       735       712       721       717       718       723       753
dram[4]:        660       685       705       706       722       695       712       716       731       724       699       610       626       624       656       661
dram[5]:        718       715       758       738       732       695       722       714       740       735       733       682       749       698       777       689
dram[6]:        718       729       736       728       703       693       710       707       729       735       687       706       696       711       720       715
dram[7]:        715       693       733       735       698       707       711       723       727       738       652       620       663       595       664       670
dram[8]:        735       722       754       746       732       727       739       742       729       744       739       719       766       740       761       755
dram[9]:        704       684       697       705       709       697       725       716       731       737       700       707       711       691       703       682
dram[10]:        754       731       764       741       747       753       762       752       781       738       771       733       765       751       755       753
dram[11]:        707       741       711       741       713       742       715       742       730       752       692       723       687       743       695       733

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 64): 
Ready @ 159003 -   mf: uid=3244639, sid4294967295:w4294967295, part=0, addr=0xeb134c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158907), 
Ready @ 159008 -   mf: uid=3244637, sid4294967295:w4294967295, part=0, addr=0xec3bd480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158912), 
Ready @ 159016 -   mf: uid=3244647, sid4294967295:w4294967295, part=0, addr=0xec3be000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158920), 
Ready @ 159020 -   mf: uid=3244644, sid4294967295:w4294967295, part=0, addr=0xec3be080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158924), 
Ready @ 159028 -   mf: uid=3244665, sid4294967295:w4294967295, part=0, addr=0xec3ba400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158932), 
Ready @ 159033 -   mf: uid=3244656, sid4294967295:w4294967295, part=0, addr=0xec3bc880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158937), 
Ready @ 159041 -   mf: uid=3244682, sid4294967295:w4294967295, part=0, addr=0xec3bd400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158945), 
Ready @ 159045 -   mf: uid=3244667, sid4294967295:w4294967295, part=0, addr=0xec3bec80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158949), 
Ready @ 159053 -   mf: uid=3244745, sid4294967295:w4294967295, part=0, addr=0xec3bbc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158957), 
Ready @ 159058 -   mf: uid=3244683, sid4294967295:w4294967295, part=0, addr=0xec3bbc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158962), 
Ready @ 159061 -   mf: uid=3244840, sid4294967295:w4294967295, part=0, addr=0xeb134000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158965), 
Ready @ 159069 -   mf: uid=3244768, sid4294967295:w4294967295, part=0, addr=0xeb142480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158973), 
Ready @ 159070 -   mf: uid=3244897, sid4294967295:w4294967295, part=0, addr=0xec3bc800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158974), 
Ready @ 159081 -   mf: uid=3244860, sid4294967295:w4294967295, part=0, addr=0xeb134c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158985), 
Ready @ 159092 -   mf: uid=3244956, sid4294967295:w4294967295, part=0, addr=0xeb149c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158996), 
Ready @ 159103 -   mf: uid=3244919, sid4294967295:w4294967295, part=0, addr=0xeb140c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159007), 
Ready @ 159114 -   mf: uid=3245048, sid4294967295:w4294967295, part=0, addr=0xeb149000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159018), 
Ready @ 159115 -   mf: uid=3244979, sid4294967295:w4294967295, part=0, addr=0xeb149c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159019), 
Ready @ 159126 -   mf: uid=3245151, sid4294967295:w4294967295, part=0, addr=0xeb140c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159030), 
Ready @ 159128 -   mf: uid=3245070, sid4294967295:w4294967295, part=0, addr=0xeb139480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159032), 
Ready @ 159139 -   mf: uid=3245250, sid4294967295:w4294967295, part=0, addr=0xec3cf400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159043), 
Ready @ 159140 -   mf: uid=3245176, sid4294967295:w4294967295, part=0, addr=0xec3ba480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159044), 
Ready @ 159151 -   mf: uid=3245332, sid4294967295:w4294967295, part=0, addr=0xec3c0400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159055), 
Ready @ 159153 -   mf: uid=3245275, sid4294967295:w4294967295, part=0, addr=0xec3c0480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159057), 
Ready @ 159164 -   mf: uid=3245393, sid4294967295:w4294967295, part=0, addr=0xeb14f000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159068), 
Ready @ 159168 -   mf: uid=3245343, sid4294967295:w4294967295, part=0, addr=0xeb149080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159072), 
Ready @ 159173 -   mf: uid=3245582, sid4294967295:w4294967295, part=0, addr=0xeb147800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159077), 
Ready @ 159184 -   mf: uid=3245407, sid4294967295:w4294967295, part=0, addr=0xec3ce880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159088), 
Ready @ 159186 -   mf: uid=3245664, sid4294967295:w4294967295, part=0, addr=0xec3bf800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159090), 
Ready @ 159187 -   mf: uid=3245583, sid4294967295:w4294967295, part=0, addr=0xeb14fc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159091), 
Ready @ 159189 -   mf: uid=3246005, sid4294967295:w4294967295, part=0, addr=0xeb144800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159093), 
Ready @ 159190 -   mf: uid=3245677, sid4294967295:w4294967295, part=0, addr=0xeb147880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159094), 
Ready @ 159198 -   mf: uid=3246082, sid4294967295:w4294967295, part=0, addr=0xeb136400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159102), 
Ready @ 159203 -   mf: uid=3245775, sid4294967295:w4294967295, part=0, addr=0xec3bf880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159107), 
Ready @ 159211 -   mf: uid=3246177, sid4294967295:w4294967295, part=0, addr=0xeb139400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159115), 
Ready @ 159215 -   mf: uid=3245942, sid4294967295:w4294967295, part=0, addr=0xeb136480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159119), 
Ready @ 159223 -   mf: uid=3246355, sid4294967295:w4294967295, part=0, addr=0xeb148400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159127), 
Ready @ 159235 -   mf: uid=3246195, sid4294967295:w4294967295, part=0, addr=0xeb134080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159139), 
Ready @ 159237 -   mf: uid=3246514, sid4294967295:w4294967295, part=0, addr=0xec3b9800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159141), 
Ready @ 159248 -   mf: uid=3246395, sid4294967295:w4294967295, part=0, addr=0xec3b9880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159152), 
Ready @ 159250 -   mf: uid=3246684, sid4294967295:w4294967295, part=0, addr=0xeb142400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159154), 
Ready @ 159262 -   mf: uid=3246545, sid4294967295:w4294967295, part=0, addr=0xeb144880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159166), 
Ready @ 159264 -   mf: uid=3246773, sid4294967295:w4294967295, part=0, addr=0xeb143000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159168), 
Ready @ 159274 -   mf: uid=3246659, sid4294967295:w4294967295, part=0, addr=0xeb143080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159178), 
Ready @ 159285 -   mf: uid=3246920, sid4294967295:w4294967295, part=0, addr=0xeb145400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159189), 
Ready @ 159296 -   mf: uid=3246885, sid4294967295:w4294967295, part=0, addr=0xeb148480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159200), 
Ready @ 159307 -   mf: uid=3247041, sid4294967295:w4294967295, part=0, addr=0xeb14a800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159211), 
Ready @ 159318 -   mf: uid=3247178, sid4294967295:w4294967295, part=0, addr=0xeb14a880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159222), 
Ready @ 159319 -   mf: uid=3247331, sid4294967295:w4294967295, part=0, addr=0xeb146c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159223), 
Ready @ 159319 -   mf: uid=3247332, sid4294967295:w4294967295, part=0, addr=0xeb146c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159223), 
Ready @ 159320 -   mf: uid=3247492, sid4294967295:w4294967295, part=0, addr=0xeb146000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159224), 
Ready @ 159331 -   mf: uid=3247682, sid4294967295:w4294967295, part=0, addr=0xeb140080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159235), 
Ready @ 159332 -   mf: uid=3247789, sid4294967295:w4294967295, part=0, addr=0xeb140000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159236), 
Ready @ 159334 -   mf: uid=3247922, sid4294967295:w4294967295, part=0, addr=0xeb145480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159238), 
Ready @ 159345 -   mf: uid=3248041, sid4294967295:w4294967295, part=0, addr=0xeb14b400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159249), 
Ready @ 159347 -   mf: uid=3248205, sid4294967295:w4294967295, part=0, addr=0xeb14b480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159251), 
Ready @ 159348 -   mf: uid=3248390, sid4294967295:w4294967295, part=0, addr=0xeb150800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159252), 
Ready @ 159350 -   mf: uid=3248585, sid4294967295:w4294967295, part=0, addr=0xeb150880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159254), 
Ready @ 159351 -   mf: uid=3249097, sid4294967295:w4294967295, part=0, addr=0xeb151400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159255), 
Ready @ 159364 -   mf: uid=3248932, sid4294967295:w4294967295, part=0, addr=0xeb146080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159268), 
Ready @ 159365 -   mf: uid=3254878, sid4294967295:w4294967295, part=0, addr=0xeb143c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159269), 
Ready @ 159376 -   mf: uid=3250535, sid4294967295:w4294967295, part=0, addr=0xeb151480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159280), 
Ready @ 159378 -   mf: uid=3254901, sid4294967295:w4294967295, part=0, addr=0xec3c1000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159282), 
Ready @ 159387 -   mf: uid=3254896, sid4294967295:w4294967295, part=0, addr=0xec3c5880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159291), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=408505 n_nop=313348 n_act=1701 n_pre=1685 n_ref_event=0 n_req=23059 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=91953 bw_util=0.9004
n_activity=368065 dram_eff=0.9993
bk0: 0a 200010i bk1: 0a 195992i bk2: 0a 182475i bk3: 0a 174050i bk4: 0a 199047i bk5: 0a 189402i bk6: 0a 176095i bk7: 0a 165242i bk8: 0a 207670i bk9: 0a 194303i bk10: 0a 179103i bk11: 0a 169040i bk12: 0a 198125i bk13: 0a 192166i bk14: 0a 177661i bk15: 0a 168712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926027
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.926027
Bank_Level_Parallism = 9.754208
Bank_Level_Parallism_Col = 9.554164
Bank_Level_Parallism_Ready = 6.978780
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.985940 

BW Util details:
bwutil = 0.900386 
total_CMD = 408505 
util_bw = 367810 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 40547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 57 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 160 
rwq = 0 
CCDLc_limit_alone = 160 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 408505 
n_nop = 313348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 91953 
n_act = 1701 
n_pre = 1685 
n_ref = 0 
n_req = 23059 
total_req = 91953 

Dual Bus Interface Util: 
issued_total_row = 3386 
issued_total_col = 91953 
Row_Bus_Util =  0.008289 
CoL_Bus_Util = 0.225096 
Either_Row_CoL_Bus_Util = 0.232940 
Issued_on_Two_Bus_Simul_Util = 0.000446 
issued_two_Eff = 0.001913 
queue_avg = 57.065102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0651
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 30): 
Ready @ 159212 -   mf: uid=3245924, sid4294967295:w4294967295, part=1, addr=0xeb138900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159116), 
Ready @ 159214 -   mf: uid=3245870, sid4294967295:w4294967295, part=1, addr=0xec3b8180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159118), 
Ready @ 159218 -   mf: uid=3245982, sid4294967295:w4294967295, part=1, addr=0xec3bf900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159122), 
Ready @ 159229 -   mf: uid=3245886, sid4294967295:w4294967295, part=1, addr=0xeb137180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159133), 
Ready @ 159240 -   mf: uid=3246103, sid4294967295:w4294967295, part=1, addr=0xeb137100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159144), 
Ready @ 159242 -   mf: uid=3245896, sid4294967295:w4294967295, part=1, addr=0xec3bc980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159146), 
Ready @ 159253 -   mf: uid=3246157, sid4294967295:w4294967295, part=1, addr=0xec3bc900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159157), 
Ready @ 159254 -   mf: uid=3245911, sid4294967295:w4294967295, part=1, addr=0xeb143180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159158), 
Ready @ 159265 -   mf: uid=3246243, sid4294967295:w4294967295, part=1, addr=0xeb143100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159169), 
Ready @ 159267 -   mf: uid=3246083, sid4294967295:w4294967295, part=1, addr=0xeb141980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159171), 
Ready @ 159278 -   mf: uid=3246396, sid4294967295:w4294967295, part=1, addr=0xec3ba500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159182), 
Ready @ 159279 -   mf: uid=3246397, sid4294967295:w4294967295, part=1, addr=0xeb140d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159183), 
Ready @ 159290 -   mf: uid=3246730, sid4294967295:w4294967295, part=1, addr=0xeb141900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159194), 
Ready @ 159301 -   mf: uid=3247042, sid4294967295:w4294967295, part=1, addr=0xec3be180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159205), 
Ready @ 159312 -   mf: uid=3247308, sid4294967295:w4294967295, part=1, addr=0xec3be100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159216), 
Ready @ 159323 -   mf: uid=3247579, sid4294967295:w4294967295, part=1, addr=0xec3bbd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159227), 
Ready @ 159334 -   mf: uid=3247813, sid4294967295:w4294967295, part=1, addr=0xec3bd500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159238), 
Ready @ 159342 -   mf: uid=3247869, sid4294967295:w4294967295, part=1, addr=0xeb134d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159246), 
Ready @ 159343 -   mf: uid=3248138, sid4294967295:w4294967295, part=1, addr=0xeb140d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159247), 
Ready @ 159344 -   mf: uid=3248169, sid4294967295:w4294967295, part=1, addr=0xeb149180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159248), 
Ready @ 159346 -   mf: uid=3248634, sid4294967295:w4294967295, part=1, addr=0xec3bbd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159250), 
Ready @ 159348 -   mf: uid=3248800, sid4294967295:w4294967295, part=1, addr=0xeb142580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159252), 
Ready @ 159348 -   mf: uid=3249403, sid4294967295:w4294967295, part=1, addr=0xeb134100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159252), 
Ready @ 159359 -   mf: uid=3249404, sid4294967295:w4294967295, part=1, addr=0xec3bd580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159263), 
Ready @ 159360 -   mf: uid=3249739, sid4294967295:w4294967295, part=1, addr=0xeb149d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159264), 
Ready @ 159363 -   mf: uid=3250151, sid4294967295:w4294967295, part=1, addr=0xec3bed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159267), 
Ready @ 159371 -   mf: uid=3250270, sid4294967295:w4294967295, part=1, addr=0xeb149100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159275), 
Ready @ 159376 -   mf: uid=3251004, sid4294967295:w4294967295, part=1, addr=0xec3ba580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159280), 
Ready @ 159377 -   mf: uid=3251124, sid4294967295:w4294967295, part=1, addr=0xeb146d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159281), 
Ready @ 159382 -   mf: uid=3251703, sid4294967295:w4294967295, part=1, addr=0xeb151580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159286), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=408505 n_nop=313359 n_act=1714 n_pre=1699 n_ref_event=0 n_req=23056 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=91939 bw_util=0.9002
n_activity=368061 dram_eff=0.9992
bk0: 0a 202119i bk1: 0a 190774i bk2: 0a 180014i bk3: 0a 169700i bk4: 0a 199631i bk5: 0a 185066i bk6: 0a 173968i bk7: 0a 164582i bk8: 0a 201636i bk9: 0a 192888i bk10: 0a 174844i bk11: 0a 168156i bk12: 0a 200034i bk13: 0a 189573i bk14: 0a 176218i bk15: 0a 170578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925409
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.925409
Bank_Level_Parallism = 9.836475
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.043211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.900248 
total_CMD = 408505 
util_bw = 367755 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 40601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 59 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 408505 
n_nop = 313359 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 91939 
n_act = 1714 
n_pre = 1699 
n_ref = 0 
n_req = 23056 
total_req = 91939 

Dual Bus Interface Util: 
issued_total_row = 3413 
issued_total_col = 91939 
Row_Bus_Util =  0.008355 
CoL_Bus_Util = 0.225062 
Either_Row_CoL_Bus_Util = 0.232913 
Issued_on_Two_Bus_Simul_Util = 0.000504 
issued_two_Eff = 0.002165 
queue_avg = 57.104370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1044
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 72): 
Ready @ 158948 -   mf: uid=3244612, sid4294967295:w4294967295, part=2, addr=0xec3c2a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158852), 
Ready @ 158949 -   mf: uid=3244668, sid4294967295:w4294967295, part=2, addr=0xec3bfa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158853), 
Ready @ 158959 -   mf: uid=3244624, sid4294967295:w4294967295, part=2, addr=0xec3c1e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158863), 
Ready @ 158961 -   mf: uid=3244684, sid4294967295:w4294967295, part=2, addr=0xeb138a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158865), 
Ready @ 158972 -   mf: uid=3244636, sid4294967295:w4294967295, part=2, addr=0xeb137e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158876), 
Ready @ 158974 -   mf: uid=3244746, sid4294967295:w4294967295, part=2, addr=0xeb142600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158878), 
Ready @ 158985 -   mf: uid=3244643, sid4294967295:w4294967295, part=2, addr=0xec3b8e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158889), 
Ready @ 158986 -   mf: uid=3244841, sid4294967295:w4294967295, part=2, addr=0xec3be200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158890), 
Ready @ 158997 -   mf: uid=3244655, sid4294967295:w4294967295, part=2, addr=0xec3bfa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158901), 
Ready @ 158999 -   mf: uid=3244898, sid4294967295:w4294967295, part=2, addr=0xec3b8e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158903), 
Ready @ 159002 -   mf: uid=3244662, sid4294967295:w4294967295, part=2, addr=0xeb135a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158906), 
Ready @ 159013 -   mf: uid=3244938, sid4294967295:w4294967295, part=2, addr=0xeb134200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158917), 
Ready @ 159024 -   mf: uid=3244675, sid4294967295:w4294967295, part=2, addr=0xec3b8280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158928), 
Ready @ 159035 -   mf: uid=3245025, sid4294967295:w4294967295, part=2, addr=0xec3bca00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158939), 
Ready @ 159046 -   mf: uid=3244726, sid4294967295:w4294967295, part=2, addr=0xeb138a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158950), 
Ready @ 159047 -   mf: uid=3245177, sid4294967295:w4294967295, part=2, addr=0xec3bee00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158951), 
Ready @ 159058 -   mf: uid=3244817, sid4294967295:w4294967295, part=2, addr=0xeb142680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158962), 
Ready @ 159060 -   mf: uid=3245310, sid4294967295:w4294967295, part=2, addr=0xec3bd600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158964), 
Ready @ 159071 -   mf: uid=3244899, sid4294967295:w4294967295, part=2, addr=0xec3bbe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158975), 
Ready @ 159072 -   mf: uid=3245356, sid4294967295:w4294967295, part=2, addr=0xec3ba600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158976), 
Ready @ 159083 -   mf: uid=3244939, sid4294967295:w4294967295, part=2, addr=0xeb134e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158987), 
Ready @ 159085 -   mf: uid=3245485, sid4294967295:w4294967295, part=2, addr=0xeb151600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158989), 
Ready @ 159096 -   mf: uid=3245049, sid4294967295:w4294967295, part=2, addr=0xeb141a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159000), 
Ready @ 159106 -   mf: uid=3245841, sid4294967295:w4294967295, part=2, addr=0xeb143200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159010), 
Ready @ 159117 -   mf: uid=3245153, sid4294967295:w4294967295, part=2, addr=0xeb148680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159021), 
Ready @ 159125 -   mf: uid=3245879, sid4294967295:w4294967295, part=2, addr=0xeb134e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159029), 
Ready @ 159127 -   mf: uid=3245380, sid4294967295:w4294967295, part=2, addr=0xec3bee80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159031), 
Ready @ 159128 -   mf: uid=3245901, sid4294967295:w4294967295, part=2, addr=0xeb149e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159032), 
Ready @ 159130 -   mf: uid=3245435, sid4294967295:w4294967295, part=2, addr=0xec3ba680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159034), 
Ready @ 159131 -   mf: uid=3245925, sid4294967295:w4294967295, part=2, addr=0xec3bbe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159035), 
Ready @ 159133 -   mf: uid=3245518, sid4294967295:w4294967295, part=2, addr=0xec3bd680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159037), 
Ready @ 159144 -   mf: uid=3245966, sid4294967295:w4294967295, part=2, addr=0xeb146e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159048), 
Ready @ 159145 -   mf: uid=3245616, sid4294967295:w4294967295, part=2, addr=0xeb151680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159049), 
Ready @ 159156 -   mf: uid=3246084, sid4294967295:w4294967295, part=2, addr=0xeb141a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159060), 
Ready @ 159158 -   mf: uid=3245943, sid4294967295:w4294967295, part=2, addr=0xec3be280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159062), 
Ready @ 159169 -   mf: uid=3246141, sid4294967295:w4294967295, part=2, addr=0xeb140e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159073), 
Ready @ 159170 -   mf: uid=3246006, sid4294967295:w4294967295, part=2, addr=0xeb149e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159074), 
Ready @ 159181 -   mf: uid=3246356, sid4294967295:w4294967295, part=2, addr=0xeb144a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159085), 
Ready @ 159183 -   mf: uid=3246131, sid4294967295:w4294967295, part=2, addr=0xeb144a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159087), 
Ready @ 159184 -   mf: uid=3246546, sid4294967295:w4294967295, part=2, addr=0xeb14b600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159088), 
Ready @ 159189 -   mf: uid=3246196, sid4294967295:w4294967295, part=2, addr=0xeb143e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159093), 
Ready @ 159200 -   mf: uid=3246660, sid4294967295:w4294967295, part=2, addr=0xeb148600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159104), 
Ready @ 159211 -   mf: uid=3246357, sid4294967295:w4294967295, part=2, addr=0xeb149280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159115), 
Ready @ 159222 -   mf: uid=3246752, sid4294967295:w4294967295, part=2, addr=0xeb145600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159126), 
Ready @ 159233 -   mf: uid=3246547, sid4294967295:w4294967295, part=2, addr=0xeb146e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159137), 
Ready @ 159244 -   mf: uid=3246857, sid4294967295:w4294967295, part=2, addr=0xeb14f200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159148), 
Ready @ 159255 -   mf: uid=3246661, sid4294967295:w4294967295, part=2, addr=0xeb14b680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159159), 
Ready @ 159256 -   mf: uid=3246981, sid4294967295:w4294967295, part=2, addr=0xeb149200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159160), 
Ready @ 159267 -   mf: uid=3246774, sid4294967295:w4294967295, part=2, addr=0xeb140e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159171), 
Ready @ 159269 -   mf: uid=3247100, sid4294967295:w4294967295, part=2, addr=0xeb14fe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159173), 
Ready @ 159280 -   mf: uid=3246886, sid4294967295:w4294967295, part=2, addr=0xec3c0680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159184), 
Ready @ 159281 -   mf: uid=3247179, sid4294967295:w4294967295, part=2, addr=0xeb14aa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159185), 
Ready @ 159292 -   mf: uid=3247043, sid4294967295:w4294967295, part=2, addr=0xeb14aa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159196), 
Ready @ 159294 -   mf: uid=3247253, sid4294967295:w4294967295, part=2, addr=0xeb147a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159198), 
Ready @ 159305 -   mf: uid=3247180, sid4294967295:w4294967295, part=2, addr=0xeb14fe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159209), 
Ready @ 159312 -   mf: uid=3247394, sid4294967295:w4294967295, part=2, addr=0xec3c0600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159216), 
Ready @ 159314 -   mf: uid=3247309, sid4294967295:w4294967295, part=2, addr=0xeb14f280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159218), 
Ready @ 159315 -   mf: uid=3247564, sid4294967295:w4294967295, part=2, addr=0xeb146200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159219), 
Ready @ 159317 -   mf: uid=3247450, sid4294967295:w4294967295, part=2, addr=0xeb146280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159221), 
Ready @ 159319 -   mf: uid=3247988, sid4294967295:w4294967295, part=2, addr=0xeb150a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159223), 
Ready @ 159320 -   mf: uid=3247580, sid4294967295:w4294967295, part=2, addr=0xeb147a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159224), 
Ready @ 159321 -   mf: uid=3254885, sid4294967295:w4294967295, part=2, addr=0xec3c4200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159225), 
Ready @ 159321 -   mf: uid=3247790, sid4294967295:w4294967295, part=2, addr=0xeb150a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159225), 
Ready @ 159334 -   mf: uid=3254894, sid4294967295:w4294967295, part=2, addr=0xec3c5a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159238), 
Ready @ 159348 -   mf: uid=3254904, sid4294967295:w4294967295, part=2, addr=0xec3c4280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159252), 
Ready @ 159349 -   mf: uid=3254948, sid4294967295:w4294967295, part=2, addr=0xec3c3600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159253), 
Ready @ 159350 -   mf: uid=3254942, sid4294967295:w4294967295, part=2, addr=0xeb14e680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159254), 
Ready @ 159361 -   mf: uid=3254954, sid4294967295:w4294967295, part=2, addr=0xeb14da00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159265), 
Ready @ 159364 -   mf: uid=3254958, sid4294967295:w4294967295, part=2, addr=0xec3c3680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159268), 
Ready @ 159375 -   mf: uid=3254977, sid4294967295:w4294967295, part=2, addr=0xec3c1200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159279), 
Ready @ 159379 -   mf: uid=3254970, sid4294967295:w4294967295, part=2, addr=0xec3c4e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159283), 
Ready @ 159390 -   mf: uid=3254986, sid4294967295:w4294967295, part=2, addr=0xec3c4e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159294), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=408505 n_nop=313361 n_act=1706 n_pre=1690 n_ref_event=0 n_req=23058 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=91950 bw_util=0.9004
n_activity=368133 dram_eff=0.9991
bk0: 0a 202634i bk1: 0a 190105i bk2: 0a 180846i bk3: 0a 175097i bk4: 0a 196554i bk5: 0a 189817i bk6: 0a 171716i bk7: 0a 166173i bk8: 0a 201041i bk9: 0a 193282i bk10: 0a 174080i bk11: 0a 165984i bk12: 0a 199437i bk13: 0a 191632i bk14: 0a 177361i bk15: 0a 170161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925807
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.925807
Bank_Level_Parallism = 9.817742
Bank_Level_Parallism_Col = 9.616566
Bank_Level_Parallism_Ready = 7.028148
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.984771 

BW Util details:
bwutil = 0.900356 
total_CMD = 408505 
util_bw = 367798 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 40547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 154 
rwq = 0 
CCDLc_limit_alone = 154 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 408505 
n_nop = 313361 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 91950 
n_act = 1706 
n_pre = 1690 
n_ref = 0 
n_req = 23058 
total_req = 91950 

Dual Bus Interface Util: 
issued_total_row = 3396 
issued_total_col = 91950 
Row_Bus_Util =  0.008313 
CoL_Bus_Util = 0.225089 
Either_Row_CoL_Bus_Util = 0.232908 
Issued_on_Two_Bus_Simul_Util = 0.000494 
issued_two_Eff = 0.002123 
queue_avg = 57.079540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0795
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 159232 -   mf: uid=3247948, sid4294967295:w4294967295, part=3, addr=0xeb144b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159136), 
Ready @ 159240 -   mf: uid=3247422, sid4294967295:w4294967295, part=3, addr=0xeb139700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159144), 
Ready @ 159251 -   mf: uid=3248042, sid4294967295:w4294967295, part=3, addr=0xeb137380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159155), 
Ready @ 159259 -   mf: uid=3247581, sid4294967295:w4294967295, part=3, addr=0xeb144b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159163), 
Ready @ 159270 -   mf: uid=3248263, sid4294967295:w4294967295, part=3, addr=0xeb145780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159174), 
Ready @ 159281 -   mf: uid=3247731, sid4294967295:w4294967295, part=3, addr=0xeb145700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159185), 
Ready @ 159285 -   mf: uid=3248435, sid4294967295:w4294967295, part=3, addr=0xeb142780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159189), 
Ready @ 159287 -   mf: uid=3247895, sid4294967295:w4294967295, part=3, addr=0xec3c0700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159191), 
Ready @ 159292 -   mf: uid=3248636, sid4294967295:w4294967295, part=3, addr=0xeb140f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159196), 
Ready @ 159293 -   mf: uid=3247989, sid4294967295:w4294967295, part=3, addr=0xec3b8f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159197), 
Ready @ 159306 -   mf: uid=3248849, sid4294967295:w4294967295, part=3, addr=0xeb143f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159210), 
Ready @ 159310 -   mf: uid=3248102, sid4294967295:w4294967295, part=3, addr=0xeb143f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159214), 
Ready @ 159318 -   mf: uid=3249043, sid4294967295:w4294967295, part=3, addr=0xec3b8f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159222), 
Ready @ 159319 -   mf: uid=3248235, sid4294967295:w4294967295, part=3, addr=0xeb142700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159223), 
Ready @ 159323 -   mf: uid=3249275, sid4294967295:w4294967295, part=3, addr=0xeb137f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159227), 
Ready @ 159331 -   mf: uid=3248434, sid4294967295:w4294967295, part=3, addr=0xeb141b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159235), 
Ready @ 159331 -   mf: uid=3249520, sid4294967295:w4294967295, part=3, addr=0xeb138b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159235), 
Ready @ 159335 -   mf: uid=3248635, sid4294967295:w4294967295, part=3, addr=0xec3b8300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159239), 
Ready @ 159338 -   mf: uid=3249806, sid4294967295:w4294967295, part=3, addr=0xeb148780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159242), 
Ready @ 159342 -   mf: uid=3248848, sid4294967295:w4294967295, part=3, addr=0xeb148700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159246), 
Ready @ 159353 -   mf: uid=3250152, sid4294967295:w4294967295, part=3, addr=0xeb141b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159257), 
Ready @ 159359 -   mf: uid=3249042, sid4294967295:w4294967295, part=3, addr=0xec3bb300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159263), 
Ready @ 159367 -   mf: uid=3250409, sid4294967295:w4294967295, part=3, addr=0xec3bb380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159271), 
Ready @ 159372 -   mf: uid=3249858, sid4294967295:w4294967295, part=3, addr=0xeb138b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159276), 
Ready @ 159379 -   mf: uid=3250652, sid4294967295:w4294967295, part=3, addr=0xec3bbf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159283), 
Ready @ 159390 -   mf: uid=3251179, sid4294967295:w4294967295, part=3, addr=0xec3be300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159294), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=408505 n_nop=313338 n_act=1704 n_pre=1688 n_ref_event=0 n_req=23057 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=91948 bw_util=0.9003
n_activity=368086 dram_eff=0.9992
bk0: 0a 197758i bk1: 0a 189571i bk2: 0a 177917i bk3: 0a 169298i bk4: 0a 198253i bk5: 0a 189765i bk6: 0a 177659i bk7: 0a 170144i bk8: 0a 206942i bk9: 0a 195128i bk10: 0a 175173i bk11: 0a 165197i bk12: 0a 198570i bk13: 0a 190517i bk14: 0a 178415i bk15: 0a 173318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925891
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.925891
Bank_Level_Parallism = 9.797780
Bank_Level_Parallism_Col = 9.598153
Bank_Level_Parallism_Ready = 7.014829
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.987170 

BW Util details:
bwutil = 0.900337 
total_CMD = 408505 
util_bw = 367790 
Wasted_Col = 135 
Wasted_Row = 0 
Idle = 40580 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 140 
rwq = 0 
CCDLc_limit_alone = 140 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 408505 
n_nop = 313338 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 91948 
n_act = 1704 
n_pre = 1688 
n_ref = 0 
n_req = 23057 
total_req = 91948 

Dual Bus Interface Util: 
issued_total_row = 3392 
issued_total_col = 91948 
Row_Bus_Util =  0.008303 
CoL_Bus_Util = 0.225084 
Either_Row_CoL_Bus_Util = 0.232964 
Issued_on_Two_Bus_Simul_Util = 0.000423 
issued_two_Eff = 0.001818 
queue_avg = 57.067513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 42): 
Ready @ 159141 -   mf: uid=3245357, sid4294967295:w4294967295, part=4, addr=0xec3ba800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159045), 
Ready @ 159146 -   mf: uid=3244673, sid4294967295:w4294967295, part=4, addr=0xec3c0880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159050), 
Ready @ 159154 -   mf: uid=3245449, sid4294967295:w4294967295, part=4, addr=0xec3bc000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159058), 
Ready @ 159158 -   mf: uid=3244707, sid4294967295:w4294967295, part=4, addr=0xeb139880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159062), 
Ready @ 159166 -   mf: uid=3245519, sid4294967295:w4294967295, part=4, addr=0xec3b9c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159070), 
Ready @ 159171 -   mf: uid=3244790, sid4294967295:w4294967295, part=4, addr=0xec3bcc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159075), 
Ready @ 159179 -   mf: uid=3245617, sid4294967295:w4294967295, part=4, addr=0xeb144c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159083), 
Ready @ 159183 -   mf: uid=3244900, sid4294967295:w4294967295, part=4, addr=0xeb137480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159087), 
Ready @ 159191 -   mf: uid=3245678, sid4294967295:w4294967295, part=4, addr=0xeb145800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159095), 
Ready @ 159196 -   mf: uid=3245027, sid4294967295:w4294967295, part=4, addr=0xeb141c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159100), 
Ready @ 159207 -   mf: uid=3245731, sid4294967295:w4294967295, part=4, addr=0xec3c0800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159111), 
Ready @ 159208 -   mf: uid=3245293, sid4294967295:w4294967295, part=4, addr=0xec3bb480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159112), 
Ready @ 159219 -   mf: uid=3245784, sid4294967295:w4294967295, part=4, addr=0xeb137400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159123), 
Ready @ 159221 -   mf: uid=3245486, sid4294967295:w4294967295, part=4, addr=0xeb146480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159125), 
Ready @ 159228 -   mf: uid=3245824, sid4294967295:w4294967295, part=4, addr=0xeb140400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159132), 
Ready @ 159239 -   mf: uid=3245704, sid4294967295:w4294967295, part=4, addr=0xeb140480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159143), 
Ready @ 159247 -   mf: uid=3245853, sid4294967295:w4294967295, part=4, addr=0xeb144000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159151), 
Ready @ 159249 -   mf: uid=3245825, sid4294967295:w4294967295, part=4, addr=0xeb14ac80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159153), 
Ready @ 159260 -   mf: uid=3245880, sid4294967295:w4294967295, part=4, addr=0xeb141c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159164), 
Ready @ 159261 -   mf: uid=3245887, sid4294967295:w4294967295, part=4, addr=0xeb150c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159165), 
Ready @ 159272 -   mf: uid=3245897, sid4294967295:w4294967295, part=4, addr=0xec3b9000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159176), 
Ready @ 159274 -   mf: uid=3245898, sid4294967295:w4294967295, part=4, addr=0xec3bd880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159178), 
Ready @ 159285 -   mf: uid=3245931, sid4294967295:w4294967295, part=4, addr=0xeb14ac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159189), 
Ready @ 159286 -   mf: uid=3246858, sid4294967295:w4294967295, part=4, addr=0xeb143480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159190), 
Ready @ 159299 -   mf: uid=3246132, sid4294967295:w4294967295, part=4, addr=0xec3b8400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159203), 
Ready @ 159310 -   mf: uid=3247101, sid4294967295:w4294967295, part=4, addr=0xec3b8480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159214), 
Ready @ 159311 -   mf: uid=3246515, sid4294967295:w4294967295, part=4, addr=0xec3be400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159215), 
Ready @ 159314 -   mf: uid=3247222, sid4294967295:w4294967295, part=4, addr=0xeb14b880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159218), 
Ready @ 159325 -   mf: uid=3246887, sid4294967295:w4294967295, part=4, addr=0xeb147000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159229), 
Ready @ 159330 -   mf: uid=3247311, sid4294967295:w4294967295, part=4, addr=0xeb138c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159234), 
Ready @ 159331 -   mf: uid=3247044, sid4294967295:w4294967295, part=4, addr=0xec3bfc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159235), 
Ready @ 159336 -   mf: uid=3247423, sid4294967295:w4294967295, part=4, addr=0xec3c2080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159240), 
Ready @ 159336 -   mf: uid=3247565, sid4294967295:w4294967295, part=4, addr=0xeb151800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159240), 
Ready @ 159345 -   mf: uid=3247582, sid4294967295:w4294967295, part=4, addr=0xeb142880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159249), 
Ready @ 159347 -   mf: uid=3248264, sid4294967295:w4294967295, part=4, addr=0xeb143400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159251), 
Ready @ 159347 -   mf: uid=3247758, sid4294967295:w4294967295, part=4, addr=0xec3b9080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159251), 
Ready @ 159358 -   mf: uid=3248539, sid4294967295:w4294967295, part=4, addr=0xeb138c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159262), 
Ready @ 159361 -   mf: uid=3248206, sid4294967295:w4294967295, part=4, addr=0xeb148880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159265), 
Ready @ 159366 -   mf: uid=3248801, sid4294967295:w4294967295, part=4, addr=0xeb14b800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159270), 
Ready @ 159370 -   mf: uid=3249405, sid4294967295:w4294967295, part=4, addr=0xec3bf080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159274), 
Ready @ 159383 -   mf: uid=3249932, sid4294967295:w4294967295, part=4, addr=0xeb142800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159287), 
Ready @ 159384 -   mf: uid=3250707, sid4294967295:w4294967295, part=4, addr=0xeb14a080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159288), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=408505 n_nop=313348 n_act=1709 n_pre=1693 n_ref_event=0 n_req=23058 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=91949 bw_util=0.9003
n_activity=368090 dram_eff=0.9992
bk0: 0a 200491i bk1: 0a 186230i bk2: 0a 175295i bk3: 0a 164763i bk4: 0a 194203i bk5: 0a 185508i bk6: 0a 170688i bk7: 0a 163009i bk8: 0a 201515i bk9: 0a 193553i bk10: 0a 175795i bk11: 0a 165565i bk12: 0a 200327i bk13: 0a 192610i bk14: 0a 182276i bk15: 0a 173153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925676
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.925676
Bank_Level_Parallism = 9.874346
Bank_Level_Parallism_Col = 9.672359
Bank_Level_Parallism_Ready = 7.063490
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.986067 

BW Util details:
bwutil = 0.900346 
total_CMD = 408505 
util_bw = 367793 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 40511 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 60 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 221 
rwq = 0 
CCDLc_limit_alone = 221 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 408505 
n_nop = 313348 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 91949 
n_act = 1709 
n_pre = 1693 
n_ref = 0 
n_req = 23058 
total_req = 91949 

Dual Bus Interface Util: 
issued_total_row = 3402 
issued_total_col = 91949 
Row_Bus_Util =  0.008328 
CoL_Bus_Util = 0.225087 
Either_Row_CoL_Bus_Util = 0.232940 
Issued_on_Two_Bus_Simul_Util = 0.000475 
issued_two_Eff = 0.002039 
queue_avg = 57.074081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0741
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 30): 
Ready @ 159214 -   mf: uid=3245776, sid4294967295:w4294967295, part=5, addr=0xeb135d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159118), 
Ready @ 159216 -   mf: uid=3246063, sid4294967295:w4294967295, part=5, addr=0xec3bc100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159120), 
Ready @ 159227 -   mf: uid=3245812, sid4294967295:w4294967295, part=5, addr=0xeb136980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159131), 
Ready @ 159228 -   mf: uid=3246133, sid4294967295:w4294967295, part=5, addr=0xeb136900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159132), 
Ready @ 159239 -   mf: uid=3245844, sid4294967295:w4294967295, part=5, addr=0xeb14ad80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159143), 
Ready @ 159241 -   mf: uid=3246219, sid4294967295:w4294967295, part=5, addr=0xeb135100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159145), 
Ready @ 159252 -   mf: uid=3245902, sid4294967295:w4294967295, part=5, addr=0xec3bd980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159156), 
Ready @ 159253 -   mf: uid=3246358, sid4294967295:w4294967295, part=5, addr=0xeb135d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159157), 
Ready @ 159255 -   mf: uid=3246158, sid4294967295:w4294967295, part=5, addr=0xeb140580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159159), 
Ready @ 159263 -   mf: uid=3246581, sid4294967295:w4294967295, part=5, addr=0xec3bb500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159167), 
Ready @ 159271 -   mf: uid=3246614, sid4294967295:w4294967295, part=5, addr=0xec3c2180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159175), 
Ready @ 159282 -   mf: uid=3246685, sid4294967295:w4294967295, part=5, addr=0xeb137500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159186), 
Ready @ 159286 -   mf: uid=3246704, sid4294967295:w4294967295, part=5, addr=0xeb137580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159190), 
Ready @ 159287 -   mf: uid=3246955, sid4294967295:w4294967295, part=5, addr=0xeb14ad00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159191), 
Ready @ 159297 -   mf: uid=3247045, sid4294967295:w4294967295, part=5, addr=0xec3bcd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159201), 
Ready @ 159299 -   mf: uid=3247312, sid4294967295:w4294967295, part=5, addr=0xeb142900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159203), 
Ready @ 159310 -   mf: uid=3247277, sid4294967295:w4294967295, part=5, addr=0xeb142980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159214), 
Ready @ 159311 -   mf: uid=3247424, sid4294967295:w4294967295, part=5, addr=0xeb140500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159215), 
Ready @ 159312 -   mf: uid=3247636, sid4294967295:w4294967295, part=5, addr=0xeb135180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159216), 
Ready @ 159322 -   mf: uid=3247652, sid4294967295:w4294967295, part=5, addr=0xec3b9100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159226), 
Ready @ 159333 -   mf: uid=3247896, sid4294967295:w4294967295, part=5, addr=0xec3bfd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159237), 
Ready @ 159335 -   mf: uid=3247923, sid4294967295:w4294967295, part=5, addr=0xec3cf900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159239), 
Ready @ 159345 -   mf: uid=3247990, sid4294967295:w4294967295, part=5, addr=0xeb14a180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159249), 
Ready @ 159353 -   mf: uid=3248207, sid4294967295:w4294967295, part=5, addr=0xec3b8500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159257), 
Ready @ 159358 -   mf: uid=3248745, sid4294967295:w4294967295, part=5, addr=0xeb146580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159262), 
Ready @ 159366 -   mf: uid=3248802, sid4294967295:w4294967295, part=5, addr=0xeb146500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159270), 
Ready @ 159372 -   mf: uid=3249461, sid4294967295:w4294967295, part=5, addr=0xec3cf980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159276), 
Ready @ 159374 -   mf: uid=3249740, sid4294967295:w4294967295, part=5, addr=0xec3bd900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159278), 
Ready @ 159384 -   mf: uid=3250474, sid4294967295:w4294967295, part=5, addr=0xec3ced80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159288), 
Ready @ 159386 -   mf: uid=3250536, sid4294967295:w4294967295, part=5, addr=0xec3bfd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159290), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=408505 n_nop=313370 n_act=1713 n_pre=1697 n_ref_event=0 n_req=23056 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=91943 bw_util=0.9003
n_activity=368097 dram_eff=0.9991
bk0: 0a 199152i bk1: 0a 190321i bk2: 0a 181407i bk3: 0a 173286i bk4: 0a 198826i bk5: 0a 187837i bk6: 0a 174721i bk7: 0a 167320i bk8: 0a 205688i bk9: 0a 194557i bk10: 0a 175419i bk11: 0a 167627i bk12: 0a 196287i bk13: 0a 187424i bk14: 0a 175978i bk15: 0a 165756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925496
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.925496
Bank_Level_Parallism = 9.829824
Bank_Level_Parallism_Col = 9.626364
Bank_Level_Parallism_Ready = 7.029428
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.984353 

BW Util details:
bwutil = 0.900288 
total_CMD = 408505 
util_bw = 367769 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 40541 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 76 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 408505 
n_nop = 313370 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 91943 
n_act = 1713 
n_pre = 1697 
n_ref = 0 
n_req = 23056 
total_req = 91943 

Dual Bus Interface Util: 
issued_total_row = 3410 
issued_total_col = 91943 
Row_Bus_Util =  0.008348 
CoL_Bus_Util = 0.225072 
Either_Row_CoL_Bus_Util = 0.232886 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.002291 
queue_avg = 57.076740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0767
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 47): 
Ready @ 159109 -   mf: uid=3244640, sid4294967295:w4294967295, part=6, addr=0xeb136a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159013), 
Ready @ 159111 -   mf: uid=3244651, sid4294967295:w4294967295, part=6, addr=0xeb140680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159015), 
Ready @ 159117 -   mf: uid=3244650, sid4294967295:w4294967295, part=6, addr=0xeb138200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159021), 
Ready @ 159128 -   mf: uid=3244664, sid4294967295:w4294967295, part=6, addr=0xec3bc280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159032), 
Ready @ 159136 -   mf: uid=3244663, sid4294967295:w4294967295, part=6, addr=0xec3b9e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159040), 
Ready @ 159143 -   mf: uid=3244676, sid4294967295:w4294967295, part=6, addr=0xeb138280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159047), 
Ready @ 159154 -   mf: uid=3244674, sid4294967295:w4294967295, part=6, addr=0xeb134600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159058), 
Ready @ 159156 -   mf: uid=3244747, sid4294967295:w4294967295, part=6, addr=0xec3b9e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159060), 
Ready @ 159167 -   mf: uid=3244708, sid4294967295:w4294967295, part=6, addr=0xeb135200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159071), 
Ready @ 159168 -   mf: uid=3244861, sid4294967295:w4294967295, part=6, addr=0xec3bfe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159072), 
Ready @ 159179 -   mf: uid=3244818, sid4294967295:w4294967295, part=6, addr=0xec3bb600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159083), 
Ready @ 159181 -   mf: uid=3244921, sid4294967295:w4294967295, part=6, addr=0xeb135e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159085), 
Ready @ 159192 -   mf: uid=3244981, sid4294967295:w4294967295, part=6, addr=0xeb142a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159096), 
Ready @ 159193 -   mf: uid=3245028, sid4294967295:w4294967295, part=6, addr=0xeb145a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159097), 
Ready @ 159204 -   mf: uid=3245276, sid4294967295:w4294967295, part=6, addr=0xeb140600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159108), 
Ready @ 159206 -   mf: uid=3245311, sid4294967295:w4294967295, part=6, addr=0xeb142a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159110), 
Ready @ 159217 -   mf: uid=3245450, sid4294967295:w4294967295, part=6, addr=0xeb135e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159121), 
Ready @ 159225 -   mf: uid=3245468, sid4294967295:w4294967295, part=6, addr=0xec3bda80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159129), 
Ready @ 159226 -   mf: uid=3245650, sid4294967295:w4294967295, part=6, addr=0xec3bce00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159130), 
Ready @ 159231 -   mf: uid=3245679, sid4294967295:w4294967295, part=6, addr=0xec3bb680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159135), 
Ready @ 159235 -   mf: uid=3245800, sid4294967295:w4294967295, part=6, addr=0xec3bfe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159139), 
Ready @ 159237 -   mf: uid=3245833, sid4294967295:w4294967295, part=6, addr=0xeb150280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159141), 
Ready @ 159248 -   mf: uid=3245859, sid4294967295:w4294967295, part=6, addr=0xeb14a200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159152), 
Ready @ 159250 -   mf: uid=3245860, sid4294967295:w4294967295, part=6, addr=0xeb149680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159154), 
Ready @ 159254 -   mf: uid=3245888, sid4294967295:w4294967295, part=6, addr=0xec3cfa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159158), 
Ready @ 159262 -   mf: uid=3245905, sid4294967295:w4294967295, part=6, addr=0xeb14ae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159166), 
Ready @ 159267 -   mf: uid=3245912, sid4294967295:w4294967295, part=6, addr=0xeb149600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159171), 
Ready @ 159274 -   mf: uid=3246064, sid4294967295:w4294967295, part=6, addr=0xeb148a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159178), 
Ready @ 159279 -   mf: uid=3246309, sid4294967295:w4294967295, part=6, addr=0xeb148a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159183), 
Ready @ 159287 -   mf: uid=3246359, sid4294967295:w4294967295, part=6, addr=0xeb141280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159191), 
Ready @ 159292 -   mf: uid=3246753, sid4294967295:w4294967295, part=6, addr=0xeb147200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159196), 
Ready @ 159299 -   mf: uid=3246775, sid4294967295:w4294967295, part=6, addr=0xeb14f680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159203), 
Ready @ 159300 -   mf: uid=3247067, sid4294967295:w4294967295, part=6, addr=0xeb151a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159204), 
Ready @ 159300 -   mf: uid=3247235, sid4294967295:w4294967295, part=6, addr=0xeb147280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159204), 
Ready @ 159304 -   mf: uid=3248351, sid4294967295:w4294967295, part=6, addr=0xeb137600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159208), 
Ready @ 159317 -   mf: uid=3247583, sid4294967295:w4294967295, part=6, addr=0xeb151a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159221), 
Ready @ 159324 -   mf: uid=3248540, sid4294967295:w4294967295, part=6, addr=0xeb144e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159228), 
Ready @ 159329 -   mf: uid=3249207, sid4294967295:w4294967295, part=6, addr=0xeb136a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159233), 
Ready @ 159337 -   mf: uid=3248746, sid4294967295:w4294967295, part=6, addr=0xec3be600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159241), 
Ready @ 159342 -   mf: uid=3249933, sid4294967295:w4294967295, part=6, addr=0xec3c3a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159246), 
Ready @ 159349 -   mf: uid=3249462, sid4294967295:w4294967295, part=6, addr=0xeb141200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159253), 
Ready @ 159354 -   mf: uid=3250335, sid4294967295:w4294967295, part=6, addr=0xeb135280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159258), 
Ready @ 159362 -   mf: uid=3249859, sid4294967295:w4294967295, part=6, addr=0xeb143600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159266), 
Ready @ 159370 -   mf: uid=3250595, sid4294967295:w4294967295, part=6, addr=0xec3be680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159274), 
Ready @ 159371 -   mf: uid=3250594, sid4294967295:w4294967295, part=6, addr=0xeb14ba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159275), 
Ready @ 159385 -   mf: uid=3251005, sid4294967295:w4294967295, part=6, addr=0xeb143680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159289), 
Ready @ 159387 -   mf: uid=3250832, sid4294967295:w4294967295, part=6, addr=0xeb144200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159291), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=408505 n_nop=313312 n_act=1728 n_pre=1712 n_ref_event=0 n_req=23056 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=91941 bw_util=0.9003
n_activity=368078 dram_eff=0.9991
bk0: 0a 198962i bk1: 0a 190733i bk2: 0a 179963i bk3: 0a 169055i bk4: 0a 196314i bk5: 0a 188432i bk6: 0a 174290i bk7: 0a 165945i bk8: 0a 200615i bk9: 0a 191384i bk10: 0a 175580i bk11: 0a 168796i bk12: 0a 197424i bk13: 0a 188484i bk14: 0a 174017i bk15: 0a 172011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924843
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.924843
Bank_Level_Parallism = 9.855762
Bank_Level_Parallism_Col = 9.648114
Bank_Level_Parallism_Ready = 7.051724
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.986057 

BW Util details:
bwutil = 0.900268 
total_CMD = 408505 
util_bw = 367763 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 40557 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 72 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 408505 
n_nop = 313312 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 91941 
n_act = 1728 
n_pre = 1712 
n_ref = 0 
n_req = 23056 
total_req = 91941 

Dual Bus Interface Util: 
issued_total_row = 3440 
issued_total_col = 91941 
Row_Bus_Util =  0.008421 
CoL_Bus_Util = 0.225067 
Either_Row_CoL_Bus_Util = 0.233028 
Issued_on_Two_Bus_Simul_Util = 0.000460 
issued_two_Eff = 0.001975 
queue_avg = 57.080902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0809
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 108): 
Ready @ 158737 -   mf: uid=3244646, sid4294967295:w4294967295, part=7, addr=0xeb139b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158641), 
Ready @ 158739 -   mf: uid=3244657, sid4294967295:w4294967295, part=7, addr=0xec3b9f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158643), 
Ready @ 158750 -   mf: uid=3244658, sid4294967295:w4294967295, part=7, addr=0xeb138380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158654), 
Ready @ 158751 -   mf: uid=3244666, sid4294967295:w4294967295, part=7, addr=0xec3bdb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158655), 
Ready @ 158762 -   mf: uid=3244670, sid4294967295:w4294967295, part=7, addr=0xeb149780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158666), 
Ready @ 158764 -   mf: uid=3244677, sid4294967295:w4294967295, part=7, addr=0xec3bc300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158668), 
Ready @ 158775 -   mf: uid=3244693, sid4294967295:w4294967295, part=7, addr=0xeb145b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158679), 
Ready @ 158786 -   mf: uid=3244728, sid4294967295:w4294967295, part=7, addr=0xeb145b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158690), 
Ready @ 158796 -   mf: uid=3244791, sid4294967295:w4294967295, part=7, addr=0xec3bb780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158700), 
Ready @ 158804 -   mf: uid=3244819, sid4294967295:w4294967295, part=7, addr=0xeb141f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158708), 
Ready @ 158815 -   mf: uid=3244875, sid4294967295:w4294967295, part=7, addr=0xeb141f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158719), 
Ready @ 158826 -   mf: uid=3244910, sid4294967295:w4294967295, part=7, addr=0xec3bf300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158730), 
Ready @ 158828 -   mf: uid=3244922, sid4294967295:w4294967295, part=7, addr=0xeb141380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158732), 
Ready @ 158829 -   mf: uid=3244957, sid4294967295:w4294967295, part=7, addr=0xeb148b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158733), 
Ready @ 158831 -   mf: uid=3244982, sid4294967295:w4294967295, part=7, addr=0xeb142b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158735), 
Ready @ 158842 -   mf: uid=3245071, sid4294967295:w4294967295, part=7, addr=0xeb141300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158746), 
Ready @ 158843 -   mf: uid=3245072, sid4294967295:w4294967295, part=7, addr=0xec3bc380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158747), 
Ready @ 158854 -   mf: uid=3245178, sid4294967295:w4294967295, part=7, addr=0xec3bff00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158758), 
Ready @ 158856 -   mf: uid=3245179, sid4294967295:w4294967295, part=7, addr=0xeb148b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158760), 
Ready @ 158867 -   mf: uid=3245333, sid4294967295:w4294967295, part=7, addr=0xec3bb700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158771), 
Ready @ 158868 -   mf: uid=3245312, sid4294967295:w4294967295, part=7, addr=0xec3c0b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158772), 
Ready @ 158879 -   mf: uid=3245598, sid4294967295:w4294967295, part=7, addr=0xeb151b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158783), 
Ready @ 158881 -   mf: uid=3245370, sid4294967295:w4294967295, part=7, addr=0xeb14af80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158785), 
Ready @ 158882 -   mf: uid=3245875, sid4294967295:w4294967295, part=7, addr=0xeb135f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158786), 
Ready @ 158885 -   mf: uid=3245469, sid4294967295:w4294967295, part=7, addr=0xeb150380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158789), 
Ready @ 158887 -   mf: uid=3245908, sid4294967295:w4294967295, part=7, addr=0xeb14af00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158791), 
Ready @ 158890 -   mf: uid=3245651, sid4294967295:w4294967295, part=7, addr=0xeb140780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158794), 
Ready @ 158906 -   mf: uid=3245926, sid4294967295:w4294967295, part=7, addr=0xeb135300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158810), 
Ready @ 158907 -   mf: uid=3245913, sid4294967295:w4294967295, part=7, addr=0xeb135f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158811), 
Ready @ 158913 -   mf: uid=3246007, sid4294967295:w4294967295, part=7, addr=0xeb149700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158817), 
Ready @ 158918 -   mf: uid=3246008, sid4294967295:w4294967295, part=7, addr=0xec3be780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158822), 
Ready @ 158929 -   mf: uid=3246085, sid4294967295:w4294967295, part=7, addr=0xeb14bb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158833), 
Ready @ 158940 -   mf: uid=3246105, sid4294967295:w4294967295, part=7, addr=0xec3bdb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158844), 
Ready @ 158951 -   mf: uid=3246159, sid4294967295:w4294967295, part=7, addr=0xeb140700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158855), 
Ready @ 158951 -   mf: uid=3246178, sid4294967295:w4294967295, part=7, addr=0xec3b9f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158855), 
Ready @ 158952 -   mf: uid=3246244, sid4294967295:w4294967295, part=7, addr=0xec3be700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158856), 
Ready @ 158963 -   mf: uid=3246310, sid4294967295:w4294967295, part=7, addr=0xeb137780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158867), 
Ready @ 158964 -   mf: uid=3246435, sid4294967295:w4294967295, part=7, addr=0xec3c3b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158868), 
Ready @ 158976 -   mf: uid=3246548, sid4294967295:w4294967295, part=7, addr=0xeb14a380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158880), 
Ready @ 158977 -   mf: uid=3246582, sid4294967295:w4294967295, part=7, addr=0xeb137700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158881), 
Ready @ 158988 -   mf: uid=3246662, sid4294967295:w4294967295, part=7, addr=0xeb135380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158892), 
Ready @ 158990 -   mf: uid=3246705, sid4294967295:w4294967295, part=7, addr=0xeb14a300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158894), 
Ready @ 159001 -   mf: uid=3246776, sid4294967295:w4294967295, part=7, addr=0xeb144380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158905), 
Ready @ 159002 -   mf: uid=3246829, sid4294967295:w4294967295, part=7, addr=0xeb142b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158906), 
Ready @ 159015 -   mf: uid=3246921, sid4294967295:w4294967295, part=7, addr=0xec3bf380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158919), 
Ready @ 159026 -   mf: uid=3246956, sid4294967295:w4294967295, part=7, addr=0xeb146700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158930), 
Ready @ 159027 -   mf: uid=3247046, sid4294967295:w4294967295, part=7, addr=0xeb14f780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158931), 
Ready @ 159032 -   mf: uid=3247102, sid4294967295:w4294967295, part=7, addr=0xeb14f700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158936), 
Ready @ 159037 -   mf: uid=3247146, sid4294967295:w4294967295, part=7, addr=0xec3bff80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158941), 
Ready @ 159038 -   mf: uid=3247181, sid4294967295:w4294967295, part=7, addr=0xeb144f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158942), 
Ready @ 159040 -   mf: uid=3247223, sid4294967295:w4294967295, part=7, addr=0xeb147f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158944), 
Ready @ 159048 -   mf: uid=3247278, sid4294967295:w4294967295, part=7, addr=0xeb147300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158952), 
Ready @ 159052 -   mf: uid=3247360, sid4294967295:w4294967295, part=7, addr=0xeb14bb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158956), 
Ready @ 159063 -   mf: uid=3247425, sid4294967295:w4294967295, part=7, addr=0xeb147f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158967), 
Ready @ 159074 -   mf: uid=3247517, sid4294967295:w4294967295, part=7, addr=0xeb146780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158978), 
Ready @ 159087 -   mf: uid=3247566, sid4294967295:w4294967295, part=7, addr=0xeb150300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158991), 
Ready @ 159087 -   mf: uid=3247608, sid4294967295:w4294967295, part=7, addr=0xeb144f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158991), 
Ready @ 159097 -   mf: uid=3247870, sid4294967295:w4294967295, part=7, addr=0xec3c0b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159001), 
Ready @ 159099 -   mf: uid=3247871, sid4294967295:w4294967295, part=7, addr=0xeb150f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159003), 
Ready @ 159110 -   mf: uid=3248882, sid4294967295:w4294967295, part=7, addr=0xeb150f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159014), 
Ready @ 159111 -   mf: uid=3248103, sid4294967295:w4294967295, part=7, addr=0xeb147380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159015), 
Ready @ 159122 -   mf: uid=3254882, sid4294967295:w4294967295, part=7, addr=0xec3c5300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159026), 
Ready @ 159124 -   mf: uid=3248487, sid4294967295:w4294967295, part=7, addr=0xeb151b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159028), 
Ready @ 159135 -   mf: uid=3254908, sid4294967295:w4294967295, part=7, addr=0xec3c8300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159039), 
Ready @ 159136 -   mf: uid=3254883, sid4294967295:w4294967295, part=7, addr=0xec3c2f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159040), 
Ready @ 159147 -   mf: uid=3254919, sid4294967295:w4294967295, part=7, addr=0xec3c7700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159051), 
Ready @ 159149 -   mf: uid=3254915, sid4294967295:w4294967295, part=7, addr=0xec3c8380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159053), 
Ready @ 159158 -   mf: uid=3254927, sid4294967295:w4294967295, part=7, addr=0xec3c2f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159062), 
Ready @ 159160 -   mf: uid=3254922, sid4294967295:w4294967295, part=7, addr=0xec3c5380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159064), 
Ready @ 159161 -   mf: uid=3254953, sid4294967295:w4294967295, part=7, addr=0xec3c2300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159065), 
Ready @ 159172 -   mf: uid=3254939, sid4294967295:w4294967295, part=7, addr=0xec3c7780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159076), 
Ready @ 159183 -   mf: uid=3254963, sid4294967295:w4294967295, part=7, addr=0xec3c1700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159087), 
Ready @ 159194 -   mf: uid=3254950, sid4294967295:w4294967295, part=7, addr=0xec3cd780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159098), 
Ready @ 159205 -   mf: uid=3254981, sid4294967295:w4294967295, part=7, addr=0xeb144300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159109), 
Ready @ 159207 -   mf: uid=3254964, sid4294967295:w4294967295, part=7, addr=0xec3c8f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159111), 
Ready @ 159218 -   mf: uid=3254993, sid4294967295:w4294967295, part=7, addr=0xec3c8f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159122), 
Ready @ 159219 -   mf: uid=3254989, sid4294967295:w4294967295, part=7, addr=0xec3c1780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159123), 
Ready @ 159230 -   mf: uid=3255001, sid4294967295:w4294967295, part=7, addr=0xeb155700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159134), 
Ready @ 159232 -   mf: uid=3255002, sid4294967295:w4294967295, part=7, addr=0xec3c3b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159136), 
Ready @ 159243 -   mf: uid=3255012, sid4294967295:w4294967295, part=7, addr=0xec3c6b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159147), 
Ready @ 159244 -   mf: uid=3255013, sid4294967295:w4294967295, part=7, addr=0xec3c2380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159148), 
Ready @ 159255 -   mf: uid=3255026, sid4294967295:w4294967295, part=7, addr=0xeb14d300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159159), 
Ready @ 159257 -   mf: uid=3255027, sid4294967295:w4294967295, part=7, addr=0xeb155780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159161), 
Ready @ 159267 -   mf: uid=3255040, sid4294967295:w4294967295, part=7, addr=0xec3c5f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159171), 
Ready @ 159278 -   mf: uid=3255038, sid4294967295:w4294967295, part=7, addr=0xec3c6b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159182), 
Ready @ 159280 -   mf: uid=3255053, sid4294967295:w4294967295, part=7, addr=0xec3c4700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159184), 
Ready @ 159282 -   mf: uid=3255048, sid4294967295:w4294967295, part=7, addr=0xeb14eb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159186), 
Ready @ 159283 -   mf: uid=3255063, sid4294967295:w4294967295, part=7, addr=0xeb14eb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159187), 
Ready @ 159285 -   mf: uid=3255064, sid4294967295:w4294967295, part=7, addr=0xec3c5f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159189), 
Ready @ 159297 -   mf: uid=3255072, sid4294967295:w4294967295, part=7, addr=0xec3c9b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159201), 
Ready @ 159299 -   mf: uid=3255076, sid4294967295:w4294967295, part=7, addr=0xeb14df80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159203), 
Ready @ 159300 -   mf: uid=3255083, sid4294967295:w4294967295, part=7, addr=0xeb152700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159204), 
Ready @ 159301 -   mf: uid=3255088, sid4294967295:w4294967295, part=7, addr=0xeb154b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159205), 
Ready @ 159311 -   mf: uid=3255097, sid4294967295:w4294967295, part=7, addr=0xeb14df00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159215), 
Ready @ 159313 -   mf: uid=3255104, sid4294967295:w4294967295, part=7, addr=0xec3c4780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159217), 
Ready @ 159324 -   mf: uid=3255112, sid4294967295:w4294967295, part=7, addr=0xeb153300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159228), 
Ready @ 159325 -   mf: uid=3255113, sid4294967295:w4294967295, part=7, addr=0xec3cef80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159229), 
Ready @ 159336 -   mf: uid=3255125, sid4294967295:w4294967295, part=7, addr=0xec3ce300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159240), 
Ready @ 159338 -   mf: uid=3255121, sid4294967295:w4294967295, part=7, addr=0xeb159f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159242), 
Ready @ 159338 -   mf: uid=3255138, sid4294967295:w4294967295, part=7, addr=0xec3cb300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159242), 
Ready @ 159349 -   mf: uid=3255139, sid4294967295:w4294967295, part=7, addr=0xec3c9b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159253), 
Ready @ 159350 -   mf: uid=3255155, sid4294967295:w4294967295, part=7, addr=0xec3ca700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159254), 
Ready @ 159363 -   mf: uid=3255156, sid4294967295:w4294967295, part=7, addr=0xeb14d380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159267), 
Ready @ 159364 -   mf: uid=3255169, sid4294967295:w4294967295, part=7, addr=0xec3cef00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159268), 
Ready @ 159375 -   mf: uid=3255170, sid4294967295:w4294967295, part=7, addr=0xec3ce380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159279), 
Ready @ 159377 -   mf: uid=3255185, sid4294967295:w4294967295, part=7, addr=0xeb156f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159281), 
Ready @ 159388 -   mf: uid=3255188, sid4294967295:w4294967295, part=7, addr=0xeb152780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159292), 
Ready @ 159389 -   mf: uid=3255210, sid4294967295:w4294967295, part=7, addr=0xeb15c300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159293), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=408505 n_nop=313315 n_act=1724 n_pre=1708 n_ref_event=0 n_req=23058 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=91942 bw_util=0.9003
n_activity=368008 dram_eff=0.9993
bk0: 0a 201074i bk1: 0a 193897i bk2: 0a 181323i bk3: 0a 173337i bk4: 0a 199705i bk5: 0a 191518i bk6: 0a 174813i bk7: 0a 166928i bk8: 0a 203696i bk9: 0a 193183i bk10: 0a 174296i bk11: 0a 166346i bk12: 0a 195628i bk13: 0a 191215i bk14: 0a 174083i bk15: 0a 168230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925024
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.925024
Bank_Level_Parallism = 9.809452
Bank_Level_Parallism_Col = 9.602865
Bank_Level_Parallism_Ready = 7.019343
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.987015 

BW Util details:
bwutil = 0.900278 
total_CMD = 408505 
util_bw = 367765 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 40601 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 66 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 408505 
n_nop = 313315 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 91942 
n_act = 1724 
n_pre = 1708 
n_ref = 0 
n_req = 23058 
total_req = 91942 

Dual Bus Interface Util: 
issued_total_row = 3432 
issued_total_col = 91942 
Row_Bus_Util =  0.008401 
CoL_Bus_Util = 0.225069 
Either_Row_CoL_Bus_Util = 0.233020 
Issued_on_Two_Bus_Simul_Util = 0.000450 
issued_two_Eff = 0.001933 
queue_avg = 57.087910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0879
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 159242 -   mf: uid=3246160, sid4294967295:w4294967295, part=8, addr=0xec3b9400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159146), 
Ready @ 159253 -   mf: uid=3246311, sid4294967295:w4294967295, part=8, addr=0xeb139080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159157), 
Ready @ 159264 -   mf: uid=3246272, sid4294967295:w4294967295, part=8, addr=0xec3bd000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159168), 
Ready @ 159265 -   mf: uid=3246475, sid4294967295:w4294967295, part=8, addr=0xeb143880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159169), 
Ready @ 159270 -   mf: uid=3246436, sid4294967295:w4294967295, part=8, addr=0xeb139000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159174), 
Ready @ 159271 -   mf: uid=3246615, sid4294967295:w4294967295, part=8, addr=0xec3bc480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159175), 
Ready @ 159276 -   mf: uid=3246583, sid4294967295:w4294967295, part=8, addr=0xec3bc400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159180), 
Ready @ 159278 -   mf: uid=3246706, sid4294967295:w4294967295, part=8, addr=0xeb134880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159182), 
Ready @ 159279 -   mf: uid=3246731, sid4294967295:w4294967295, part=8, addr=0xeb145c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159183), 
Ready @ 159290 -   mf: uid=3246830, sid4294967295:w4294967295, part=8, addr=0xec3bb880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159194), 
Ready @ 159292 -   mf: uid=3246888, sid4294967295:w4294967295, part=8, addr=0xec3bb800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159196), 
Ready @ 159303 -   mf: uid=3246957, sid4294967295:w4294967295, part=8, addr=0xeb139c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159207), 
Ready @ 159304 -   mf: uid=3247015, sid4294967295:w4294967295, part=8, addr=0xeb138400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159208), 
Ready @ 159315 -   mf: uid=3247103, sid4294967295:w4294967295, part=8, addr=0xeb14a480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159219), 
Ready @ 159315 -   mf: uid=3247127, sid4294967295:w4294967295, part=8, addr=0xeb142000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159219), 
Ready @ 159316 -   mf: uid=3247182, sid4294967295:w4294967295, part=8, addr=0xeb142080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159220), 
Ready @ 159317 -   mf: uid=3247361, sid4294967295:w4294967295, part=8, addr=0xeb139c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159221), 
Ready @ 159328 -   mf: uid=3247637, sid4294967295:w4294967295, part=8, addr=0xeb138480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159232), 
Ready @ 159329 -   mf: uid=3247924, sid4294967295:w4294967295, part=8, addr=0xeb148c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159233), 
Ready @ 159342 -   mf: uid=3248208, sid4294967295:w4294967295, part=8, addr=0xec3bd080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159246), 
Ready @ 159343 -   mf: uid=3248686, sid4294967295:w4294967295, part=8, addr=0xeb142c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159247), 
Ready @ 159354 -   mf: uid=3249406, sid4294967295:w4294967295, part=8, addr=0xeb14bc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159258), 
Ready @ 159356 -   mf: uid=3250076, sid4294967295:w4294967295, part=8, addr=0xeb141400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159260), 
Ready @ 159368 -   mf: uid=3250709, sid4294967295:w4294967295, part=8, addr=0xeb141480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159272), 
Ready @ 159379 -   mf: uid=3251241, sid4294967295:w4294967295, part=8, addr=0xeb14b000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159283), 
Ready @ 159381 -   mf: uid=3251125, sid4294967295:w4294967295, part=8, addr=0xeb142c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159285), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=408505 n_nop=313353 n_act=1712 n_pre=1696 n_ref_event=0 n_req=23055 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=91940 bw_util=0.9003
n_activity=368084 dram_eff=0.9991
bk0: 0a 199118i bk1: 0a 187423i bk2: 0a 177825i bk3: 0a 170166i bk4: 0a 196279i bk5: 0a 187506i bk6: 0a 174676i bk7: 0a 168662i bk8: 0a 203710i bk9: 0a 191235i bk10: 0a 175016i bk11: 0a 167720i bk12: 0a 200666i bk13: 0a 189376i bk14: 0a 174531i bk15: 0a 167489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925536
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.925536
Bank_Level_Parallism = 9.858888
Bank_Level_Parallism_Col = 9.655092
Bank_Level_Parallism_Ready = 7.055901
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.986743 

BW Util details:
bwutil = 0.900258 
total_CMD = 408505 
util_bw = 367759 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 40594 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 408505 
n_nop = 313353 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 91940 
n_act = 1712 
n_pre = 1696 
n_ref = 0 
n_req = 23055 
total_req = 91940 

Dual Bus Interface Util: 
issued_total_row = 3408 
issued_total_col = 91940 
Row_Bus_Util =  0.008343 
CoL_Bus_Util = 0.225065 
Either_Row_CoL_Bus_Util = 0.232927 
Issued_on_Two_Bus_Simul_Util = 0.000480 
issued_two_Eff = 0.002060 
queue_avg = 57.095516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0955
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 32): 
Ready @ 159192 -   mf: uid=3245680, sid4294967295:w4294967295, part=9, addr=0xeb134900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159096), 
Ready @ 159203 -   mf: uid=3245864, sid4294967295:w4294967295, part=9, addr=0xec3bdd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159107), 
Ready @ 159205 -   mf: uid=3245741, sid4294967295:w4294967295, part=9, addr=0xec3b9500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159109), 
Ready @ 159206 -   mf: uid=3245889, sid4294967295:w4294967295, part=9, addr=0xec3b9580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159110), 
Ready @ 159208 -   mf: uid=3245802, sid4294967295:w4294967295, part=9, addr=0xec3bf500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159112), 
Ready @ 159209 -   mf: uid=3245899, sid4294967295:w4294967295, part=9, addr=0xeb138580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159113), 
Ready @ 159220 -   mf: uid=3245845, sid4294967295:w4294967295, part=9, addr=0xec3bdd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159124), 
Ready @ 159231 -   mf: uid=3245915, sid4294967295:w4294967295, part=9, addr=0xec3bb980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159135), 
Ready @ 159242 -   mf: uid=3245881, sid4294967295:w4294967295, part=9, addr=0xec3b7d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159146), 
Ready @ 159253 -   mf: uid=3245945, sid4294967295:w4294967295, part=9, addr=0xec3bd180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159157), 
Ready @ 159264 -   mf: uid=3245910, sid4294967295:w4294967295, part=9, addr=0xec3bb900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159168), 
Ready @ 159266 -   mf: uid=3246009, sid4294967295:w4294967295, part=9, addr=0xec3bf580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159170), 
Ready @ 159276 -   mf: uid=3246046, sid4294967295:w4294967295, part=9, addr=0xeb138500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159180), 
Ready @ 159278 -   mf: uid=3246086, sid4294967295:w4294967295, part=9, addr=0xeb14a580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159182), 
Ready @ 159289 -   mf: uid=3246121, sid4294967295:w4294967295, part=9, addr=0xeb139100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159193), 
Ready @ 159290 -   mf: uid=3246142, sid4294967295:w4294967295, part=9, addr=0xec3ba180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159194), 
Ready @ 159301 -   mf: uid=3246360, sid4294967295:w4294967295, part=9, addr=0xec3b8900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159205), 
Ready @ 159303 -   mf: uid=3246437, sid4294967295:w4294967295, part=9, addr=0xeb144580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159207), 
Ready @ 159314 -   mf: uid=3246754, sid4294967295:w4294967295, part=9, addr=0xec3bc500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159218), 
Ready @ 159325 -   mf: uid=3246777, sid4294967295:w4294967295, part=9, addr=0xeb139180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159229), 
Ready @ 159325 -   mf: uid=3247128, sid4294967295:w4294967295, part=9, addr=0xeb145100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159229), 
Ready @ 159326 -   mf: uid=3247147, sid4294967295:w4294967295, part=9, addr=0xeb145180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159230), 
Ready @ 159328 -   mf: uid=3247426, sid4294967295:w4294967295, part=9, addr=0xeb141500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159232), 
Ready @ 159339 -   mf: uid=3247683, sid4294967295:w4294967295, part=9, addr=0xec3bc580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159243), 
Ready @ 159351 -   mf: uid=3247759, sid4294967295:w4294967295, part=9, addr=0xeb150500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159255), 
Ready @ 159362 -   mf: uid=3247872, sid4294967295:w4294967295, part=9, addr=0xeb150580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159266), 
Ready @ 159364 -   mf: uid=3247925, sid4294967295:w4294967295, part=9, addr=0xeb142d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159268), 
Ready @ 159375 -   mf: uid=3248170, sid4294967295:w4294967295, part=9, addr=0xeb142d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159279), 
Ready @ 159376 -   mf: uid=3249521, sid4294967295:w4294967295, part=9, addr=0xeb151100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159280), 
Ready @ 159379 -   mf: uid=3249098, sid4294967295:w4294967295, part=9, addr=0xeb141580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159283), 
Ready @ 159387 -   mf: uid=3250710, sid4294967295:w4294967295, part=9, addr=0xeb143900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159291), 
Ready @ 159390 -   mf: uid=3251818, sid4294967295:w4294967295, part=9, addr=0xeb143980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159294), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=408505 n_nop=313311 n_act=1720 n_pre=1705 n_ref_event=0 n_req=23057 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=91952 bw_util=0.9004
n_activity=368301 dram_eff=0.9987
bk0: 0a 198501i bk1: 0a 187421i bk2: 0a 174963i bk3: 0a 167411i bk4: 0a 196653i bk5: 0a 185732i bk6: 0a 174299i bk7: 0a 163993i bk8: 0a 198466i bk9: 0a 190040i bk10: 0a 175963i bk11: 0a 170334i bk12: 0a 198894i bk13: 0a 191315i bk14: 0a 176338i bk15: 0a 169140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925151
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.925151
Bank_Level_Parallism = 9.886635
Bank_Level_Parallism_Col = 9.683770
Bank_Level_Parallism_Ready = 7.082977
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.983875 

BW Util details:
bwutil = 0.900376 
total_CMD = 408505 
util_bw = 367806 
Wasted_Col = 237 
Wasted_Row = 53 
Idle = 40409 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 111 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 161 
rwq = 0 
CCDLc_limit_alone = 161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 408505 
n_nop = 313311 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 91952 
n_act = 1720 
n_pre = 1705 
n_ref = 0 
n_req = 23057 
total_req = 91952 

Dual Bus Interface Util: 
issued_total_row = 3425 
issued_total_col = 91952 
Row_Bus_Util =  0.008384 
CoL_Bus_Util = 0.225094 
Either_Row_CoL_Bus_Util = 0.233030 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.001922 
queue_avg = 57.070053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0701
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 24): 
Ready @ 159253 -   mf: uid=3246983, sid4294967295:w4294967295, part=10, addr=0xec3b7e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159157), 
Ready @ 159264 -   mf: uid=3246476, sid4294967295:w4294967295, part=10, addr=0xeb135600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159168), 
Ready @ 159266 -   mf: uid=3247130, sid4294967295:w4294967295, part=10, addr=0xeb142280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159170), 
Ready @ 159277 -   mf: uid=3246778, sid4294967295:w4294967295, part=10, addr=0xec3b7e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159181), 
Ready @ 159278 -   mf: uid=3247205, sid4294967295:w4294967295, part=10, addr=0xec3bea80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159182), 
Ready @ 159280 -   mf: uid=3246889, sid4294967295:w4294967295, part=10, addr=0xeb146a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159184), 
Ready @ 159291 -   mf: uid=3247313, sid4294967295:w4294967295, part=10, addr=0xec3b9680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159195), 
Ready @ 159302 -   mf: uid=3247016, sid4294967295:w4294967295, part=10, addr=0xec3bde00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159206), 
Ready @ 159303 -   mf: uid=3247427, sid4294967295:w4294967295, part=10, addr=0xeb144680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159207), 
Ready @ 159304 -   mf: uid=3247129, sid4294967295:w4294967295, part=10, addr=0xeb134a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159208), 
Ready @ 159316 -   mf: uid=3247518, sid4294967295:w4294967295, part=10, addr=0xec3bae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159220), 
Ready @ 159317 -   mf: uid=3247279, sid4294967295:w4294967295, part=10, addr=0xec3bea00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159221), 
Ready @ 159318 -   mf: uid=3247610, sid4294967295:w4294967295, part=10, addr=0xec3bd280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159222), 
Ready @ 159330 -   mf: uid=3247609, sid4294967295:w4294967295, part=10, addr=0xec3bae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159234), 
Ready @ 159338 -   mf: uid=3247707, sid4294967295:w4294967295, part=10, addr=0xeb134a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159242), 
Ready @ 159342 -   mf: uid=3247949, sid4294967295:w4294967295, part=10, addr=0xec3b9600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159246), 
Ready @ 159350 -   mf: uid=3247975, sid4294967295:w4294967295, part=10, addr=0xec3bde80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159254), 
Ready @ 159355 -   mf: uid=3248391, sid4294967295:w4294967295, part=10, addr=0xeb145200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159259), 
Ready @ 159358 -   mf: uid=3248436, sid4294967295:w4294967295, part=10, addr=0xeb14a680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159262), 
Ready @ 159363 -   mf: uid=3248933, sid4294967295:w4294967295, part=10, addr=0xec3bd200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159267), 
Ready @ 159370 -   mf: uid=3249099, sid4294967295:w4294967295, part=10, addr=0xeb14be80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159274), 
Ready @ 159381 -   mf: uid=3249741, sid4294967295:w4294967295, part=10, addr=0xeb144600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159285), 
Ready @ 159386 -   mf: uid=3249807, sid4294967295:w4294967295, part=10, addr=0xeb139280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159290), 
Ready @ 159388 -   mf: uid=3250077, sid4294967295:w4294967295, part=10, addr=0xeb14a600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159292), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=408505 n_nop=313363 n_act=1719 n_pre=1703 n_ref_event=0 n_req=23057 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=91945 bw_util=0.9003
n_activity=368313 dram_eff=0.9986
bk0: 0a 198632i bk1: 0a 189212i bk2: 0a 175923i bk3: 0a 167383i bk4: 0a 196620i bk5: 0a 186575i bk6: 0a 173328i bk7: 0a 162580i bk8: 0a 202844i bk9: 0a 191755i bk10: 0a 173994i bk11: 0a 167569i bk12: 0a 199224i bk13: 0a 191680i bk14: 0a 178398i bk15: 0a 168044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925238
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.925238
Bank_Level_Parallism = 9.876962
Bank_Level_Parallism_Col = 9.674824
Bank_Level_Parallism_Ready = 7.074934
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.986079 

BW Util details:
bwutil = 0.900307 
total_CMD = 408505 
util_bw = 367777 
Wasted_Col = 209 
Wasted_Row = 43 
Idle = 40476 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 90 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 408505 
n_nop = 313363 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 91945 
n_act = 1719 
n_pre = 1703 
n_ref = 0 
n_req = 23057 
total_req = 91945 

Dual Bus Interface Util: 
issued_total_row = 3422 
issued_total_col = 91945 
Row_Bus_Util =  0.008377 
CoL_Bus_Util = 0.225077 
Either_Row_CoL_Bus_Util = 0.232903 
Issued_on_Two_Bus_Simul_Util = 0.000551 
issued_two_Eff = 0.002365 
queue_avg = 57.113083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1131
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 56): 
Ready @ 159051 -   mf: uid=3244606, sid4294967295:w4294967295, part=11, addr=0xec3b1f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158955), 
Ready @ 159052 -   mf: uid=3244652, sid4294967295:w4294967295, part=11, addr=0xeb143b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158956), 
Ready @ 159055 -   mf: uid=3244617, sid4294967295:w4294967295, part=11, addr=0xec3ad780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158959), 
Ready @ 159062 -   mf: uid=3244660, sid4294967295:w4294967295, part=11, addr=0xec3baf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158966), 
Ready @ 159069 -   mf: uid=3244631, sid4294967295:w4294967295, part=11, addr=0xec3ba380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158973), 
Ready @ 159074 -   mf: uid=3244671, sid4294967295:w4294967295, part=11, addr=0xec3bd300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158978), 
Ready @ 159076 -   mf: uid=3244653, sid4294967295:w4294967295, part=11, addr=0xec3baf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158980), 
Ready @ 159080 -   mf: uid=3244694, sid4294967295:w4294967295, part=11, addr=0xeb142300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158984), 
Ready @ 159085 -   mf: uid=3244661, sid4294967295:w4294967295, part=11, addr=0xeb135780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158989), 
Ready @ 159093 -   mf: uid=3244769, sid4294967295:w4294967295, part=11, addr=0xec3bdf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (158997), 
Ready @ 159096 -   mf: uid=3244672, sid4294967295:w4294967295, part=11, addr=0xec3beb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159000), 
Ready @ 159107 -   mf: uid=3244862, sid4294967295:w4294967295, part=11, addr=0xeb14a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159011), 
Ready @ 159118 -   mf: uid=3244709, sid4294967295:w4294967295, part=11, addr=0xec3b8b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159022), 
Ready @ 159129 -   mf: uid=3244923, sid4294967295:w4294967295, part=11, addr=0xec3b9700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159033), 
Ready @ 159130 -   mf: uid=3244792, sid4294967295:w4294967295, part=11, addr=0xeb146b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159034), 
Ready @ 159143 -   mf: uid=3244983, sid4294967295:w4294967295, part=11, addr=0xec3bbb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159047), 
Ready @ 159154 -   mf: uid=3244876, sid4294967295:w4294967295, part=11, addr=0xeb14bf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159058), 
Ready @ 159155 -   mf: uid=3245074, sid4294967295:w4294967295, part=11, addr=0xeb146b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159059), 
Ready @ 159166 -   mf: uid=3244924, sid4294967295:w4294967295, part=11, addr=0xec3bdf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159070), 
Ready @ 159168 -   mf: uid=3245203, sid4294967295:w4294967295, part=11, addr=0xeb14bf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159072), 
Ready @ 159179 -   mf: uid=3244984, sid4294967295:w4294967295, part=11, addr=0xec3bbb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159083), 
Ready @ 159180 -   mf: uid=3245323, sid4294967295:w4294967295, part=11, addr=0xec3beb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159084), 
Ready @ 159191 -   mf: uid=3245075, sid4294967295:w4294967295, part=11, addr=0xeb140b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159095), 
Ready @ 159193 -   mf: uid=3245395, sid4294967295:w4294967295, part=11, addr=0xec3cf300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159097), 
Ready @ 159204 -   mf: uid=3245180, sid4294967295:w4294967295, part=11, addr=0xeb134b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159108), 
Ready @ 159205 -   mf: uid=3245502, sid4294967295:w4294967295, part=11, addr=0xeb148f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159109), 
Ready @ 159207 -   mf: uid=3245277, sid4294967295:w4294967295, part=11, addr=0xeb14fb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159111), 
Ready @ 159208 -   mf: uid=3245599, sid4294967295:w4294967295, part=11, addr=0xeb141700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159112), 
Ready @ 159210 -   mf: uid=3245381, sid4294967295:w4294967295, part=11, addr=0xeb139380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159114), 
Ready @ 159221 -   mf: uid=3245934, sid4294967295:w4294967295, part=11, addr=0xeb144700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159125), 
Ready @ 159222 -   mf: uid=3245487, sid4294967295:w4294967295, part=11, addr=0xec3b9780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159126), 
Ready @ 159233 -   mf: uid=3245985, sid4294967295:w4294967295, part=11, addr=0xeb139300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159137), 
Ready @ 159235 -   mf: uid=3245721, sid4294967295:w4294967295, part=11, addr=0xeb142380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159139), 
Ready @ 159246 -   mf: uid=3246065, sid4294967295:w4294967295, part=11, addr=0xeb145300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159150), 
Ready @ 159247 -   mf: uid=3245882, sid4294967295:w4294967295, part=11, addr=0xeb147780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159151), 
Ready @ 159258 -   mf: uid=3246143, sid4294967295:w4294967295, part=11, addr=0xec3b7f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159162), 
Ready @ 159260 -   mf: uid=3245900, sid4294967295:w4294967295, part=11, addr=0xeb141780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159164), 
Ready @ 159271 -   mf: uid=3246245, sid4294967295:w4294967295, part=11, addr=0xeb148300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159175), 
Ready @ 159272 -   mf: uid=3246686, sid4294967295:w4294967295, part=11, addr=0xeb144780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159176), 
Ready @ 159283 -   mf: uid=3246398, sid4294967295:w4294967295, part=11, addr=0xeb134b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159187), 
Ready @ 159285 -   mf: uid=3246803, sid4294967295:w4294967295, part=11, addr=0xec3b7f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159189), 
Ready @ 159296 -   mf: uid=3246663, sid4294967295:w4294967295, part=11, addr=0xeb142f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159200), 
Ready @ 159296 -   mf: uid=3247183, sid4294967295:w4294967295, part=11, addr=0xeb145380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159200), 
Ready @ 159306 -   mf: uid=3246755, sid4294967295:w4294967295, part=11, addr=0xeb140b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159210), 
Ready @ 159308 -   mf: uid=3247254, sid4294967295:w4294967295, part=11, addr=0xeb148f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159212), 
Ready @ 159308 -   mf: uid=3247017, sid4294967295:w4294967295, part=11, addr=0xeb14b300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159212), 
Ready @ 159319 -   mf: uid=3247362, sid4294967295:w4294967295, part=11, addr=0xeb14a780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159223), 
Ready @ 159321 -   mf: uid=3247428, sid4294967295:w4294967295, part=11, addr=0xeb136300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159225), 
Ready @ 159331 -   mf: uid=3247519, sid4294967295:w4294967295, part=11, addr=0xeb14b380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159235), 
Ready @ 159333 -   mf: uid=3247653, sid4294967295:w4294967295, part=11, addr=0xeb149b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159237), 
Ready @ 159344 -   mf: uid=3247815, sid4294967295:w4294967295, part=11, addr=0xeb142f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159248), 
Ready @ 159345 -   mf: uid=3248171, sid4294967295:w4294967295, part=11, addr=0xec3c2700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159249), 
Ready @ 159356 -   mf: uid=3248265, sid4294967295:w4294967295, part=11, addr=0xeb136380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159260), 
Ready @ 159367 -   mf: uid=3248637, sid4294967295:w4294967295, part=11, addr=0xec3c0f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159271), 
Ready @ 159378 -   mf: uid=3248883, sid4294967295:w4294967295, part=11, addr=0xeb148380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159282), 
Ready @ 159389 -   mf: uid=3249607, sid4294967295:w4294967295, part=11, addr=0xeb147700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (159293), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=408505 n_nop=313342 n_act=1711 n_pre=1695 n_ref_event=0 n_req=23057 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=91948 bw_util=0.9003
n_activity=368338 dram_eff=0.9985
bk0: 0a 198275i bk1: 0a 186165i bk2: 0a 176633i bk3: 0a 171428i bk4: 0a 199115i bk5: 0a 193019i bk6: 0a 174269i bk7: 0a 169119i bk8: 0a 201898i bk9: 0a 196363i bk10: 0a 171929i bk11: 0a 165630i bk12: 0a 200683i bk13: 0a 192200i bk14: 0a 173953i bk15: 0a 166928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925586
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.925586
Bank_Level_Parallism = 9.835613
Bank_Level_Parallism_Col = 9.638618
Bank_Level_Parallism_Ready = 7.042534
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.986138 

BW Util details:
bwutil = 0.900337 
total_CMD = 408505 
util_bw = 367789 
Wasted_Col = 240 
Wasted_Row = 83 
Idle = 40393 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 109 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 408505 
n_nop = 313342 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 91948 
n_act = 1711 
n_pre = 1695 
n_ref = 0 
n_req = 23057 
total_req = 91948 

Dual Bus Interface Util: 
issued_total_row = 3406 
issued_total_col = 91948 
Row_Bus_Util =  0.008338 
CoL_Bus_Util = 0.225084 
Either_Row_CoL_Bus_Util = 0.232954 
Issued_on_Two_Bus_Simul_Util = 0.000468 
issued_two_Eff = 0.002007 
queue_avg = 57.120056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.1201

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 50494, Miss = 50494, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 50488, Miss = 50488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 50496, Miss = 50496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1211894
L2_total_cache_misses = 1211894
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 302974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 908920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1211894
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.291
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1211894
icnt_total_pkts_simt_to_mem=1211894
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1211894
Req_Network_cycles = 159295
Req_Network_injected_packets_per_cycle =       7.6079 
Req_Network_conflicts_per_cycle =       2.3608
Req_Network_conflicts_per_cycle_util =       3.3574
Req_Bank_Level_Parallism =      10.8198
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.7421
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       9.4385

Reply_Network_injected_packets_num = 1211894
Reply_Network_cycles = 159295
Reply_Network_injected_packets_per_cycle =        7.6079
Reply_Network_conflicts_per_cycle =        4.2234
Reply_Network_conflicts_per_cycle_util =       4.4006
Reply_Bank_Level_Parallism =       7.9270
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.3920
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2536
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 12 sec (1632 sec)
gpgpu_simulation_rate = 50495 (inst/sec)
gpgpu_simulation_rate = 97 (cycle/sec)
gpgpu_silicon_slowdown = 14072164x
Setup global barrier, max_blocks=1
Finding mst...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77584f5c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584f50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584f48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584f40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584f38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584f30..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e08e7b28f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding dominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: reconvergence points for _Z5dinitiPjS_S_PbS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x360 (mst_topo.1.sm_75.ptx:279) @%p1 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x400 (mst_topo.1.sm_75.ptx:302) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z5dinitiPjS_S_PbS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5dinitiPjS_S_PbS_'.
GPGPU-Sim PTX: pushing kernel '_Z5dinitiPjS_S_PbS_' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
Destroy streams for kernel 2: size 0
kernel_name = _Z5dinitiPjS_S_PbS_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 339298
gpu_sim_insn = 150275286
gpu_ipc =     442.9006
gpu_tot_sim_cycle = 498593
gpu_tot_sim_insn = 232684443
gpu_tot_ipc =     466.6821
gpu_tot_issued_cta = 23670
gpu_occupancy = 96.9276% 
gpu_tot_occupancy = 92.3472% 
max_total_param_size = 0
gpu_stall_dramfull = 6229138
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.5900
partiton_level_parallism_total  =       7.5957
partiton_level_parallism_util =       7.9734
partiton_level_parallism_util_total  =       8.5457
L2_BW  =     331.5316 GB/Sec
L2_BW_total  =     331.7807 GB/Sec
gpu_total_sim_rate=52288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 125584, Miss = 125584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 164713
	L1D_cache_core[1]: Access = 126280, Miss = 126280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 166054
	L1D_cache_core[2]: Access = 129528, Miss = 129528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 167662
	L1D_cache_core[3]: Access = 126672, Miss = 126672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165279
	L1D_cache_core[4]: Access = 124768, Miss = 124768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 163623
	L1D_cache_core[5]: Access = 124224, Miss = 124224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 162872
	L1D_cache_core[6]: Access = 128168, Miss = 128168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 166148
	L1D_cache_core[7]: Access = 126944, Miss = 126944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165501
	L1D_cache_core[8]: Access = 124648, Miss = 124648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 162888
	L1D_cache_core[9]: Access = 126808, Miss = 126808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 166089
	L1D_cache_core[10]: Access = 123408, Miss = 123408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 162377
	L1D_cache_core[11]: Access = 125584, Miss = 125584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 164664
	L1D_cache_core[12]: Access = 127488, Miss = 127488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165982
	L1D_cache_core[13]: Access = 126808, Miss = 126808, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165309
	L1D_cache_core[14]: Access = 127896, Miss = 127896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 166613
	L1D_cache_core[15]: Access = 124512, Miss = 124512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 163273
	L1D_cache_core[16]: Access = 125992, Miss = 125992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 164529
	L1D_cache_core[17]: Access = 127347, Miss = 127347, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165623
	L1D_cache_core[18]: Access = 125584, Miss = 125584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 164835
	L1D_cache_core[19]: Access = 122592, Miss = 122592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 162476
	L1D_cache_core[20]: Access = 126390, Miss = 126390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165148
	L1D_cache_core[21]: Access = 127352, Miss = 127352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165584
	L1D_cache_core[22]: Access = 126400, Miss = 126400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 164741
	L1D_cache_core[23]: Access = 128984, Miss = 128984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 168454
	L1D_cache_core[24]: Access = 126672, Miss = 126672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165732
	L1D_cache_core[25]: Access = 125720, Miss = 125720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165241
	L1D_cache_core[26]: Access = 125720, Miss = 125720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 165197
	L1D_cache_core[27]: Access = 127776, Miss = 127776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 166292
	L1D_cache_core[28]: Access = 126672, Miss = 126672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 166694
	L1D_cache_core[29]: Access = 124648, Miss = 124648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 163857
	L1D_total_cache_accesses = 3787169
	L1D_total_cache_misses = 3787169
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4953450
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 946794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4953450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2840375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3787169

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4953450
ctas_completed 23670, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7868, 7868, 7868, 7868, 7868, 7868, 7868, 7868, 7868, 7868, 7868, 7868, 7868, 7868, 7868, 7868, 7836, 7836, 7836, 7836, 7836, 7836, 7836, 7836, 7836, 7836, 7836, 7836, 7836, 7836, 7836, 7836, 
gpgpu_n_tot_thrd_icount = 242379936
gpgpu_n_tot_w_icount = 7574373
gpgpu_n_stall_shd_mem = 955050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 3787169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 33932997
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 43628544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 955050
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8346363	W0_Idle:39576171	W0_Scoreboard:3029485	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:27	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7574346
single_issue_nums: WS0:1893600	WS1:1893600	WS2:1893600	WS3:1893573	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 151486760 {40:3787169,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30297352 {8:3787169,}
maxmflatency = 2187 
max_icnt2mem_latency = 1805 
maxmrqlatency = 3110 
max_icnt2sh_latency = 698 
averagemflatency = 1286 
avg_icnt2mem_latency = 820 
avg_mrq_latency = 397 
avg_icnt2sh_latency = 38 
mrq_lat_table:117378 	1801 	2065 	15350 	21366 	50298 	87113 	128577 	202830 	219476 	73468 	442 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45169 	814746 	400765 	2525301 	1188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	174041 	473332 	553201 	54881 	691444 	1840270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1175444 	527922 	386106 	387910 	470603 	515341 	290625 	32439 	779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	153 	8 	328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     16136     16127     15825     15830     16498     16363     16095     15991     16882     16878     16609     16613     17675     17663     15301     15305 
dram[1]:     16129     16123     15869     15920     16513     16381     16057     16067     16877     16879     16682     16704     17675     17677     15314     15333 
dram[2]:     16119     16112     15901     15839     16520     16383     16067     16061     16907     16871     16680     16625     17662     17690     15327     15326 
dram[3]:     16138     16123     15837     15829     16134     16501     16073     15905     16875     16862     16620     16655     17686     17682     15324     15316 
dram[4]:     16127     16130     15879     15919     16497     16492     16062     16007     16878     16903     16621     16610     17642     17649     15317     15306 
dram[5]:     16118     16139     15867     15850     16501     16354     16076     15953     16902     16871     16711     16709     17659     17670     15315     15307 
dram[6]:     16134     16133     15853     15852     16358     16350     15945     15965     16863     16868     16712     16741     17678     17664     15307     15404 
dram[7]:     16140     16139     15849     15927     16362     16518     15966     16085     16873     16888     16600     16597     17676     17678     15312     15311 
dram[8]:     16138     16149     15808     15807     16518     16385     16066     16078     16915     16895     16721     16620     17667     17670     15311     15299 
dram[9]:     16126     16121     15708     15814     16380     16543     16062     15989     16901     16907     16664     16690     17583     17671     15308     15309 
dram[10]:     16128     16143     15829     15831     16522     16511     15920     15993     16893     16861     16705     16689     17593     17590     15309     15317 
dram[11]:     16133     16134     15820     15693     16477     16365     15995     15968     16831     16846     16663     16705     17603     17597     15405     15310 
average row accesses per activate:
dram[0]: 10.664444 10.683742 10.954338 11.296471 10.113924  9.783673 11.376190 11.571428 10.180467  9.966736 10.997701 10.560706 10.286021 10.970183 10.546053 10.477124 
dram[1]: 10.342672 10.683742 10.828443 10.782022 10.044025 10.128964 11.177986 11.312797  9.763747  9.645875 10.848073 10.774775 10.581859 10.796840 10.995434 10.490196 
dram[2]: 10.553846 10.619469 10.638581 10.729306 10.217484 10.107594 11.677261 11.237647 10.094737 10.202127 10.799097 10.750562 10.770270 11.225352 10.793722 11.020595 
dram[3]: 10.480350 10.313978 10.653334 10.316129 10.263383  9.801636 11.349169 11.113954  9.929606 10.056603 10.997701 10.872727 10.868182 11.304964 11.027460 11.038991 
dram[4]: 10.278373 10.385282 10.457517 10.666667 10.325431 10.435730 11.187354 10.981609  9.907024  9.886598 10.922375 10.750562 10.746067 10.993103 10.909297 10.875566 
dram[5]: 10.387445 10.688196 10.830700 10.657778 10.399133  9.803681 11.531401 11.339667 10.033473 10.052411 11.099768 10.972477 10.942792 11.385715 10.700000 10.536105 
dram[6]: 10.111579 10.414317 10.640799 10.714286 10.419565 10.374459 11.508433 11.315166  9.803681  9.765784 10.631111 10.400000 10.700224 10.920092 11.141204 10.855531 
dram[7]: 10.236673 10.320430 10.884354 10.859729 10.670379 10.506579 11.421053 11.396181 10.096842 10.052411 10.922375 10.799097 10.700224 11.046189 11.087558 10.916100 
dram[8]: 10.188960 10.081933 10.551648 10.664444 10.352052  9.964657 11.423445 11.235294  9.948133 10.027197 10.945080 10.631111 10.397826 10.945080 11.288733 10.782511 
dram[9]: 10.232409 10.707589 10.855204 10.954338 10.623060 10.349892 11.132867 11.156542 10.243589  9.864198 10.972477 10.823529 10.133474 10.796840 11.066667 10.844595 
dram[10]: 10.173729 10.276231 10.434783 10.806306 10.440087 10.460699 11.204226 11.421053  9.946058  9.904959 10.774775 10.872727 10.516483 10.949656 11.022883 10.864560 
dram[11]: 10.256411 10.473799 10.617256 10.857466 10.648889 10.396963 11.450839 11.261792 10.050315 10.008350 11.151515 10.654788 10.516483 11.076389 10.820225 10.531729 
average row locality = 920164/86538 = 10.633063
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:     19260     19260     19200     19204     19180     19176     19128     19128     19180     19176     19136     19136     19132     19132     19276     19276 
dram[1]:     19256     19260     19200     19204     19172     19172     19120     19124     19176     19176     19136     19136     19132     19132     19276     19276 
dram[2]:     19256     19260     19200     19200     19168     19164     19136     19136     19188     19188     19136     19136     19128     19128     19284     19280 
dram[3]:     19256     19256     19200     19200     19172     19172     19136     19140     19188     19188     19136     19136     19128     19128     19284     19284 
dram[4]:     19260     19264     19200     19200     19164     19160     19124     19128     19180     19180     19136     19136     19128     19128     19280     19280 
dram[5]:     19248     19248     19200     19200     19176     19176     19136     19132     19188     19184     19136     19136     19128     19128     19284     19280 
dram[6]:     19252     19252     19200     19200     19172     19172     19132     19136     19192     19192     19136     19136     19132     19132     19280     19280 
dram[7]:     19260     19260     19200     19200     19164     19164     19136     19128     19192     19184     19136     19136     19132     19132     19280     19280 
dram[8]:     19256     19252     19203     19196     19172     19172     19124     19124     19183     19180     19132     19136     19132     19132     19276     19276 
dram[9]:     19256     19256     19200     19200     19164     19168     19132     19124     19184     19180     19136     19136     19132     19132     19284     19280 
dram[10]:     19252     19252     19204     19204     19172     19172     19132     19128     19184     19184     19136     19136     19140     19140     19280     19280 
dram[11]:     19248     19252     19204     19204     19176     19172     19132     19124     19184     19184     19136     19136     19140     19140     19280     19280 
total dram writes = 3683726
bank skew: 19284/19120 = 1.01
chip skew: 307004/306946 = 1.00
average mf latency per bank:
dram[0]:       1338      1345      1332      1341      1337      1344      1339      1344      1335      1342      1344      1351      1344      1350      1335      1343
dram[1]:       1413      1386      1406      1380      1411      1385      1413      1387      1408      1383      1420      1392      1419      1392      1410      1384
dram[2]:       1303      1315      1293      1302      1297      1307      1301      1310      1294      1301      1303      1316      1303      1317      1293      1303
dram[3]:       1355      1329      1343      1321      1348      1322      1351      1327      1345      1322      1354      1330      1355      1333      1341      1320
dram[4]:       1314      1291      1309      1288      1311      1289      1318      1295      1312      1290      1316      1295      1319      1298      1307      1287
dram[5]:       1352      1359      1344      1351      1348      1354      1351      1357      1345      1352      1349      1361      1353      1362      1339      1349
dram[6]:       1287      1285      1281      1279      1285      1282      1287      1284      1284      1281      1293      1291      1294      1291      1283      1280
dram[7]:       1230      1268      1222      1262      1225      1263      1228      1267      1223      1264      1235      1273      1233      1275      1225      1264
dram[8]:       1375      1383      1368      1378      1372      1382      1376      1384      1371      1381      1382      1390      1381      1389      1371      1380
dram[9]:       1247      1292      1243      1283      1244      1288      1248      1294      1244      1288      1254      1299      1253      1297      1244      1288
dram[10]:       1346      1360      1345      1359      1347      1359      1348      1362      1346      1357      1353      1364      1355      1368      1347      1358
dram[11]:       1271      1326      1269      1323      1272      1328      1273      1328      1271      1326      1277      1332      1278      1333      1269      1326
maximum mf latency per bank:
dram[0]:       2179      2147      2109      2129      2182      2142      2131      2128      2086      2121      2186      2148      2098      2082      2186      2125
dram[1]:       2183      2178      2116      2145      2181      2132      2078      2177      2118      2113      2187      2130      2119      2180      2183      2132
dram[2]:       2131      2094      2016      2059      2092      2087      2127      2090      2020      2031      2089      2076      2110      2078      2105      2084
dram[3]:       2100      2088      2086      2052      2032      2038      2067      2050      2027      2022      2111      2086      2080      2024      2057      2028
dram[4]:       1959      2004      1964      1960      1958      2005      2018      1942      2008      1965      1958      1998      2022      1949      1954      1964
dram[5]:       1984      2092      1992      2076      1999      2058      1988      2091      1996      2032      1990      2086      1991      2042      2007      2032
dram[6]:       1937      1933      1913      1934      1916      1987      1922      1986      1906      1977      1912      1988      1939      1956      1906      1951
dram[7]:       1897      1969      1918      2005      1898      1984      1880      1985      1924      1990      1894      1952      1917      1991      1920      1984
dram[8]:       2037      2051      2018      2033      2017      1980      2009      2024      2015      2012      1972      1968      2005      2027      2013      1990
dram[9]:       1932      1933      1910      1947      1947      1946      1917      1945      1931      1882      1945      1925      1922      1920      1955      1907
dram[10]:       2118      2150      2075      2142      2078      2068      2116      2151      2075      2146      2051      2076      2061      2150      2076      2134
dram[11]:       2003      2086      2056      2066      1929      2100      1896      2058      2035      2055      1993      2059      2062      2058      2013      2107

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 498518 -   mf: uid=9450437, sid4294967295:w4294967295, part=0, addr=0xefc18480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498422), 
Ready @ 498518 -   mf: uid=9450445, sid4294967295:w4294967295, part=0, addr=0xed71f400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498422), 
Ready @ 498519 -   mf: uid=9450461, sid4294967295:w4294967295, part=0, addr=0xed71f480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498423), 
Ready @ 498529 -   mf: uid=9450474, sid4294967295:w4294967295, part=0, addr=0xf1348800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498433), 
Ready @ 498530 -   mf: uid=9450490, sid4294967295:w4294967295, part=0, addr=0xf1347c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498434), 
Ready @ 498541 -   mf: uid=9450499, sid4294967295:w4294967295, part=0, addr=0xf1347c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498445), 
Ready @ 498552 -   mf: uid=9450514, sid4294967295:w4294967295, part=0, addr=0xf1348880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498456), 
Ready @ 498563 -   mf: uid=9450540, sid4294967295:w4294967295, part=0, addr=0xed71dc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498467), 
Ready @ 498574 -   mf: uid=9450550, sid4294967295:w4294967295, part=0, addr=0xed71dc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498478), 
Ready @ 498582 -   mf: uid=9450547, sid4294967295:w4294967295, part=0, addr=0xf1347000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498486), 
Ready @ 498586 -   mf: uid=9450561, sid4294967295:w4294967295, part=0, addr=0xefc0c480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498490), 
Ready @ 498594 -   mf: uid=9450577, sid4294967295:w4294967295, part=0, addr=0xefc0c400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498498), 
Ready @ 498599 -   mf: uid=9450572, sid4294967295:w4294967295, part=0, addr=0xf1347080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498503), 
Ready @ 498607 -   mf: uid=9450593, sid4294967295:w4294967295, part=0, addr=0xed71d000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498511), 
Ready @ 498611 -   mf: uid=9450614, sid4294967295:w4294967295, part=0, addr=0xed71e880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498515), 
Ready @ 498619 -   mf: uid=9450618, sid4294967295:w4294967295, part=0, addr=0xed71e800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498523), 
Ready @ 498621 -   mf: uid=9450629, sid4294967295:w4294967295, part=0, addr=0xee99bc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498525), 
Ready @ 498633 -   mf: uid=9450654, sid4294967295:w4294967295, part=0, addr=0xee99bc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498537), 
Ready @ 498644 -   mf: uid=9450667, sid4294967295:w4294967295, part=0, addr=0xed71d080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498548), 
Ready @ 498646 -   mf: uid=9450675, sid4294967295:w4294967295, part=0, addr=0xefc0b800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498550), 
Ready @ 498647 -   mf: uid=9450715, sid4294967295:w4294967295, part=0, addr=0xefc28c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498551), 
Ready @ 498649 -   mf: uid=9450726, sid4294967295:w4294967295, part=0, addr=0xefc28c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498553), 
Ready @ 498650 -   mf: uid=9450739, sid4294967295:w4294967295, part=0, addr=0xee995080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498554), 
Ready @ 498652 -   mf: uid=9450745, sid4294967295:w4294967295, part=0, addr=0xee995000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498556), 
Ready @ 498669 -   mf: uid=9450748, sid4294967295:w4294967295, part=0, addr=0xed70f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498573), 
Ready @ 498671 -   mf: uid=9450762, sid4294967295:w4294967295, part=0, addr=0xed70f800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498575), 
Ready @ 498682 -   mf: uid=9450773, sid4294967295:w4294967295, part=0, addr=0xf1336880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498586), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1278622 n_nop=958837 n_act=7214 n_pre=7198 n_ref_event=0 n_req=76745 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=306693 bw_util=0.9594
n_activity=1227179 dram_eff=0.9997
bk0: 0a 520025i bk1: 0a 497960i bk2: 0a 494471i bk3: 0a 468393i bk4: 0a 519047i bk5: 0a 497504i bk6: 0a 494827i bk7: 0a 468179i bk8: 0a 527325i bk9: 0a 499381i bk10: 0a 501124i bk11: 0a 479887i bk12: 0a 534290i bk13: 0a 508252i bk14: 0a 482288i bk15: 0a 457902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905909
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.905909
Bank_Level_Parallism = 10.254182
Bank_Level_Parallism_Col = 9.967194
Bank_Level_Parallism_Ready = 7.247553
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989990 

BW Util details:
bwutil = 0.959449 
total_CMD = 1278622 
util_bw = 1226771 
Wasted_Col = 283 
Wasted_Row = 0 
Idle = 51568 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 100 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 332 
rwq = 0 
CCDLc_limit_alone = 332 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1278622 
n_nop = 958837 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 306693 
n_act = 7214 
n_pre = 7198 
n_ref = 0 
n_req = 76745 
total_req = 306693 

Dual Bus Interface Util: 
issued_total_row = 14412 
issued_total_col = 306693 
Row_Bus_Util =  0.011272 
CoL_Bus_Util = 0.239862 
Either_Row_CoL_Bus_Util = 0.250101 
Issued_on_Two_Bus_Simul_Util = 0.001032 
issued_two_Eff = 0.004128 
queue_avg = 61.127865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.1279
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 32): 
Ready @ 498471 -   mf: uid=9450342, sid4294967295:w4294967295, part=1, addr=0xefc19100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498375), 
Ready @ 498477 -   mf: uid=9450348, sid4294967295:w4294967295, part=1, addr=0xf1349580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498381), 
Ready @ 498485 -   mf: uid=9450371, sid4294967295:w4294967295, part=1, addr=0xf1322500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498389), 
Ready @ 498496 -   mf: uid=9450377, sid4294967295:w4294967295, part=1, addr=0xefc18580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498400), 
Ready @ 498496 -   mf: uid=9450405, sid4294967295:w4294967295, part=1, addr=0xefc0e900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498400), 
Ready @ 498519 -   mf: uid=9450398, sid4294967295:w4294967295, part=1, addr=0xed71f580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498423), 
Ready @ 498521 -   mf: uid=9450423, sid4294967295:w4294967295, part=1, addr=0xf1349500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498425), 
Ready @ 498532 -   mf: uid=9450433, sid4294967295:w4294967295, part=1, addr=0xf1347d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498436), 
Ready @ 498533 -   mf: uid=9450456, sid4294967295:w4294967295, part=1, addr=0xed71f500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498437), 
Ready @ 498544 -   mf: uid=9450457, sid4294967295:w4294967295, part=1, addr=0xf1347180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498448), 
Ready @ 498546 -   mf: uid=9450475, sid4294967295:w4294967295, part=1, addr=0xee99e100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498450), 
Ready @ 498546 -   mf: uid=9450503, sid4294967295:w4294967295, part=1, addr=0xed71dd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498450), 
Ready @ 498558 -   mf: uid=9450513, sid4294967295:w4294967295, part=1, addr=0xf1347d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498462), 
Ready @ 498569 -   mf: uid=9450533, sid4294967295:w4294967295, part=1, addr=0xf1348980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498473), 
Ready @ 498571 -   mf: uid=9450535, sid4294967295:w4294967295, part=1, addr=0xf1348900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498475), 
Ready @ 498581 -   mf: uid=9450553, sid4294967295:w4294967295, part=1, addr=0xefc0c580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498485), 
Ready @ 498582 -   mf: uid=9450566, sid4294967295:w4294967295, part=1, addr=0xed71dd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498486), 
Ready @ 498583 -   mf: uid=9450574, sid4294967295:w4294967295, part=1, addr=0xed71d180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498487), 
Ready @ 498592 -   mf: uid=9450581, sid4294967295:w4294967295, part=1, addr=0xefc0c500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498496), 
Ready @ 498597 -   mf: uid=9450604, sid4294967295:w4294967295, part=1, addr=0xf1344d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498501), 
Ready @ 498599 -   mf: uid=9450601, sid4294967295:w4294967295, part=1, addr=0xf1347100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498503), 
Ready @ 498610 -   mf: uid=9450622, sid4294967295:w4294967295, part=1, addr=0xee99bd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498514), 
Ready @ 498620 -   mf: uid=9450639, sid4294967295:w4294967295, part=1, addr=0xed71e900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498524), 
Ready @ 498631 -   mf: uid=9450636, sid4294967295:w4294967295, part=1, addr=0xefc0b980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498535), 
Ready @ 498636 -   mf: uid=9450657, sid4294967295:w4294967295, part=1, addr=0xee99bd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498540), 
Ready @ 498638 -   mf: uid=9450690, sid4294967295:w4294967295, part=1, addr=0xefc28d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498542), 
Ready @ 498648 -   mf: uid=9450670, sid4294967295:w4294967295, part=1, addr=0xed71d100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498552), 
Ready @ 498664 -   mf: uid=9450705, sid4294967295:w4294967295, part=1, addr=0xefc0ad80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498568), 
Ready @ 498664 -   mf: uid=9450697, sid4294967295:w4294967295, part=1, addr=0xefc28d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498568), 
Ready @ 498672 -   mf: uid=9450721, sid4294967295:w4294967295, part=1, addr=0xee995180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498576), 
Ready @ 498677 -   mf: uid=9450724, sid4294967295:w4294967295, part=1, addr=0xee995100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498581), 
Ready @ 498684 -   mf: uid=9450742, sid4294967295:w4294967295, part=1, addr=0xed70f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498588), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1278622 n_nop=958736 n_act=7265 n_pre=7249 n_ref_event=0 n_req=76737 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=306666 bw_util=0.9594
n_activity=1227197 dram_eff=0.9996
bk0: 0a 521360i bk1: 0a 491858i bk2: 0a 494135i bk3: 0a 468518i bk4: 0a 524899i bk5: 0a 490415i bk6: 0a 502129i bk7: 0a 478707i bk8: 0a 527503i bk9: 0a 500463i bk10: 0a 501875i bk11: 0a 485640i bk12: 0a 540005i bk13: 0a 506531i bk14: 0a 486084i bk15: 0a 460939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905247
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.905247
Bank_Level_Parallism = 10.230728
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 7.233288
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.959364 
total_CMD = 1278622 
util_bw = 1226664 
Wasted_Col = 298 
Wasted_Row = 24 
Idle = 51636 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 120 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 320 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1278622 
n_nop = 958736 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 306666 
n_act = 7265 
n_pre = 7249 
n_ref = 0 
n_req = 76737 
total_req = 306666 

Dual Bus Interface Util: 
issued_total_row = 14514 
issued_total_col = 306666 
Row_Bus_Util =  0.011351 
CoL_Bus_Util = 0.239841 
Either_Row_CoL_Bus_Util = 0.250180 
Issued_on_Two_Bus_Simul_Util = 0.001012 
issued_two_Eff = 0.004045 
queue_avg = 61.145615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.1456
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 32): 
Ready @ 498470 -   mf: uid=9450359, sid4294967295:w4294967295, part=2, addr=0xed71f680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498374), 
Ready @ 498490 -   mf: uid=9450375, sid4294967295:w4294967295, part=2, addr=0xf013be00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498394), 
Ready @ 498494 -   mf: uid=9450385, sid4294967295:w4294967295, part=2, addr=0xf013be80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498398), 
Ready @ 498502 -   mf: uid=9450409, sid4294967295:w4294967295, part=2, addr=0xefc0ae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498406), 
Ready @ 498507 -   mf: uid=9450430, sid4294967295:w4294967295, part=2, addr=0xefc0ae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498411), 
Ready @ 498515 -   mf: uid=9450442, sid4294967295:w4294967295, part=2, addr=0xf1348a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498419), 
Ready @ 498519 -   mf: uid=9450460, sid4294967295:w4294967295, part=2, addr=0xf1348a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498423), 
Ready @ 498527 -   mf: uid=9450476, sid4294967295:w4294967295, part=2, addr=0xefc16200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498431), 
Ready @ 498532 -   mf: uid=9450494, sid4294967295:w4294967295, part=2, addr=0xefc16280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498436), 
Ready @ 498540 -   mf: uid=9450507, sid4294967295:w4294967295, part=2, addr=0xf1321a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498444), 
Ready @ 498544 -   mf: uid=9450510, sid4294967295:w4294967295, part=2, addr=0xefc0ea80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498448), 
Ready @ 498552 -   mf: uid=9450517, sid4294967295:w4294967295, part=2, addr=0xefc0ea00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498456), 
Ready @ 498555 -   mf: uid=9450518, sid4294967295:w4294967295, part=2, addr=0xf013b280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498459), 
Ready @ 498557 -   mf: uid=9450525, sid4294967295:w4294967295, part=2, addr=0xed71ea00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498461), 
Ready @ 498565 -   mf: uid=9450529, sid4294967295:w4294967295, part=2, addr=0xed71ea80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498469), 
Ready @ 498566 -   mf: uid=9450537, sid4294967295:w4294967295, part=2, addr=0xefc0a200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498470), 
Ready @ 498574 -   mf: uid=9450544, sid4294967295:w4294967295, part=2, addr=0xefc18680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498478), 
Ready @ 498582 -   mf: uid=9450552, sid4294967295:w4294967295, part=2, addr=0xefc18600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498486), 
Ready @ 498586 -   mf: uid=9450570, sid4294967295:w4294967295, part=2, addr=0xf1347280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498490), 
Ready @ 498594 -   mf: uid=9450589, sid4294967295:w4294967295, part=2, addr=0xf1347200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498498), 
Ready @ 498605 -   mf: uid=9450605, sid4294967295:w4294967295, part=2, addr=0xf1347e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498509), 
Ready @ 498607 -   mf: uid=9450627, sid4294967295:w4294967295, part=2, addr=0xf1347e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498511), 
Ready @ 498618 -   mf: uid=9450623, sid4294967295:w4294967295, part=2, addr=0xed71d280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498522), 
Ready @ 498629 -   mf: uid=9450645, sid4294967295:w4294967295, part=2, addr=0xed71d200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498533), 
Ready @ 498640 -   mf: uid=9450646, sid4294967295:w4294967295, part=2, addr=0xed71de80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498544), 
Ready @ 498650 -   mf: uid=9450668, sid4294967295:w4294967295, part=2, addr=0xed71de00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498554), 
Ready @ 498652 -   mf: uid=9450676, sid4294967295:w4294967295, part=2, addr=0xefc0ba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498556), 
Ready @ 498663 -   mf: uid=9450682, sid4294967295:w4294967295, part=2, addr=0xefc0ba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498567), 
Ready @ 498664 -   mf: uid=9450706, sid4294967295:w4294967295, part=2, addr=0xefc0a280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498568), 
Ready @ 498675 -   mf: uid=9450712, sid4294967295:w4294967295, part=2, addr=0xefc16e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498579), 
Ready @ 498677 -   mf: uid=9450728, sid4294967295:w4294967295, part=2, addr=0xefc16e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498581), 
Ready @ 498688 -   mf: uid=9450774, sid4294967295:w4294967295, part=2, addr=0xefc0c600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498592), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1278622 n_nop=958904 n_act=7168 n_pre=7152 n_ref_event=0 n_req=76747 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=306711 bw_util=0.9595
n_activity=1227325 dram_eff=0.9996
bk0: 0a 520772i bk1: 0a 490283i bk2: 0a 485536i bk3: 0a 474286i bk4: 0a 522801i bk5: 0a 501888i bk6: 0a 497907i bk7: 0a 471224i bk8: 0a 525843i bk9: 0a 501228i bk10: 0a 499893i bk11: 0a 475284i bk12: 0a 541676i bk13: 0a 510374i bk14: 0a 488729i bk15: 0a 460171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906524
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.906524
Bank_Level_Parallism = 10.239873
Bank_Level_Parallism_Col = 9.954620
Bank_Level_Parallism_Ready = 7.239895
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989476 

BW Util details:
bwutil = 0.959505 
total_CMD = 1278622 
util_bw = 1226843 
Wasted_Col = 289 
Wasted_Row = 0 
Idle = 51490 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 73 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 345 
rwq = 0 
CCDLc_limit_alone = 345 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1278622 
n_nop = 958904 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 306711 
n_act = 7168 
n_pre = 7152 
n_ref = 0 
n_req = 76747 
total_req = 306711 

Dual Bus Interface Util: 
issued_total_row = 14320 
issued_total_col = 306711 
Row_Bus_Util =  0.011200 
CoL_Bus_Util = 0.239876 
Either_Row_CoL_Bus_Util = 0.250049 
Issued_on_Two_Bus_Simul_Util = 0.001027 
issued_two_Eff = 0.004107 
queue_avg = 61.138481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.1385
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 34): 
Ready @ 498473 -   mf: uid=9450394, sid4294967295:w4294967295, part=3, addr=0xefc16380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498377), 
Ready @ 498484 -   mf: uid=9450400, sid4294967295:w4294967295, part=3, addr=0xefc0af00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498388), 
Ready @ 498484 -   mf: uid=9450410, sid4294967295:w4294967295, part=3, addr=0xf1348b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498388), 
Ready @ 498507 -   mf: uid=9450424, sid4294967295:w4294967295, part=3, addr=0xf1348b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498411), 
Ready @ 498509 -   mf: uid=9450435, sid4294967295:w4294967295, part=3, addr=0xefc0eb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498413), 
Ready @ 498519 -   mf: uid=9450438, sid4294967295:w4294967295, part=3, addr=0xefc16300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498423), 
Ready @ 498521 -   mf: uid=9450462, sid4294967295:w4294967295, part=3, addr=0xed71eb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498425), 
Ready @ 498533 -   mf: uid=9450483, sid4294967295:w4294967295, part=3, addr=0xefc0eb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498437), 
Ready @ 498534 -   mf: uid=9450486, sid4294967295:w4294967295, part=3, addr=0xefc0a380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498438), 
Ready @ 498537 -   mf: uid=9450496, sid4294967295:w4294967295, part=3, addr=0xed71eb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498441), 
Ready @ 498544 -   mf: uid=9450497, sid4294967295:w4294967295, part=3, addr=0xefc18780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498448), 
Ready @ 498545 -   mf: uid=9450511, sid4294967295:w4294967295, part=3, addr=0xefc0a300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498449), 
Ready @ 498549 -   mf: uid=9450530, sid4294967295:w4294967295, part=3, addr=0xf1347380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498453), 
Ready @ 498557 -   mf: uid=9450520, sid4294967295:w4294967295, part=3, addr=0xefc18700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498461), 
Ready @ 498557 -   mf: uid=9450545, sid4294967295:w4294967295, part=3, addr=0xf1347f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498461), 
Ready @ 498568 -   mf: uid=9450563, sid4294967295:w4294967295, part=3, addr=0xf1347300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498472), 
Ready @ 498569 -   mf: uid=9450556, sid4294967295:w4294967295, part=3, addr=0xed71d380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498473), 
Ready @ 498576 -   mf: uid=9450590, sid4294967295:w4294967295, part=3, addr=0xf1347f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498480), 
Ready @ 498583 -   mf: uid=9450584, sid4294967295:w4294967295, part=3, addr=0xed71df80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498487), 
Ready @ 498591 -   mf: uid=9450602, sid4294967295:w4294967295, part=3, addr=0xed71d300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498495), 
Ready @ 498599 -   mf: uid=9450609, sid4294967295:w4294967295, part=3, addr=0xefc0bb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498503), 
Ready @ 498601 -   mf: uid=9450628, sid4294967295:w4294967295, part=3, addr=0xed71df00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498505), 
Ready @ 498613 -   mf: uid=9450640, sid4294967295:w4294967295, part=3, addr=0xefc16f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498517), 
Ready @ 498625 -   mf: uid=9450642, sid4294967295:w4294967295, part=3, addr=0xefc0bb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498529), 
Ready @ 498636 -   mf: uid=9450671, sid4294967295:w4294967295, part=3, addr=0xefc0c780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498540), 
Ready @ 498649 -   mf: uid=9450661, sid4294967295:w4294967295, part=3, addr=0xefc16f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498553), 
Ready @ 498650 -   mf: uid=9450681, sid4294967295:w4294967295, part=3, addr=0xee99b380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498554), 
Ready @ 498663 -   mf: uid=9450692, sid4294967295:w4294967295, part=3, addr=0xefc0c700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498567), 
Ready @ 498671 -   mf: uid=9450693, sid4294967295:w4294967295, part=3, addr=0xf1335f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498575), 
Ready @ 498671 -   mf: uid=9450700, sid4294967295:w4294967295, part=3, addr=0xee99b300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498575), 
Ready @ 498672 -   mf: uid=9450729, sid4294967295:w4294967295, part=3, addr=0xefc28380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498576), 
Ready @ 498675 -   mf: uid=9450747, sid4294967295:w4294967295, part=3, addr=0xefc28300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498579), 
Ready @ 498683 -   mf: uid=9450763, sid4294967295:w4294967295, part=3, addr=0xee995f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498587), 
Ready @ 498688 -   mf: uid=9450779, sid4294967295:w4294967295, part=3, addr=0xee99bf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498592), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1278622 n_nop=958764 n_act=7215 n_pre=7199 n_ref_event=0 n_req=76751 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=306713 bw_util=0.9595
n_activity=1227283 dram_eff=0.9996
bk0: 0a 512859i bk1: 0a 489742i bk2: 0a 487858i bk3: 0a 470989i bk4: 0a 530305i bk5: 0a 501724i bk6: 0a 497560i bk7: 0a 473300i bk8: 0a 526487i bk9: 0a 507469i bk10: 0a 509071i bk11: 0a 483060i bk12: 0a 538994i bk13: 0a 514117i bk14: 0a 488580i bk15: 0a 468219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905903
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.905903
Bank_Level_Parallism = 10.214253
Bank_Level_Parallism_Col = 9.932209
Bank_Level_Parallism_Ready = 7.224247
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.990027 

BW Util details:
bwutil = 0.959511 
total_CMD = 1278622 
util_bw = 1226851 
Wasted_Col = 253 
Wasted_Row = 0 
Idle = 51518 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 69 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 315 
rwq = 0 
CCDLc_limit_alone = 315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1278622 
n_nop = 958764 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 306713 
n_act = 7215 
n_pre = 7199 
n_ref = 0 
n_req = 76751 
total_req = 306713 

Dual Bus Interface Util: 
issued_total_row = 14414 
issued_total_col = 306713 
Row_Bus_Util =  0.011273 
CoL_Bus_Util = 0.239878 
Either_Row_CoL_Bus_Util = 0.250158 
Issued_on_Two_Bus_Simul_Util = 0.000992 
issued_two_Eff = 0.003967 
queue_avg = 61.135998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.136
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 45): 
Ready @ 498403 -   mf: uid=9450192, sid4294967295:w4294967295, part=4, addr=0xefc0f800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498307), 
Ready @ 498405 -   mf: uid=9450195, sid4294967295:w4294967295, part=4, addr=0xefc17c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498309), 
Ready @ 498408 -   mf: uid=9450216, sid4294967295:w4294967295, part=4, addr=0xefc17c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498312), 
Ready @ 498419 -   mf: uid=9450213, sid4294967295:w4294967295, part=4, addr=0xefc0e080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498323), 
Ready @ 498431 -   mf: uid=9450239, sid4294967295:w4294967295, part=4, addr=0xefc0e000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498335), 
Ready @ 498433 -   mf: uid=9450246, sid4294967295:w4294967295, part=4, addr=0xf1349880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498337), 
Ready @ 498444 -   mf: uid=9450271, sid4294967295:w4294967295, part=4, addr=0xf1349800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498348), 
Ready @ 498444 -   mf: uid=9450274, sid4294967295:w4294967295, part=4, addr=0xefc19480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498348), 
Ready @ 498445 -   mf: uid=9450288, sid4294967295:w4294967295, part=4, addr=0xefc19400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498349), 
Ready @ 498467 -   mf: uid=9450298, sid4294967295:w4294967295, part=4, addr=0xed71f880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498371), 
Ready @ 498469 -   mf: uid=9450305, sid4294967295:w4294967295, part=4, addr=0xed71f800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498373), 
Ready @ 498480 -   mf: uid=9450316, sid4294967295:w4294967295, part=4, addr=0xefc0b080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498384), 
Ready @ 498481 -   mf: uid=9450324, sid4294967295:w4294967295, part=4, addr=0xefc0b000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498385), 
Ready @ 498482 -   mf: uid=9450337, sid4294967295:w4294967295, part=4, addr=0xefc16480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498386), 
Ready @ 498482 -   mf: uid=9450360, sid4294967295:w4294967295, part=4, addr=0xefc16400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498386), 
Ready @ 498492 -   mf: uid=9450366, sid4294967295:w4294967295, part=4, addr=0xf1348c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498396), 
Ready @ 498494 -   mf: uid=9450383, sid4294967295:w4294967295, part=4, addr=0xf1348c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498398), 
Ready @ 498503 -   mf: uid=9450406, sid4294967295:w4294967295, part=4, addr=0xed71ec80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498407), 
Ready @ 498505 -   mf: uid=9450439, sid4294967295:w4294967295, part=4, addr=0xed71ec00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498409), 
Ready @ 498508 -   mf: uid=9450450, sid4294967295:w4294967295, part=4, addr=0xefc0ec80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498412), 
Ready @ 498522 -   mf: uid=9450469, sid4294967295:w4294967295, part=4, addr=0xefc0ec00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498426), 
Ready @ 498523 -   mf: uid=9450487, sid4294967295:w4294967295, part=4, addr=0xefc18880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498427), 
Ready @ 498534 -   mf: uid=9450508, sid4294967295:w4294967295, part=4, addr=0xefc0a400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498438), 
Ready @ 498542 -   mf: uid=9450534, sid4294967295:w4294967295, part=4, addr=0xf013c080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498446), 
Ready @ 498555 -   mf: uid=9450531, sid4294967295:w4294967295, part=4, addr=0xefc18800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498459), 
Ready @ 498558 -   mf: uid=9450551, sid4294967295:w4294967295, part=4, addr=0xf1347480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498462), 
Ready @ 498558 -   mf: uid=9450548, sid4294967295:w4294967295, part=4, addr=0xf1322800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498462), 
Ready @ 498558 -   mf: uid=9450557, sid4294967295:w4294967295, part=4, addr=0xf1348080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498462), 
Ready @ 498569 -   mf: uid=9450571, sid4294967295:w4294967295, part=4, addr=0xf1347400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498473), 
Ready @ 498583 -   mf: uid=9450567, sid4294967295:w4294967295, part=4, addr=0xed71d480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498487), 
Ready @ 498587 -   mf: uid=9450579, sid4294967295:w4294967295, part=4, addr=0xf1348000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498491), 
Ready @ 498595 -   mf: uid=9450585, sid4294967295:w4294967295, part=4, addr=0xed71e080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498499), 
Ready @ 498600 -   mf: uid=9450596, sid4294967295:w4294967295, part=4, addr=0xed71d400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498504), 
Ready @ 498600 -   mf: uid=9450608, sid4294967295:w4294967295, part=4, addr=0xefc0a480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498504), 
Ready @ 498601 -   mf: uid=9450615, sid4294967295:w4294967295, part=4, addr=0xed71e000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498505), 
Ready @ 498608 -   mf: uid=9450633, sid4294967295:w4294967295, part=4, addr=0xefc17080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498512), 
Ready @ 498612 -   mf: uid=9450621, sid4294967295:w4294967295, part=4, addr=0xefc0bc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498516), 
Ready @ 498615 -   mf: uid=9450643, sid4294967295:w4294967295, part=4, addr=0xefc0bc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498519), 
Ready @ 498620 -   mf: uid=9450647, sid4294967295:w4294967295, part=4, addr=0xefc17000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498524), 
Ready @ 498645 -   mf: uid=9450650, sid4294967295:w4294967295, part=4, addr=0xf013b480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498549), 
Ready @ 498653 -   mf: uid=9450677, sid4294967295:w4294967295, part=4, addr=0xf013b400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498557), 
Ready @ 498657 -   mf: uid=9450658, sid4294967295:w4294967295, part=4, addr=0xee99b480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498561), 
Ready @ 498665 -   mf: uid=9450685, sid4294967295:w4294967295, part=4, addr=0xee99b400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498569), 
Ready @ 498670 -   mf: uid=9450673, sid4294967295:w4294967295, part=4, addr=0xefc0c880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498574), 
Ready @ 498678 -   mf: uid=9450691, sid4294967295:w4294967295, part=4, addr=0xefc0c800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498582), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1278622 n_nop=958825 n_act=7238 n_pre=7222 n_ref_event=0 n_req=76737 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=306672 bw_util=0.9594
n_activity=1227239 dram_eff=0.9996
bk0: 0a 514679i bk1: 0a 490168i bk2: 0a 485950i bk3: 0a 459152i bk4: 0a 514276i bk5: 0a 488325i bk6: 0a 488057i bk7: 0a 465625i bk8: 0a 516107i bk9: 0a 498458i bk10: 0a 497818i bk11: 0a 471172i bk12: 0a 537909i bk13: 0a 504783i bk14: 0a 491772i bk15: 0a 468835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905599
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.905599
Bank_Level_Parallism = 10.301935
Bank_Level_Parallism_Col = 10.013063
Bank_Level_Parallism_Ready = 7.283030
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.991013 

BW Util details:
bwutil = 0.959383 
total_CMD = 1278622 
util_bw = 1226685 
Wasted_Col = 342 
Wasted_Row = 48 
Idle = 51547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 116 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 390 
rwq = 0 
CCDLc_limit_alone = 390 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1278622 
n_nop = 958825 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 306672 
n_act = 7238 
n_pre = 7222 
n_ref = 0 
n_req = 76737 
total_req = 306672 

Dual Bus Interface Util: 
issued_total_row = 14460 
issued_total_col = 306672 
Row_Bus_Util =  0.011309 
CoL_Bus_Util = 0.239846 
Either_Row_CoL_Bus_Util = 0.250111 
Issued_on_Two_Bus_Simul_Util = 0.001044 
issued_two_Eff = 0.004175 
queue_avg = 61.135860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.1359
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 38): 
Ready @ 498470 -   mf: uid=9450317, sid4294967295:w4294967295, part=5, addr=0xefc19580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498374), 
Ready @ 498471 -   mf: uid=9450344, sid4294967295:w4294967295, part=5, addr=0xefc0b100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498375), 
Ready @ 498473 -   mf: uid=9450345, sid4294967295:w4294967295, part=5, addr=0xf1349980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498377), 
Ready @ 498484 -   mf: uid=9450372, sid4294967295:w4294967295, part=5, addr=0xefc16500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498388), 
Ready @ 498494 -   mf: uid=9450384, sid4294967295:w4294967295, part=5, addr=0xed71f980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498398), 
Ready @ 498505 -   mf: uid=9450395, sid4294967295:w4294967295, part=5, addr=0xf1348d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498409), 
Ready @ 498513 -   mf: uid=9450411, sid4294967295:w4294967295, part=5, addr=0xefc0b180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498417), 
Ready @ 498524 -   mf: uid=9450417, sid4294967295:w4294967295, part=5, addr=0xefc0ed00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498428), 
Ready @ 498524 -   mf: uid=9450431, sid4294967295:w4294967295, part=5, addr=0xefc16580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498428), 
Ready @ 498526 -   mf: uid=9450427, sid4294967295:w4294967295, part=5, addr=0xed71ed00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498430), 
Ready @ 498543 -   mf: uid=9450446, sid4294967295:w4294967295, part=5, addr=0xf1348d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498447), 
Ready @ 498551 -   mf: uid=9450466, sid4294967295:w4294967295, part=5, addr=0xefc0a500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498455), 
Ready @ 498555 -   mf: uid=9450467, sid4294967295:w4294967295, part=5, addr=0xefc0ed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498459), 
Ready @ 498556 -   mf: uid=9450480, sid4294967295:w4294967295, part=5, addr=0xefc18900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498460), 
Ready @ 498563 -   mf: uid=9450484, sid4294967295:w4294967295, part=5, addr=0xed71ed80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498467), 
Ready @ 498568 -   mf: uid=9450509, sid4294967295:w4294967295, part=5, addr=0xf1322900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498472), 
Ready @ 498576 -   mf: uid=9450532, sid4294967295:w4294967295, part=5, addr=0xefc18980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498480), 
Ready @ 498586 -   mf: uid=9450542, sid4294967295:w4294967295, part=5, addr=0xf1347500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498490), 
Ready @ 498587 -   mf: uid=9450558, sid4294967295:w4294967295, part=5, addr=0xf1322980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498491), 
Ready @ 498588 -   mf: uid=9450583, sid4294967295:w4294967295, part=5, addr=0xf1348100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498492), 
Ready @ 498590 -   mf: uid=9450598, sid4294967295:w4294967295, part=5, addr=0xf1347580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498494), 
Ready @ 498591 -   mf: uid=9450594, sid4294967295:w4294967295, part=5, addr=0xed71d500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498495), 
Ready @ 498594 -   mf: uid=9450616, sid4294967295:w4294967295, part=5, addr=0xf1348180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498498), 
Ready @ 498605 -   mf: uid=9450624, sid4294967295:w4294967295, part=5, addr=0xed71e100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498509), 
Ready @ 498616 -   mf: uid=9450637, sid4294967295:w4294967295, part=5, addr=0xed71d580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498520), 
Ready @ 498629 -   mf: uid=9450672, sid4294967295:w4294967295, part=5, addr=0xefc17100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498533), 
Ready @ 498635 -   mf: uid=9450662, sid4294967295:w4294967295, part=5, addr=0xed71e180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498539), 
Ready @ 498640 -   mf: uid=9450694, sid4294967295:w4294967295, part=5, addr=0xefc0bd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498544), 
Ready @ 498643 -   mf: uid=9450698, sid4294967295:w4294967295, part=5, addr=0xefc0a580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498547), 
Ready @ 498647 -   mf: uid=9450703, sid4294967295:w4294967295, part=5, addr=0xefc0c900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498551), 
Ready @ 498648 -   mf: uid=9450716, sid4294967295:w4294967295, part=5, addr=0xefc17180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498552), 
Ready @ 498655 -   mf: uid=9450713, sid4294967295:w4294967295, part=5, addr=0xee99b500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498559), 
Ready @ 498660 -   mf: uid=9450749, sid4294967295:w4294967295, part=5, addr=0xefc0bd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498564), 
Ready @ 498668 -   mf: uid=9450732, sid4294967295:w4294967295, part=5, addr=0xf1336100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498572), 
Ready @ 498672 -   mf: uid=9450760, sid4294967295:w4294967295, part=5, addr=0xefc0c980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498576), 
Ready @ 498680 -   mf: uid=9450771, sid4294967295:w4294967295, part=5, addr=0xf1321d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498584), 
Ready @ 498685 -   mf: uid=9450775, sid4294967295:w4294967295, part=5, addr=0xee99b580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498589), 
Ready @ 498688 -   mf: uid=9450780, sid4294967295:w4294967295, part=5, addr=0xefc28500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498592), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1278622 n_nop=958936 n_act=7175 n_pre=7159 n_ref_event=0 n_req=76745 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=306684 bw_util=0.9594
n_activity=1227312 dram_eff=0.9995
bk0: 0a 514527i bk1: 0a 490361i bk2: 0a 490176i bk3: 0a 470051i bk4: 0a 520299i bk5: 0a 494743i bk6: 0a 494937i bk7: 0a 472148i bk8: 0a 524167i bk9: 0a 499035i bk10: 0a 498657i bk11: 0a 475746i bk12: 0a 524879i bk13: 0a 497949i bk14: 0a 475735i bk15: 0a 450451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906431
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.906431
Bank_Level_Parallism = 10.299469
Bank_Level_Parallism_Col = 10.019127
Bank_Level_Parallism_Ready = 7.285964
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.991201 

BW Util details:
bwutil = 0.959420 
total_CMD = 1278622 
util_bw = 1226735 
Wasted_Col = 358 
Wasted_Row = 40 
Idle = 51489 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 130 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1278622 
n_nop = 958936 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 306684 
n_act = 7175 
n_pre = 7159 
n_ref = 0 
n_req = 76745 
total_req = 306684 

Dual Bus Interface Util: 
issued_total_row = 14334 
issued_total_col = 306684 
Row_Bus_Util =  0.011211 
CoL_Bus_Util = 0.239855 
Either_Row_CoL_Bus_Util = 0.250024 
Issued_on_Two_Bus_Simul_Util = 0.001042 
issued_two_Eff = 0.004167 
queue_avg = 61.136562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.1366
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 34): 
Ready @ 498467 -   mf: uid=9450403, sid4294967295:w4294967295, part=6, addr=0xf1344600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498371), 
Ready @ 498472 -   mf: uid=9450418, sid4294967295:w4294967295, part=6, addr=0xf1347680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498376), 
Ready @ 498473 -   mf: uid=9450426, sid4294967295:w4294967295, part=6, addr=0xf1347600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498377), 
Ready @ 498483 -   mf: uid=9450434, sid4294967295:w4294967295, part=6, addr=0xf1349a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498387), 
Ready @ 498484 -   mf: uid=9450443, sid4294967295:w4294967295, part=6, addr=0xf1349a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498388), 
Ready @ 498495 -   mf: uid=9450448, sid4294967295:w4294967295, part=6, addr=0xed71d680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498399), 
Ready @ 498497 -   mf: uid=9450454, sid4294967295:w4294967295, part=6, addr=0xed71d600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498401), 
Ready @ 498508 -   mf: uid=9450458, sid4294967295:w4294967295, part=6, addr=0xed71a680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498412), 
Ready @ 498519 -   mf: uid=9450463, sid4294967295:w4294967295, part=6, addr=0xed71a600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498423), 
Ready @ 498530 -   mf: uid=9450471, sid4294967295:w4294967295, part=6, addr=0xf1348280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498434), 
Ready @ 498537 -   mf: uid=9450470, sid4294967295:w4294967295, part=6, addr=0xefc0be00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498441), 
Ready @ 498548 -   mf: uid=9450481, sid4294967295:w4294967295, part=6, addr=0xed71e280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498452), 
Ready @ 498559 -   mf: uid=9450488, sid4294967295:w4294967295, part=6, addr=0xf1348200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498463), 
Ready @ 498560 -   mf: uid=9450495, sid4294967295:w4294967295, part=6, addr=0xefc0ca80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498464), 
Ready @ 498570 -   mf: uid=9450512, sid4294967295:w4294967295, part=6, addr=0xed71e200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498474), 
Ready @ 498581 -   mf: uid=9450504, sid4294967295:w4294967295, part=6, addr=0xefc29280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498485), 
Ready @ 498581 -   mf: uid=9450522, sid4294967295:w4294967295, part=6, addr=0xefc0ca00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498485), 
Ready @ 498582 -   mf: uid=9450523, sid4294967295:w4294967295, part=6, addr=0xee99c280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498486), 
Ready @ 498592 -   mf: uid=9450546, sid4294967295:w4294967295, part=6, addr=0xefc29200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498496), 
Ready @ 498597 -   mf: uid=9450568, sid4294967295:w4294967295, part=6, addr=0xefc0be80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498501), 
Ready @ 498608 -   mf: uid=9450564, sid4294967295:w4294967295, part=6, addr=0xee99c200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498512), 
Ready @ 498609 -   mf: uid=9450582, sid4294967295:w4294967295, part=6, addr=0xed71fa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498513), 
Ready @ 498620 -   mf: uid=9450617, sid4294967295:w4294967295, part=6, addr=0xed71fa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498524), 
Ready @ 498622 -   mf: uid=9450620, sid4294967295:w4294967295, part=6, addr=0xee995680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498526), 
Ready @ 498623 -   mf: uid=9450641, sid4294967295:w4294967295, part=6, addr=0xee995600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498527), 
Ready @ 498628 -   mf: uid=9450665, sid4294967295:w4294967295, part=6, addr=0xf1335680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498532), 
Ready @ 498629 -   mf: uid=9450684, sid4294967295:w4294967295, part=6, addr=0xf1335600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498533), 
Ready @ 498631 -   mf: uid=9450707, sid4294967295:w4294967295, part=6, addr=0xed70fe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498535), 
Ready @ 498642 -   mf: uid=9450734, sid4294967295:w4294967295, part=6, addr=0xed70fe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498546), 
Ready @ 498647 -   mf: uid=9450743, sid4294967295:w4294967295, part=6, addr=0xefc0ee80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498551), 
Ready @ 498654 -   mf: uid=9450761, sid4294967295:w4294967295, part=6, addr=0xefc0ee00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498558), 
Ready @ 498665 -   mf: uid=9450768, sid4294967295:w4294967295, part=6, addr=0xf1336e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498569), 
Ready @ 498667 -   mf: uid=9450792, sid4294967295:w4294967295, part=6, addr=0xf1321e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498571), 
Ready @ 498679 -   mf: uid=9450796, sid4294967295:w4294967295, part=6, addr=0xf1321e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498583), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1278622 n_nop=958773 n_act=7244 n_pre=7228 n_ref_event=0 n_req=76749 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=306712 bw_util=0.9595
n_activity=1227316 dram_eff=0.9996
bk0: 0a 524282i bk1: 0a 502088i bk2: 0a 495563i bk3: 0a 466874i bk4: 0a 523896i bk5: 0a 500385i bk6: 0a 497748i bk7: 0a 476147i bk8: 0a 524942i bk9: 0a 500620i bk10: 0a 502251i bk11: 0a 482836i bk12: 0a 531602i bk13: 0a 503823i bk14: 0a 482738i bk15: 0a 466235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905536
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.905536
Bank_Level_Parallism = 10.228338
Bank_Level_Parallism_Col = 9.939696
Bank_Level_Parallism_Ready = 7.227222
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989820 

BW Util details:
bwutil = 0.959508 
total_CMD = 1278622 
util_bw = 1226845 
Wasted_Col = 323 
Wasted_Row = 0 
Idle = 51454 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 91 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 353 
rwq = 0 
CCDLc_limit_alone = 353 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1278622 
n_nop = 958773 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 306712 
n_act = 7244 
n_pre = 7228 
n_ref = 0 
n_req = 76749 
total_req = 306712 

Dual Bus Interface Util: 
issued_total_row = 14472 
issued_total_col = 306712 
Row_Bus_Util =  0.011318 
CoL_Bus_Util = 0.239877 
Either_Row_CoL_Bus_Util = 0.250151 
Issued_on_Two_Bus_Simul_Util = 0.001044 
issued_two_Eff = 0.004174 
queue_avg = 61.141197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.1412
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 39): 
Ready @ 498437 -   mf: uid=9450277, sid4294967295:w4294967295, part=7, addr=0xefc17f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498341), 
Ready @ 498442 -   mf: uid=9450303, sid4294967295:w4294967295, part=7, addr=0xf1347700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498346), 
Ready @ 498454 -   mf: uid=9450301, sid4294967295:w4294967295, part=7, addr=0xefc0a780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498358), 
Ready @ 498456 -   mf: uid=9450318, sid4294967295:w4294967295, part=7, addr=0xf1349b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498360), 
Ready @ 498467 -   mf: uid=9450319, sid4294967295:w4294967295, part=7, addr=0xefc17380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498371), 
Ready @ 498468 -   mf: uid=9450339, sid4294967295:w4294967295, part=7, addr=0xed71d700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498372), 
Ready @ 498481 -   mf: uid=9450368, sid4294967295:w4294967295, part=7, addr=0xf1347780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498385), 
Ready @ 498482 -   mf: uid=9450363, sid4294967295:w4294967295, part=7, addr=0xed71a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498386), 
Ready @ 498487 -   mf: uid=9450378, sid4294967295:w4294967295, part=7, addr=0xf1349b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498391), 
Ready @ 498498 -   mf: uid=9450379, sid4294967295:w4294967295, part=7, addr=0xf1321f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498402), 
Ready @ 498515 -   mf: uid=9450392, sid4294967295:w4294967295, part=7, addr=0xed71d780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498419), 
Ready @ 498523 -   mf: uid=9450414, sid4294967295:w4294967295, part=7, addr=0xf1348300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498427), 
Ready @ 498523 -   mf: uid=9450422, sid4294967295:w4294967295, part=7, addr=0xf1321f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498427), 
Ready @ 498524 -   mf: uid=9450449, sid4294967295:w4294967295, part=7, addr=0xed71e300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498428), 
Ready @ 498528 -   mf: uid=9450464, sid4294967295:w4294967295, part=7, addr=0xf1348380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498432), 
Ready @ 498535 -   mf: uid=9450472, sid4294967295:w4294967295, part=7, addr=0xefc0cb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498439), 
Ready @ 498540 -   mf: uid=9450491, sid4294967295:w4294967295, part=7, addr=0xed71e380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498444), 
Ready @ 498548 -   mf: uid=9450500, sid4294967295:w4294967295, part=7, addr=0xefc29300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498452), 
Ready @ 498553 -   mf: uid=9450526, sid4294967295:w4294967295, part=7, addr=0xefc0cb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498457), 
Ready @ 498565 -   mf: uid=9450541, sid4294967295:w4294967295, part=7, addr=0xee99c300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498469), 
Ready @ 498567 -   mf: uid=9450554, sid4294967295:w4294967295, part=7, addr=0xee99c380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498471), 
Ready @ 498567 -   mf: uid=9450576, sid4294967295:w4294967295, part=7, addr=0xefc0bf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498471), 
Ready @ 498578 -   mf: uid=9450591, sid4294967295:w4294967295, part=7, addr=0xefc29380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498482), 
Ready @ 498579 -   mf: uid=9450611, sid4294967295:w4294967295, part=7, addr=0xee995700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498483), 
Ready @ 498587 -   mf: uid=9450634, sid4294967295:w4294967295, part=7, addr=0xf1344780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498491), 
Ready @ 498593 -   mf: uid=9450630, sid4294967295:w4294967295, part=7, addr=0xed71fb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498497), 
Ready @ 498601 -   mf: uid=9450652, sid4294967295:w4294967295, part=7, addr=0xefc0bf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498505), 
Ready @ 498613 -   mf: uid=9450659, sid4294967295:w4294967295, part=7, addr=0xf1335700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498517), 
Ready @ 498614 -   mf: uid=9450660, sid4294967295:w4294967295, part=7, addr=0xed71fb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498518), 
Ready @ 498617 -   mf: uid=9450678, sid4294967295:w4294967295, part=7, addr=0xed70ff00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498521), 
Ready @ 498618 -   mf: uid=9450683, sid4294967295:w4294967295, part=7, addr=0xee995780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498522), 
Ready @ 498629 -   mf: uid=9450686, sid4294967295:w4294967295, part=7, addr=0xefc0ef00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498533), 
Ready @ 498631 -   mf: uid=9450714, sid4294967295:w4294967295, part=7, addr=0xf1335780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498535), 
Ready @ 498641 -   mf: uid=9450719, sid4294967295:w4294967295, part=7, addr=0xf1336f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498545), 
Ready @ 498656 -   mf: uid=9450730, sid4294967295:w4294967295, part=7, addr=0xed70ff80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498560), 
Ready @ 498666 -   mf: uid=9450788, sid4294967295:w4294967295, part=7, addr=0xefc29f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498570), 
Ready @ 498668 -   mf: uid=9450744, sid4294967295:w4294967295, part=7, addr=0xed71a780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498572), 
Ready @ 498679 -   mf: uid=9450797, sid4294967295:w4294967295, part=7, addr=0xefc28700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498583), 
Ready @ 498680 -   mf: uid=9450764, sid4294967295:w4294967295, part=7, addr=0xf1336f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498584), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1278622 n_nop=958897 n_act=7147 n_pre=7131 n_ref_event=0 n_req=76746 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=306696 bw_util=0.9595
n_activity=1227198 dram_eff=0.9997
bk0: 0a 523293i bk1: 0a 501248i bk2: 0a 496166i bk3: 0a 472219i bk4: 0a 533656i bk5: 0a 501206i bk6: 0a 492675i bk7: 0a 464275i bk8: 0a 517677i bk9: 0a 496282i bk10: 0a 504839i bk11: 0a 483577i bk12: 0a 537789i bk13: 0a 509708i bk14: 0a 482593i bk15: 0a 465013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906797
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.906797
Bank_Level_Parallism = 10.227566
Bank_Level_Parallism_Col = 9.950209
Bank_Level_Parallism_Ready = 7.236186
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.990764 

BW Util details:
bwutil = 0.959458 
total_CMD = 1278622 
util_bw = 1226782 
Wasted_Col = 276 
Wasted_Row = 0 
Idle = 51564 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 89 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 320 
rwq = 0 
CCDLc_limit_alone = 320 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1278622 
n_nop = 958897 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 306696 
n_act = 7147 
n_pre = 7131 
n_ref = 0 
n_req = 76746 
total_req = 306696 

Dual Bus Interface Util: 
issued_total_row = 14278 
issued_total_col = 306696 
Row_Bus_Util =  0.011167 
CoL_Bus_Util = 0.239864 
Either_Row_CoL_Bus_Util = 0.250054 
Issued_on_Two_Bus_Simul_Util = 0.000977 
issued_two_Eff = 0.003906 
queue_avg = 61.140366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.1404
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 498534 -   mf: uid=9450447, sid4294967295:w4294967295, part=8, addr=0xefc0fc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498438), 
Ready @ 498545 -   mf: uid=9450451, sid4294967295:w4294967295, part=8, addr=0xed71f000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498449), 
Ready @ 498568 -   mf: uid=9450455, sid4294967295:w4294967295, part=8, addr=0xed71f080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498472), 
Ready @ 498569 -   mf: uid=9450477, sid4294967295:w4294967295, part=8, addr=0xefc18000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498473), 
Ready @ 498570 -   mf: uid=9450478, sid4294967295:w4294967295, part=8, addr=0xf1322c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498474), 
Ready @ 498581 -   mf: uid=9450493, sid4294967295:w4294967295, part=8, addr=0xefc0a800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498485), 
Ready @ 498581 -   mf: uid=9450498, sid4294967295:w4294967295, part=8, addr=0xefc18080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498485), 
Ready @ 498582 -   mf: uid=9450521, sid4294967295:w4294967295, part=8, addr=0xefc17400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498486), 
Ready @ 498593 -   mf: uid=9450519, sid4294967295:w4294967295, part=8, addr=0xefc0a880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498497), 
Ready @ 498595 -   mf: uid=9450560, sid4294967295:w4294967295, part=8, addr=0xf1344800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498499), 
Ready @ 498598 -   mf: uid=9450543, sid4294967295:w4294967295, part=8, addr=0xefc17480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498502), 
Ready @ 498599 -   mf: uid=9450565, sid4294967295:w4294967295, part=8, addr=0xf1349c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498503), 
Ready @ 498604 -   mf: uid=9450586, sid4294967295:w4294967295, part=8, addr=0xf1344880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498508), 
Ready @ 498615 -   mf: uid=9450578, sid4294967295:w4294967295, part=8, addr=0xf1347800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498519), 
Ready @ 498615 -   mf: uid=9450592, sid4294967295:w4294967295, part=8, addr=0xf1349c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498519), 
Ready @ 498621 -   mf: uid=9450603, sid4294967295:w4294967295, part=8, addr=0xed71d800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498525), 
Ready @ 498629 -   mf: uid=9450606, sid4294967295:w4294967295, part=8, addr=0xf1347880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498533), 
Ready @ 498631 -   mf: uid=9450625, sid4294967295:w4294967295, part=8, addr=0xed71fc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498535), 
Ready @ 498631 -   mf: uid=9450631, sid4294967295:w4294967295, part=8, addr=0xed71d880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498535), 
Ready @ 498631 -   mf: uid=9450653, sid4294967295:w4294967295, part=8, addr=0xf1348400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498535), 
Ready @ 498646 -   mf: uid=9450648, sid4294967295:w4294967295, part=8, addr=0xed71fc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498550), 
Ready @ 498647 -   mf: uid=9450679, sid4294967295:w4294967295, part=8, addr=0xed71e400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498551), 
Ready @ 498654 -   mf: uid=9450674, sid4294967295:w4294967295, part=8, addr=0xf1348480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498558), 
Ready @ 498663 -   mf: uid=9450699, sid4294967295:w4294967295, part=8, addr=0xefc0cc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498567), 
Ready @ 498671 -   mf: uid=9450708, sid4294967295:w4294967295, part=8, addr=0xed71e480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498575), 
Ready @ 498676 -   mf: uid=9450727, sid4294967295:w4294967295, part=8, addr=0xee99c400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498580), 
Ready @ 498684 -   mf: uid=9450735, sid4294967295:w4294967295, part=8, addr=0xefc0cc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498588), 
Ready @ 498688 -   mf: uid=9450750, sid4294967295:w4294967295, part=8, addr=0xefc29400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498592), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1278622 n_nop=958838 n_act=7255 n_pre=7239 n_ref_event=0 n_req=76737 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=306650 bw_util=0.9593
n_activity=1227266 dram_eff=0.9995
bk0: 0a 521513i bk1: 0a 487545i bk2: 0a 489981i bk3: 0a 464346i bk4: 0a 519272i bk5: 0a 494467i bk6: 0a 493238i bk7: 0a 468430i bk8: 0a 518790i bk9: 0a 497087i bk10: 0a 507754i bk11: 0a 479332i bk12: 0a 534392i bk13: 0a 497815i bk14: 0a 483534i bk15: 0a 461000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905377
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.905377
Bank_Level_Parallism = 10.280467
Bank_Level_Parallism_Col = 9.995423
Bank_Level_Parallism_Ready = 7.264582
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.991002 

BW Util details:
bwutil = 0.959314 
total_CMD = 1278622 
util_bw = 1226598 
Wasted_Col = 335 
Wasted_Row = 94 
Idle = 51595 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 138 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 341 
rwq = 0 
CCDLc_limit_alone = 341 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1278622 
n_nop = 958838 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 306650 
n_act = 7255 
n_pre = 7239 
n_ref = 0 
n_req = 76737 
total_req = 306650 

Dual Bus Interface Util: 
issued_total_row = 14494 
issued_total_col = 306650 
Row_Bus_Util =  0.011336 
CoL_Bus_Util = 0.239828 
Either_Row_CoL_Bus_Util = 0.250100 
Issued_on_Two_Bus_Simul_Util = 0.001064 
issued_two_Eff = 0.004253 
queue_avg = 61.135422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.1354
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 49): 
Ready @ 498399 -   mf: uid=9450177, sid4294967295:w4294967295, part=9, addr=0xefc0fd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498303), 
Ready @ 498403 -   mf: uid=9450180, sid4294967295:w4294967295, part=9, addr=0xf013c500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498307), 
Ready @ 498411 -   mf: uid=9450191, sid4294967295:w4294967295, part=9, addr=0xed71f180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498315), 
Ready @ 498416 -   mf: uid=9450208, sid4294967295:w4294967295, part=9, addr=0xefc17500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498320), 
Ready @ 498423 -   mf: uid=9450217, sid4294967295:w4294967295, part=9, addr=0xefc18180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498327), 
Ready @ 498428 -   mf: uid=9450267, sid4294967295:w4294967295, part=9, addr=0xf1344900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498332), 
Ready @ 498429 -   mf: uid=9450241, sid4294967295:w4294967295, part=9, addr=0xefc0a980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498333), 
Ready @ 498436 -   mf: uid=9450279, sid4294967295:w4294967295, part=9, addr=0xf1349d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498340), 
Ready @ 498441 -   mf: uid=9450262, sid4294967295:w4294967295, part=9, addr=0xf013c580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498345), 
Ready @ 498448 -   mf: uid=9450286, sid4294967295:w4294967295, part=9, addr=0xf1347900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498352), 
Ready @ 498453 -   mf: uid=9450294, sid4294967295:w4294967295, part=9, addr=0xefc17580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498357), 
Ready @ 498461 -   mf: uid=9450304, sid4294967295:w4294967295, part=9, addr=0xed71d900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498365), 
Ready @ 498462 -   mf: uid=9450354, sid4294967295:w4294967295, part=9, addr=0xf1344980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498366), 
Ready @ 498473 -   mf: uid=9450325, sid4294967295:w4294967295, part=9, addr=0xed71fd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498377), 
Ready @ 498478 -   mf: uid=9450365, sid4294967295:w4294967295, part=9, addr=0xf1347980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498382), 
Ready @ 498481 -   mf: uid=9450353, sid4294967295:w4294967295, part=9, addr=0xf1348500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498385), 
Ready @ 498483 -   mf: uid=9450373, sid4294967295:w4294967295, part=9, addr=0xf1349d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498387), 
Ready @ 498484 -   mf: uid=9450389, sid4294967295:w4294967295, part=9, addr=0xed71e500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498388), 
Ready @ 498495 -   mf: uid=9450381, sid4294967295:w4294967295, part=9, addr=0xed71d980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498399), 
Ready @ 498497 -   mf: uid=9450407, sid4294967295:w4294967295, part=9, addr=0xefc0cd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498401), 
Ready @ 498501 -   mf: uid=9450412, sid4294967295:w4294967295, part=9, addr=0xf1348580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498405), 
Ready @ 498509 -   mf: uid=9450432, sid4294967295:w4294967295, part=9, addr=0xee99c500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498413), 
Ready @ 498514 -   mf: uid=9450459, sid4294967295:w4294967295, part=9, addr=0xed71e580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498418), 
Ready @ 498517 -   mf: uid=9450479, sid4294967295:w4294967295, part=9, addr=0xefc29500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498421), 
Ready @ 498519 -   mf: uid=9450492, sid4294967295:w4294967295, part=9, addr=0xefc0cd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498423), 
Ready @ 498523 -   mf: uid=9450489, sid4294967295:w4294967295, part=9, addr=0xf1322100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498427), 
Ready @ 498534 -   mf: uid=9450516, sid4294967295:w4294967295, part=9, addr=0xee99c580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498438), 
Ready @ 498545 -   mf: uid=9450515, sid4294967295:w4294967295, part=9, addr=0xed71a900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498449), 
Ready @ 498556 -   mf: uid=9450536, sid4294967295:w4294967295, part=9, addr=0xefc29580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498460), 
Ready @ 498567 -   mf: uid=9450559, sid4294967295:w4294967295, part=9, addr=0xefc0c100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498471), 
Ready @ 498569 -   mf: uid=9450575, sid4294967295:w4294967295, part=9, addr=0xf1322180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498473), 
Ready @ 498579 -   mf: uid=9450573, sid4294967295:w4294967295, part=9, addr=0xee995900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498483), 
Ready @ 498581 -   mf: uid=9450588, sid4294967295:w4294967295, part=9, addr=0xefc0c180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498485), 
Ready @ 498592 -   mf: uid=9450587, sid4294967295:w4294967295, part=9, addr=0xf1335900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498496), 
Ready @ 498603 -   mf: uid=9450595, sid4294967295:w4294967295, part=9, addr=0xed71fd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498507), 
Ready @ 498603 -   mf: uid=9450599, sid4294967295:w4294967295, part=9, addr=0xed710100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498507), 
Ready @ 498614 -   mf: uid=9450607, sid4294967295:w4294967295, part=9, addr=0xee995980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498518), 
Ready @ 498615 -   mf: uid=9450612, sid4294967295:w4294967295, part=9, addr=0xefc0b500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498519), 
Ready @ 498626 -   mf: uid=9450626, sid4294967295:w4294967295, part=9, addr=0xed71a980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498530), 
Ready @ 498636 -   mf: uid=9450635, sid4294967295:w4294967295, part=9, addr=0xf1337100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498540), 
Ready @ 498637 -   mf: uid=9450655, sid4294967295:w4294967295, part=9, addr=0xf1335980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498541), 
Ready @ 498648 -   mf: uid=9450689, sid4294967295:w4294967295, part=9, addr=0xefc28900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498552), 
Ready @ 498648 -   mf: uid=9450663, sid4294967295:w4294967295, part=9, addr=0xed710180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498552), 
Ready @ 498650 -   mf: uid=9450695, sid4294967295:w4294967295, part=9, addr=0xefc2a100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498554), 
Ready @ 498651 -   mf: uid=9450711, sid4294967295:w4294967295, part=9, addr=0xf1337180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498555), 
Ready @ 498665 -   mf: uid=9450704, sid4294967295:w4294967295, part=9, addr=0xefc0f100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498569), 
Ready @ 498667 -   mf: uid=9450765, sid4294967295:w4294967295, part=9, addr=0xefc0b580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498571), 
Ready @ 498678 -   mf: uid=9450723, sid4294967295:w4294967295, part=9, addr=0xee996500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498582), 
Ready @ 498679 -   mf: uid=9450772, sid4294967295:w4294967295, part=9, addr=0xee997180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498583), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1278622 n_nop=958879 n_act=7194 n_pre=7178 n_ref_event=0 n_req=76741 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=306677 bw_util=0.9594
n_activity=1227427 dram_eff=0.9994
bk0: 0a 524881i bk1: 0a 494654i bk2: 0a 484640i bk3: 0a 461500i bk4: 0a 512585i bk5: 0a 491527i bk6: 0a 490222i bk7: 0a 467020i bk8: 0a 522810i bk9: 0a 500771i bk10: 0a 507672i bk11: 0a 488550i bk12: 0a 532985i bk13: 0a 499770i bk14: 0a 486693i bk15: 0a 469198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906178
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.906178
Bank_Level_Parallism = 10.265153
Bank_Level_Parallism_Col = 9.985174
Bank_Level_Parallism_Ready = 7.262219
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989763 

BW Util details:
bwutil = 0.959398 
total_CMD = 1278622 
util_bw = 1226705 
Wasted_Col = 396 
Wasted_Row = 85 
Idle = 51436 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 150 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 364 
rwq = 0 
CCDLc_limit_alone = 364 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1278622 
n_nop = 958879 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 306677 
n_act = 7194 
n_pre = 7178 
n_ref = 0 
n_req = 76741 
total_req = 306677 

Dual Bus Interface Util: 
issued_total_row = 14372 
issued_total_col = 306677 
Row_Bus_Util =  0.011240 
CoL_Bus_Util = 0.239850 
Either_Row_CoL_Bus_Util = 0.250068 
Issued_on_Two_Bus_Simul_Util = 0.001021 
issued_two_Eff = 0.004085 
queue_avg = 61.127121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.1271
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 32): 
Ready @ 498488 -   mf: uid=9450390, sid4294967295:w4294967295, part=10, addr=0xf1349e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498392), 
Ready @ 498489 -   mf: uid=9450391, sid4294967295:w4294967295, part=10, addr=0xefc0c200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498393), 
Ready @ 498500 -   mf: uid=9450425, sid4294967295:w4294967295, part=10, addr=0xed71da80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498404), 
Ready @ 498500 -   mf: uid=9450415, sid4294967295:w4294967295, part=10, addr=0xed71fe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498404), 
Ready @ 498501 -   mf: uid=9450436, sid4294967295:w4294967295, part=10, addr=0xf1345680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498405), 
Ready @ 498512 -   mf: uid=9450440, sid4294967295:w4294967295, part=10, addr=0xf1344a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498416), 
Ready @ 498514 -   mf: uid=9450444, sid4294967295:w4294967295, part=10, addr=0xefc0c280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498418), 
Ready @ 498525 -   mf: uid=9450465, sid4294967295:w4294967295, part=10, addr=0xf1345600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498429), 
Ready @ 498526 -   mf: uid=9450482, sid4294967295:w4294967295, part=10, addr=0xed71fe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498430), 
Ready @ 498537 -   mf: uid=9450501, sid4294967295:w4294967295, part=10, addr=0xee99ba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498441), 
Ready @ 498539 -   mf: uid=9450506, sid4294967295:w4294967295, part=10, addr=0xf1344a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498443), 
Ready @ 498551 -   mf: uid=9450528, sid4294967295:w4294967295, part=10, addr=0xefc0b600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498455), 
Ready @ 498553 -   mf: uid=9450538, sid4294967295:w4294967295, part=10, addr=0xee99ba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498457), 
Ready @ 498561 -   mf: uid=9450555, sid4294967295:w4294967295, part=10, addr=0xf1348600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498465), 
Ready @ 498565 -   mf: uid=9450562, sid4294967295:w4294967295, part=10, addr=0xefc0b680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498469), 
Ready @ 498578 -   mf: uid=9450597, sid4294967295:w4294967295, part=10, addr=0xefc0aa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498482), 
Ready @ 498579 -   mf: uid=9450610, sid4294967295:w4294967295, part=10, addr=0xf1348680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498483), 
Ready @ 498590 -   mf: uid=9450613, sid4294967295:w4294967295, part=10, addr=0xed71e600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498494), 
Ready @ 498592 -   mf: uid=9450638, sid4294967295:w4294967295, part=10, addr=0xefc0aa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498496), 
Ready @ 498597 -   mf: uid=9450649, sid4294967295:w4294967295, part=10, addr=0xefc0ce00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498501), 
Ready @ 498604 -   mf: uid=9450651, sid4294967295:w4294967295, part=10, addr=0xed71e680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498508), 
Ready @ 498609 -   mf: uid=9450669, sid4294967295:w4294967295, part=10, addr=0xf1336600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498513), 
Ready @ 498612 -   mf: uid=9450687, sid4294967295:w4294967295, part=10, addr=0xefc0ce80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498516), 
Ready @ 498623 -   mf: uid=9450688, sid4294967295:w4294967295, part=10, addr=0xefc29600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498527), 
Ready @ 498634 -   mf: uid=9450702, sid4294967295:w4294967295, part=10, addr=0xf1336680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498538), 
Ready @ 498645 -   mf: uid=9450720, sid4294967295:w4294967295, part=10, addr=0xed71aa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498549), 
Ready @ 498656 -   mf: uid=9450717, sid4294967295:w4294967295, part=10, addr=0xefc29680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498560), 
Ready @ 498657 -   mf: uid=9450731, sid4294967295:w4294967295, part=10, addr=0xf1322200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498561), 
Ready @ 498668 -   mf: uid=9450737, sid4294967295:w4294967295, part=10, addr=0xed71aa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498572), 
Ready @ 498670 -   mf: uid=9450746, sid4294967295:w4294967295, part=10, addr=0xefc16a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498574), 
Ready @ 498681 -   mf: uid=9450751, sid4294967295:w4294967295, part=10, addr=0xf1322280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498585), 
Ready @ 498682 -   mf: uid=9450756, sid4294967295:w4294967295, part=10, addr=0xed71b600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498586), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1278622 n_nop=958828 n_act=7225 n_pre=7210 n_ref_event=0 n_req=76749 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=306707 bw_util=0.9595
n_activity=1227519 dram_eff=0.9994
bk0: 0a 512250i bk1: 0a 485083i bk2: 0a 485330i bk3: 0a 460054i bk4: 0a 523283i bk5: 0a 500490i bk6: 0a 491500i bk7: 0a 467155i bk8: 0a 526061i bk9: 0a 493386i bk10: 0a 503426i bk11: 0a 482432i bk12: 0a 532748i bk13: 0a 497519i bk14: 0a 485878i bk15: 0a 456369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905770
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.905770
Bank_Level_Parallism = 10.291764
Bank_Level_Parallism_Col = 10.007524
Bank_Level_Parallism_Ready = 7.278019
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989322 

BW Util details:
bwutil = 0.959492 
total_CMD = 1278622 
util_bw = 1226825 
Wasted_Col = 349 
Wasted_Row = 43 
Idle = 51405 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 126 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 339 
rwq = 0 
CCDLc_limit_alone = 339 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1278622 
n_nop = 958828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 306707 
n_act = 7225 
n_pre = 7210 
n_ref = 0 
n_req = 76749 
total_req = 306707 

Dual Bus Interface Util: 
issued_total_row = 14435 
issued_total_col = 306707 
Row_Bus_Util =  0.011289 
CoL_Bus_Util = 0.239873 
Either_Row_CoL_Bus_Util = 0.250108 
Issued_on_Two_Bus_Simul_Util = 0.001054 
issued_two_Eff = 0.004215 
queue_avg = 61.149830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.1498
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 31): 
Ready @ 498493 -   mf: uid=9450369, sid4294967295:w4294967295, part=11, addr=0xefc0c300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498397), 
Ready @ 498504 -   mf: uid=9450364, sid4294967295:w4294967295, part=11, addr=0xf1347b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498408), 
Ready @ 498506 -   mf: uid=9450387, sid4294967295:w4294967295, part=11, addr=0xf1345700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498410), 
Ready @ 498517 -   mf: uid=9450399, sid4294967295:w4294967295, part=11, addr=0xf1349f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498421), 
Ready @ 498518 -   mf: uid=9450413, sid4294967295:w4294967295, part=11, addr=0xed71ff00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498422), 
Ready @ 498519 -   mf: uid=9450416, sid4294967295:w4294967295, part=11, addr=0xed71db80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498423), 
Ready @ 498529 -   mf: uid=9450441, sid4294967295:w4294967295, part=11, addr=0xee99bb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498433), 
Ready @ 498531 -   mf: uid=9450452, sid4294967295:w4294967295, part=11, addr=0xf1345780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498435), 
Ready @ 498542 -   mf: uid=9450453, sid4294967295:w4294967295, part=11, addr=0xf1344b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498446), 
Ready @ 498543 -   mf: uid=9450468, sid4294967295:w4294967295, part=11, addr=0xf1344b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498447), 
Ready @ 498546 -   mf: uid=9450473, sid4294967295:w4294967295, part=11, addr=0xefc0b700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498450), 
Ready @ 498551 -   mf: uid=9450485, sid4294967295:w4294967295, part=11, addr=0xefc0c380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498455), 
Ready @ 498559 -   mf: uid=9450502, sid4294967295:w4294967295, part=11, addr=0xf1348700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498463), 
Ready @ 498562 -   mf: uid=9450505, sid4294967295:w4294967295, part=11, addr=0xed71ff80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498466), 
Ready @ 498567 -   mf: uid=9450527, sid4294967295:w4294967295, part=11, addr=0xefc0ab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498471), 
Ready @ 498570 -   mf: uid=9450524, sid4294967295:w4294967295, part=11, addr=0xee99bb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498474), 
Ready @ 498578 -   mf: uid=9450539, sid4294967295:w4294967295, part=11, addr=0xed71e700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498482), 
Ready @ 498588 -   mf: uid=9450549, sid4294967295:w4294967295, part=11, addr=0xed71b780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498492), 
Ready @ 498590 -   mf: uid=9450569, sid4294967295:w4294967295, part=11, addr=0xefc17700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498494), 
Ready @ 498601 -   mf: uid=9450580, sid4294967295:w4294967295, part=11, addr=0xefc0b780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498505), 
Ready @ 498602 -   mf: uid=9450600, sid4294967295:w4294967295, part=11, addr=0xefc0cf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498506), 
Ready @ 498613 -   mf: uid=9450619, sid4294967295:w4294967295, part=11, addr=0xf1348780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498517), 
Ready @ 498624 -   mf: uid=9450632, sid4294967295:w4294967295, part=11, addr=0xf1336700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498528), 
Ready @ 498635 -   mf: uid=9450644, sid4294967295:w4294967295, part=11, addr=0xed71e780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498539), 
Ready @ 498643 -   mf: uid=9450656, sid4294967295:w4294967295, part=11, addr=0xed71b700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498547), 
Ready @ 498654 -   mf: uid=9450664, sid4294967295:w4294967295, part=11, addr=0xefc0cf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498558), 
Ready @ 498656 -   mf: uid=9450666, sid4294967295:w4294967295, part=11, addr=0xefc29700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498560), 
Ready @ 498666 -   mf: uid=9450680, sid4294967295:w4294967295, part=11, addr=0xf1336780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498570), 
Ready @ 498668 -   mf: uid=9450696, sid4294967295:w4294967295, part=11, addr=0xefc16b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498572), 
Ready @ 498679 -   mf: uid=9450709, sid4294967295:w4294967295, part=11, addr=0xefc29780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498583), 
Ready @ 498687 -   mf: uid=9450718, sid4294967295:w4294967295, part=11, addr=0xed71ab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (498591), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1278622 n_nop=958825 n_act=7195 n_pre=7179 n_ref_event=0 n_req=76748 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=306713 bw_util=0.9595
n_activity=1227513 dram_eff=0.9995
bk0: 0a 508573i bk1: 0a 491377i bk2: 0a 493089i bk3: 0a 470746i bk4: 0a 526006i bk5: 0a 505509i bk6: 0a 497481i bk7: 0a 476796i bk8: 0a 518756i bk9: 0a 501531i bk10: 0a 498447i bk11: 0a 480707i bk12: 0a 538808i bk13: 0a 505675i bk14: 0a 483265i bk15: 0a 464005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906173
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.906173
Bank_Level_Parallism = 10.243121
Bank_Level_Parallism_Col = 9.964532
Bank_Level_Parallism_Ready = 7.240655
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.989876 

BW Util details:
bwutil = 0.959511 
total_CMD = 1278622 
util_bw = 1226850 
Wasted_Col = 333 
Wasted_Row = 86 
Idle = 51353 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 129 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 329 
rwq = 0 
CCDLc_limit_alone = 329 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1278622 
n_nop = 958825 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 306713 
n_act = 7195 
n_pre = 7179 
n_ref = 0 
n_req = 76748 
total_req = 306713 

Dual Bus Interface Util: 
issued_total_row = 14374 
issued_total_col = 306713 
Row_Bus_Util =  0.011242 
CoL_Bus_Util = 0.239878 
Either_Row_CoL_Bus_Util = 0.250111 
Issued_on_Two_Bus_Simul_Util = 0.001009 
issued_two_Eff = 0.004034 
queue_avg = 61.153103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=61.1531

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 157798, Miss = 157798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 157792, Miss = 157792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 157796, Miss = 157796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 157783, Miss = 157783, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 157800, Miss = 157800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3787169
L2_total_cache_misses = 3787169
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 946794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2840375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3787169
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.308
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3787169
icnt_total_pkts_simt_to_mem=3787169
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3787169
Req_Network_cycles = 498593
Req_Network_injected_packets_per_cycle =       7.5957 
Req_Network_conflicts_per_cycle =       1.5008
Req_Network_conflicts_per_cycle_util =       1.6866
Req_Bank_Level_Parallism =       8.5362
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.0126
Req_Network_out_buffer_full_per_cycle =       0.0009
Req_Network_out_buffer_avg_util =     232.0278

Reply_Network_injected_packets_num = 3787169
Reply_Network_cycles = 498593
Reply_Network_injected_packets_per_cycle =        7.5957
Reply_Network_conflicts_per_cycle =       10.1249
Reply_Network_conflicts_per_cycle_util =      10.3752
Reply_Bank_Level_Parallism =       7.7835
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      11.6737
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2532
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 10 sec (4450 sec)
gpgpu_simulation_rate = 52288 (inst/sec)
gpgpu_simulation_rate = 112 (cycle/sec)
gpgpu_silicon_slowdown = 12187500x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77584efc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ed8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe77584ff0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584eb8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e08e7b2b67 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x478 (mst_topo.1.sm_75.ptx:337) @%p1 bra $L__BB3_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (mst_topo.1.sm_75.ptx:434) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4b0 (mst_topo.1.sm_75.ptx:345) @%p2 bra $L__BB3_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (mst_topo.1.sm_75.ptx:361) st.global.u32 [%rd3], %r33;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x500 (mst_topo.1.sm_75.ptx:358) @%p3 bra $L__BB3_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (mst_topo.1.sm_75.ptx:361) st.global.u32 [%rd3], %r33;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x548 (mst_topo.1.sm_75.ptx:369) @%p4 bra $L__BB3_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (mst_topo.1.sm_75.ptx:416) cvta.to.global.u64 %rd39, %rd18;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x588 (mst_topo.1.sm_75.ptx:380) @%p5 bra $L__BB3_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (mst_topo.1.sm_75.ptx:410) cvt.u32.u64 %r30, %rd9;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5d0 (mst_topo.1.sm_75.ptx:390) @%p6 bra $L__BB3_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (mst_topo.1.sm_75.ptx:404) st.global.u32 [%rd11], %r37;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x618 (mst_topo.1.sm_75.ptx:401) @%p7 bra $L__BB3_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (mst_topo.1.sm_75.ptx:404) st.global.u32 [%rd11], %r37;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x658 (mst_topo.1.sm_75.ptx:413) @%p9 bra $L__BB3_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (mst_topo.1.sm_75.ptx:416) cvta.to.global.u64 %rd39, %rd18;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6c8 (mst_topo.1.sm_75.ptx:429) @%p12 bra $L__BB3_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (mst_topo.1.sm_75.ptx:434) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
Destroy streams for kernel 3: size 0
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77584efc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ee0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe77584ff0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ed0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584eb8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e08e7b2de5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
kernel_name = _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 6671112
gpu_sim_insn = 1133325463
gpu_ipc =     169.8855
gpu_tot_sim_cycle = 7169705
gpu_tot_sim_insn = 1366009906
gpu_tot_ipc =     190.5253
gpu_tot_issued_cta = 42606
gpu_occupancy = 56.3451% 
gpu_tot_occupancy = 58.8150% 
max_total_param_size = 0
gpu_stall_dramfull = 10812619
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.8063
partiton_level_parallism_total  =       5.0003
partiton_level_parallism_util =       5.0037
partiton_level_parallism_util_total  =       5.2328
L2_BW  =     209.9405 GB/Sec
L2_BW_total  =     218.4135 GB/Sec
gpu_total_sim_rate=23020

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3133246, Miss = 999530, Miss_rate = 0.319, Pending_hits = 28414, Reservation_fails = 797883
	L1D_cache_core[1]: Access = 3232341, Miss = 984578, Miss_rate = 0.305, Pending_hits = 25714, Reservation_fails = 727016
	L1D_cache_core[2]: Access = 3052546, Miss = 923460, Miss_rate = 0.303, Pending_hits = 26514, Reservation_fails = 701199
	L1D_cache_core[3]: Access = 3241575, Miss = 1018567, Miss_rate = 0.314, Pending_hits = 28918, Reservation_fails = 807180
	L1D_cache_core[4]: Access = 3343635, Miss = 1089964, Miss_rate = 0.326, Pending_hits = 29498, Reservation_fails = 839459
	L1D_cache_core[5]: Access = 3205257, Miss = 956783, Miss_rate = 0.299, Pending_hits = 27048, Reservation_fails = 701147
	L1D_cache_core[6]: Access = 3244183, Miss = 1057947, Miss_rate = 0.326, Pending_hits = 29149, Reservation_fails = 809385
	L1D_cache_core[7]: Access = 3200804, Miss = 1059378, Miss_rate = 0.331, Pending_hits = 25869, Reservation_fails = 834108
	L1D_cache_core[8]: Access = 3169729, Miss = 1028750, Miss_rate = 0.325, Pending_hits = 28099, Reservation_fails = 759896
	L1D_cache_core[9]: Access = 3187361, Miss = 1105090, Miss_rate = 0.347, Pending_hits = 27471, Reservation_fails = 937991
	L1D_cache_core[10]: Access = 3143591, Miss = 1059942, Miss_rate = 0.337, Pending_hits = 27876, Reservation_fails = 869822
	L1D_cache_core[11]: Access = 3169812, Miss = 973262, Miss_rate = 0.307, Pending_hits = 27742, Reservation_fails = 720138
	L1D_cache_core[12]: Access = 3316315, Miss = 1063446, Miss_rate = 0.321, Pending_hits = 28589, Reservation_fails = 809070
	L1D_cache_core[13]: Access = 3124672, Miss = 964317, Miss_rate = 0.309, Pending_hits = 27181, Reservation_fails = 747642
	L1D_cache_core[14]: Access = 3310881, Miss = 1104935, Miss_rate = 0.334, Pending_hits = 28108, Reservation_fails = 905398
	L1D_cache_core[15]: Access = 3293645, Miss = 1088693, Miss_rate = 0.331, Pending_hits = 26401, Reservation_fails = 838381
	L1D_cache_core[16]: Access = 3173939, Miss = 978992, Miss_rate = 0.308, Pending_hits = 28765, Reservation_fails = 762567
	L1D_cache_core[17]: Access = 3339928, Miss = 1049976, Miss_rate = 0.314, Pending_hits = 28215, Reservation_fails = 747167
	L1D_cache_core[18]: Access = 3027156, Miss = 954252, Miss_rate = 0.315, Pending_hits = 26500, Reservation_fails = 783844
	L1D_cache_core[19]: Access = 3130528, Miss = 1005394, Miss_rate = 0.321, Pending_hits = 27437, Reservation_fails = 785583
	L1D_cache_core[20]: Access = 3337177, Miss = 1044730, Miss_rate = 0.313, Pending_hits = 28052, Reservation_fails = 795081
	L1D_cache_core[21]: Access = 3186534, Miss = 995836, Miss_rate = 0.313, Pending_hits = 27393, Reservation_fails = 749328
	L1D_cache_core[22]: Access = 2909929, Miss = 957208, Miss_rate = 0.329, Pending_hits = 27649, Reservation_fails = 803428
	L1D_cache_core[23]: Access = 3286627, Miss = 1097064, Miss_rate = 0.334, Pending_hits = 26635, Reservation_fails = 935446
	L1D_cache_core[24]: Access = 3052021, Miss = 893239, Miss_rate = 0.293, Pending_hits = 27689, Reservation_fails = 629820
	L1D_cache_core[25]: Access = 3190649, Miss = 990411, Miss_rate = 0.310, Pending_hits = 28828, Reservation_fails = 729191
	L1D_cache_core[26]: Access = 3189205, Miss = 1044867, Miss_rate = 0.328, Pending_hits = 26531, Reservation_fails = 844039
	L1D_cache_core[27]: Access = 2813182, Miss = 863908, Miss_rate = 0.307, Pending_hits = 25864, Reservation_fails = 643460
	L1D_cache_core[28]: Access = 3233450, Miss = 1026144, Miss_rate = 0.317, Pending_hits = 28928, Reservation_fails = 801032
	L1D_cache_core[29]: Access = 3026844, Miss = 967769, Miss_rate = 0.320, Pending_hits = 26080, Reservation_fails = 745743
	L1D_total_cache_accesses = 95266762
	L1D_total_cache_misses = 30348432
	L1D_total_cache_miss_rate = 0.3186
	L1D_total_cache_pending_hits = 827157
	L1D_total_cache_reservation_fails = 23561444
	L1D_cache_data_port_util = 0.301
	L1D_cache_fill_port_util = 0.107
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63809709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 827157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12284625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18144796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10523884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 827157
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2949731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5416648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4590192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 87445375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7821387

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 109576
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7885410
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 10149810
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 9
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5416639
ctas_completed 42606, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
138264, 139814, 149394, 136644, 146854, 141074, 137674, 141884, 129978, 154288, 153648, 129818, 191028, 141368, 159548, 132048, 114312, 201782, 131132, 117652, 109992, 118552, 116322, 119062, 161138, 146238, 144898, 133118, 150868, 132688, 126818, 142288, 
gpgpu_n_tot_thrd_icount = 4288720096
gpgpu_n_tot_w_icount = 134022503
gpgpu_n_stall_shd_mem = 40558670
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28029349
gpgpu_n_mem_write_global = 7821387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 119632585
gpgpu_n_store_insn = 53322319
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 82409472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 32270868
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8285448
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15157000	W0_Idle:53957615	W0_Scoreboard:649691514	W1:37101590	W2:14927260	W3:9035330	W4:6434070	W5:5044690	W6:4123220	W7:3483410	W8:2992140	W9:2630750	W10:2361100	W11:2134310	W12:1952360	W13:1812970	W14:1678620	W15:1551520	W16:1468056	W17:1374380	W18:1315250	W19:1234179	W20:1182922	W21:1112406	W22:1080156	W23:1044804	W24:991446	W25:959600	W26:937428	W27:926220	W28:900232	W29:883870	W30:867316	W31:881516	W32:19599382
single_issue_nums: WS0:33321404	WS1:33297414	WS2:33711474	WS3:33692211	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 182468072 {8:22808509,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 312855480 {40:7821387,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 208833600 {40:5220840,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 912340360 {40:22808509,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62571096 {8:7821387,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 208833600 {40:5220840,}
GPGPU-Sim PTX: Finding immediate dominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
maxmflatency = 10187 
max_icnt2mem_latency = 6769 
maxmrqlatency = 9133 
max_icnt2sh_latency = 1136 
averagemflatency = 492 
avg_icnt2mem_latency = 143 
avg_mrq_latency = 52 
avg_icnt2sh_latency = 21 
mrq_lat_table:8643034 	297820 	525697 	1072183 	2451335 	2374229 	2005554 	1197306 	470289 	242618 	74748 	598 	52 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6466656 	22087066 	4419187 	2758586 	90491 	27775 	975 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2477078 	1168765 	734869 	377624 	21961395 	3988499 	1672731 	544484 	955060 	1935559 	32440 	2232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16553416 	5061358 	4131435 	3612182 	3030093 	2187294 	1057388 	205773 	11770 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	6558 	222 	346 	13 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        46        49        52        58        56        43        45        57        41        51        54        61        44        40 
dram[1]:        64        61        44        47        55        52        64        64        57        50        45        53        48        45        52        40 
dram[2]:        53        56        46        45        64        50        56        51        55        59        48        53        51        47        42        38 
dram[3]:        53        49        56        46        56        56        51        50        56        44        49        41        47        48        38        43 
dram[4]:        58        64        52        48        52        44        53        42        46        51        49        51        46        55        57        39 
dram[5]:        64        64        43        64        51        64        48        46        47        52        48        46        43        57        48        47 
dram[6]:        49        56        53        51        64        44        51        52        45        54        50        49        60        47        54        46 
dram[7]:        52        47        58        50        46        59        64        49        44        43        54        45        47        39        54        44 
dram[8]:        61        64        54        50        52        45        64        50        43        46        47        51        47        49        41        56 
dram[9]:        49        53        54        52        64        64        49        47        50        51        46        47        42        51        41        48 
dram[10]:        55        52        47        52        64        50        52        64        46        54        52        50        43        50        40        43 
dram[11]:        53        56        45        50        49        56        56        53        54        52        55        47        44        53        45        43 
maximum service time to same row:
dram[0]:     16136     16127     46492     15830     16498     20239     16095     15991     16882     16878     16609     41988     33041     41320     15301     15305 
dram[1]:     16129     17416     15869     54538     26898     31590     16057     16067     16877     16879     16682     16704     47068     54010     15314     15333 
dram[2]:     16119     39030     15901     16808     37617     16383     16067     29096     16907     16871     16680     16625     17662     17690     21009     15326 
dram[3]:     16138     16123     15837     15829     16134     16501     25891     27796     40334     16862     16620     16655     17686     17682     25923     15316 
dram[4]:     16127     16130     15879     15919     16497     17626     18316     16007     16878     16903     16621     16610     17642     17649     26147     15306 
dram[5]:     16118     16139     15867     30043     25773     16354     41416     24305     16902     16871     45618     35178     43730     17670     43652     15307 
dram[6]:     16134     16133     15853     15852     24341     22718     15945     15965     16863     16868     16712     16741     17678     17664     15307     22464 
dram[7]:     16140     16139     15849     15927     16362     24100     15966     16085     16873     16888     16600     16597     19168     18243     15312     15311 
dram[8]:     16138     53628     15808     16061     39047     42046     16066     16078     16915     16895     16721     16620     17667     17670     15311     15299 
dram[9]:     16126     28441     15708     33313     41126     40541     16062     18923     20741     16907     16664     16690     17583     36254     15308     17254 
dram[10]:     24118     16143     36393     15831     22840     24547     28528     15993     16893     37087     22121     16689     21936     26974     15309     15317 
dram[11]:     16133     16134     30664     15693     27977     16365     15995     15968     16831     16846     16663     16705     17603     25335     22111     15310 
average row accesses per activate:
dram[0]:  1.826621  1.851219  1.848847  1.845819  1.812077  1.824171  1.810623  1.833743  1.815452  1.829936  1.811715  1.823097  1.819110  1.816528  1.811753  1.832519 
dram[1]:  1.851797  1.854807  1.852761  1.858909  1.821923  1.826587  1.820496  1.833577  1.824253  1.838711  1.826529  1.826856  1.812008  1.825423  1.828730  1.829162 
dram[2]:  1.843792  1.845070  1.839040  1.857414  1.824895  1.819024  1.831867  1.825532  1.822743  1.821517  1.816506  1.835904  1.824448  1.820692  1.822092  1.828177 
dram[3]:  1.847307  1.854589  1.852769  1.848692  1.816782  1.827676  1.829795  1.824059  1.823064  1.825823  1.825864  1.816947  1.825338  1.817458  1.827125  1.813688 
dram[4]:  1.849933  1.855230  1.829362  1.842382  1.813039  1.824004  1.825453  1.825072  1.824268  1.835167  1.806572  1.814314  1.821635  1.822141  1.806546  1.827371 
dram[5]:  1.852245  1.851448  1.850211  1.851641  1.821084  1.822522  1.816761  1.825462  1.817613  1.820079  1.822590  1.816992  1.816859  1.816294  1.821862  1.827868 
dram[6]:  1.845662  1.850697  1.863578  1.849234  1.825636  1.835003  1.815431  1.821163  1.821128  1.815271  1.817213  1.819002  1.811564  1.814256  1.823913  1.832015 
dram[7]:  1.858943  1.845269  1.855052  1.840780  1.828933  1.815152  1.826257  1.820406  1.822712  1.822012  1.819916  1.820916  1.820866  1.821591  1.830194  1.827463 
dram[8]:  1.834458  1.850288  1.835402  1.851110  1.816537  1.820519  1.814368  1.825660  1.801523  1.813162  1.816371  1.830797  1.815702  1.819939  1.825651  1.826771 
dram[9]:  1.849960  1.840367  1.843410  1.849376  1.820166  1.823965  1.827104  1.831487  1.822779  1.827437  1.816888  1.820727  1.819445  1.822566  1.833747  1.823594 
dram[10]:  1.844076  1.844371  1.850655  1.850603  1.814143  1.825034  1.821566  1.829780  1.836218  1.818993  1.809286  1.817872  1.815892  1.827863  1.822644  1.829111 
dram[11]:  1.849365  1.851898  1.844344  1.850342  1.823225  1.822225  1.822345  1.831862  1.821561  1.839242  1.829408  1.823264  1.816990  1.823895  1.824825  1.823798 
average row locality = 19355472/10584429 = 1.828674
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     87900     88339     87692     87979     89365     89686     89503     89447     88970     89763     89689     89176     89429     89189     88538     88080 
dram[1]:     88122     88078     87758     87928     89411     89724     88758     89668     89584     89295     88981     89316     89468     89628     88263     88310 
dram[2]:     88154     87673     88058     87833     89486     89721     89755     89375     89412     89504     89257     88811     89513     89351     88472     88427 
dram[3]:     88392     87983     87817     87995     89721     89824     89383     89221     89786     89386     88867     89364     89325     89102     88343     88511 
dram[4]:     87997     88961     88330     88566     89481     90667     89561     90805     89430     90809     89233     90207     88998     90707     88528     89064 
dram[5]:     88023     87961     87913     87866     89701     89717     89471     89245     89496     89669     89458     89286     89259     89609     88672     88046 
dram[6]:     88027     87937     88171     88246     89502     89360     89183     89223     89545     89546     89385     89198     89644     89602     88145     88324 
dram[7]:     87804     87937     88002     88144     89827     90047     89124     89734     89945     89728     89164     89413     89408     89560     88024     88256 
dram[8]:     87805     88168     88040     88075     89759     89469     89876     89334     89186     89621     89253     89086     89027     89017     88097     88252 
dram[9]:     88140     87920     88056     87991     89337     89473     89812     89465     89330     88971     89088     88856     89210     88854     88708     88257 
dram[10]:     88149     88531     87697     88137     89665     89724     89688     90079     89287     89336     89333     89472     89120     89370     88515     88523 
dram[11]:     88107     87909     88235     87916     89955     89580     89906     89894     89360     89510     89110     89213     89337     89432     88472     88386 
total dram reads = 17085231
bank skew: 90809/87673 = 1.04
chip skew: 1431344/1421468 = 1.01
number of total write accesses:
dram[0]:     37942     37958     37479     37751     39261     39349     39384     39140     38923     39290     39048     38646     38964     38971     38534     38295 
dram[1]:     38019     37774     37629     37513     39304     39244     38824     39130     39333     38781     38623     38599     39072     38853     38299     38085 
dram[2]:     37852     37770     37801     37562     39113     39440     39287     39166     39121     39179     38822     38505     38994     38859     38382     38426 
dram[3]:     38095     37927     37540     37556     39406     39556     39315     39198     39418     39246     38720     39053     38895     38883     38442     38674 
dram[4]:     37866     38096     38015     37558     39383     39493     39215     39430     39058     39379     38809     38970     38572     39116     38567     38384 
dram[5]:     38037     37906     37613     37655     39621     39402     39250     39076     39182     39339     38734     38852     38911     39275     38637     38218 
dram[6]:     38045     37848     37716     37726     39445     39144     39036     39094     39245     39146     38917     38877     39374     39205     38263     38327 
dram[7]:     37731     37892     37605     37737     39471     39782     39014     39443     39319     39257     38705     38937     38978     39228     38105     38260 
dram[8]:     37810     38078     37776     37776     39540     39444     39606     39262     39139     39488     39016     38858     38858     38910     38090     38317 
dram[9]:     37995     37950     37943     37947     39139     39269     39419     39299     38938     38799     38678     38694     38888     38635     38544     38365 
dram[10]:     37978     38283     37634     37763     39496     39268     39701     39476     38767     39050     39007     38835     38741     38757     38474     38310 
dram[11]:     38022     37878     37799     37703     39528     39458     39548     39328     39080     39097     38610     38758     39071     39047     38467     38386 
total dram writes = 7430501
bank skew: 39782/37479 = 1.06
chip skew: 619968/617082 = 1.00
average mf latency per bank:
dram[0]:        707       708       708       717       774       805       725       751       719       727       724       722       706       719       706       708
dram[1]:        708       717       712       721       770       793       714       734       727       717       715       729       709       724       708       715
dram[2]:        698       693       704       696       828       765       728       711       712       702       718       700       706       697       706       694
dram[3]:        709       691       707       694       756       748       718       700       717       693       719       696       706       693       703       687
dram[4]:        709       748       712       747       762       833       719       783       716       773       709       777       706       766       709       754
dram[5]:        703       698       706       705       745       772       750       721       714       714       704       704       708       708       700       701
dram[6]:        689       698       700       704       749       822       710       704       712       717       705       701       698       696       690       690
dram[7]:        679       676       692       688       772       719       705       698       700       695       694       689       692       688       682       677
dram[8]:        701       710       716       716       735       733       716       726       718       732       711       720       706       714       703       706
dram[9]:        696       697       723       709       814       811       722       719       708       702       699       704       698       696       689       691
dram[10]:        721       707       806       730       792       776       738       727       735       726       753       730       719       711       720       702
dram[11]:        690       692       715       711       761       754       714       715       702       707       697       704       695       702       691       694
maximum mf latency per bank:
dram[0]:       8790      8842      8766      9165      9634      8640      9234      8679      9474      9042      9130      9613      9348      9563      9110      9253
dram[1]:       8615      8195      8555      8991      8863      9610      8744      9246      9570      9250      9273      8868      8807      9472      9447      9409
dram[2]:       8934      7852      8612      8303      9243      8690      8931      8185      9561      8413      9578      8611     10090      8929      8885      8341
dram[3]:       8469      8422      8386      8934      8121      8677      8223      9095      8792      9464      8045      8871      8319      8509      8381      8344
dram[4]:       8639      8090      8698      8892      8940      8307      9759      8411      9223      8694      9653      9419      9043      9109      9144      8348
dram[5]:       8745      8316      8238      8100      8710      8346      8759      8317      9683      8966      9714      8218      9190      8651      8878      7803
dram[6]:       8796      7932      8196      8199      9181      8383      8357      8796      8654      9063      9311      8281      9355      8549      9376      8533
dram[7]:       9136      8639      8453      8031      8692      8703      8751      8544      9221      8976      9246      8804      9226      8606      8038      8716
dram[8]:       7808      8713      7618      9172      8567      8901      7908      8814      8514      9653      9207      9309      8520      9136      8386      9108
dram[9]:       9362      8223      9241      8509      9066      8168      8961      8740      9375      9356     10135      8767      9290      9545      9137      8599
dram[10]:       9052      8210      9256      8623      9409      8833      9220      9068      9763      9094     10016      9187      8927      9067      8675      8825
dram[11]:       8842      8674      9562      8430      9158      8032      8975      9344      9660      9283     10187      8860      9489      8929      9544      9192

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18386479 n_nop=14749397 n_act=882987 n_pre=882971 n_ref_event=0 n_req=1612024 n_rd=1422745 n_rd_L2_A=0 n_write=0 n_wr_bk=618935 bw_util=0.4442
n_activity=17923730 dram_eff=0.4556
bk0: 87900a 12373658i bk1: 88339a 12404060i bk2: 87692a 12470210i bk3: 87979a 12400879i bk4: 89365a 12242111i bk5: 89686a 12194504i bk6: 89503a 12147411i bk7: 89447a 12171526i bk8: 88970a 12258420i bk9: 89763a 12198253i bk10: 89689a 12165071i bk11: 89176a 12224705i bk12: 89429a 12234882i bk13: 89189a 12205623i bk14: 88538a 12250140i bk15: 88080a 12308157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.452249
Row_Buffer_Locality_read = 0.452256
Row_Buffer_Locality_write = 0.452200
Bank_Level_Parallism = 5.712867
Bank_Level_Parallism_Col = 3.456788
Bank_Level_Parallism_Ready = 2.320286
write_to_read_ratio_blp_rw_average = 0.260312
GrpLevelPara = 2.248338 

BW Util details:
bwutil = 0.444170 
total_CMD = 18386479 
util_bw = 8166720 
Wasted_Col = 7993533 
Wasted_Row = 1268240 
Idle = 957986 

BW Util Bottlenecks: 
RCDc_limit = 11056003 
RCDWRc_limit = 568942 
WTRc_limit = 3320900 
RTWc_limit = 3638370 
CCDLc_limit = 1693360 
rwq = 0 
CCDLc_limit_alone = 1256594 
WTRc_limit_alone = 3140825 
RTWc_limit_alone = 3381679 

Commands details: 
total_CMD = 18386479 
n_nop = 14749397 
Read = 1422745 
Write = 0 
L2_Alloc = 0 
L2_WB = 618935 
n_act = 882987 
n_pre = 882971 
n_ref = 0 
n_req = 1612024 
total_req = 2041680 

Dual Bus Interface Util: 
issued_total_row = 1765958 
issued_total_col = 2041680 
Row_Bus_Util =  0.096047 
CoL_Bus_Util = 0.111042 
Either_Row_CoL_Bus_Util = 0.197813 
Issued_on_Two_Bus_Simul_Util = 0.009276 
issued_two_Eff = 0.046894 
queue_avg = 11.706454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7065
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18386479 n_nop=14757794 n_act=878531 n_pre=878515 n_ref_event=0 n_req=1610422 n_rd=1422292 n_rd_L2_A=0 n_write=0 n_wr_bk=617082 bw_util=0.4437
n_activity=17914702 dram_eff=0.4554
bk0: 88122a 12487044i bk1: 88078a 12442621i bk2: 87758a 12471788i bk3: 87928a 12450819i bk4: 89411a 12286735i bk5: 89724a 12206147i bk6: 88758a 12276173i bk7: 89668a 12213077i bk8: 89584a 12243426i bk9: 89295a 12280096i bk10: 88981a 12294522i bk11: 89316a 12267192i bk12: 89468a 12255199i bk13: 89628a 12238966i bk14: 88263a 12331396i bk15: 88310a 12309360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.454472
Row_Buffer_Locality_read = 0.454440
Row_Buffer_Locality_write = 0.454712
Bank_Level_Parallism = 5.672257
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.318282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.443668 
total_CMD = 18386479 
util_bw = 8157496 
Wasted_Col = 7981274 
Wasted_Row = 1272968 
Idle = 974741 

BW Util Bottlenecks: 
RCDc_limit = 11007567 
RCDWRc_limit = 563451 
WTRc_limit = 3284317 
RTWc_limit = 3602827 
CCDLc_limit = 1692307 
rwq = 0 
CCDLc_limit_alone = 1259026 
WTRc_limit_alone = 3106209 
RTWc_limit_alone = 3347654 

Commands details: 
total_CMD = 18386479 
n_nop = 14757794 
Read = 1422292 
Write = 0 
L2_Alloc = 0 
L2_WB = 617082 
n_act = 878531 
n_pre = 878515 
n_ref = 0 
n_req = 1610422 
total_req = 2039374 

Dual Bus Interface Util: 
issued_total_row = 1757046 
issued_total_col = 2039374 
Row_Bus_Util =  0.095562 
CoL_Bus_Util = 0.110917 
Either_Row_CoL_Bus_Util = 0.197356 
Issued_on_Two_Bus_Simul_Util = 0.009123 
issued_two_Eff = 0.046225 
queue_avg = 11.628258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6283
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18386479 n_nop=14754814 n_act=880519 n_pre=880503 n_ref_event=0 n_req=1611146 n_rd=1422802 n_rd_L2_A=0 n_write=0 n_wr_bk=618279 bw_util=0.444
n_activity=17921545 dram_eff=0.4556
bk0: 88154a 12436185i bk1: 87673a 12447929i bk2: 88058a 12409859i bk3: 87833a 12451789i bk4: 89486a 12300296i bk5: 89721a 12228940i bk6: 89755a 12213736i bk7: 89375a 12191607i bk8: 89412a 12261955i bk9: 89504a 12209810i bk10: 89257a 12242949i bk11: 88811a 12309251i bk12: 89513a 12268416i bk13: 89351a 12240389i bk14: 88472a 12325275i bk15: 88427a 12278700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453483
Row_Buffer_Locality_read = 0.453339
Row_Buffer_Locality_write = 0.454567
Bank_Level_Parallism = 5.681909
Bank_Level_Parallism_Col = 3.444477
Bank_Level_Parallism_Ready = 2.317279
write_to_read_ratio_blp_rw_average = 0.260829
GrpLevelPara = 2.247268 

BW Util details:
bwutil = 0.444040 
total_CMD = 18386479 
util_bw = 8164324 
Wasted_Col = 7992583 
Wasted_Row = 1266383 
Idle = 963189 

BW Util Bottlenecks: 
RCDc_limit = 11044170 
RCDWRc_limit = 567191 
WTRc_limit = 3294750 
RTWc_limit = 3640251 
CCDLc_limit = 1681807 
rwq = 0 
CCDLc_limit_alone = 1251198 
WTRc_limit_alone = 3118048 
RTWc_limit_alone = 3386344 

Commands details: 
total_CMD = 18386479 
n_nop = 14754814 
Read = 1422802 
Write = 0 
L2_Alloc = 0 
L2_WB = 618279 
n_act = 880519 
n_pre = 880503 
n_ref = 0 
n_req = 1611146 
total_req = 2041081 

Dual Bus Interface Util: 
issued_total_row = 1761022 
issued_total_col = 2041081 
Row_Bus_Util =  0.095778 
CoL_Bus_Util = 0.111010 
Either_Row_CoL_Bus_Util = 0.197518 
Issued_on_Two_Bus_Simul_Util = 0.009270 
issued_two_Eff = 0.046931 
queue_avg = 11.519934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5199
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18386479 n_nop=14750555 n_act=881386 n_pre=881370 n_ref_event=0 n_req=1612607 n_rd=1423020 n_rd_L2_A=0 n_write=0 n_wr_bk=619924 bw_util=0.4444
n_activity=17904259 dram_eff=0.4564
bk0: 88392a 12382774i bk1: 87983a 12410029i bk2: 87817a 12490091i bk3: 87995a 12419242i bk4: 89721a 12219043i bk5: 89824a 12206549i bk6: 89383a 12207317i bk7: 89221a 12185179i bk8: 89786a 12201887i bk9: 89386a 12242992i bk10: 88867a 12269895i bk11: 89364a 12184385i bk12: 89325a 12277889i bk13: 89102a 12224103i bk14: 88343a 12297463i bk15: 88511a 12223368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453440
Row_Buffer_Locality_read = 0.453580
Row_Buffer_Locality_write = 0.452389
Bank_Level_Parallism = 5.708224
Bank_Level_Parallism_Col = 3.459866
Bank_Level_Parallism_Ready = 2.320187
write_to_read_ratio_blp_rw_average = 0.260526
GrpLevelPara = 2.250786 

BW Util details:
bwutil = 0.444445 
total_CMD = 18386479 
util_bw = 8171776 
Wasted_Col = 7974617 
Wasted_Row = 1262818 
Idle = 977268 

BW Util Bottlenecks: 
RCDc_limit = 11013213 
RCDWRc_limit = 571734 
WTRc_limit = 3324052 
RTWc_limit = 3617960 
CCDLc_limit = 1686974 
rwq = 0 
CCDLc_limit_alone = 1253610 
WTRc_limit_alone = 3144842 
RTWc_limit_alone = 3363806 

Commands details: 
total_CMD = 18386479 
n_nop = 14750555 
Read = 1423020 
Write = 0 
L2_Alloc = 0 
L2_WB = 619924 
n_act = 881386 
n_pre = 881370 
n_ref = 0 
n_req = 1612607 
total_req = 2042944 

Dual Bus Interface Util: 
issued_total_row = 1762756 
issued_total_col = 2042944 
Row_Bus_Util =  0.095872 
CoL_Bus_Util = 0.111111 
Either_Row_CoL_Bus_Util = 0.197750 
Issued_on_Two_Bus_Simul_Util = 0.009234 
issued_two_Eff = 0.046694 
queue_avg = 11.610176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6102
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18386479 n_nop=14735609 n_act=887619 n_pre=887603 n_ref_event=0 n_req=1621023 n_rd=1431344 n_rd_L2_A=0 n_write=0 n_wr_bk=619911 bw_util=0.4463
n_activity=17933162 dram_eff=0.4575
bk0: 87997a 12394053i bk1: 88961a 12300075i bk2: 88330a 12316783i bk3: 88566a 12297777i bk4: 89481a 12185562i bk5: 90667a 12082596i bk6: 89561a 12109738i bk7: 90805a 12009193i bk8: 89430a 12183989i bk9: 90809a 12075763i bk10: 89233a 12159076i bk11: 90207a 12071876i bk12: 88998a 12273423i bk13: 90707a 12082952i bk14: 88528a 12227551i bk15: 89064a 12198468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.452433
Row_Buffer_Locality_read = 0.452554
Row_Buffer_Locality_write = 0.451521
Bank_Level_Parallism = 5.780805
Bank_Level_Parallism_Col = 3.463307
Bank_Level_Parallism_Ready = 2.319828
write_to_read_ratio_blp_rw_average = 0.260861
GrpLevelPara = 2.252257 

BW Util details:
bwutil = 0.446253 
total_CMD = 18386479 
util_bw = 8205020 
Wasted_Col = 7995436 
Wasted_Row = 1246720 
Idle = 939303 

BW Util Bottlenecks: 
RCDc_limit = 11068640 
RCDWRc_limit = 573942 
WTRc_limit = 3322341 
RTWc_limit = 3673605 
CCDLc_limit = 1710261 
rwq = 0 
CCDLc_limit_alone = 1272394 
WTRc_limit_alone = 3143811 
RTWc_limit_alone = 3414268 

Commands details: 
total_CMD = 18386479 
n_nop = 14735609 
Read = 1431344 
Write = 0 
L2_Alloc = 0 
L2_WB = 619911 
n_act = 887619 
n_pre = 887603 
n_ref = 0 
n_req = 1621023 
total_req = 2051255 

Dual Bus Interface Util: 
issued_total_row = 1775222 
issued_total_col = 2051255 
Row_Bus_Util =  0.096550 
CoL_Bus_Util = 0.111563 
Either_Row_CoL_Bus_Util = 0.198563 
Issued_on_Two_Bus_Simul_Util = 0.009551 
issued_two_Eff = 0.048100 
queue_avg = 12.257418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2574
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18386479 n_nop=14747380 n_act=882426 n_pre=882410 n_ref_event=0 n_req=1613070 n_rd=1423392 n_rd_L2_A=0 n_write=0 n_wr_bk=619708 bw_util=0.4445
n_activity=17917135 dram_eff=0.4561
bk0: 88023a 12445035i bk1: 87961a 12419393i bk2: 87913a 12441628i bk3: 87866a 12423260i bk4: 89701a 12214163i bk5: 89717a 12196451i bk6: 89471a 12179589i bk7: 89245a 12180300i bk8: 89496a 12239773i bk9: 89669a 12198192i bk10: 89458a 12238031i bk11: 89286a 12194702i bk12: 89259a 12237964i bk13: 89609a 12157020i bk14: 88672a 12253751i bk15: 88046a 12298487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.452952
Row_Buffer_Locality_read = 0.453104
Row_Buffer_Locality_write = 0.451818
Bank_Level_Parallism = 5.711103
Bank_Level_Parallism_Col = 3.462359
Bank_Level_Parallism_Ready = 2.323801
write_to_read_ratio_blp_rw_average = 0.261534
GrpLevelPara = 2.249908 

BW Util details:
bwutil = 0.444479 
total_CMD = 18386479 
util_bw = 8172400 
Wasted_Col = 7988499 
Wasted_Row = 1261406 
Idle = 964174 

BW Util Bottlenecks: 
RCDc_limit = 11037517 
RCDWRc_limit = 570721 
WTRc_limit = 3323338 
RTWc_limit = 3658429 
CCDLc_limit = 1694531 
rwq = 0 
CCDLc_limit_alone = 1255677 
WTRc_limit_alone = 3144020 
RTWc_limit_alone = 3398893 

Commands details: 
total_CMD = 18386479 
n_nop = 14747380 
Read = 1423392 
Write = 0 
L2_Alloc = 0 
L2_WB = 619708 
n_act = 882426 
n_pre = 882410 
n_ref = 0 
n_req = 1613070 
total_req = 2043100 

Dual Bus Interface Util: 
issued_total_row = 1764836 
issued_total_col = 2043100 
Row_Bus_Util =  0.095986 
CoL_Bus_Util = 0.111120 
Either_Row_CoL_Bus_Util = 0.197923 
Issued_on_Two_Bus_Simul_Util = 0.009183 
issued_two_Eff = 0.046395 
queue_avg = 11.676338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6763
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18386479 n_nop=14750498 n_act=881797 n_pre=881781 n_ref_event=0 n_req=1612416 n_rd=1423038 n_rd_L2_A=0 n_write=0 n_wr_bk=619408 bw_util=0.4443
n_activity=17920099 dram_eff=0.4559
bk0: 88027a 12427883i bk1: 87937a 12453992i bk2: 88171a 12468605i bk3: 88246a 12384868i bk4: 89502a 12236645i bk5: 89360a 12272231i bk6: 89183a 12198221i bk7: 89223a 12192861i bk8: 89545a 12232267i bk9: 89546a 12199448i bk10: 89385a 12248049i bk11: 89198a 12195713i bk12: 89644a 12191403i bk13: 89602a 12169176i bk14: 88145a 12312579i bk15: 88324a 12314307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453121
Row_Buffer_Locality_read = 0.453289
Row_Buffer_Locality_write = 0.451858
Bank_Level_Parallism = 5.701241
Bank_Level_Parallism_Col = 3.454578
Bank_Level_Parallism_Ready = 2.316969
write_to_read_ratio_blp_rw_average = 0.260655
GrpLevelPara = 2.249534 

BW Util details:
bwutil = 0.444337 
total_CMD = 18386479 
util_bw = 8169784 
Wasted_Col = 7984613 
Wasted_Row = 1266951 
Idle = 965131 

BW Util Bottlenecks: 
RCDc_limit = 11029545 
RCDWRc_limit = 567583 
WTRc_limit = 3313856 
RTWc_limit = 3640785 
CCDLc_limit = 1685336 
rwq = 0 
CCDLc_limit_alone = 1253143 
WTRc_limit_alone = 3136873 
RTWc_limit_alone = 3385575 

Commands details: 
total_CMD = 18386479 
n_nop = 14750498 
Read = 1423038 
Write = 0 
L2_Alloc = 0 
L2_WB = 619408 
n_act = 881797 
n_pre = 881781 
n_ref = 0 
n_req = 1612416 
total_req = 2042446 

Dual Bus Interface Util: 
issued_total_row = 1763578 
issued_total_col = 2042446 
Row_Bus_Util =  0.095917 
CoL_Bus_Util = 0.111084 
Either_Row_CoL_Bus_Util = 0.197753 
Issued_on_Two_Bus_Simul_Util = 0.009248 
issued_two_Eff = 0.046767 
queue_avg = 11.647416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6474
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18386479 n_nop=14750076 n_act=881874 n_pre=881858 n_ref_event=0 n_req=1613452 n_rd=1424117 n_rd_L2_A=0 n_write=0 n_wr_bk=619464 bw_util=0.4446
n_activity=17921735 dram_eff=0.4561
bk0: 87804a 12481568i bk1: 87937a 12404975i bk2: 88002a 12446144i bk3: 88144a 12397335i bk4: 89827a 12232418i bk5: 90047a 12147864i bk6: 89124a 12235775i bk7: 89734a 12127559i bk8: 89945a 12190849i bk9: 89728a 12160631i bk10: 89164a 12242578i bk11: 89413a 12213520i bk12: 89408a 12223775i bk13: 89560a 12213039i bk14: 88024a 12342489i bk15: 88256a 12289132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453424
Row_Buffer_Locality_read = 0.453447
Row_Buffer_Locality_write = 0.453250
Bank_Level_Parallism = 5.708138
Bank_Level_Parallism_Col = 3.461536
Bank_Level_Parallism_Ready = 2.321836
write_to_read_ratio_blp_rw_average = 0.260087
GrpLevelPara = 2.250155 

BW Util details:
bwutil = 0.444583 
total_CMD = 18386479 
util_bw = 8174324 
Wasted_Col = 7984653 
Wasted_Row = 1267413 
Idle = 960089 

BW Util Bottlenecks: 
RCDc_limit = 11033190 
RCDWRc_limit = 568915 
WTRc_limit = 3329817 
RTWc_limit = 3630128 
CCDLc_limit = 1688646 
rwq = 0 
CCDLc_limit_alone = 1253402 
WTRc_limit_alone = 3149588 
RTWc_limit_alone = 3375113 

Commands details: 
total_CMD = 18386479 
n_nop = 14750076 
Read = 1424117 
Write = 0 
L2_Alloc = 0 
L2_WB = 619464 
n_act = 881874 
n_pre = 881858 
n_ref = 0 
n_req = 1613452 
total_req = 2043581 

Dual Bus Interface Util: 
issued_total_row = 1763732 
issued_total_col = 2043581 
Row_Bus_Util =  0.095925 
CoL_Bus_Util = 0.111146 
Either_Row_CoL_Bus_Util = 0.197776 
Issued_on_Two_Bus_Simul_Util = 0.009295 
issued_two_Eff = 0.047000 
queue_avg = 11.680014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.68
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18386479 n_nop=14748577 n_act=883138 n_pre=883122 n_ref_event=0 n_req=1611472 n_rd=1422065 n_rd_L2_A=0 n_write=0 n_wr_bk=619968 bw_util=0.4442
n_activity=17916399 dram_eff=0.4559
bk0: 87805a 12440907i bk1: 88168a 12396228i bk2: 88040a 12423459i bk3: 88075a 12416793i bk4: 89759a 12259563i bk5: 89469a 12204234i bk6: 89876a 12127038i bk7: 89334a 12195616i bk8: 89186a 12207717i bk9: 89621a 12179136i bk10: 89253a 12235306i bk11: 89086a 12238980i bk12: 89027a 12262036i bk13: 89017a 12235159i bk14: 88097a 12370678i bk15: 88252a 12301834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.451968
Row_Buffer_Locality_read = 0.451898
Row_Buffer_Locality_write = 0.452491
Bank_Level_Parallism = 5.698106
Bank_Level_Parallism_Col = 3.459769
Bank_Level_Parallism_Ready = 2.323335
write_to_read_ratio_blp_rw_average = 0.260883
GrpLevelPara = 2.249710 

BW Util details:
bwutil = 0.444247 
total_CMD = 18386479 
util_bw = 8168132 
Wasted_Col = 8000482 
Wasted_Row = 1260339 
Idle = 957526 

BW Util Bottlenecks: 
RCDc_limit = 11055582 
RCDWRc_limit = 570742 
WTRc_limit = 3331891 
RTWc_limit = 3654133 
CCDLc_limit = 1690141 
rwq = 0 
CCDLc_limit_alone = 1255219 
WTRc_limit_alone = 3152864 
RTWc_limit_alone = 3398238 

Commands details: 
total_CMD = 18386479 
n_nop = 14748577 
Read = 1422065 
Write = 0 
L2_Alloc = 0 
L2_WB = 619968 
n_act = 883138 
n_pre = 883122 
n_ref = 0 
n_req = 1611472 
total_req = 2042033 

Dual Bus Interface Util: 
issued_total_row = 1766260 
issued_total_col = 2042033 
Row_Bus_Util =  0.096063 
CoL_Bus_Util = 0.111062 
Either_Row_CoL_Bus_Util = 0.197857 
Issued_on_Two_Bus_Simul_Util = 0.009267 
issued_two_Eff = 0.046838 
queue_avg = 11.535704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5357
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18386479 n_nop=14754353 n_act=880196 n_pre=880180 n_ref_event=0 n_req=1610270 n_rd=1421468 n_rd_L2_A=0 n_write=0 n_wr_bk=618502 bw_util=0.4438
n_activity=17913030 dram_eff=0.4555
bk0: 88140a 12438260i bk1: 87920a 12417084i bk2: 88056a 12417285i bk3: 87991a 12402711i bk4: 89337a 12275580i bk5: 89473a 12260913i bk6: 89812a 12186174i bk7: 89465a 12210944i bk8: 89330a 12256145i bk9: 88971a 12283450i bk10: 89088a 12284748i bk11: 88856a 12258608i bk12: 89210a 12293705i bk13: 88854a 12281046i bk14: 88708a 12290822i bk15: 88257a 12299562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453386
Row_Buffer_Locality_read = 0.453540
Row_Buffer_Locality_write = 0.452225
Bank_Level_Parallism = 5.682055
Bank_Level_Parallism_Col = 3.458430
Bank_Level_Parallism_Ready = 2.322549
write_to_read_ratio_blp_rw_average = 0.260475
GrpLevelPara = 2.248155 

BW Util details:
bwutil = 0.443798 
total_CMD = 18386479 
util_bw = 8159880 
Wasted_Col = 7987344 
Wasted_Row = 1268253 
Idle = 971002 

BW Util Bottlenecks: 
RCDc_limit = 11021192 
RCDWRc_limit = 569847 
WTRc_limit = 3318276 
RTWc_limit = 3626186 
CCDLc_limit = 1690571 
rwq = 0 
CCDLc_limit_alone = 1254228 
WTRc_limit_alone = 3136584 
RTWc_limit_alone = 3371535 

Commands details: 
total_CMD = 18386479 
n_nop = 14754353 
Read = 1421468 
Write = 0 
L2_Alloc = 0 
L2_WB = 618502 
n_act = 880196 
n_pre = 880180 
n_ref = 0 
n_req = 1610270 
total_req = 2039970 

Dual Bus Interface Util: 
issued_total_row = 1760376 
issued_total_col = 2039970 
Row_Bus_Util =  0.095743 
CoL_Bus_Util = 0.110949 
Either_Row_CoL_Bus_Util = 0.197543 
Issued_on_Two_Bus_Simul_Util = 0.009149 
issued_two_Eff = 0.046314 
queue_avg = 11.584961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.585
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18386479 n_nop=14748299 n_act=882680 n_pre=882664 n_ref_event=0 n_req=1613944 n_rd=1424626 n_rd_L2_A=0 n_write=0 n_wr_bk=619540 bw_util=0.4447
n_activity=17921429 dram_eff=0.4563
bk0: 88149a 12409602i bk1: 88531a 12317399i bk2: 87697a 12452576i bk3: 88137a 12384694i bk4: 89665a 12198449i bk5: 89724a 12201528i bk6: 89688a 12127837i bk7: 90079a 12103291i bk8: 89287a 12271307i bk9: 89336a 12194192i bk10: 89333a 12198329i bk11: 89472a 12195662i bk12: 89120a 12250583i bk13: 89370a 12224479i bk14: 88515a 12307457i bk15: 88523a 12281820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453091
Row_Buffer_Locality_read = 0.453089
Row_Buffer_Locality_write = 0.453111
Bank_Level_Parallism = 5.719594
Bank_Level_Parallism_Col = 3.470213
Bank_Level_Parallism_Ready = 2.326833
write_to_read_ratio_blp_rw_average = 0.261522
GrpLevelPara = 2.251373 

BW Util details:
bwutil = 0.444711 
total_CMD = 18386479 
util_bw = 8176664 
Wasted_Col = 7993827 
Wasted_Row = 1260163 
Idle = 955825 

BW Util Bottlenecks: 
RCDc_limit = 11042375 
RCDWRc_limit = 567442 
WTRc_limit = 3309233 
RTWc_limit = 3681251 
CCDLc_limit = 1693341 
rwq = 0 
CCDLc_limit_alone = 1256232 
WTRc_limit_alone = 3129884 
RTWc_limit_alone = 3423491 

Commands details: 
total_CMD = 18386479 
n_nop = 14748299 
Read = 1424626 
Write = 0 
L2_Alloc = 0 
L2_WB = 619540 
n_act = 882680 
n_pre = 882664 
n_ref = 0 
n_req = 1613944 
total_req = 2044166 

Dual Bus Interface Util: 
issued_total_row = 1765344 
issued_total_col = 2044166 
Row_Bus_Util =  0.096013 
CoL_Bus_Util = 0.111178 
Either_Row_CoL_Bus_Util = 0.197873 
Issued_on_Two_Bus_Simul_Util = 0.009318 
issued_two_Eff = 0.047092 
queue_avg = 11.696764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6968
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18386479 n_nop=14750493 n_act=881276 n_pre=881260 n_ref_event=0 n_req=1613626 n_rd=1424322 n_rd_L2_A=0 n_write=0 n_wr_bk=619780 bw_util=0.4447
n_activity=17917230 dram_eff=0.4563
bk0: 88107a 12422221i bk1: 87909a 12410024i bk2: 88235a 12399444i bk3: 87916a 12383996i bk4: 89955a 12202708i bk5: 89580a 12202066i bk6: 89906a 12146158i bk7: 89894a 12132735i bk8: 89360a 12218020i bk9: 89510a 12229462i bk10: 89110a 12300771i bk11: 89213a 12201590i bk12: 89337a 12236483i bk13: 89432a 12189028i bk14: 88472a 12271118i bk15: 88386a 12275144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453854
Row_Buffer_Locality_read = 0.454060
Row_Buffer_Locality_write = 0.452304
Bank_Level_Parallism = 5.718473
Bank_Level_Parallism_Col = 3.467284
Bank_Level_Parallism_Ready = 2.324906
write_to_read_ratio_blp_rw_average = 0.260934
GrpLevelPara = 2.250443 

BW Util details:
bwutil = 0.444697 
total_CMD = 18386479 
util_bw = 8176408 
Wasted_Col = 7972516 
Wasted_Row = 1268801 
Idle = 968754 

BW Util Bottlenecks: 
RCDc_limit = 11010848 
RCDWRc_limit = 566890 
WTRc_limit = 3315389 
RTWc_limit = 3628561 
CCDLc_limit = 1692667 
rwq = 0 
CCDLc_limit_alone = 1256696 
WTRc_limit_alone = 3136465 
RTWc_limit_alone = 3371514 

Commands details: 
total_CMD = 18386479 
n_nop = 14750493 
Read = 1424322 
Write = 0 
L2_Alloc = 0 
L2_WB = 619780 
n_act = 881276 
n_pre = 881260 
n_ref = 0 
n_req = 1613626 
total_req = 2044102 

Dual Bus Interface Util: 
issued_total_row = 1762536 
issued_total_col = 2044102 
Row_Bus_Util =  0.095860 
CoL_Bus_Util = 0.111174 
Either_Row_CoL_Bus_Util = 0.197753 
Issued_on_Two_Bus_Simul_Util = 0.009281 
issued_two_Eff = 0.046934 
queue_avg = 11.721475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7215

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1487417, Miss = 919386, Miss_rate = 0.618, Pending_hits = 34842, Reservation_fails = 599118
L2_cache_bank[1]: Access = 1526731, Miss = 919955, Miss_rate = 0.603, Pending_hits = 31948, Reservation_fails = 598254
L2_cache_bank[2]: Access = 1481813, Miss = 918641, Miss_rate = 0.620, Pending_hits = 31962, Reservation_fails = 594775
L2_cache_bank[3]: Access = 1470200, Miss = 920243, Miss_rate = 0.626, Pending_hits = 31239, Reservation_fails = 583403
L2_cache_bank[4]: Access = 1524507, Miss = 920405, Miss_rate = 0.604, Pending_hits = 31749, Reservation_fails = 581340
L2_cache_bank[5]: Access = 1498265, Miss = 918992, Miss_rate = 0.613, Pending_hits = 31492, Reservation_fails = 560381
L2_cache_bank[6]: Access = 1477601, Miss = 919931, Miss_rate = 0.623, Pending_hits = 32526, Reservation_fails = 615793
L2_cache_bank[7]: Access = 1464603, Miss = 919684, Miss_rate = 0.628, Pending_hits = 32075, Reservation_fails = 581756
L2_cache_bank[8]: Access = 1490403, Miss = 919854, Miss_rate = 0.617, Pending_hits = 34860, Reservation_fails = 587164
L2_cache_bank[9]: Access = 1513235, Miss = 928082, Miss_rate = 0.613, Pending_hits = 32530, Reservation_fails = 606365
L2_cache_bank[10]: Access = 1488066, Miss = 920289, Miss_rate = 0.618, Pending_hits = 32252, Reservation_fails = 586216
L2_cache_bank[11]: Access = 1468484, Miss = 919698, Miss_rate = 0.626, Pending_hits = 32146, Reservation_fails = 602966
L2_cache_bank[12]: Access = 1492708, Miss = 919899, Miss_rate = 0.616, Pending_hits = 32519, Reservation_fails = 594087
L2_cache_bank[13]: Access = 1528437, Miss = 919733, Miss_rate = 0.602, Pending_hits = 32016, Reservation_fails = 584654
L2_cache_bank[14]: Access = 1488197, Miss = 919594, Miss_rate = 0.618, Pending_hits = 32202, Reservation_fails = 606845
L2_cache_bank[15]: Access = 1465348, Miss = 921116, Miss_rate = 0.629, Pending_hits = 32297, Reservation_fails = 602304
L2_cache_bank[16]: Access = 1482983, Miss = 919337, Miss_rate = 0.620, Pending_hits = 35244, Reservation_fails = 603387
L2_cache_bank[17]: Access = 1490630, Miss = 919312, Miss_rate = 0.617, Pending_hits = 32364, Reservation_fails = 600414
L2_cache_bank[18]: Access = 1515514, Miss = 919971, Miss_rate = 0.607, Pending_hits = 31981, Reservation_fails = 598586
L2_cache_bank[19]: Access = 1489095, Miss = 918059, Miss_rate = 0.617, Pending_hits = 31730, Reservation_fails = 596129
L2_cache_bank[20]: Access = 1525738, Miss = 919751, Miss_rate = 0.603, Pending_hits = 32233, Reservation_fails = 579016
L2_cache_bank[21]: Access = 1521411, Miss = 921468, Miss_rate = 0.606, Pending_hits = 31926, Reservation_fails = 586940
L2_cache_bank[22]: Access = 1492726, Miss = 920779, Miss_rate = 0.617, Pending_hits = 32271, Reservation_fails = 600895
L2_cache_bank[23]: Access = 1466624, Miss = 920137, Miss_rate = 0.627, Pending_hits = 32171, Reservation_fails = 605720
L2_total_cache_accesses = 35850736
L2_total_cache_misses = 22084316
L2_total_cache_miss_rate = 0.6160
L2_total_cache_pending_hits = 778575
L2_total_cache_reservation_fails = 14256508
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10165543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 778575
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5787014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14256508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11298217
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 778575
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2822302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1249788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3749297
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28029349
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7821387
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8735
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14247745
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.099

icnt_total_pkts_mem_to_simt=35850736
icnt_total_pkts_simt_to_mem=35850736
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 35850736
Req_Network_cycles = 7169705
Req_Network_injected_packets_per_cycle =       5.0003 
Req_Network_conflicts_per_cycle =       1.0097
Req_Network_conflicts_per_cycle_util =       1.0537
Req_Bank_Level_Parallism =       5.2180
Req_Network_in_buffer_full_per_cycle =       0.0008
Req_Network_in_buffer_avg_util =       1.5837
Req_Network_out_buffer_full_per_cycle =       0.0057
Req_Network_out_buffer_avg_util =      18.2282

Reply_Network_injected_packets_num = 35850736
Reply_Network_cycles = 7169705
Reply_Network_injected_packets_per_cycle =        5.0003
Reply_Network_conflicts_per_cycle =        6.6199
Reply_Network_conflicts_per_cycle_util =       6.8582
Reply_Bank_Level_Parallism =       5.1804
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.0651
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1667
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 28 min, 59 sec (59339 sec)
gpgpu_simulation_rate = 23020 (inst/sec)
gpgpu_simulation_rate = 120 (cycle/sec)
gpgpu_silicon_slowdown = 11375000x
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: reconvergence points for _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x758 (mst_topo.1.sm_75.ptx:470) @%p1 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x798 (mst_topo.1.sm_75.ptx:479) @%p2 bra $L__BB4_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (mst_topo.1.sm_75.ptx:495) st.global.u32 [%rd3], %r28;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7e8 (mst_topo.1.sm_75.ptx:492) @%p3 bra $L__BB4_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (mst_topo.1.sm_75.ptx:495) st.global.u32 [%rd3], %r28;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x840 (mst_topo.1.sm_75.ptx:505) @%p4 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x878 (mst_topo.1.sm_75.ptx:513) @%p7 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8a8 (mst_topo.1.sm_75.ptx:520) @%p8 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8d0 (mst_topo.1.sm_75.ptx:526) bra.uni $L__BB4_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e0 (mst_topo.1.sm_75.ptx:532) cvt.u64.u32 %rd12, %r30;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x908 (mst_topo.1.sm_75.ptx:537) @%p9 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (mst_topo.1.sm_75.ptx:569) cvt.u32.u64 %r27, %rd12;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x950 (mst_topo.1.sm_75.ptx:547) @%p10 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a0 (mst_topo.1.sm_75.ptx:561) st.global.u32 [%rd14], %r31;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x998 (mst_topo.1.sm_75.ptx:558) @%p11 bra $L__BB4_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a0 (mst_topo.1.sm_75.ptx:561) st.global.u32 [%rd14], %r31;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9b8 (mst_topo.1.sm_75.ptx:564) @%p12 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (mst_topo.1.sm_75.ptx:569) cvt.u32.u64 %r27, %rd12;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9e0 (mst_topo.1.sm_75.ptx:572) @%p13 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9e8 (mst_topo.1.sm_75.ptx:573) bra.uni $L__BB4_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d8 (mst_topo.1.sm_75.ptx:529) ld.global.u32 %r29, [%rd7];

GPGPU-Sim PTX: ... end of reconvergence points for _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'.
GPGPU-Sim PTX: pushing kernel '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
Destroy streams for kernel 4: size 0
kernel_name = _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 39398794
gpu_sim_insn = 2208680950
gpu_ipc =      56.0596
gpu_tot_sim_cycle = 46568499
gpu_tot_sim_insn = 3574690856
gpu_tot_ipc =      76.7620
gpu_tot_issued_cta = 61542
gpu_occupancy = 59.2631% 
gpu_tot_occupancy = 59.1942% 
max_total_param_size = 0
gpu_stall_dramfull = 48317068
gpu_stall_icnt2sh    = 966
partiton_level_parallism =       7.1642
partiton_level_parallism_total  =       6.8310
partiton_level_parallism_util =       7.4333
partiton_level_parallism_util_total  =       7.0970
L2_BW  =     312.9320 GB/Sec
L2_BW_total  =     298.3799 GB/Sec
gpu_total_sim_rate=11381

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12439716, Miss = 6594979, Miss_rate = 0.530, Pending_hits = 54407, Reservation_fails = 3606551
	L1D_cache_core[1]: Access = 13603461, Miss = 7701459, Miss_rate = 0.566, Pending_hits = 53342, Reservation_fails = 4042644
	L1D_cache_core[2]: Access = 12325227, Miss = 6564464, Miss_rate = 0.533, Pending_hits = 52598, Reservation_fails = 3450527
	L1D_cache_core[3]: Access = 13368387, Miss = 7502653, Miss_rate = 0.561, Pending_hits = 57354, Reservation_fails = 4131787
	L1D_cache_core[4]: Access = 12845659, Miss = 6905025, Miss_rate = 0.538, Pending_hits = 56176, Reservation_fails = 3756103
	L1D_cache_core[5]: Access = 12803437, Miss = 6819786, Miss_rate = 0.533, Pending_hits = 53804, Reservation_fails = 3291735
	L1D_cache_core[6]: Access = 13077301, Miss = 7161184, Miss_rate = 0.548, Pending_hits = 56384, Reservation_fails = 4169199
	L1D_cache_core[7]: Access = 13411004, Miss = 7634601, Miss_rate = 0.569, Pending_hits = 52704, Reservation_fails = 4097121
	L1D_cache_core[8]: Access = 13318864, Miss = 7467479, Miss_rate = 0.561, Pending_hits = 53485, Reservation_fails = 4158093
	L1D_cache_core[9]: Access = 13011890, Miss = 7193429, Miss_rate = 0.553, Pending_hits = 54629, Reservation_fails = 3793234
	L1D_cache_core[10]: Access = 12965162, Miss = 7177828, Miss_rate = 0.554, Pending_hits = 54607, Reservation_fails = 4033280
	L1D_cache_core[11]: Access = 12615533, Miss = 6841570, Miss_rate = 0.542, Pending_hits = 54487, Reservation_fails = 3531724
	L1D_cache_core[12]: Access = 13412140, Miss = 7540599, Miss_rate = 0.562, Pending_hits = 54343, Reservation_fails = 4091150
	L1D_cache_core[13]: Access = 13046682, Miss = 7265606, Miss_rate = 0.557, Pending_hits = 52335, Reservation_fails = 3853041
	L1D_cache_core[14]: Access = 13499809, Miss = 7574520, Miss_rate = 0.561, Pending_hits = 55949, Reservation_fails = 4128543
	L1D_cache_core[15]: Access = 13845691, Miss = 8056019, Miss_rate = 0.582, Pending_hits = 51537, Reservation_fails = 4751188
	L1D_cache_core[16]: Access = 13509547, Miss = 7602331, Miss_rate = 0.563, Pending_hits = 55253, Reservation_fails = 4509769
	L1D_cache_core[17]: Access = 13428818, Miss = 7400429, Miss_rate = 0.551, Pending_hits = 53622, Reservation_fails = 4409661
	L1D_cache_core[18]: Access = 13200205, Miss = 7396725, Miss_rate = 0.560, Pending_hits = 52832, Reservation_fails = 4004167
	L1D_cache_core[19]: Access = 13201970, Miss = 7402048, Miss_rate = 0.561, Pending_hits = 53622, Reservation_fails = 4418896
	L1D_cache_core[20]: Access = 13504574, Miss = 7556145, Miss_rate = 0.560, Pending_hits = 55566, Reservation_fails = 4092041
	L1D_cache_core[21]: Access = 12444513, Miss = 6539353, Miss_rate = 0.525, Pending_hits = 53729, Reservation_fails = 3773302
	L1D_cache_core[22]: Access = 13022260, Miss = 7478656, Miss_rate = 0.574, Pending_hits = 53940, Reservation_fails = 3948438
	L1D_cache_core[23]: Access = 13526882, Miss = 7726425, Miss_rate = 0.571, Pending_hits = 53436, Reservation_fails = 4885201
	L1D_cache_core[24]: Access = 13130652, Miss = 7274830, Miss_rate = 0.554, Pending_hits = 53566, Reservation_fails = 3636120
	L1D_cache_core[25]: Access = 12481709, Miss = 6493870, Miss_rate = 0.520, Pending_hits = 54271, Reservation_fails = 3520387
	L1D_cache_core[26]: Access = 13091982, Miss = 7270421, Miss_rate = 0.555, Pending_hits = 51218, Reservation_fails = 3918188
	L1D_cache_core[27]: Access = 13147180, Miss = 7475127, Miss_rate = 0.569, Pending_hits = 52948, Reservation_fails = 4198775
	L1D_cache_core[28]: Access = 13366412, Miss = 7467726, Miss_rate = 0.559, Pending_hits = 56055, Reservation_fails = 4059977
	L1D_cache_core[29]: Access = 13039508, Miss = 7137334, Miss_rate = 0.547, Pending_hits = 52793, Reservation_fails = 3831283
	L1D_total_cache_accesses = 393686175
	L1D_total_cache_misses = 218222621
	L1D_total_cache_miss_rate = 0.5543
	L1D_total_cache_pending_hits = 1620992
	L1D_total_cache_reservation_fails = 120092125
	L1D_cache_data_port_util = 0.125
	L1D_cache_fill_port_util = 0.106
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161298324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1620992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 101087319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 110044755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46471537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1620992
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12544238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60393843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10047370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10269922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 310478172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83208003

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 110350
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 58019362
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 51915043
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 11
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10047359
ctas_completed 61542, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
400739, 373789, 393169, 564069, 443104, 426174, 457049, 413559, 794742, 654377, 329862, 336932, 408042, 309632, 341487, 286587, 391211, 457581, 434331, 429526, 482666, 418276, 466071, 427136, 537326, 538301, 487861, 441331, 492681, 469726, 449381, 459876, 
gpgpu_n_tot_thrd_icount = 13910116192
gpgpu_n_tot_w_icount = 434691131
gpgpu_n_stall_shd_mem = 206340089
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 234903347
gpgpu_n_mem_write_global = 83208003
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 577228457
gpgpu_n_store_insn = 143872364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126038016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 119594749
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86742037
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26837497	W0_Idle:384439972	W0_Scoreboard:406584844	W1:129855565	W2:52245410	W3:31623655	W4:22519245	W5:17656415	W6:14431270	W7:12191935	W8:10472490	W9:9207625	W10:8263850	W11:7470085	W12:6833260	W13:6345395	W14:5875170	W15:5430320	W16:5138166	W17:4810330	W18:4603375	W19:4319450	W20:4140167	W21:3893391	W22:3780516	W23:3656694	W24:3470031	W25:3358450	W26:3280908	W27:3241470	W28:3150302	W29:3092645	W30:3033476	W31:3072076	W32:34227994
single_issue_nums: WS0:108027970	WS1:107944005	WS2:109393215	WS3:109325941	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1180470848 {8:147558856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3328320120 {40:83208003,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 3493779640 {40:87344491,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1607386944 {40:147558856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 665664024 {8:83208003,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 3493779640 {40:87344491,}
maxmflatency = 10309 
max_icnt2mem_latency = 8579 
maxmrqlatency = 9133 
max_icnt2sh_latency = 1136 
averagemflatency = 437 
avg_icnt2mem_latency = 104 
avg_mrq_latency = 109 
avg_icnt2sh_latency = 15 
mrq_lat_table:37599590 	1139276 	2199317 	4733064 	11033142 	15251323 	19294114 	21007912 	15159689 	3440825 	115475 	638 	52 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130430346 	131321168 	39899345 	10203118 	5292672 	960460 	4241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45951637 	16987049 	9727641 	5078991 	184482949 	25463827 	9968379 	7295857 	4972355 	6042460 	1986699 	153503 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	153071027 	56398629 	39579511 	29558066 	21301540 	12575003 	4813332 	750431 	63784 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	375 	39082 	4979 	1137 	961 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        46        49        52        58        58        57        45        57        41        51        54        61        44        40 
dram[1]:        64        61        48        47        63        62        64        64        57        50        45        53        48        45        53        52 
dram[2]:        53        56        47        49        64        50        61        51        55        59        48        53        51        47        64        40 
dram[3]:        53        49        56        64        56        60        63        52        56        44        49        48        47        48        38        43 
dram[4]:        58        64        64        48        52        44        53        50        46        51        49        51        46        55        57        39 
dram[5]:        64        64        58        64        63        64        48        46        47        52        48        46        43        57        48        56 
dram[6]:        49        56        64        51        64        44        51        52        45        54        50        52        60        47        64        64 
dram[7]:        52        47        61        61        56        64        64        64        44        43        54        48        64        60        64        45 
dram[8]:        61        64        54        60        57        56        64        51        43        46        47        51        47        49        41        56 
dram[9]:        64        61        54        52        64        64        62        60        50        51        46        47        42        51        56        48 
dram[10]:        55        52        47        52        64        63        60        64        46        54        52        50        60        50        52        57 
dram[11]:        53        56        45        50        49        56        56        56        54        52        55        47        44        56        61        62 
maximum service time to same row:
dram[0]:    136162    156207    122426     56782     41968     51183     68282     31003     94826     87649     63100    124630     52844     72504     73447     70927 
dram[1]:    150414    129787     92120    158664    122462     61093     86588    132228     90350     70546     45444     91369     75430    103223     72120     75658 
dram[2]:    161768     59486    106906     64798     64659     54501     64122     34207     63588     66175    107004     67197     93616     78127     69200     92882 
dram[3]:     63191    169382    121519     70302     45641     68774     79052     32360     76482    100521     47473     95366     74286    174238     94900     64242 
dram[4]:    142636     60004     73756     65943     40045     62323     74387     62038     93585    108869    130147     66416     62552     87383     81055    115840 
dram[5]:    176432    193240    155277    126458     44668     79027     41416     39134     44618    137226     65935     87660     60868     67082     90509     40891 
dram[6]:     85291    175081    111265     97632     97173    129791    102971     92927     57789    107897     55255    141417     71234    170742     67885     88421 
dram[7]:     57906    106961     62397     41244     43588     48146     63338     39018     81043     95356     54749     57340     49981     83856    100463    200246 
dram[8]:    109375     78674    170767     68180     39047     65761     38524     43168     92694     59622    134691     59256     99982    112845     50549     32780 
dram[9]:     51025     93463     96591     91312    103599     78568     65835     69839     61232     81660     67027     56769     72399     72947    160090     97584 
dram[10]:     68044     49268     44692     83284     41305     92342     58798     99690     53080     68315     48976     81420     48829     54358    111465     67698 
dram[11]:     90890    180905     92559    115032     86689     73897     86691     74114     64184     80036     74807     82794     90192     52912     32201     50511 
average row accesses per activate:
dram[0]:  1.278684  1.292496  1.285469  1.297535  1.293070  1.303017  1.285925  1.296603  1.281890  1.292382  1.290586  1.297591  1.288791  1.298497  1.284015  1.291637 
dram[1]:  1.284824  1.280523  1.283849  1.286762  1.296370  1.294431  1.281980  1.284408  1.284001  1.279725  1.287091  1.285331  1.289521  1.287707  1.286435  1.284111 
dram[2]:  1.281036  1.287105  1.284746  1.291181  1.297591  1.301842  1.288123  1.290629  1.281433  1.287123  1.288334  1.291131  1.289394  1.288399  1.283678  1.289282 
dram[3]:  1.286259  1.281125  1.288125  1.283404  1.300258  1.298267  1.288057  1.287804  1.279535  1.278019  1.289817  1.288720  1.289090  1.285318  1.287207  1.282854 
dram[4]:  1.282133  1.286542  1.284429  1.286468  1.294247  1.299894  1.286263  1.290591  1.282692  1.288948  1.285199  1.291107  1.282910  1.292226  1.280311  1.289397 
dram[5]:  1.280467  1.283028  1.283326  1.286450  1.297063  1.299983  1.287231  1.292152  1.278878  1.285815  1.288409  1.291777  1.287748  1.294578  1.284413  1.285902 
dram[6]:  1.280711  1.283945  1.288523  1.287032  1.298756  1.299308  1.287736  1.286085  1.284045  1.282024  1.289332  1.287636  1.291860  1.289605  1.283932  1.284628 
dram[7]:  1.280843  1.280413  1.284432  1.284505  1.298027  1.294665  1.283553  1.286064  1.283084  1.284268  1.285843  1.284652  1.287715  1.289661  1.280885  1.283828 
dram[8]:  1.279253  1.282461  1.284194  1.284311  1.293900  1.293120  1.284451  1.285220  1.279699  1.280781  1.288490  1.286302  1.284946  1.282940  1.282819  1.283134 
dram[9]:  1.290165  1.281865  1.290734  1.286079  1.298728  1.301181  1.292608  1.290738  1.290681  1.282396  1.293656  1.288191  1.291386  1.287946  1.295091  1.284661 
dram[10]:  1.289949  1.284881  1.290244  1.288016  1.305592  1.300623  1.295416  1.290426  1.292392  1.285608  1.291810  1.289861  1.290557  1.290611  1.289686  1.287214 
dram[11]:  1.302305  1.292208  1.301255  1.291255  1.316566  1.307801  1.304848  1.294522  1.297241  1.290096  1.304781  1.296280  1.307687  1.298836  1.303834  1.292746 
average row locality = 130974426/101599006 = 1.289131
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    515906    531645    507704    519042    526169    542002    521197    538147    522049    531076    521328    529247    521039    536490    517092    519229 
dram[1]:    520286    511889    510734    507343    532032    523477    520248    526240    523728    512776    518493    513561    522489    520641    517560    510180 
dram[2]:    514995    520006    512108    513838    526906    536055    528689    532373    509738    518093    518908    524519    519167    522080    515673    521775 
dram[3]:    521222    518604    510525    504318    534119    529748    531890    524965    516970    515094    521724    523168    519673    512928    515663    511703 
dram[4]:    515062    522466    511034    506561    524415    534423    525181    533037    516910    527805    519241    523432    509098    525662    509984    522236 
dram[5]:    514296    511741    510047    509709    524488    532209    529173    532426    516125    522306    519030    526346    520122    524695    512230    514741 
dram[6]:    517218    512007    508451    510599    533191    535334    526403    524147    519958    519666    523447    522857    524203    517209    509415    511519 
dram[7]:    513397    511780    511636    507469    535134    526572    526538    528198    522958    519518    520888    520228    519176    519419    507179    508623 
dram[8]:    519367    517564    515099    510942    530353    529787    527996    525343    520998    523904    520484    513283    516635    516196    503953    510554 
dram[9]:    519743    514477    519398    510307    537027    534506    535001    532592    524193    515061    523649    516638    527248    522547    522452    514283 
dram[10]:    522439    522604    518690    509134    542546    533614    537900    532147    526671    525341    527978    522074    528056    523101    523945    522330 
dram[11]:    531644    520513    526094    511879    553130    535407    541600    530002    537587    524086    531812    523497    537590    523871    531219    517425 
total dram reads = 100166350
bank skew: 553130/503953 = 1.10
chip skew: 8477356/8291677 = 1.02
number of total write accesses:
dram[0]:    239644    244851    227513    229119    238921    247981    241263    249554    243812    245650    237352    239238    240791    248787    238715    235350 
dram[1]:    242038    236839    231334    228420    243778    239129    239567    247494    245182    236767    236522    235325    242152    242410    237366    233873 
dram[2]:    239493    236993    233800    228697    240865    243567    248109    246106    234503    236149    238892    239643    240057    240020    238757    238729 
dram[3]:    242586    243355    231145    228605    246854    244375    250675    245777    243003    242648    239096    244150    239003    236078    237678    237105 
dram[4]:    239816    243277    234085    226092    240285    245391    246193    249544    241756    246887    239916    240130    232850    244263    235128    241475 
dram[5]:    239363    235416    232101    228768    239269    244608    249604    249926    240769    243341    239110    243484    241275    244330    236027    236141 
dram[6]:    242904    236671    229359    230946    247438    248841    245033    244652    243156    243193    242488    242569    245730    240124    232675    234776 
dram[7]:    237789    237108    231577    229475    249906    242805    248258    250016    245771    241469    241566    241309    240652    243046    231820    232842 
dram[8]:    242467    242439    234616    233666    243672    247029    248679    246282    242455    247906    238736    233957    237669    239985    227127    234710 
dram[9]:    237565    239386    235515    231900    246369    247889    249999    250985    239790    238629    237770    236100    243654    244175    239560    238074 
dram[10]:    238672    244890    233613    227863    248850    245064    251691    250477    241610    246193    240590    237606    243358    242399    240707    242715 
dram[11]:    240442    239519    232025    229187    251339    244580    247296    244832    246269    244502    235381    238378    244929    240539    239820    235423 
total dram writes = 46159348
bank skew: 251691/226092 = 1.11
chip skew: 3876298/3818196 = 1.02
average mf latency per bank:
dram[0]:        874      1032       891      1061       975      1190       904      1109       892      1052       905      1063       876      1042       891      1053
dram[1]:        833       882       859       889       939       979       858       938       859       893       861       920       838       883       862       903
dram[2]:        927       993       934      1030      1019      1103       980      1034       920       997       950       996       927       975       932       992
dram[3]:        923       844       939       853      1009       940       940       887       908       841       929       848       904       828       934       847
dram[4]:        883       982       913       978      1004      1079       933      1014       894       984       894       991       879       968       891       973
dram[5]:        876       973       893      1007       950      1078       909      1002       863       967       863       959       850       967       873       984
dram[6]:        904       895       929       892       997      1002       944       889       918       881       917       866       905       859       907       885
dram[7]:        886       875       894       884       981       966       903       899       878       873       871       864       864       864       883       878
dram[8]:        846       857       878       889       925       931       865       876       840       854       836       841       833       844       861       872
dram[9]:        905       879       963       941      1022      1031       936       931       926       903       922       893       933       884       931       904
dram[10]:       1030       900      1157       947      1201      1016      1072       920      1016       904      1053       901       990       882      1093       919
dram[11]:       1207      1036      1233      1057      1301      1133      1221      1051      1211      1049      1209      1053      1208      1042      1215      1056
maximum mf latency per bank:
dram[0]:       8790     10309      8766      9875      9634      9811      9234      9737      9474     10004      9130     10234      9348     10254      9110     10040
dram[1]:       8615      9260      8555      8991      8863      9610      8744      9663      9570      9841      9273      8929      8807      9472      9447      9409
dram[2]:       8934      7852      8612      8303      9243      8690      8931      8185      9561      8413      9578      8611     10090      8929      8885      8341
dram[3]:       8469      8422      8386      8934      8121      8677      8223      9095      8792      9464      8045      8871      8319      8509      8381      8344
dram[4]:       8639      8888      8698      9410      8940      8852      9759      9958      9223      8694      9653      9561      9043      9511      9144      8850
dram[5]:       8745      8316      8238      8100      8710      8346      8759      8317      9683      8966      9714      8218      9190      8651      8878      7803
dram[6]:       8796      7932      8196      8199      9181      8383      8357      8796      8654      9063      9311      8281      9355      8549      9376      8533
dram[7]:       9136      8639      8453      8031      8692      8703      8751      8544      9221      8976      9246      8804      9226      8606      8038      8716
dram[8]:       7808      8713      7618      9172      8567      8901      7908      8814      8514      9653      9207      9309      8520      9136      8386      9108
dram[9]:       9362      9346      9241      9140      9066      9862      8961      9560      9375      9400     10135      9714      9290      9557      9137      9263
dram[10]:       9052      8210      9256      8623      9409      8833      9220      9068      9763      9094     10016      9187      8927      9067      8675      8825
dram[11]:       9209      8674      9562      8430      9158      8032      9013      9344      9660      9283     10187      8860      9489      8929      9544      9192

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119423458 n_nop=92063441 n_act=8494447 n_pre=8494431 n_ref_event=0 n_req=10967820 n_rd=8399362 n_rd_L2_A=0 n_write=0 n_wr_bk=3848541 bw_util=0.4102
n_activity=117581887 dram_eff=0.4167
bk0: 515906a 47855930i bk1: 531645a 46314743i bk2: 507704a 49833946i bk3: 519042a 49060866i bk4: 526169a 48011564i bk5: 542002a 45924738i bk6: 521197a 47301518i bk7: 538147a 45224091i bk8: 522049a 47070840i bk9: 531076a 46393856i bk10: 521328a 48022433i bk11: 529247a 47445977i bk12: 521039a 47957256i bk13: 536490a 45933971i bk14: 517092a 48153167i bk15: 519229a 48334350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225512
Row_Buffer_Locality_read = 0.264211
Row_Buffer_Locality_write = 0.098957
Bank_Level_Parallism = 9.975170
Bank_Level_Parallism_Col = 3.203993
Bank_Level_Parallism_Ready = 1.551267
write_to_read_ratio_blp_rw_average = 0.322045
GrpLevelPara = 2.423200 

BW Util details:
bwutil = 0.410234 
total_CMD = 119423458 
util_bw = 48991612 
Wasted_Col = 64625423 
Wasted_Row = 2931485 
Idle = 2874938 

BW Util Bottlenecks: 
RCDc_limit = 88524252 
RCDWRc_limit = 18615079 
WTRc_limit = 63286222 
RTWc_limit = 55834593 
CCDLc_limit = 11996373 
rwq = 0 
CCDLc_limit_alone = 7528589 
WTRc_limit_alone = 61168464 
RTWc_limit_alone = 53484567 

Commands details: 
total_CMD = 119423458 
n_nop = 92063441 
Read = 8399362 
Write = 0 
L2_Alloc = 0 
L2_WB = 3848541 
n_act = 8494447 
n_pre = 8494431 
n_ref = 0 
n_req = 10967820 
total_req = 12247903 

Dual Bus Interface Util: 
issued_total_row = 16988878 
issued_total_col = 12247903 
Row_Bus_Util =  0.142257 
CoL_Bus_Util = 0.102559 
Either_Row_CoL_Bus_Util = 0.229101 
Issued_on_Two_Bus_Simul_Util = 0.015715 
issued_two_Eff = 0.068595 
queue_avg = 26.351461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.3515
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119423458 n_nop=92292152 n_act=8427573 n_pre=8427557 n_ref_event=0 n_req=10838516 n_rd=8291677 n_rd_L2_A=0 n_write=0 n_wr_bk=3818196 bw_util=0.4056
n_activity=117499880 dram_eff=0.4123
bk0: 520286a 48789472i bk1: 511889a 49695056i bk2: 510734a 50317751i bk3: 507343a 50994368i bk4: 532032a 48343749i bk5: 523477a 49132111i bk6: 520248a 48696775i bk7: 526240a 47427278i bk8: 523728a 48155955i bk9: 512776a 49696397i bk10: 518493a 49292957i bk11: 513561a 50039034i bk12: 522489a 48586464i bk13: 520641a 48779162i bk14: 517560a 49421525i bk15: 510180a 50379878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222442
Row_Buffer_Locality_read = 0.261172
Row_Buffer_Locality_write = 0.096350
Bank_Level_Parallism = 9.737263
Bank_Level_Parallism_Col = 1.000003
Bank_Level_Parallism_Ready = 1.545850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000003 

BW Util details:
bwutil = 0.405611 
total_CMD = 119423458 
util_bw = 48439492 
Wasted_Col = 64855116 
Wasted_Row = 3114855 
Idle = 3013995 

BW Util Bottlenecks: 
RCDc_limit = 88363263 
RCDWRc_limit = 18622628 
WTRc_limit = 62751328 
RTWc_limit = 54749251 
CCDLc_limit = 11775351 
rwq = 0 
CCDLc_limit_alone = 7400950 
WTRc_limit_alone = 60658685 
RTWc_limit_alone = 52467493 

Commands details: 
total_CMD = 119423458 
n_nop = 92292152 
Read = 8291677 
Write = 0 
L2_Alloc = 0 
L2_WB = 3818196 
n_act = 8427573 
n_pre = 8427557 
n_ref = 0 
n_req = 10838516 
total_req = 12109873 

Dual Bus Interface Util: 
issued_total_row = 16855130 
issued_total_col = 12109873 
Row_Bus_Util =  0.141138 
CoL_Bus_Util = 0.101403 
Either_Row_CoL_Bus_Util = 0.227186 
Issued_on_Two_Bus_Simul_Util = 0.015355 
issued_two_Eff = 0.067586 
queue_avg = 23.933893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9339
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119423458 n_nop=92219382 n_act=8447775 n_pre=8447759 n_ref_event=0 n_req=10887842 n_rd=8334923 n_rd_L2_A=0 n_write=0 n_wr_bk=3824380 bw_util=0.4073
n_activity=117540803 dram_eff=0.4138
bk0: 514995a 48768859i bk1: 520006a 48668868i bk2: 512108a 49419780i bk3: 513838a 49809558i bk4: 526906a 48311316i bk5: 536055a 47344976i bk6: 528689a 46805975i bk7: 532373a 46536030i bk8: 509738a 49566440i bk9: 518093a 49050131i bk10: 518908a 48855022i bk11: 524519a 48097486i bk12: 519167a 48684991i bk13: 522080a 48134340i bk14: 515673a 48846128i bk15: 521775a 48380804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224109
Row_Buffer_Locality_read = 0.262884
Row_Buffer_Locality_write = 0.097515
Bank_Level_Parallism = 9.841113
Bank_Level_Parallism_Col = 3.180766
Bank_Level_Parallism_Ready = 1.547984
write_to_read_ratio_blp_rw_average = 0.321093
GrpLevelPara = 2.410802 

BW Util details:
bwutil = 0.407267 
total_CMD = 119423458 
util_bw = 48637212 
Wasted_Col = 64750235 
Wasted_Row = 3070071 
Idle = 2965940 

BW Util Bottlenecks: 
RCDc_limit = 88378646 
RCDWRc_limit = 18606465 
WTRc_limit = 62811274 
RTWc_limit = 55222483 
CCDLc_limit = 11856034 
rwq = 0 
CCDLc_limit_alone = 7447684 
WTRc_limit_alone = 60719935 
RTWc_limit_alone = 52905472 

Commands details: 
total_CMD = 119423458 
n_nop = 92219382 
Read = 8334923 
Write = 0 
L2_Alloc = 0 
L2_WB = 3824380 
n_act = 8447775 
n_pre = 8447759 
n_ref = 0 
n_req = 10887842 
total_req = 12159303 

Dual Bus Interface Util: 
issued_total_row = 16895534 
issued_total_col = 12159303 
Row_Bus_Util =  0.141476 
CoL_Bus_Util = 0.101817 
Either_Row_CoL_Bus_Util = 0.227795 
Issued_on_Two_Bus_Simul_Util = 0.015497 
issued_two_Eff = 0.068032 
queue_avg = 25.385826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119423458 n_nop=92193636 n_act=8456556 n_pre=8456540 n_ref_event=0 n_req=10884796 n_rd=8312314 n_rd_L2_A=0 n_write=0 n_wr_bk=3852133 bw_util=0.4074
n_activity=117477899 dram_eff=0.4142
bk0: 521222a 47778746i bk1: 518604a 47692306i bk2: 510525a 49480234i bk3: 504318a 50241543i bk4: 534119a 46833982i bk5: 529748a 47433058i bk6: 531890a 46144822i bk7: 524965a 47150728i bk8: 516970a 48073503i bk9: 515094a 48238751i bk10: 521724a 48198571i bk11: 523168a 47615869i bk12: 519673a 48386591i bk13: 512928a 48969696i bk14: 515663a 48818023i bk15: 511703a 49114440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223085
Row_Buffer_Locality_read = 0.261595
Row_Buffer_Locality_write = 0.098652
Bank_Level_Parallism = 9.888882
Bank_Level_Parallism_Col = 3.185297
Bank_Level_Parallism_Ready = 1.550437
write_to_read_ratio_blp_rw_average = 0.321444
GrpLevelPara = 2.413842 

BW Util details:
bwutil = 0.407439 
total_CMD = 119423458 
util_bw = 48657788 
Wasted_Col = 64722026 
Wasted_Row = 3031167 
Idle = 3012477 

BW Util Bottlenecks: 
RCDc_limit = 88305736 
RCDWRc_limit = 18703417 
WTRc_limit = 63211553 
RTWc_limit = 55233247 
CCDLc_limit = 11830848 
rwq = 0 
CCDLc_limit_alone = 7420335 
WTRc_limit_alone = 61101426 
RTWc_limit_alone = 52932861 

Commands details: 
total_CMD = 119423458 
n_nop = 92193636 
Read = 8312314 
Write = 0 
L2_Alloc = 0 
L2_WB = 3852133 
n_act = 8456556 
n_pre = 8456540 
n_ref = 0 
n_req = 10884796 
total_req = 12164447 

Dual Bus Interface Util: 
issued_total_row = 16913096 
issued_total_col = 12164447 
Row_Bus_Util =  0.141623 
CoL_Bus_Util = 0.101860 
Either_Row_CoL_Bus_Util = 0.228011 
Issued_on_Two_Bus_Simul_Util = 0.015472 
issued_two_Eff = 0.067857 
queue_avg = 25.467684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4677
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119423458 n_nop=92186801 n_act=8458886 n_pre=8458870 n_ref_event=0 n_req=10892903 n_rd=8326547 n_rd_L2_A=0 n_write=0 n_wr_bk=3847088 bw_util=0.4077
n_activity=117539025 dram_eff=0.4143
bk0: 515062a 48364558i bk1: 522466a 47550090i bk2: 511034a 49379928i bk3: 506561a 50273421i bk4: 524415a 48476446i bk5: 534423a 47074943i bk6: 525181a 47064569i bk7: 533037a 46009236i bk8: 516910a 48255774i bk9: 527805a 46948055i bk10: 519241a 48282592i bk11: 523432a 48002544i bk12: 509098a 49631876i bk13: 525662a 47439647i bk14: 509984a 49592180i bk15: 522236a 47980492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223450
Row_Buffer_Locality_read = 0.261964
Row_Buffer_Locality_write = 0.098490
Bank_Level_Parallism = 9.881314
Bank_Level_Parallism_Col = 3.187158
Bank_Level_Parallism_Ready = 1.551574
write_to_read_ratio_blp_rw_average = 0.321400
GrpLevelPara = 2.413549 

BW Util details:
bwutil = 0.407747 
total_CMD = 119423458 
util_bw = 48694540 
Wasted_Col = 64761093 
Wasted_Row = 3028506 
Idle = 2939319 

BW Util Bottlenecks: 
RCDc_limit = 88357087 
RCDWRc_limit = 18673592 
WTRc_limit = 63164311 
RTWc_limit = 55305744 
CCDLc_limit = 11876733 
rwq = 0 
CCDLc_limit_alone = 7449426 
WTRc_limit_alone = 61050878 
RTWc_limit_alone = 52991870 

Commands details: 
total_CMD = 119423458 
n_nop = 92186801 
Read = 8326547 
Write = 0 
L2_Alloc = 0 
L2_WB = 3847088 
n_act = 8458886 
n_pre = 8458870 
n_ref = 0 
n_req = 10892903 
total_req = 12173635 

Dual Bus Interface Util: 
issued_total_row = 16917756 
issued_total_col = 12173635 
Row_Bus_Util =  0.141662 
CoL_Bus_Util = 0.101937 
Either_Row_CoL_Bus_Util = 0.228068 
Issued_on_Two_Bus_Simul_Util = 0.015531 
issued_two_Eff = 0.068097 
queue_avg = 25.564465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5645
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119423458 n_nop=92194655 n_act=8454433 n_pre=8454417 n_ref_event=0 n_req=10889154 n_rd=8319684 n_rd_L2_A=0 n_write=0 n_wr_bk=3843532 bw_util=0.4074
n_activity=117520232 dram_eff=0.414
bk0: 514296a 48835400i bk1: 511741a 49450328i bk2: 510047a 49592119i bk3: 509709a 50088696i bk4: 524488a 48686769i bk5: 532209a 47421845i bk6: 529173a 46558577i bk7: 532426a 46235521i bk8: 516125a 48357087i bk9: 522306a 47782152i bk10: 519030a 48745863i bk11: 526346a 47482694i bk12: 520122a 47949016i bk13: 524695a 47761238i bk14: 512230a 49303463i bk15: 514741a 49134380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223591
Row_Buffer_Locality_read = 0.262392
Row_Buffer_Locality_write = 0.097959
Bank_Level_Parallism = 9.857759
Bank_Level_Parallism_Col = 3.184644
Bank_Level_Parallism_Ready = 1.550573
write_to_read_ratio_blp_rw_average = 0.321459
GrpLevelPara = 2.412158 

BW Util details:
bwutil = 0.407398 
total_CMD = 119423458 
util_bw = 48652864 
Wasted_Col = 64755938 
Wasted_Row = 3043047 
Idle = 2971609 

BW Util Bottlenecks: 
RCDc_limit = 88303667 
RCDWRc_limit = 18709363 
WTRc_limit = 63101978 
RTWc_limit = 55270190 
CCDLc_limit = 11852972 
rwq = 0 
CCDLc_limit_alone = 7432197 
WTRc_limit_alone = 60994399 
RTWc_limit_alone = 52956994 

Commands details: 
total_CMD = 119423458 
n_nop = 92194655 
Read = 8319684 
Write = 0 
L2_Alloc = 0 
L2_WB = 3843532 
n_act = 8454433 
n_pre = 8454417 
n_ref = 0 
n_req = 10889154 
total_req = 12163216 

Dual Bus Interface Util: 
issued_total_row = 16908850 
issued_total_col = 12163216 
Row_Bus_Util =  0.141587 
CoL_Bus_Util = 0.101849 
Either_Row_CoL_Bus_Util = 0.228002 
Issued_on_Two_Bus_Simul_Util = 0.015435 
issued_two_Eff = 0.067695 
queue_avg = 25.313431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3134
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119423458 n_nop=92206926 n_act=8448983 n_pre=8448967 n_ref_event=0 n_req=10881051 n_rd=8315624 n_rd_L2_A=0 n_write=0 n_wr_bk=3850555 bw_util=0.4075
n_activity=117495260 dram_eff=0.4142
bk0: 517218a 48211076i bk1: 512007a 49500245i bk2: 508451a 50232404i bk3: 510599a 49825583i bk4: 533191a 46976854i bk5: 535334a 46769409i bk6: 526403a 47193457i bk7: 524147a 47355200i bk8: 519958a 47963981i bk9: 519666a 48028495i bk10: 523447a 47935575i bk11: 522857a 47736880i bk12: 524203a 47623762i bk13: 517209a 48585520i bk14: 509415a 49813183i bk15: 511519a 49699309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223514
Row_Buffer_Locality_read = 0.262121
Row_Buffer_Locality_write = 0.098372
Bank_Level_Parallism = 9.860948
Bank_Level_Parallism_Col = 3.184912
Bank_Level_Parallism_Ready = 1.550001
write_to_read_ratio_blp_rw_average = 0.320921
GrpLevelPara = 2.412804 

BW Util details:
bwutil = 0.407497 
total_CMD = 119423458 
util_bw = 48664716 
Wasted_Col = 64681434 
Wasted_Row = 3063129 
Idle = 3014179 

BW Util Bottlenecks: 
RCDc_limit = 88228302 
RCDWRc_limit = 18655555 
WTRc_limit = 63155528 
RTWc_limit = 55074207 
CCDLc_limit = 11846606 
rwq = 0 
CCDLc_limit_alone = 7432033 
WTRc_limit_alone = 61039642 
RTWc_limit_alone = 52775520 

Commands details: 
total_CMD = 119423458 
n_nop = 92206926 
Read = 8315624 
Write = 0 
L2_Alloc = 0 
L2_WB = 3850555 
n_act = 8448983 
n_pre = 8448967 
n_ref = 0 
n_req = 10881051 
total_req = 12166179 

Dual Bus Interface Util: 
issued_total_row = 16897950 
issued_total_col = 12166179 
Row_Bus_Util =  0.141496 
CoL_Bus_Util = 0.101874 
Either_Row_CoL_Bus_Util = 0.227899 
Issued_on_Two_Bus_Simul_Util = 0.015471 
issued_two_Eff = 0.067885 
queue_avg = 25.228380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2284
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119423458 n_nop=92227580 n_act=8450230 n_pre=8450214 n_ref_event=0 n_req=10865375 n_rd=8298713 n_rd_L2_A=0 n_write=0 n_wr_bk=3845409 bw_util=0.4068
n_activity=117483556 dram_eff=0.4135
bk0: 513397a 49187448i bk1: 511780a 49247133i bk2: 511636a 49592678i bk3: 507469a 50237490i bk4: 535134a 47025396i bk5: 526572a 48029256i bk6: 526538a 46925823i bk7: 528198a 46579466i bk8: 522958a 47561722i bk9: 519518a 48253431i bk10: 520888a 48190729i bk11: 520228a 48171454i bk12: 519176a 48445567i bk13: 519419a 48406369i bk14: 507179a 50182725i bk15: 508623a 50225270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222279
Row_Buffer_Locality_read = 0.260895
Row_Buffer_Locality_write = 0.097422
Bank_Level_Parallism = 9.837602
Bank_Level_Parallism_Col = 3.180991
Bank_Level_Parallism_Ready = 1.549667
write_to_read_ratio_blp_rw_average = 0.321128
GrpLevelPara = 2.410583 

BW Util details:
bwutil = 0.406758 
total_CMD = 119423458 
util_bw = 48576488 
Wasted_Col = 64759434 
Wasted_Row = 3061069 
Idle = 3026467 

BW Util Bottlenecks: 
RCDc_limit = 88319656 
RCDWRc_limit = 18718479 
WTRc_limit = 63132836 
RTWc_limit = 55069357 
CCDLc_limit = 11812598 
rwq = 0 
CCDLc_limit_alone = 7412805 
WTRc_limit_alone = 61028731 
RTWc_limit_alone = 52773669 

Commands details: 
total_CMD = 119423458 
n_nop = 92227580 
Read = 8298713 
Write = 0 
L2_Alloc = 0 
L2_WB = 3845409 
n_act = 8450230 
n_pre = 8450214 
n_ref = 0 
n_req = 10865375 
total_req = 12144122 

Dual Bus Interface Util: 
issued_total_row = 16900444 
issued_total_col = 12144122 
Row_Bus_Util =  0.141517 
CoL_Bus_Util = 0.101690 
Either_Row_CoL_Bus_Util = 0.227726 
Issued_on_Two_Bus_Simul_Util = 0.015480 
issued_two_Eff = 0.067977 
queue_avg = 24.763329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7633
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119423458 n_nop=92216870 n_act=8455069 n_pre=8455053 n_ref_event=0 n_req=10862729 n_rd=8302458 n_rd_L2_A=0 n_write=0 n_wr_bk=3841395 bw_util=0.4067
n_activity=117513860 dram_eff=0.4134
bk0: 519367a 48209164i bk1: 517564a 48330590i bk2: 515099a 49151524i bk3: 510942a 49773577i bk4: 530353a 48011528i bk5: 529787a 47418993i bk6: 527996a 46808540i bk7: 525343a 47391563i bk8: 520998a 48010973i bk9: 523904a 47411176i bk10: 520484a 48629862i bk11: 513283a 49640570i bk12: 516635a 49162166i bk13: 516196a 48763809i bk14: 503953a 51271904i bk15: 510554a 49944049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221644
Row_Buffer_Locality_read = 0.260063
Row_Buffer_Locality_write = 0.097060
Bank_Level_Parallism = 9.818268
Bank_Level_Parallism_Col = 3.178516
Bank_Level_Parallism_Ready = 1.548898
write_to_read_ratio_blp_rw_average = 0.320897
GrpLevelPara = 2.409300 

BW Util details:
bwutil = 0.406749 
total_CMD = 119423458 
util_bw = 48575412 
Wasted_Col = 64828386 
Wasted_Row = 3048251 
Idle = 2971409 

BW Util Bottlenecks: 
RCDc_limit = 88471054 
RCDWRc_limit = 18697702 
WTRc_limit = 63135517 
RTWc_limit = 55031273 
CCDLc_limit = 11824378 
rwq = 0 
CCDLc_limit_alone = 7419316 
WTRc_limit_alone = 61027245 
RTWc_limit_alone = 52734483 

Commands details: 
total_CMD = 119423458 
n_nop = 92216870 
Read = 8302458 
Write = 0 
L2_Alloc = 0 
L2_WB = 3841395 
n_act = 8455069 
n_pre = 8455053 
n_ref = 0 
n_req = 10862729 
total_req = 12143853 

Dual Bus Interface Util: 
issued_total_row = 16910122 
issued_total_col = 12143853 
Row_Bus_Util =  0.141598 
CoL_Bus_Util = 0.101687 
Either_Row_CoL_Bus_Util = 0.227816 
Issued_on_Two_Bus_Simul_Util = 0.015469 
issued_two_Eff = 0.067902 
queue_avg = 24.377117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3771
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119423458 n_nop=92099830 n_act=8481358 n_pre=8481342 n_ref_event=0 n_req=10944493 n_rd=8369122 n_rd_L2_A=0 n_write=0 n_wr_bk=3857360 bw_util=0.4095
n_activity=117549300 dram_eff=0.416
bk0: 519743a 47983662i bk1: 514477a 47876006i bk2: 519398a 48172207i bk3: 510307a 49248714i bk4: 537027a 46189995i bk5: 534506a 46480096i bk6: 535001a 45468593i bk7: 532592a 45512779i bk8: 524193a 47441974i bk9: 515061a 48182393i bk10: 523649a 47876603i bk11: 516638a 48489571i bk12: 527248a 46958664i bk13: 522547a 46963960i bk14: 522452a 47807957i bk15: 514283a 48369157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225057
Row_Buffer_Locality_read = 0.263801
Row_Buffer_Locality_write = 0.099153
Bank_Level_Parallism = 9.977448
Bank_Level_Parallism_Col = 3.201410
Bank_Level_Parallism_Ready = 1.552444
write_to_read_ratio_blp_rw_average = 0.322320
GrpLevelPara = 2.422172 

BW Util details:
bwutil = 0.409517 
total_CMD = 119423458 
util_bw = 48905928 
Wasted_Col = 64627542 
Wasted_Row = 2969695 
Idle = 2920293 

BW Util Bottlenecks: 
RCDc_limit = 88351472 
RCDWRc_limit = 18670523 
WTRc_limit = 63332916 
RTWc_limit = 55734364 
CCDLc_limit = 11931099 
rwq = 0 
CCDLc_limit_alone = 7478096 
WTRc_limit_alone = 61216743 
RTWc_limit_alone = 53397534 

Commands details: 
total_CMD = 119423458 
n_nop = 92099830 
Read = 8369122 
Write = 0 
L2_Alloc = 0 
L2_WB = 3857360 
n_act = 8481358 
n_pre = 8481342 
n_ref = 0 
n_req = 10944493 
total_req = 12226482 

Dual Bus Interface Util: 
issued_total_row = 16962700 
issued_total_col = 12226482 
Row_Bus_Util =  0.142038 
CoL_Bus_Util = 0.102379 
Either_Row_CoL_Bus_Util = 0.228796 
Issued_on_Two_Bus_Simul_Util = 0.015621 
issued_two_Eff = 0.068276 
queue_avg = 26.304216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.3042
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119423458 n_nop=91977944 n_act=8520818 n_pre=8520802 n_ref_event=0 n_req=11004278 n_rd=8418570 n_rd_L2_A=0 n_write=0 n_wr_bk=3876298 bw_util=0.4118
n_activity=117610923 dram_eff=0.4182
bk0: 522439a 47176649i bk1: 522604a 46495892i bk2: 518690a 47978403i bk3: 509134a 49447609i bk4: 542546a 45470592i bk5: 533614a 46304760i bk6: 537900a 44832257i bk7: 532147a 45198468i bk8: 526671a 46751933i bk9: 525341a 46198673i bk10: 527978a 46694481i bk11: 522074a 47635705i bk12: 528056a 46557920i bk13: 523101a 47205275i bk14: 523945a 47201333i bk15: 522330a 46989945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225681
Row_Buffer_Locality_read = 0.264345
Row_Buffer_Locality_write = 0.099799
Bank_Level_Parallism = 10.061415
Bank_Level_Parallism_Col = 3.216060
Bank_Level_Parallism_Ready = 1.554029
write_to_read_ratio_blp_rw_average = 0.323040
GrpLevelPara = 2.430686 

BW Util details:
bwutil = 0.411807 
total_CMD = 119423458 
util_bw = 49179472 
Wasted_Col = 64581992 
Wasted_Row = 2855142 
Idle = 2806852 

BW Util Bottlenecks: 
RCDc_limit = 88534868 
RCDWRc_limit = 18692538 
WTRc_limit = 63623977 
RTWc_limit = 56140855 
CCDLc_limit = 12018740 
rwq = 0 
CCDLc_limit_alone = 7532042 
WTRc_limit_alone = 61494300 
RTWc_limit_alone = 53783834 

Commands details: 
total_CMD = 119423458 
n_nop = 91977944 
Read = 8418570 
Write = 0 
L2_Alloc = 0 
L2_WB = 3876298 
n_act = 8520818 
n_pre = 8520802 
n_ref = 0 
n_req = 11004278 
total_req = 12294868 

Dual Bus Interface Util: 
issued_total_row = 17041620 
issued_total_col = 12294868 
Row_Bus_Util =  0.142699 
CoL_Bus_Util = 0.102952 
Either_Row_CoL_Bus_Util = 0.229817 
Issued_on_Two_Bus_Simul_Util = 0.015834 
issued_two_Eff = 0.068899 
queue_avg = 26.961990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.962
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=119423458 n_nop=91974268 n_act=8502878 n_pre=8502862 n_ref_event=0 n_req=11055469 n_rd=8477356 n_rd_L2_A=0 n_write=0 n_wr_bk=3854461 bw_util=0.413
n_activity=117626904 dram_eff=0.4194
bk0: 531644a 46220882i bk1: 520513a 46962666i bk2: 526094a 47364774i bk3: 511879a 48719054i bk4: 553130a 44187250i bk5: 535407a 45959299i bk6: 541600a 44843278i bk7: 530002a 45597870i bk8: 537587a 45115282i bk9: 524086a 46582605i bk10: 531812a 47080891i bk11: 523497a 47238637i bk12: 537590a 45681500i bk13: 523871a 46969504i bk14: 531219a 46635294i bk15: 517425a 47870492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.230889
Row_Buffer_Locality_read = 0.270255
Row_Buffer_Locality_write = 0.101447
Bank_Level_Parallism = 10.107698
Bank_Level_Parallism_Col = 3.228769
Bank_Level_Parallism_Ready = 1.556229
write_to_read_ratio_blp_rw_average = 0.322947
GrpLevelPara = 2.434092 

BW Util details:
bwutil = 0.413045 
total_CMD = 119423458 
util_bw = 49327268 
Wasted_Col = 64340623 
Wasted_Row = 2931650 
Idle = 2823917 

BW Util Bottlenecks: 
RCDc_limit = 88176267 
RCDWRc_limit = 18515193 
WTRc_limit = 63160462 
RTWc_limit = 56381845 
CCDLc_limit = 12137726 
rwq = 0 
CCDLc_limit_alone = 7623298 
WTRc_limit_alone = 61047331 
RTWc_limit_alone = 53980548 

Commands details: 
total_CMD = 119423458 
n_nop = 91974268 
Read = 8477356 
Write = 0 
L2_Alloc = 0 
L2_WB = 3854461 
n_act = 8502878 
n_pre = 8502862 
n_ref = 0 
n_req = 11055469 
total_req = 12331817 

Dual Bus Interface Util: 
issued_total_row = 17005740 
issued_total_col = 12331817 
Row_Bus_Util =  0.142399 
CoL_Bus_Util = 0.103261 
Either_Row_CoL_Bus_Util = 0.229848 
Issued_on_Two_Bus_Simul_Util = 0.015812 
issued_two_Eff = 0.068795 
queue_avg = 28.504951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.505

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13202855, Miss = 4365395, Miss_rate = 0.331, Pending_hits = 91969, Reservation_fails = 1504691
L2_cache_bank[1]: Access = 13356611, Miss = 4462095, Miss_rate = 0.334, Pending_hits = 89285, Reservation_fails = 1553774
L2_cache_bank[2]: Access = 13142059, Miss = 4378571, Miss_rate = 0.333, Pending_hits = 87012, Reservation_fails = 1477269
L2_cache_bank[3]: Access = 13132588, Miss = 4339375, Miss_rate = 0.330, Pending_hits = 85456, Reservation_fails = 1421943
L2_cache_bank[4]: Access = 13266568, Miss = 4360190, Miss_rate = 0.329, Pending_hits = 88623, Reservation_fails = 1497032
L2_cache_bank[5]: Access = 13132629, Miss = 4402830, Miss_rate = 0.335, Pending_hits = 86577, Reservation_fails = 1455079
L2_cache_bank[6]: Access = 13200798, Miss = 4385083, Miss_rate = 0.332, Pending_hits = 88900, Reservation_fails = 1602195
L2_cache_bank[7]: Access = 13162070, Miss = 4353392, Miss_rate = 0.331, Pending_hits = 87933, Reservation_fails = 1497791
L2_cache_bank[8]: Access = 13271543, Miss = 4343717, Miss_rate = 0.327, Pending_hits = 91624, Reservation_fails = 1521394
L2_cache_bank[9]: Access = 13281310, Miss = 4409878, Miss_rate = 0.332, Pending_hits = 89605, Reservation_fails = 1584454
L2_cache_bank[10]: Access = 13210176, Miss = 4358384, Miss_rate = 0.330, Pending_hits = 87961, Reservation_fails = 1511914
L2_cache_bank[11]: Access = 13285157, Miss = 4387720, Miss_rate = 0.330, Pending_hits = 88501, Reservation_fails = 1582018
L2_cache_bank[12]: Access = 13278255, Miss = 4375481, Miss_rate = 0.330, Pending_hits = 89429, Reservation_fails = 1573578
L2_cache_bank[13]: Access = 13464578, Miss = 4366256, Miss_rate = 0.324, Pending_hits = 87575, Reservation_fails = 1516463
L2_cache_bank[14]: Access = 13255155, Miss = 4369793, Miss_rate = 0.330, Pending_hits = 87960, Reservation_fails = 1523850
L2_cache_bank[15]: Access = 13141099, Miss = 4354360, Miss_rate = 0.331, Pending_hits = 87985, Reservation_fails = 1556914
L2_cache_bank[16]: Access = 13216957, Miss = 4367600, Miss_rate = 0.330, Pending_hits = 92105, Reservation_fails = 1510087
L2_cache_bank[17]: Access = 13277186, Miss = 4360529, Miss_rate = 0.328, Pending_hits = 87693, Reservation_fails = 1520341
L2_cache_bank[18]: Access = 13308337, Miss = 4422242, Miss_rate = 0.332, Pending_hits = 88529, Reservation_fails = 1559363
L2_cache_bank[19]: Access = 13314103, Miss = 4373603, Miss_rate = 0.328, Pending_hits = 87653, Reservation_fails = 1540360
L2_cache_bank[20]: Access = 13426988, Miss = 4442576, Miss_rate = 0.331, Pending_hits = 89974, Reservation_fails = 1524867
L2_cache_bank[21]: Access = 13339460, Miss = 4403059, Miss_rate = 0.330, Pending_hits = 89110, Reservation_fails = 1538405
L2_cache_bank[22]: Access = 13309755, Miss = 4507219, Miss_rate = 0.339, Pending_hits = 90504, Reservation_fails = 1691749
L2_cache_bank[23]: Access = 13135113, Miss = 4401482, Miss_rate = 0.335, Pending_hits = 89278, Reservation_fails = 1643358
L2_total_cache_accesses = 318111350
L2_total_cache_misses = 105290830
L2_total_cache_miss_rate = 0.3310
L2_total_cache_pending_hits = 2131241
L2_total_cache_reservation_fails = 36908889
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 132606470
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2130516
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59383185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36908889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 40783176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2130527
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 78082809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 725
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1369643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3754826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 234903347
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83208003
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 18
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 60419
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 36848442
L2_cache_data_port_util = 0.192
L2_cache_fill_port_util = 0.090

icnt_total_pkts_mem_to_simt=318111350
icnt_total_pkts_simt_to_mem=318111350
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 318111350
Req_Network_cycles = 46568499
Req_Network_injected_packets_per_cycle =       6.8310 
Req_Network_conflicts_per_cycle =       2.9242
Req_Network_conflicts_per_cycle_util =       2.9672
Req_Bank_Level_Parallism =       6.9314
Req_Network_in_buffer_full_per_cycle =       0.0002
Req_Network_in_buffer_avg_util =       6.8047
Req_Network_out_buffer_full_per_cycle =       0.0686
Req_Network_out_buffer_avg_util =      11.4206

Reply_Network_injected_packets_num = 318111350
Reply_Network_cycles = 46568499
Reply_Network_injected_packets_per_cycle =        6.8310
Reply_Network_conflicts_per_cycle =        6.5082
Reply_Network_conflicts_per_cycle_util =       6.6101
Reply_Bank_Level_Parallism =       6.9380
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.7875
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2277
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 3 days, 15 hrs, 14 min, 39 sec (314079 sec)
gpgpu_simulation_rate = 11381 (inst/sec)
gpgpu_simulation_rate = 148 (cycle/sec)
gpgpu_silicon_slowdown = 9222972x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe77584efc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ee0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe77584ff0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ed0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ec8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584ec0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe77584eb8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e08e7b3063 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: reconvergence points for _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa70 (mst_topo.1.sm_75.ptx:613) @%p1 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xaa0 (mst_topo.1.sm_75.ptx:620) @%p2 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xad8 (mst_topo.1.sm_75.ptx:628) @%p3 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb00 (mst_topo.1.sm_75.ptx:634) @%p4 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb58 (mst_topo.1.sm_75.ptx:646) @%p5 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xbb0 (mst_topo.1.sm_75.ptx:660) @%p6 bra $L__BB5_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xbf8 (mst_topo.1.sm_75.ptx:670) @%p7 bra $L__BB5_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (mst_topo.1.sm_75.ptx:684) st.global.u32 [%rd10], %r24;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xc40 (mst_topo.1.sm_75.ptx:681) @%p8 bra $L__BB5_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (mst_topo.1.sm_75.ptx:684) st.global.u32 [%rd10], %r24;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xc70 (mst_topo.1.sm_75.ptx:689) @%p11 bra $L__BB5_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xc90 (mst_topo.1.sm_75.ptx:695) @%p12 bra $L__BB5_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xc98 (mst_topo.1.sm_75.ptx:696) bra.uni $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'.
GPGPU-Sim PTX: pushing kernel '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_' to stream 0, gridDim= (18936,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
