<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Shashwat Shrivastava</title>
    <link rel="stylesheet" href="css/style.css">
    <link rel="stylesheet" href="css/utils.css">
    <link rel="stylesheet" href="css/responsive.css">
</head>
<body>
    <header> 
        <div class="container1">
            <div class="nameImage makeCenter">
                <h1 class="topName"> Shashwat Shrivastava </h1> 
                <img src="images/shrivastava-crp.png" class = "pic" alt="Shashwat Shrivastava">
            </div>
            <ul class="makeCenter navBar">
                <li> <a href="https://scholar.google.com/citations?user=DZmLYhkAAAAJ&hl=en"> Google Scholar </a> </li>
                <li> <a href="https://github.com/t2shashwat"> Github </a>  </li>  
                <li> <a href="https://twitter.com/talk2shashwathttps://twitter.com/talk2shashwat"> Twitter </a> </li>   
                <li> <a href="talk2shashwat@gmail.com"> Email </a>  </li>  
                <li> <a href="documents/CV_Shashwat_Shrivastava_visa.pdf"> Resume </a> </li> 
            </ul>
            <img src="images/EPFL.jpg" class="backImage" alt="École polytechnique fédérale de Lausanne">
        </div>
    </header>

    <main>
        <div class="container2">
            I am a Ph.D. student at <a href="https://www.epfl.ch/schools/ic/"> EPFL</a>, co-advised by Prof. Babak Falsafi and Dr. Mirjana Stojilovic. I am broadly interested in FPGA architecture and Computer Aided Design (CAD). My research is focused on reducing the compile time for FPGAs by incorporating architectural enhancements and rethinking CAD algorithms.
            <br> <br> <br>

            I completed my B.Tech. (Bachelor of Technology) + M.S. (Master of Science) by research in Electronics and Communications Engineering at <a href="https://www.iiit.ac.in/"> International Institute of Information Technology, Hyderabad</a> through a dual degree progamme. I worked with <a href="https://scholar.google.com/citations?user=m8_F5SoAAAAJ&hl=en"> Prof. Suresh Purini</a> for my Master's thesis; we designed an FPGA based hardware accelerator for stereo vision running 1.6 times faster than the state-of-the-art stereo vision implementations on FPGA in 2020. 

            <br> <br> <br>

            Besides academia, I am an ardent cricket fan and a skilled player. I am interested in theories of human origin and behavioral studies of humans from the perspective of psychology.
        </div>
        <hr>

        <div>
            <h2> Publications </h2>
            <div class="grid-container">

                <div class="grid-item"> 2020</div>
                <div class="grid-item"> Relational Compilation for Performance-Critical ApplicationsS. Shrivastava, Z. Choudhury, S. Khandelwal and S. Purini, <b>FPGA Accelerator for Stereo Vision using Semi-Global Matching through Dependency Relaxation,2020</b> 30th International Conference on Field-Programmable Logic and Applications (FPL), Gothenburg, Sweden, 2020, pp. 304-309. </div>

                <div class="grid-item"> 2020</div>
                <div class="grid-item"> S. Khandelwal, Z. Choudhury, S. Shrivastava and S. Purini, <b>Accelerating Local Laplacian Filters on FPGAs, 2020 </b> 30th International Conference on Field-Programmable Logic and Applications (FPL), Gothenburg, Sweden, 2020, pp. 109-114. </div>
            </div>

        </div>

        <hr>

        <div>
            <h2> Education </h2>
            <div class="grid-container">

                <div class="grid-item"> 2021-2026*</div>
                <div class="grid-item">  <b> Ph.D. </b> in Computer and Communication Sciences
                    <b> Ecole Polytechnique Fédérale de Lausanne (EPFL) </b>, Lausanne, Switzerland  </div>

                <div class="grid-item"> 2016-2021</div>
                <div class="grid-item"> <b> B.Tech. </b> in Electronics and Communcations Engineering + M.S. by research
                     <b> International Institute of Information Technology - Hyderabad (IIIT-H) </b>, India </div>
            </div>
        </div>

        <hr>

        <div>
            <h2> Teaching </h2>
            <ul class="teaching">
                <li> <b>Intro to Psychology</b>, instructor: Prof. Priyanka Shrivastava, Monsoon-2020 </li>
                <li> <b> Intro to Processor Architecture, </b> instructor: Prof. Suresh Purini, Spring-2020 </li>
                <li> <b> Technology Product Entrepreneurship </b>, instructor: Ramesh Loganathan, Monsoon-2019</li>
                <li> <b> Intro to Internet of Things </b>, instructor: Dr. Lavaya Ramapantulu, Spring-2019</li>
                <li> <b> Embedded Hardware Design  </b>, instructor: Dr. Lavanya Ramapantulu, Monsoon-2018 </li>
            </ul>
        </div>
        </div>

        <hr>

        <div>
            <h2> Professional Experience </h2>
            <div class="grid-container2">

                <div class="grid-item"> Jan., 2021  - July, 2021 </div>
                <div class="grid-item"> <b>Intel Labs</b>, Research Intern at Processor Architecture Lab (PAR)</div>

                <div class="grid-item"> May, 2019 - Aug, 2019</div>
                <div class="grid-item"> <b> Google Summer of Code (GSoC) </b>, Student Developer for RoboComp </div>

                <div class="grid-item"> May, 2018 - July, 2018</div>
                <div class="grid-item"> <b> Bluespec </b>, Intern </div>
            </div>
        </div>
    </main>

    <footer class="makeCenter">
        <div>
            Copyright &copy; 2023 Shashwat Shrivastava. All rights reserved.
        </div>
    </footer>
</body>
</html>
