ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_can.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.can_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	can_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	can_deinit:
  26              	.LVL0:
  27              	.LFB116:
  28              		.file 1 "lib/GD32F4xx/Source/gd32f4xx_can.c"
   1:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
   2:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \file    gd32f4xx_can.c
   3:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief   CAN driver
   4:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
   5:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \version 2019-11-27, V2.0.1, firmware for GD32F4xx
   8:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \version 2020-07-14, V2.0.2, firmware for GD32F4xx
   9:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
  10:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \version 2021-12-28, V2.1.1, firmware for GD32F4xx
  11:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
  12:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
  13:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
  14:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*
  15:lib/GD32F4xx/Source/gd32f4xx_can.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  16:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
  17:lib/GD32F4xx/Source/gd32f4xx_can.c ****     Redistribution and use in source and binary forms, with or without modification,
  18:lib/GD32F4xx/Source/gd32f4xx_can.c **** are permitted provided that the following conditions are met:
  19:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
  20:lib/GD32F4xx/Source/gd32f4xx_can.c ****     1. Redistributions of source code must retain the above copyright notice, this
  21:lib/GD32F4xx/Source/gd32f4xx_can.c ****        list of conditions and the following disclaimer.
  22:lib/GD32F4xx/Source/gd32f4xx_can.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  23:lib/GD32F4xx/Source/gd32f4xx_can.c ****        this list of conditions and the following disclaimer in the documentation
  24:lib/GD32F4xx/Source/gd32f4xx_can.c ****        and/or other materials provided with the distribution.
  25:lib/GD32F4xx/Source/gd32f4xx_can.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  26:lib/GD32F4xx/Source/gd32f4xx_can.c ****        may be used to endorse or promote products derived from this software without
  27:lib/GD32F4xx/Source/gd32f4xx_can.c ****        specific prior written permission.
  28:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
  29:lib/GD32F4xx/Source/gd32f4xx_can.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  30:lib/GD32F4xx/Source/gd32f4xx_can.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 2


  31:lib/GD32F4xx/Source/gd32f4xx_can.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  32:lib/GD32F4xx/Source/gd32f4xx_can.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  33:lib/GD32F4xx/Source/gd32f4xx_can.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  34:lib/GD32F4xx/Source/gd32f4xx_can.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  35:lib/GD32F4xx/Source/gd32f4xx_can.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  36:lib/GD32F4xx/Source/gd32f4xx_can.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  37:lib/GD32F4xx/Source/gd32f4xx_can.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  38:lib/GD32F4xx/Source/gd32f4xx_can.c **** OF SUCH DAMAGE.
  39:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
  40:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
  41:lib/GD32F4xx/Source/gd32f4xx_can.c **** #include "gd32f4xx_can.h"
  42:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
  43:lib/GD32F4xx/Source/gd32f4xx_can.c **** #define CAN_ERROR_HANDLE(s)     do{}while(1)
  44:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
  45:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
  46:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      deinitialize CAN
  47:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
  48:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
  49:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
  50:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
  51:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
  52:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_deinit(uint32_t can_periph)
  53:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
  29              		.loc 1 53 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  54:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN0 == can_periph) {
  33              		.loc 1 54 5 view .LVU1
  53:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN0 == can_periph) {
  34              		.loc 1 53 1 is_stmt 0 view .LVU2
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  40              		.loc 1 54 7 view .LVU3
  41 0002 0B4B     		ldr	r3, .L6
  42 0004 9842     		cmp	r0, r3
  43 0006 09D0     		beq	.L5
  55:lib/GD32F4xx/Source/gd32f4xx_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
  56:lib/GD32F4xx/Source/gd32f4xx_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
  57:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
  58:lib/GD32F4xx/Source/gd32f4xx_can.c ****         rcu_periph_reset_enable(RCU_CAN1RST);
  44              		.loc 1 58 9 is_stmt 1 view .LVU4
  45 0008 40F61A00 		movw	r0, #2074
  46              	.LVL1:
  47              		.loc 1 58 9 is_stmt 0 view .LVU5
  48 000c FFF7FEFF 		bl	rcu_periph_reset_enable
  49              	.LVL2:
  59:lib/GD32F4xx/Source/gd32f4xx_can.c ****         rcu_periph_reset_disable(RCU_CAN1RST);
  50              		.loc 1 59 9 is_stmt 1 view .LVU6
  60:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
  61:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
  51              		.loc 1 61 1 is_stmt 0 view .LVU7
  52 0010 BDE80840 		pop	{r3, lr}
  53              	.LCFI1:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 3


  54              		.cfi_remember_state
  55              		.cfi_restore 14
  56              		.cfi_restore 3
  57              		.cfi_def_cfa_offset 0
  59:lib/GD32F4xx/Source/gd32f4xx_can.c ****         rcu_periph_reset_disable(RCU_CAN1RST);
  58              		.loc 1 59 9 view .LVU8
  59 0014 40F61A00 		movw	r0, #2074
  60 0018 FFF7FEBF 		b	rcu_periph_reset_disable
  61              	.LVL3:
  62              	.L5:
  63              	.LCFI2:
  64              		.cfi_restore_state
  55:lib/GD32F4xx/Source/gd32f4xx_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
  65              		.loc 1 55 9 is_stmt 1 view .LVU9
  66 001c 40F61900 		movw	r0, #2073
  67              	.LVL4:
  55:lib/GD32F4xx/Source/gd32f4xx_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
  68              		.loc 1 55 9 is_stmt 0 view .LVU10
  69 0020 FFF7FEFF 		bl	rcu_periph_reset_enable
  70              	.LVL5:
  56:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
  71              		.loc 1 56 9 is_stmt 1 view .LVU11
  72              		.loc 1 61 1 is_stmt 0 view .LVU12
  73 0024 BDE80840 		pop	{r3, lr}
  74              	.LCFI3:
  75              		.cfi_restore 14
  76              		.cfi_restore 3
  77              		.cfi_def_cfa_offset 0
  56:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
  78              		.loc 1 56 9 view .LVU13
  79 0028 40F61900 		movw	r0, #2073
  80 002c FFF7FEBF 		b	rcu_periph_reset_disable
  81              	.LVL6:
  82              	.L7:
  83              		.align	2
  84              	.L6:
  85 0030 00640040 		.word	1073767424
  86              		.cfi_endproc
  87              	.LFE116:
  89              		.section	.text.can_struct_para_init,"ax",%progbits
  90              		.align	1
  91              		.p2align 2,,3
  92              		.global	can_struct_para_init
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  97              	can_struct_para_init:
  98              	.LVL7:
  99              	.LFB117:
  62:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
  63:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
  64:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      initialize CAN parameter struct with a default value
  65:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  type: the type of CAN parameter struct
  66:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
  67:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INIT_STRUCT: the CAN initial struct
  68:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FILTER_STRUCT: the CAN filter struct
  69:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_TX_MESSAGE_STRUCT: the CAN TX message struct
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 4


  70:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_RX_MESSAGE_STRUCT: the CAN RX message struct
  71:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] p_struct: the pointer of the specific struct
  72:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
  73:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
  74:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_struct_para_init(can_struct_type_enum type, void *p_struct)
  75:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 100              		.loc 1 75 1 is_stmt 1 view -0
 101              		.cfi_startproc
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104              		@ link register save eliminated.
  76:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint8_t i;
 105              		.loc 1 76 5 view .LVU15
  77:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
  78:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* get type of the struct */
  79:lib/GD32F4xx/Source/gd32f4xx_can.c ****     switch(type) {
 106              		.loc 1 79 5 view .LVU16
 107 0000 0328     		cmp	r0, #3
 108 0002 2ED8     		bhi	.L16
 109 0004 DFE800F0 		tbb	[pc, r0]
 110              	.L11:
 111 0008 20       		.byte	(.L14-.L11)/2
 112 0009 17       		.byte	(.L13-.L11)/2
 113 000a 0D       		.byte	(.L12-.L11)/2
 114 000b 02       		.byte	(.L10-.L11)/2
 115              		.p2align 1
 116              	.L10:
  80:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* used for can_init() */
  81:lib/GD32F4xx/Source/gd32f4xx_can.c ****     case CAN_INIT_STRUCT:
  82:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->auto_bus_off_recovery = DISABLE;
  83:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->auto_retrans = ENABLE;
  84:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->auto_wake_up = DISABLE;
  85:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->prescaler = 0x03FFU;
  86:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->rec_fifo_overwrite = ENABLE;
  87:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->resync_jump_width = CAN_BT_SJW_1TQ;
  88:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->time_segment_1 = CAN_BT_BS1_3TQ;
  89:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->time_segment_2 = CAN_BT_BS2_1TQ;
  90:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->time_triggered = DISABLE;
  91:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->trans_fifo_order = DISABLE;
  92:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->working_mode = CAN_NORMAL_MODE;
  93:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
  94:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
  95:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* used for can_filter_init() */
  96:lib/GD32F4xx/Source/gd32f4xx_can.c ****     case CAN_FILTER_STRUCT:
  97:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_bits = CAN_FILTERBITS_32BIT;
  98:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_enable = DISABLE;
  99:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_fifo_number = CAN_FIFO0;
 100:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_list_high = 0x0000U;
 101:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_list_low = 0x0000U;
 102:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mask_high = 0x0000U;
 103:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mask_low = 0x0000U;
 104:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mode = CAN_FILTERMODE_MASK;
 105:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_number = 0U;
 106:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 107:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 108:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* used for can_message_transmit() */
 109:lib/GD32F4xx/Source/gd32f4xx_can.c ****     case CAN_TX_MESSAGE_STRUCT:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 5


 110:lib/GD32F4xx/Source/gd32f4xx_can.c ****         for(i = 0U; i < 8U; i++) {
 111:lib/GD32F4xx/Source/gd32f4xx_can.c ****             ((can_trasnmit_message_struct *)p_struct)->tx_data[i] = 0U;
 112:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 113:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 114:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_dlen = 0u;
 115:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_efid = 0U;
 116:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_ff = (uint8_t)CAN_FF_STANDARD;
 117:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_ft = (uint8_t)CAN_FT_DATA;
 118:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_sfid = 0U;
 119:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 120:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 121:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* used for can_message_receive() */
 122:lib/GD32F4xx/Source/gd32f4xx_can.c ****     case CAN_RX_MESSAGE_STRUCT:
 123:lib/GD32F4xx/Source/gd32f4xx_can.c ****         for(i = 0U; i < 8U; i++) {
 124:lib/GD32F4xx/Source/gd32f4xx_can.c ****             ((can_receive_message_struct *)p_struct)->rx_data[i] = 0U;
 117              		.loc 1 124 66 is_stmt 0 view .LVU17
 118 000c 0023     		movs	r3, #0
 119 000e C1F80B30 		str	r3, [r1, #11]	@ unaligned
 120 0012 C1F80F30 		str	r3, [r1, #15]	@ unaligned
 125:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 126:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 127:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_receive_message_struct *)p_struct)->rx_dlen = 0U;
 121              		.loc 1 127 9 is_stmt 1 view .LVU18
 122              		.loc 1 127 59 is_stmt 0 view .LVU19
 123 0016 8B72     		strb	r3, [r1, #10]
 128:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_receive_message_struct *)p_struct)->rx_efid = 0U;
 124              		.loc 1 128 9 is_stmt 1 view .LVU20
 125              		.loc 1 128 59 is_stmt 0 view .LVU21
 126 0018 4B60     		str	r3, [r1, #4]
 129:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_receive_message_struct *)p_struct)->rx_ff = (uint8_t)CAN_FF_STANDARD;
 127              		.loc 1 129 9 is_stmt 1 view .LVU22
 130:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_receive_message_struct *)p_struct)->rx_fi = 0U;
 128              		.loc 1 130 9 view .LVU23
 129              		.loc 1 130 57 is_stmt 0 view .LVU24
 130 001a CB74     		strb	r3, [r1, #19]
 131:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_receive_message_struct *)p_struct)->rx_ft = (uint8_t)CAN_FT_DATA;
 131              		.loc 1 131 9 is_stmt 1 view .LVU25
 129:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_receive_message_struct *)p_struct)->rx_ff = (uint8_t)CAN_FF_STANDARD;
 132              		.loc 1 129 57 is_stmt 0 view .LVU26
 133 001c 0B81     		strh	r3, [r1, #8]	@ movhi
 132:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_receive_message_struct *)p_struct)->rx_sfid = 0U;
 134              		.loc 1 132 9 is_stmt 1 view .LVU27
 135              		.loc 1 132 59 is_stmt 0 view .LVU28
 136 001e 0B60     		str	r3, [r1]
 133:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 134:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 137              		.loc 1 134 9 is_stmt 1 view .LVU29
 135:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 136:lib/GD32F4xx/Source/gd32f4xx_can.c ****     default:
 137:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_ERROR_HANDLE("parameter is invalid \r\n");
 138:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 139:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 138              		.loc 1 139 1 is_stmt 0 view .LVU30
 139 0020 7047     		bx	lr
 140              	.L12:
 111:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 141              		.loc 1 111 67 view .LVU31
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 6


 142 0022 0023     		movs	r3, #0
 143 0024 C1F80B30 		str	r3, [r1, #11]	@ unaligned
 144 0028 C1F80F30 		str	r3, [r1, #15]	@ unaligned
 114:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_efid = 0U;
 145              		.loc 1 114 9 is_stmt 1 view .LVU32
 114:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_efid = 0U;
 146              		.loc 1 114 60 is_stmt 0 view .LVU33
 147 002c 8B72     		strb	r3, [r1, #10]
 115:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_ff = (uint8_t)CAN_FF_STANDARD;
 148              		.loc 1 115 9 is_stmt 1 view .LVU34
 115:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_ff = (uint8_t)CAN_FF_STANDARD;
 149              		.loc 1 115 60 is_stmt 0 view .LVU35
 150 002e 4B60     		str	r3, [r1, #4]
 116:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_ft = (uint8_t)CAN_FT_DATA;
 151              		.loc 1 116 9 is_stmt 1 view .LVU36
 117:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_sfid = 0U;
 152              		.loc 1 117 9 view .LVU37
 116:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_ft = (uint8_t)CAN_FT_DATA;
 153              		.loc 1 116 58 is_stmt 0 view .LVU38
 154 0030 0B81     		strh	r3, [r1, #8]	@ movhi
 118:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 155              		.loc 1 118 9 is_stmt 1 view .LVU39
 118:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 156              		.loc 1 118 60 is_stmt 0 view .LVU40
 157 0032 0B60     		str	r3, [r1]
 120:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* used for can_message_receive() */
 158              		.loc 1 120 9 is_stmt 1 view .LVU41
 159 0034 7047     		bx	lr
 160              	.L13:
  97:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_enable = DISABLE;
 161              		.loc 1 97 9 view .LVU42
  98:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_fifo_number = CAN_FIFO0;
 162              		.loc 1 98 9 view .LVU43
  98:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_fifo_number = CAN_FIFO0;
 163              		.loc 1 98 66 is_stmt 0 view .LVU44
 164 0036 0023     		movs	r3, #0
 100:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_list_low = 0x0000U;
 165              		.loc 1 100 69 view .LVU45
 166 0038 4FF48032 		mov	r2, #65536
  98:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_fifo_number = CAN_FIFO0;
 167              		.loc 1 98 66 view .LVU46
 168 003c 0B74     		strb	r3, [r1, #16]
  99:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_list_high = 0x0000U;
 169              		.loc 1 99 9 is_stmt 1 view .LVU47
 100:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_list_low = 0x0000U;
 170              		.loc 1 100 9 view .LVU48
 101:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mask_high = 0x0000U;
 171              		.loc 1 101 9 view .LVU49
 102:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mask_low = 0x0000U;
 172              		.loc 1 102 9 view .LVU50
 103:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mode = CAN_FILTERMODE_MASK;
 173              		.loc 1 103 9 view .LVU51
 104:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_number = 0U;
 174              		.loc 1 104 9 view .LVU52
 105:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 175              		.loc 1 105 9 view .LVU53
 100:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_list_low = 0x0000U;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 7


 176              		.loc 1 100 69 is_stmt 0 view .LVU54
 177 003e 0B60     		str	r3, [r1]	@ unaligned
 178 0040 4B60     		str	r3, [r1, #4]	@ unaligned
 179 0042 8B60     		str	r3, [r1, #8]	@ unaligned
 180 0044 CA60     		str	r2, [r1, #12]	@ unaligned
 107:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* used for can_message_transmit() */
 181              		.loc 1 107 9 is_stmt 1 view .LVU55
 182 0046 7047     		bx	lr
 183              	.L14:
  82:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->auto_retrans = ENABLE;
 184              		.loc 1 82 9 view .LVU56
  83:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->auto_wake_up = DISABLE;
 185              		.loc 1 83 9 view .LVU57
  84:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->prescaler = 0x03FFU;
 186              		.loc 1 84 9 view .LVU58
  85:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->rec_fifo_overwrite = ENABLE;
 187              		.loc 1 85 9 view .LVU59
  86:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->resync_jump_width = CAN_BT_SJW_1TQ;
 188              		.loc 1 86 9 view .LVU60
  87:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->time_segment_1 = CAN_BT_BS1_3TQ;
 189              		.loc 1 87 9 view .LVU61
  88:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->time_segment_2 = CAN_BT_BS2_1TQ;
 190              		.loc 1 88 9 view .LVU62
  89:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->time_triggered = DISABLE;
 191              		.loc 1 89 9 view .LVU63
  90:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->trans_fifo_order = DISABLE;
 192              		.loc 1 90 9 view .LVU64
  91:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->working_mode = CAN_NORMAL_MODE;
 193              		.loc 1 91 9 view .LVU65
  92:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 194              		.loc 1 92 9 view .LVU66
  92:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 195              		.loc 1 92 58 is_stmt 0 view .LVU67
 196 0048 4FF4003C 		mov	ip, #131072
 197 004c 4FF08070 		mov	r0, #16777216
 198              	.LVL8:
  86:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->resync_jump_width = CAN_BT_SJW_1TQ;
 199              		.loc 1 86 64 view .LVU68
 200 0050 0122     		movs	r2, #1
  85:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->rec_fifo_overwrite = ENABLE;
 201              		.loc 1 85 55 view .LVU69
 202 0052 40F2FF33 		movw	r3, #1023
  92:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 203              		.loc 1 92 58 view .LVU70
 204 0056 C1F800C0 		str	ip, [r1]	@ unaligned
 205 005a 4860     		str	r0, [r1, #4]	@ unaligned
  86:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->resync_jump_width = CAN_BT_SJW_1TQ;
 206              		.loc 1 86 64 view .LVU71
 207 005c 0A81     		strh	r2, [r1, #8]	@ movhi
  85:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ((can_parameter_struct *)p_struct)->rec_fifo_overwrite = ENABLE;
 208              		.loc 1 85 55 view .LVU72
 209 005e 4B81     		strh	r3, [r1, #10]	@ movhi
  94:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* used for can_filter_init() */
 210              		.loc 1 94 9 is_stmt 1 view .LVU73
 211 0060 7047     		bx	lr
 212              	.LVL9:
 213              	.L16:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 8


 214              	.L9:
 137:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 215              		.loc 1 137 9 discriminator 1 view .LVU74
 137:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 216              		.loc 1 137 9 discriminator 1 view .LVU75
 137:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 217              		.loc 1 137 9 discriminator 1 view .LVU76
 137:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 218              		.loc 1 137 9 discriminator 1 view .LVU77
 137:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 219              		.loc 1 137 9 discriminator 1 view .LVU78
 137:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 220              		.loc 1 137 9 discriminator 1 view .LVU79
 221 0062 FEE7     		b	.L9
 222              		.cfi_endproc
 223              	.LFE117:
 225              		.section	.text.can_init,"ax",%progbits
 226              		.align	1
 227              		.p2align 2,,3
 228              		.global	can_init
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 233              	can_init:
 234              	.LVL10:
 235              	.LFB118:
 140:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 141:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 142:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      initialize CAN
 143:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 144:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 145:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_parameter_init: parameters for CAN initializtion
 146:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        working_mode: CAN_NORMAL_MODE, CAN_LOOPBACK_MODE, CAN_SILENT_MODE, CAN_SILENT_LOO
 147:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        resync_jump_width: CAN_BT_SJW_xTQ(x=1, 2, 3, 4)
 148:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        time_segment_1: CAN_BT_BS1_xTQ(1..16)
 149:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        time_segment_2: CAN_BT_BS2_xTQ(1..8)
 150:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        time_triggered: ENABLE or DISABLE
 151:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        auto_bus_off_recovery: ENABLE or DISABLE
 152:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        auto_wake_up: ENABLE or DISABLE
 153:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        auto_retrans: ENABLE or DISABLE
 154:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        rec_fifo_overwrite: ENABLE or DISABLE
 155:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        trans_fifo_order: ENABLE or DISABLE
 156:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        prescaler: 0x0001 - 0x0400
 157:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 158:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 159:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 160:lib/GD32F4xx/Source/gd32f4xx_can.c **** ErrStatus can_init(uint32_t can_periph, can_parameter_struct *can_parameter_init)
 161:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 236              		.loc 1 161 1 view -0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240              		@ link register save eliminated.
 162:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 241              		.loc 1 162 5 view .LVU81
 163:lib/GD32F4xx/Source/gd32f4xx_can.c ****     ErrStatus flag = ERROR;
 242              		.loc 1 163 5 view .LVU82
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 9


 164:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 165:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* disable sleep mode */
 166:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_SLPWMOD;
 243              		.loc 1 166 5 view .LVU83
 244              		.loc 1 166 25 is_stmt 0 view .LVU84
 245 0000 0368     		ldr	r3, [r0]
 246 0002 23F00203 		bic	r3, r3, #2
 247 0006 0360     		str	r3, [r0]
 167:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* enable initialize mode */
 168:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_IWMOD;
 248              		.loc 1 168 5 is_stmt 1 view .LVU85
 249              		.loc 1 168 25 is_stmt 0 view .LVU86
 250 0008 0368     		ldr	r3, [r0]
 251 000a 8446     		mov	ip, r0
 252 000c 43F00103 		orr	r3, r3, #1
 253 0010 4CF8043B 		str	r3, [ip], #4
 169:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* wait ACK */
 170:lib/GD32F4xx/Source/gd32f4xx_can.c ****     while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)) {
 254              		.loc 1 170 5 is_stmt 1 view .LVU87
 255              		.loc 1 170 10 view .LVU88
 256              		.loc 1 170 29 is_stmt 0 view .LVU89
 257 0014 4368     		ldr	r3, [r0, #4]
 258              		.loc 1 170 10 view .LVU90
 259 0016 DB07     		lsls	r3, r3, #31
 260 0018 08D4     		bmi	.L18
 261 001a 4FF6FF73 		movw	r3, #65535
 262 001e 01E0     		b	.L19
 263              	.LVL11:
 264              	.L41:
 265              		.loc 1 170 67 discriminator 1 view .LVU91
 266 0020 013B     		subs	r3, r3, #1
 267 0022 03D0     		beq	.L18
 268              	.L19:
 171:lib/GD32F4xx/Source/gd32f4xx_can.c ****         timeout--;
 269              		.loc 1 171 9 is_stmt 1 view .LVU92
 170:lib/GD32F4xx/Source/gd32f4xx_can.c ****         timeout--;
 270              		.loc 1 170 10 view .LVU93
 170:lib/GD32F4xx/Source/gd32f4xx_can.c ****         timeout--;
 271              		.loc 1 170 29 is_stmt 0 view .LVU94
 272 0024 DCF80020 		ldr	r2, [ip]
 170:lib/GD32F4xx/Source/gd32f4xx_can.c ****         timeout--;
 273              		.loc 1 170 10 view .LVU95
 274 0028 D207     		lsls	r2, r2, #31
 275 002a F9D5     		bpl	.L41
 276              	.L18:
 172:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 173:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* check initialize working success */
 174:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) {
 277              		.loc 1 174 5 is_stmt 1 view .LVU96
 278              		.loc 1 174 25 is_stmt 0 view .LVU97
 279 002c 4368     		ldr	r3, [r0, #4]
 280              		.loc 1 174 7 view .LVU98
 281 002e DB07     		lsls	r3, r3, #31
 282 0030 5BD5     		bpl	.L37
 175:lib/GD32F4xx/Source/gd32f4xx_can.c ****         flag = ERROR;
 176:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 177:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* set the bit timing register */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 10


 178:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_BT(can_periph) = (BT_MODE((uint32_t)can_parameter_init->working_mode) | \
 283              		.loc 1 178 9 is_stmt 1 view .LVU99
 179:lib/GD32F4xx/Source/gd32f4xx_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 284              		.loc 1 179 31 is_stmt 0 view .LVU100
 285 0032 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 180:lib/GD32F4xx/Source/gd32f4xx_can.c ****                               BT_BS1((uint32_t)can_parameter_init->time_segment_1) | \
 286              		.loc 1 180 31 view .LVU101
 287 0034 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
 179:lib/GD32F4xx/Source/gd32f4xx_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 288              		.loc 1 179 31 view .LVU102
 289 0036 1B06     		lsls	r3, r3, #24
 290              		.loc 1 180 31 view .LVU103
 291 0038 1204     		lsls	r2, r2, #16
 292 003a 02F47022 		and	r2, r2, #983040
 179:lib/GD32F4xx/Source/gd32f4xx_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 293              		.loc 1 179 31 view .LVU104
 294 003e 03F04073 		and	r3, r3, #50331648
 179:lib/GD32F4xx/Source/gd32f4xx_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 295              		.loc 1 179 87 view .LVU105
 296 0042 1343     		orrs	r3, r3, r2
 178:lib/GD32F4xx/Source/gd32f4xx_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 297              		.loc 1 178 31 view .LVU106
 298 0044 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 179:lib/GD32F4xx/Source/gd32f4xx_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 299              		.loc 1 179 87 view .LVU107
 300 0046 43EA8273 		orr	r3, r3, r2, lsl #30
 181:lib/GD32F4xx/Source/gd32f4xx_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 301              		.loc 1 181 31 view .LVU108
 302 004a CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
 303 004c 1205     		lsls	r2, r2, #20
 304 004e 02F4E002 		and	r2, r2, #7340032
 180:lib/GD32F4xx/Source/gd32f4xx_can.c ****                               BT_BS1((uint32_t)can_parameter_init->time_segment_1) | \
 305              		.loc 1 180 84 view .LVU109
 306 0052 1343     		orrs	r3, r3, r2
 182:lib/GD32F4xx/Source/gd32f4xx_can.c ****                               BT_BAUDPSC(((uint32_t)(can_parameter_init->prescaler) - 1U)));
 307              		.loc 1 182 31 view .LVU110
 308 0054 4A89     		ldrh	r2, [r1, #10]
 309 0056 013A     		subs	r2, r2, #1
 310 0058 C2F30902 		ubfx	r2, r2, #0, #10
 181:lib/GD32F4xx/Source/gd32f4xx_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 311              		.loc 1 181 84 view .LVU111
 312 005c 1343     		orrs	r3, r3, r2
 178:lib/GD32F4xx/Source/gd32f4xx_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 313              		.loc 1 178 28 view .LVU112
 314 005e C361     		str	r3, [r0, #28]
 183:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 184:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* time trigger communication mode */
 185:lib/GD32F4xx/Source/gd32f4xx_can.c ****         if(ENABLE == can_parameter_init->time_triggered) {
 315              		.loc 1 185 9 is_stmt 1 view .LVU113
 316              		.loc 1 185 11 is_stmt 0 view .LVU114
 317 0060 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 318 0062 012B     		cmp	r3, #1
 186:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TTC;
 319              		.loc 1 186 33 view .LVU115
 320 0064 0368     		ldr	r3, [r0]
 321              		.loc 1 186 13 is_stmt 1 view .LVU116
 322              		.loc 1 186 33 is_stmt 0 view .LVU117
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 11


 323 0066 0CBF     		ite	eq
 324 0068 43F08003 		orreq	r3, r3, #128
 187:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
 188:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_TTC;
 325              		.loc 1 188 13 is_stmt 1 view .LVU118
 326              		.loc 1 188 33 is_stmt 0 view .LVU119
 327 006c 23F08003 		bicne	r3, r3, #128
 328 0070 0360     		str	r3, [r0]
 189:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 190:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* automatic bus-off management */
 191:lib/GD32F4xx/Source/gd32f4xx_can.c ****         if(ENABLE == can_parameter_init->auto_bus_off_recovery) {
 329              		.loc 1 191 9 is_stmt 1 view .LVU120
 330              		.loc 1 191 11 is_stmt 0 view .LVU121
 331 0072 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
 332 0074 012B     		cmp	r3, #1
 192:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ABOR;
 333              		.loc 1 192 33 view .LVU122
 334 0076 0368     		ldr	r3, [r0]
 335              		.loc 1 192 13 is_stmt 1 view .LVU123
 336              		.loc 1 192 33 is_stmt 0 view .LVU124
 337 0078 0CBF     		ite	eq
 338 007a 43F04003 		orreq	r3, r3, #64
 193:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
 194:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ABOR;
 339              		.loc 1 194 13 is_stmt 1 view .LVU125
 340              		.loc 1 194 33 is_stmt 0 view .LVU126
 341 007e 23F04003 		bicne	r3, r3, #64
 342 0082 0360     		str	r3, [r0]
 195:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 196:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* automatic wakeup mode */
 197:lib/GD32F4xx/Source/gd32f4xx_can.c ****         if(ENABLE == can_parameter_init->auto_wake_up) {
 343              		.loc 1 197 9 is_stmt 1 view .LVU127
 344              		.loc 1 197 11 is_stmt 0 view .LVU128
 345 0084 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 346 0086 012B     		cmp	r3, #1
 198:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_AWU;
 347              		.loc 1 198 33 view .LVU129
 348 0088 0368     		ldr	r3, [r0]
 349              		.loc 1 198 13 is_stmt 1 view .LVU130
 350              		.loc 1 198 33 is_stmt 0 view .LVU131
 351 008a 0CBF     		ite	eq
 352 008c 43F02003 		orreq	r3, r3, #32
 199:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
 200:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_AWU;
 353              		.loc 1 200 13 is_stmt 1 view .LVU132
 201:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 202:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* automatic retransmission mode disable */
 203:lib/GD32F4xx/Source/gd32f4xx_can.c ****         if(DISABLE == can_parameter_init->auto_retrans) {
 354              		.loc 1 203 9 view .LVU133
 200:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 355              		.loc 1 200 33 is_stmt 0 view .LVU134
 356 0090 23F02003 		bicne	r3, r3, #32
 357 0094 0360     		str	r3, [r0]
 358              		.loc 1 203 11 view .LVU135
 359 0096 CB79     		ldrb	r3, [r1, #7]	@ zero_extendqisi2
 360 0098 4BB3     		cbz	r3, .L42
 204:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ARD;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 12


 205:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
 206:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ARD;
 361              		.loc 1 206 13 is_stmt 1 view .LVU136
 207:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 208:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* receive FIFO overwrite mode disable */
 209:lib/GD32F4xx/Source/gd32f4xx_can.c ****         if(DISABLE == can_parameter_init->rec_fifo_overwrite) {
 362              		.loc 1 209 9 view .LVU137
 206:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 363              		.loc 1 206 33 is_stmt 0 view .LVU138
 364 009a 0368     		ldr	r3, [r0]
 365 009c 23F01003 		bic	r3, r3, #16
 366 00a0 0360     		str	r3, [r0]
 367              		.loc 1 209 11 view .LVU139
 368 00a2 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
 369 00a4 53BB     		cbnz	r3, .L30
 370              	.L43:
 210:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_RFOD;
 371              		.loc 1 210 13 is_stmt 1 view .LVU140
 372              		.loc 1 210 33 is_stmt 0 view .LVU141
 373 00a6 0368     		ldr	r3, [r0]
 374 00a8 43F00803 		orr	r3, r3, #8
 375 00ac 0360     		str	r3, [r0]
 376              	.L31:
 211:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
 212:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_RFOD;
 213:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 214:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* transmit FIFO order */
 215:lib/GD32F4xx/Source/gd32f4xx_can.c ****         if(ENABLE == can_parameter_init->trans_fifo_order) {
 377              		.loc 1 215 9 is_stmt 1 view .LVU142
 378              		.loc 1 215 11 is_stmt 0 view .LVU143
 379 00ae 4B7A     		ldrb	r3, [r1, #9]	@ zero_extendqisi2
 380 00b0 012B     		cmp	r3, #1
 216:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TFO;
 381              		.loc 1 216 33 view .LVU144
 382 00b2 0368     		ldr	r3, [r0]
 383              		.loc 1 216 13 is_stmt 1 view .LVU145
 384              		.loc 1 216 33 is_stmt 0 view .LVU146
 385 00b4 0CBF     		ite	eq
 386 00b6 43F00403 		orreq	r3, r3, #4
 217:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
 218:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_TFO;
 387              		.loc 1 218 13 is_stmt 1 view .LVU147
 219:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 220:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* disable initialize mode */
 221:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_CTL(can_periph) &= ~CAN_CTL_IWMOD;
 388              		.loc 1 221 9 view .LVU148
 218:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 389              		.loc 1 218 33 is_stmt 0 view .LVU149
 390 00ba 23F00403 		bicne	r3, r3, #4
 391 00be 0360     		str	r3, [r0]
 392              		.loc 1 221 29 view .LVU150
 393 00c0 0368     		ldr	r3, [r0]
 394 00c2 23F00103 		bic	r3, r3, #1
 395 00c6 0360     		str	r3, [r0]
 222:lib/GD32F4xx/Source/gd32f4xx_can.c ****         timeout = CAN_TIMEOUT;
 396              		.loc 1 222 9 is_stmt 1 view .LVU151
 397              	.LVL12:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 13


 223:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* wait the ACK */
 224:lib/GD32F4xx/Source/gd32f4xx_can.c ****         while((CAN_STAT_IWS == (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)) {
 398              		.loc 1 224 9 view .LVU152
 399              		.loc 1 224 14 view .LVU153
 400              		.loc 1 224 33 is_stmt 0 view .LVU154
 401 00c8 4368     		ldr	r3, [r0, #4]
 402              		.loc 1 224 14 view .LVU155
 403 00ca DA07     		lsls	r2, r3, #31
 404 00cc 1BD5     		bpl	.L38
 222:lib/GD32F4xx/Source/gd32f4xx_can.c ****         timeout = CAN_TIMEOUT;
 405              		.loc 1 222 17 view .LVU156
 406 00ce 4FF6FF70 		movw	r0, #65535
 407              	.LVL13:
 222:lib/GD32F4xx/Source/gd32f4xx_can.c ****         timeout = CAN_TIMEOUT;
 408              		.loc 1 222 17 view .LVU157
 409 00d2 00E0     		b	.L36
 410              	.LVL14:
 411              	.L35:
 412              		.loc 1 224 71 discriminator 1 view .LVU158
 413 00d4 48B1     		cbz	r0, .L37
 414              	.LVL15:
 415              	.L36:
 225:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 416              		.loc 1 225 13 is_stmt 1 view .LVU159
 224:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 417              		.loc 1 224 33 is_stmt 0 view .LVU160
 418 00d6 DCF80030 		ldr	r3, [ip]
 224:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 419              		.loc 1 224 14 view .LVU161
 420 00da DB07     		lsls	r3, r3, #31
 421              		.loc 1 225 20 view .LVU162
 422 00dc 00F1FF30 		add	r0, r0, #-1
 423              	.LVL16:
 224:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 424              		.loc 1 224 14 is_stmt 1 view .LVU163
 425 00e0 F8D4     		bmi	.L35
 175:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 426              		.loc 1 175 14 is_stmt 0 view .LVU164
 427 00e2 0038     		subs	r0, r0, #0
 175:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 428              		.loc 1 175 14 view .LVU165
 429 00e4 18BF     		it	ne
 430 00e6 0120     		movne	r0, #1
 431              	.LVL17:
 175:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 432              		.loc 1 175 14 view .LVU166
 433 00e8 7047     		bx	lr
 434              	.L37:
 175:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 435              		.loc 1 175 14 view .LVU167
 436 00ea 0020     		movs	r0, #0
 437 00ec 7047     		bx	lr
 438              	.LVL18:
 439              	.L42:
 204:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
 440              		.loc 1 204 13 is_stmt 1 view .LVU168
 204:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 14


 441              		.loc 1 204 33 is_stmt 0 view .LVU169
 442 00ee 0368     		ldr	r3, [r0]
 443 00f0 43F01003 		orr	r3, r3, #16
 444 00f4 0360     		str	r3, [r0]
 209:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_RFOD;
 445              		.loc 1 209 9 is_stmt 1 view .LVU170
 209:lib/GD32F4xx/Source/gd32f4xx_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_RFOD;
 446              		.loc 1 209 11 is_stmt 0 view .LVU171
 447 00f6 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
 448 00f8 002B     		cmp	r3, #0
 449 00fa D4D0     		beq	.L43
 450              	.L30:
 212:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 451              		.loc 1 212 13 is_stmt 1 view .LVU172
 212:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 452              		.loc 1 212 33 is_stmt 0 view .LVU173
 453 00fc 0368     		ldr	r3, [r0]
 454 00fe 23F00803 		bic	r3, r3, #8
 455 0102 0360     		str	r3, [r0]
 456 0104 D3E7     		b	.L31
 457              	.LVL19:
 458              	.L38:
 224:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 459              		.loc 1 224 14 view .LVU174
 460 0106 0120     		movs	r0, #1
 461              	.LVL20:
 226:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 227:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* check exit initialize mode */
 228:lib/GD32F4xx/Source/gd32f4xx_can.c ****         if(0U != timeout) {
 462              		.loc 1 228 9 is_stmt 1 view .LVU175
 229:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = SUCCESS;
 230:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 231:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 232:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return flag;
 463              		.loc 1 232 5 view .LVU176
 233:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 464              		.loc 1 233 1 is_stmt 0 view .LVU177
 465 0108 7047     		bx	lr
 466              		.cfi_endproc
 467              	.LFE118:
 469 010a 00BF     		.section	.text.can_filter_init,"ax",%progbits
 470              		.align	1
 471              		.p2align 2,,3
 472              		.global	can_filter_init
 473              		.syntax unified
 474              		.thumb
 475              		.thumb_func
 477              	can_filter_init:
 478              	.LVL21:
 479              	.LFB119:
 234:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 235:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 236:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      initialize CAN filter
 237:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_filter_parameter_init: struct for CAN filter initialization
 238:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        filter_list_high: 0x0000 - 0xFFFF
 239:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        filter_list_low: 0x0000 - 0xFFFF
 240:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        filter_mask_high: 0x0000 - 0xFFFF
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 15


 241:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        filter_mask_low: 0x0000 - 0xFFFF
 242:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        filter_fifo_number: CAN_FIFO0, CAN_FIFO1
 243:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        filter_number: 0 - 27
 244:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        filter_mode: CAN_FILTERMODE_MASK, CAN_FILTERMODE_LIST
 245:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        filter_bits: CAN_FILTERBITS_32BIT, CAN_FILTERBITS_16BIT
 246:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        filter_enable: ENABLE or DISABLE
 247:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 248:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
 249:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 250:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_filter_init(can_filter_parameter_struct *can_filter_parameter_init)
 251:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 480              		.loc 1 251 1 is_stmt 1 view -0
 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 0
 483              		@ frame_needed = 0, uses_anonymous_args = 0
 484              		@ link register save eliminated.
 252:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint32_t val = 0U;
 485              		.loc 1 252 5 view .LVU179
 253:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 254:lib/GD32F4xx/Source/gd32f4xx_can.c ****     val = ((uint32_t)1) << (can_filter_parameter_init->filter_number);
 486              		.loc 1 254 5 view .LVU180
 255:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* filter lock disable */
 256:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_FCTL(CAN0) |= CAN_FCTL_FLD;
 487              		.loc 1 256 20 is_stmt 0 view .LVU181
 488 0000 3849     		ldr	r1, .L53
 254:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* filter lock disable */
 489              		.loc 1 254 54 view .LVU182
 490 0002 4389     		ldrh	r3, [r0, #10]
 491              		.loc 1 256 20 view .LVU183
 492 0004 D1F80026 		ldr	r2, [r1, #1536]
 493 0008 42F00102 		orr	r2, r2, #1
 251:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint32_t val = 0U;
 494              		.loc 1 251 1 view .LVU184
 495 000c 10B4     		push	{r4}
 496              	.LCFI4:
 497              		.cfi_def_cfa_offset 4
 498              		.cfi_offset 4, -4
 499              		.loc 1 256 20 view .LVU185
 500 000e C1F80026 		str	r2, [r1, #1536]
 257:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* disable filter */
 258:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_FW(CAN0) &= ~(uint32_t)val;
 501              		.loc 1 258 18 view .LVU186
 502 0012 D1F81C46 		ldr	r4, [r1, #1564]
 254:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* filter lock disable */
 503              		.loc 1 254 9 view .LVU187
 504 0016 0122     		movs	r2, #1
 505 0018 9A40     		lsls	r2, r2, r3
 506              	.LVL22:
 256:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* disable filter */
 507              		.loc 1 256 5 is_stmt 1 view .LVU188
 508              		.loc 1 258 5 view .LVU189
 509              		.loc 1 258 18 is_stmt 0 view .LVU190
 510 001a 24EA0204 		bic	r4, r4, r2
 511 001e C1F81C46 		str	r4, [r1, #1564]
 259:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 260:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* filter 16 bits */
 261:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_FILTERBITS_16BIT == can_filter_parameter_init->filter_bits) {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 16


 512              		.loc 1 261 5 is_stmt 1 view .LVU191
 513              		.loc 1 261 57 is_stmt 0 view .LVU192
 514 0022 C489     		ldrh	r4, [r0, #14]
 258:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 515              		.loc 1 258 21 view .LVU193
 516 0024 6FEA020C 		mvn	ip, r2
 517              		.loc 1 261 7 view .LVU194
 518 0028 002C     		cmp	r4, #0
 519 002a 44D1     		bne	.L45
 262:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* set filter 16 bits */
 263:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_FSCFG(CAN0) &= ~(uint32_t)val;
 520              		.loc 1 263 9 is_stmt 1 view .LVU195
 521              		.loc 1 263 25 is_stmt 0 view .LVU196
 522 002c D1F80C46 		ldr	r4, [r1, #1548]
 264:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* first 16 bits list and first 16 bits mask or first 16 bits list and second 16 bits list 
 265:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_FDATA0(CAN0, can_filter_parameter_init->filter_number) = \
 523              		.loc 1 265 9 view .LVU197
 524 0030 03F10063 		add	r3, r3, #134217728
 263:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* first 16 bits list and first 16 bits mask or first 16 bits list and second 16 bits list 
 525              		.loc 1 263 25 view .LVU198
 526 0034 0CEA0404 		and	r4, ip, r4
 527 0038 C1F80C46 		str	r4, [r1, #1548]
 528              		.loc 1 265 9 is_stmt 1 view .LVU199
 529 003c 03F6C843 		addw	r3, r3, #3272
 266:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 530              		.loc 1 266 17 is_stmt 0 view .LVU200
 531 0040 C488     		ldrh	r4, [r0, #6]
 267:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 532              		.loc 1 267 17 view .LVU201
 533 0042 4188     		ldrh	r1, [r0, #2]
 265:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 534              		.loc 1 265 9 view .LVU202
 535 0044 DB00     		lsls	r3, r3, #3
 266:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 536              		.loc 1 266 104 view .LVU203
 537 0046 41EA0441 		orr	r1, r1, r4, lsl #16
 265:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 538              		.loc 1 265 68 view .LVU204
 539 004a 1960     		str	r1, [r3]
 268:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* second 16 bits list and second 16 bits mask or third 16 bits list and fourth 16 bits lis
 269:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_FDATA1(CAN0, can_filter_parameter_init->filter_number) = \
 540              		.loc 1 269 9 is_stmt 1 view .LVU205
 270:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 541              		.loc 1 270 17 is_stmt 0 view .LVU206
 542 004c 8488     		ldrh	r4, [r0, #4]
 271:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16BI
 543              		.loc 1 271 17 view .LVU207
 544 004e 0188     		ldrh	r1, [r0]
 270:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 545              		.loc 1 270 105 view .LVU208
 546 0050 41EA0441 		orr	r1, r1, r4, lsl #16
 269:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 547              		.loc 1 269 68 view .LVU209
 548 0054 5960     		str	r1, [r3, #4]
 272:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 273:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* filter 32 bits */
 274:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_FILTERBITS_32BIT == can_filter_parameter_init->filter_bits) {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 17


 549              		.loc 1 274 5 is_stmt 1 view .LVU210
 550              	.L46:
 275:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* set filter 32 bits */
 276:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_FSCFG(CAN0) |= (uint32_t)val;
 277:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* 32 bits list or first 32 bits list */
 278:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_FDATA0(CAN0, can_filter_parameter_init->filter_number) = \
 279:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 280:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 281:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* 32 bits mask or second 32 bits list */
 282:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_FDATA1(CAN0, can_filter_parameter_init->filter_number) = \
 283:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 284:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BIT
 285:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 286:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 287:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* filter mode */
 288:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_FILTERMODE_MASK == can_filter_parameter_init->filter_mode) {
 551              		.loc 1 288 5 view .LVU211
 552              		.loc 1 288 7 is_stmt 0 view .LVU212
 553 0056 8389     		ldrh	r3, [r0, #12]
 289:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* mask mode */
 290:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_FMCFG(CAN0) &= ~(uint32_t)val;
 554              		.loc 1 290 25 view .LVU213
 555 0058 2249     		ldr	r1, .L53
 288:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* mask mode */
 556              		.loc 1 288 7 view .LVU214
 557 005a 33BB     		cbnz	r3, .L47
 558              		.loc 1 290 9 is_stmt 1 view .LVU215
 559              		.loc 1 290 25 is_stmt 0 view .LVU216
 560 005c D1F80436 		ldr	r3, [r1, #1540]
 561 0060 0CEA0303 		and	r3, ip, r3
 562 0064 C1F80436 		str	r3, [r1, #1540]
 563              	.L48:
 291:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 292:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* list mode */
 293:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_FMCFG(CAN0) |= (uint32_t)val;
 294:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 295:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 296:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* filter FIFO */
 297:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_FIFO0 == (can_filter_parameter_init->filter_fifo_number)) {
 564              		.loc 1 297 5 is_stmt 1 view .LVU217
 565              		.loc 1 297 7 is_stmt 0 view .LVU218
 566 0068 0389     		ldrh	r3, [r0, #8]
 298:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* FIFO0 */
 299:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_FAFIFO(CAN0) &= ~(uint32_t)val;
 567              		.loc 1 299 26 view .LVU219
 568 006a 1E49     		ldr	r1, .L53
 297:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* FIFO0 */
 569              		.loc 1 297 7 view .LVU220
 570 006c BBB9     		cbnz	r3, .L49
 571              		.loc 1 299 9 is_stmt 1 view .LVU221
 572              		.loc 1 299 26 is_stmt 0 view .LVU222
 573 006e D1F81436 		ldr	r3, [r1, #1556]
 574 0072 0CEA0303 		and	r3, ip, r3
 575 0076 C1F81436 		str	r3, [r1, #1556]
 576              	.L50:
 300:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 301:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* FIFO1 */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 18


 302:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_FAFIFO(CAN0) |= (uint32_t)val;
 303:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 304:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 305:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* filter working */
 306:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(ENABLE == can_filter_parameter_init->filter_enable) {
 577              		.loc 1 306 5 is_stmt 1 view .LVU223
 578              		.loc 1 306 7 is_stmt 0 view .LVU224
 579 007a 037C     		ldrb	r3, [r0, #16]	@ zero_extendqisi2
 580 007c 012B     		cmp	r3, #1
 581 007e 05D1     		bne	.L51
 307:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 308:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_FW(CAN0) |= (uint32_t)val;
 582              		.loc 1 308 9 is_stmt 1 view .LVU225
 583              		.loc 1 308 22 is_stmt 0 view .LVU226
 584 0080 1849     		ldr	r1, .L53
 585 0082 D1F81C36 		ldr	r3, [r1, #1564]
 586 0086 1A43     		orrs	r2, r2, r3
 587              	.LVL23:
 588              		.loc 1 308 22 view .LVU227
 589 0088 C1F81C26 		str	r2, [r1, #1564]
 590              	.L51:
 309:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 310:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 311:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* filter lock enable */
 312:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_FCTL(CAN0) &= ~CAN_FCTL_FLD;
 591              		.loc 1 312 5 is_stmt 1 view .LVU228
 592              		.loc 1 312 20 is_stmt 0 view .LVU229
 593 008c 154A     		ldr	r2, .L53
 313:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 594              		.loc 1 313 1 view .LVU230
 595 008e 10BC     		pop	{r4}
 596              	.LCFI5:
 597              		.cfi_remember_state
 598              		.cfi_restore 4
 599              		.cfi_def_cfa_offset 0
 312:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 600              		.loc 1 312 20 view .LVU231
 601 0090 D2F80036 		ldr	r3, [r2, #1536]
 602 0094 23F00103 		bic	r3, r3, #1
 603 0098 C2F80036 		str	r3, [r2, #1536]
 604              		.loc 1 313 1 view .LVU232
 605 009c 7047     		bx	lr
 606              	.LVL24:
 607              	.L49:
 608              	.LCFI6:
 609              		.cfi_restore_state
 302:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 610              		.loc 1 302 9 is_stmt 1 view .LVU233
 302:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 611              		.loc 1 302 26 is_stmt 0 view .LVU234
 612 009e D1F81436 		ldr	r3, [r1, #1556]
 613 00a2 1343     		orrs	r3, r3, r2
 614 00a4 C1F81436 		str	r3, [r1, #1556]
 615 00a8 E7E7     		b	.L50
 616              	.L47:
 293:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 617              		.loc 1 293 9 is_stmt 1 view .LVU235
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 19


 293:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 618              		.loc 1 293 25 is_stmt 0 view .LVU236
 619 00aa D1F80436 		ldr	r3, [r1, #1540]
 620 00ae 1343     		orrs	r3, r3, r2
 621 00b0 C1F80436 		str	r3, [r1, #1540]
 622 00b4 D8E7     		b	.L48
 623              	.L45:
 274:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* set filter 32 bits */
 624              		.loc 1 274 5 is_stmt 1 view .LVU237
 274:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* set filter 32 bits */
 625              		.loc 1 274 7 is_stmt 0 view .LVU238
 626 00b6 012C     		cmp	r4, #1
 627 00b8 CDD1     		bne	.L46
 276:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* 32 bits list or first 32 bits list */
 628              		.loc 1 276 9 is_stmt 1 view .LVU239
 276:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* 32 bits list or first 32 bits list */
 629              		.loc 1 276 25 is_stmt 0 view .LVU240
 630 00ba D1F80C46 		ldr	r4, [r1, #1548]
 278:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 631              		.loc 1 278 9 view .LVU241
 632 00be 03F10063 		add	r3, r3, #134217728
 276:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* 32 bits list or first 32 bits list */
 633              		.loc 1 276 25 view .LVU242
 634 00c2 1443     		orrs	r4, r4, r2
 635 00c4 C1F80C46 		str	r4, [r1, #1548]
 278:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 636              		.loc 1 278 9 is_stmt 1 view .LVU243
 637 00c8 03F6C843 		addw	r3, r3, #3272
 279:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 638              		.loc 1 279 17 is_stmt 0 view .LVU244
 639 00cc 0488     		ldrh	r4, [r0]
 280:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* 32 bits mask or second 32 bits list */
 640              		.loc 1 280 17 view .LVU245
 641 00ce 4188     		ldrh	r1, [r0, #2]
 278:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 642              		.loc 1 278 9 view .LVU246
 643 00d0 DB00     		lsls	r3, r3, #3
 279:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 644              		.loc 1 279 105 view .LVU247
 645 00d2 41EA0441 		orr	r1, r1, r4, lsl #16
 278:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 646              		.loc 1 278 68 view .LVU248
 647 00d6 1960     		str	r1, [r3]
 282:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 648              		.loc 1 282 9 is_stmt 1 view .LVU249
 283:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BIT
 649              		.loc 1 283 17 is_stmt 0 view .LVU250
 650 00d8 8488     		ldrh	r4, [r0, #4]
 284:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 651              		.loc 1 284 17 view .LVU251
 652 00da C188     		ldrh	r1, [r0, #6]
 283:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BIT
 653              		.loc 1 283 105 view .LVU252
 654 00dc 41EA0441 		orr	r1, r1, r4, lsl #16
 282:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 655              		.loc 1 282 68 view .LVU253
 656 00e0 5960     		str	r1, [r3, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 20


 657 00e2 B8E7     		b	.L46
 658              	.L54:
 659              		.align	2
 660              	.L53:
 661 00e4 00600040 		.word	1073766400
 662              		.cfi_endproc
 663              	.LFE119:
 665              		.section	.text.can1_filter_start_bank,"ax",%progbits
 666              		.align	1
 667              		.p2align 2,,3
 668              		.global	can1_filter_start_bank
 669              		.syntax unified
 670              		.thumb
 671              		.thumb_func
 673              	can1_filter_start_bank:
 674              	.LVL25:
 675              	.LFB120:
 314:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 315:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 316:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      set CAN1 filter start bank number
 317:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  start_bank: CAN1 start bank number
 318:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 319:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        (1..27)
 320:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 321:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
 322:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 323:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can1_filter_start_bank(uint8_t start_bank)
 324:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 676              		.loc 1 324 1 is_stmt 1 view -0
 677              		.cfi_startproc
 678              		@ args = 0, pretend = 0, frame = 0
 679              		@ frame_needed = 0, uses_anonymous_args = 0
 680              		@ link register save eliminated.
 325:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* filter lock disable */
 326:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_FCTL(CAN0) |= CAN_FCTL_FLD;
 681              		.loc 1 326 5 view .LVU255
 682              		.loc 1 326 20 is_stmt 0 view .LVU256
 683 0000 0D4B     		ldr	r3, .L56
 684 0002 D3F80026 		ldr	r2, [r3, #1536]
 685 0006 42F00102 		orr	r2, r2, #1
 686 000a C3F80026 		str	r2, [r3, #1536]
 327:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* set CAN1 filter start number */
 328:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_FCTL(CAN0) &= ~(uint32_t)CAN_FCTL_HBC1F;
 687              		.loc 1 328 5 is_stmt 1 view .LVU257
 688              		.loc 1 328 20 is_stmt 0 view .LVU258
 689 000e D3F80026 		ldr	r2, [r3, #1536]
 690 0012 22F47C52 		bic	r2, r2, #16128
 691 0016 C3F80026 		str	r2, [r3, #1536]
 329:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_FCTL(CAN0) |= FCTL_HBC1F(start_bank);
 692              		.loc 1 329 5 is_stmt 1 view .LVU259
 693              		.loc 1 329 20 is_stmt 0 view .LVU260
 694 001a D3F80026 		ldr	r2, [r3, #1536]
 695              		.loc 1 329 23 view .LVU261
 696 001e 0002     		lsls	r0, r0, #8
 697              	.LVL26:
 698              		.loc 1 329 23 view .LVU262
 699 0020 00F47C50 		and	r0, r0, #16128
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 21


 700              		.loc 1 329 20 view .LVU263
 701 0024 1043     		orrs	r0, r0, r2
 702 0026 C3F80006 		str	r0, [r3, #1536]
 330:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* filter lock enable */
 331:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_FCTL(CAN0) &= ~CAN_FCTL_FLD;
 703              		.loc 1 331 5 is_stmt 1 view .LVU264
 704              		.loc 1 331 20 is_stmt 0 view .LVU265
 705 002a D3F80026 		ldr	r2, [r3, #1536]
 706 002e 22F00102 		bic	r2, r2, #1
 707 0032 C3F80026 		str	r2, [r3, #1536]
 332:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 708              		.loc 1 332 1 view .LVU266
 709 0036 7047     		bx	lr
 710              	.L57:
 711              		.align	2
 712              	.L56:
 713 0038 00600040 		.word	1073766400
 714              		.cfi_endproc
 715              	.LFE120:
 717              		.section	.text.can_debug_freeze_enable,"ax",%progbits
 718              		.align	1
 719              		.p2align 2,,3
 720              		.global	can_debug_freeze_enable
 721              		.syntax unified
 722              		.thumb
 723              		.thumb_func
 725              	can_debug_freeze_enable:
 726              	.LVL27:
 727              	.LFB121:
 333:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 334:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 335:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      enable CAN debug freeze
 336:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 337:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 338:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 339:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
 340:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 341:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_debug_freeze_enable(uint32_t can_periph)
 342:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 728              		.loc 1 342 1 is_stmt 1 view -0
 729              		.cfi_startproc
 730              		@ args = 0, pretend = 0, frame = 0
 731              		@ frame_needed = 0, uses_anonymous_args = 0
 732              		@ link register save eliminated.
 343:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* set DFZ bit */
 344:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_DFZ;
 733              		.loc 1 344 5 view .LVU268
 734              		.loc 1 344 25 is_stmt 0 view .LVU269
 735 0000 0368     		ldr	r3, [r0]
 345:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 346:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN0 == can_periph) {
 736              		.loc 1 346 7 view .LVU270
 737 0002 074A     		ldr	r2, .L61
 344:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 738              		.loc 1 344 25 view .LVU271
 739 0004 43F48033 		orr	r3, r3, #65536
 740              		.loc 1 346 7 view .LVU272
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 22


 741 0008 9042     		cmp	r0, r2
 344:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 742              		.loc 1 344 25 view .LVU273
 743 000a 0360     		str	r3, [r0]
 744              		.loc 1 346 5 is_stmt 1 view .LVU274
 745              		.loc 1 346 7 is_stmt 0 view .LVU275
 746 000c 03D0     		beq	.L60
 347:lib/GD32F4xx/Source/gd32f4xx_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 348:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 349:lib/GD32F4xx/Source/gd32f4xx_can.c ****         dbg_periph_enable(DBG_CAN1_HOLD);
 747              		.loc 1 349 9 is_stmt 1 view .LVU276
 748 000e 40F21A20 		movw	r0, #538
 749              	.LVL28:
 750              		.loc 1 349 9 is_stmt 0 view .LVU277
 751 0012 FFF7FEBF 		b	dbg_periph_enable
 752              	.LVL29:
 753              	.L60:
 347:lib/GD32F4xx/Source/gd32f4xx_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 754              		.loc 1 347 9 is_stmt 1 view .LVU278
 755 0016 40F21920 		movw	r0, #537
 756              	.LVL30:
 347:lib/GD32F4xx/Source/gd32f4xx_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 757              		.loc 1 347 9 is_stmt 0 view .LVU279
 758 001a FFF7FEBF 		b	dbg_periph_enable
 759              	.LVL31:
 760              	.L62:
 761 001e 00BF     		.align	2
 762              	.L61:
 763 0020 00640040 		.word	1073767424
 764              		.cfi_endproc
 765              	.LFE121:
 767              		.section	.text.can_debug_freeze_disable,"ax",%progbits
 768              		.align	1
 769              		.p2align 2,,3
 770              		.global	can_debug_freeze_disable
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 775              	can_debug_freeze_disable:
 776              	.LVL32:
 777              	.LFB122:
 350:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 351:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 352:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 353:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 354:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      disable CAN debug freeze
 355:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 356:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 357:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 358:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
 359:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 360:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_debug_freeze_disable(uint32_t can_periph)
 361:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 778              		.loc 1 361 1 is_stmt 1 view -0
 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 0
 781              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 23


 782              		@ link register save eliminated.
 362:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* set DFZ bit */
 363:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_DFZ;
 783              		.loc 1 363 5 view .LVU281
 784              		.loc 1 363 25 is_stmt 0 view .LVU282
 785 0000 0368     		ldr	r3, [r0]
 364:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 365:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN0 == can_periph) {
 786              		.loc 1 365 7 view .LVU283
 787 0002 074A     		ldr	r2, .L66
 363:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 788              		.loc 1 363 25 view .LVU284
 789 0004 23F48033 		bic	r3, r3, #65536
 790              		.loc 1 365 7 view .LVU285
 791 0008 9042     		cmp	r0, r2
 363:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 792              		.loc 1 363 25 view .LVU286
 793 000a 0360     		str	r3, [r0]
 794              		.loc 1 365 5 is_stmt 1 view .LVU287
 795              		.loc 1 365 7 is_stmt 0 view .LVU288
 796 000c 03D0     		beq	.L65
 366:lib/GD32F4xx/Source/gd32f4xx_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 367:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 368:lib/GD32F4xx/Source/gd32f4xx_can.c ****         dbg_periph_disable(DBG_CAN1_HOLD);
 797              		.loc 1 368 9 is_stmt 1 view .LVU289
 798 000e 40F21A20 		movw	r0, #538
 799              	.LVL33:
 800              		.loc 1 368 9 is_stmt 0 view .LVU290
 801 0012 FFF7FEBF 		b	dbg_periph_disable
 802              	.LVL34:
 803              	.L65:
 366:lib/GD32F4xx/Source/gd32f4xx_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 804              		.loc 1 366 9 is_stmt 1 view .LVU291
 805 0016 40F21920 		movw	r0, #537
 806              	.LVL35:
 366:lib/GD32F4xx/Source/gd32f4xx_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 807              		.loc 1 366 9 is_stmt 0 view .LVU292
 808 001a FFF7FEBF 		b	dbg_periph_disable
 809              	.LVL36:
 810              	.L67:
 811 001e 00BF     		.align	2
 812              	.L66:
 813 0020 00640040 		.word	1073767424
 814              		.cfi_endproc
 815              	.LFE122:
 817              		.section	.text.can_time_trigger_mode_enable,"ax",%progbits
 818              		.align	1
 819              		.p2align 2,,3
 820              		.global	can_time_trigger_mode_enable
 821              		.syntax unified
 822              		.thumb
 823              		.thumb_func
 825              	can_time_trigger_mode_enable:
 826              	.LVL37:
 827              	.LFB123:
 369:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 370:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 24


 371:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 372:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 373:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      enable CAN time trigger mode
 374:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 375:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 376:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 377:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
 378:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 379:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_time_trigger_mode_enable(uint32_t can_periph)
 380:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 828              		.loc 1 380 1 is_stmt 1 view -0
 829              		.cfi_startproc
 830              		@ args = 0, pretend = 0, frame = 0
 831              		@ frame_needed = 0, uses_anonymous_args = 0
 832              		@ link register save eliminated.
 381:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint8_t mailbox_number;
 833              		.loc 1 381 5 view .LVU294
 382:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 383:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* enable the TTC mode */
 384:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_TTC;
 834              		.loc 1 384 5 view .LVU295
 835              		.loc 1 384 25 is_stmt 0 view .LVU296
 836 0000 0368     		ldr	r3, [r0]
 837 0002 43F08003 		orr	r3, r3, #128
 838 0006 0360     		str	r3, [r0]
 385:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* enable time stamp */
 386:lib/GD32F4xx/Source/gd32f4xx_can.c ****     for(mailbox_number = 0U; mailbox_number < 3U; mailbox_number++) {
 839              		.loc 1 386 5 is_stmt 1 view .LVU297
 840              	.LVL38:
 841              		.loc 1 386 30 view .LVU298
 387:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 842              		.loc 1 387 9 view .LVU299
 843              		.loc 1 387 45 is_stmt 0 view .LVU300
 844 0008 D0F88431 		ldr	r3, [r0, #388]
 845 000c 43F48073 		orr	r3, r3, #256
 846 0010 C0F88431 		str	r3, [r0, #388]
 386:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 847              		.loc 1 386 51 is_stmt 1 view .LVU301
 848              	.LVL39:
 386:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 849              		.loc 1 386 30 view .LVU302
 850              		.loc 1 387 9 view .LVU303
 851              		.loc 1 387 45 is_stmt 0 view .LVU304
 852 0014 D0F89431 		ldr	r3, [r0, #404]
 853 0018 43F48073 		orr	r3, r3, #256
 854 001c C0F89431 		str	r3, [r0, #404]
 386:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 855              		.loc 1 386 51 is_stmt 1 view .LVU305
 856              	.LVL40:
 386:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 857              		.loc 1 386 30 view .LVU306
 858              		.loc 1 387 9 view .LVU307
 859              		.loc 1 387 45 is_stmt 0 view .LVU308
 860 0020 D0F8A431 		ldr	r3, [r0, #420]
 861 0024 43F48073 		orr	r3, r3, #256
 862 0028 C0F8A431 		str	r3, [r0, #420]
 386:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 25


 863              		.loc 1 386 51 is_stmt 1 view .LVU309
 864              	.LVL41:
 386:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 865              		.loc 1 386 30 view .LVU310
 388:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 389:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 866              		.loc 1 389 1 is_stmt 0 view .LVU311
 867 002c 7047     		bx	lr
 868              		.cfi_endproc
 869              	.LFE123:
 871 002e 00BF     		.section	.text.can_time_trigger_mode_disable,"ax",%progbits
 872              		.align	1
 873              		.p2align 2,,3
 874              		.global	can_time_trigger_mode_disable
 875              		.syntax unified
 876              		.thumb
 877              		.thumb_func
 879              	can_time_trigger_mode_disable:
 880              	.LVL42:
 881              	.LFB124:
 390:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 391:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 392:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      disable CAN time trigger mode
 393:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 394:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 395:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 396:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
 397:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 398:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_time_trigger_mode_disable(uint32_t can_periph)
 399:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 882              		.loc 1 399 1 is_stmt 1 view -0
 883              		.cfi_startproc
 884              		@ args = 0, pretend = 0, frame = 0
 885              		@ frame_needed = 0, uses_anonymous_args = 0
 886              		@ link register save eliminated.
 400:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint8_t mailbox_number;
 887              		.loc 1 400 5 view .LVU313
 401:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 402:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* disable the TTC mode */
 403:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_TTC;
 888              		.loc 1 403 5 view .LVU314
 889              		.loc 1 403 25 is_stmt 0 view .LVU315
 890 0000 0368     		ldr	r3, [r0]
 891 0002 23F08003 		bic	r3, r3, #128
 892 0006 0360     		str	r3, [r0]
 404:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* reset TSEN bits */
 405:lib/GD32F4xx/Source/gd32f4xx_can.c ****     for(mailbox_number = 0U; mailbox_number < 3U; mailbox_number++) {
 893              		.loc 1 405 5 is_stmt 1 view .LVU316
 894              	.LVL43:
 895              		.loc 1 405 30 view .LVU317
 406:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 896              		.loc 1 406 9 view .LVU318
 897              		.loc 1 406 45 is_stmt 0 view .LVU319
 898 0008 D0F88431 		ldr	r3, [r0, #388]
 899 000c 23F48073 		bic	r3, r3, #256
 900 0010 C0F88431 		str	r3, [r0, #388]
 405:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 26


 901              		.loc 1 405 51 is_stmt 1 view .LVU320
 902              	.LVL44:
 405:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 903              		.loc 1 405 30 view .LVU321
 904              		.loc 1 406 9 view .LVU322
 905              		.loc 1 406 45 is_stmt 0 view .LVU323
 906 0014 D0F89431 		ldr	r3, [r0, #404]
 907 0018 23F48073 		bic	r3, r3, #256
 908 001c C0F89431 		str	r3, [r0, #404]
 405:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 909              		.loc 1 405 51 is_stmt 1 view .LVU324
 910              	.LVL45:
 405:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 911              		.loc 1 405 30 view .LVU325
 912              		.loc 1 406 9 view .LVU326
 913              		.loc 1 406 45 is_stmt 0 view .LVU327
 914 0020 D0F8A431 		ldr	r3, [r0, #420]
 915 0024 23F48073 		bic	r3, r3, #256
 916 0028 C0F8A431 		str	r3, [r0, #420]
 405:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 917              		.loc 1 405 51 is_stmt 1 view .LVU328
 918              	.LVL46:
 405:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 919              		.loc 1 405 30 view .LVU329
 407:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 408:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 920              		.loc 1 408 1 is_stmt 0 view .LVU330
 921 002c 7047     		bx	lr
 922              		.cfi_endproc
 923              	.LFE124:
 925 002e 00BF     		.section	.text.can_message_transmit,"ax",%progbits
 926              		.align	1
 927              		.p2align 2,,3
 928              		.global	can_message_transmit
 929              		.syntax unified
 930              		.thumb
 931              		.thumb_func
 933              	can_message_transmit:
 934              	.LVL47:
 935              	.LFB125:
 409:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 410:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 411:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      transmit CAN message
 412:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 413:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 414:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  transmit_message: struct for CAN transmit message
 415:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        tx_sfid: 0x00000000 - 0x000007FF
 416:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        tx_efid: 0x00000000 - 0x1FFFFFFF
 417:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        tx_ff: CAN_FF_STANDARD, CAN_FF_EXTENDED
 418:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        tx_ft: CAN_FT_DATA, CAN_FT_REMOTE
 419:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        tx_dlen: 0 - 8
 420:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        tx_data[]: 0x00 - 0xFF
 421:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 422:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     mailbox_number
 423:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 424:lib/GD32F4xx/Source/gd32f4xx_can.c **** uint8_t can_message_transmit(uint32_t can_periph, can_trasnmit_message_struct *transmit_message)
 425:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 27


 936              		.loc 1 425 1 is_stmt 1 view -0
 937              		.cfi_startproc
 938              		@ args = 0, pretend = 0, frame = 0
 939              		@ frame_needed = 0, uses_anonymous_args = 0
 426:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 940              		.loc 1 426 5 view .LVU332
 427:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 428:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* select one empty mailbox */
 429:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_TSTAT_TME0 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME0)) {
 941              		.loc 1 429 5 view .LVU333
 942              		.loc 1 429 27 is_stmt 0 view .LVU334
 943 0000 8268     		ldr	r2, [r0, #8]
 944              		.loc 1 429 7 view .LVU335
 945 0002 5201     		lsls	r2, r2, #5
 425:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 946              		.loc 1 425 1 view .LVU336
 947 0004 0346     		mov	r3, r0
 948              		.loc 1 429 7 view .LVU337
 949 0006 05D4     		bmi	.L76
 430:lib/GD32F4xx/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX0;
 431:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(CAN_TSTAT_TME1 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME1)) {
 950              		.loc 1 431 12 is_stmt 1 view .LVU338
 951              		.loc 1 431 34 is_stmt 0 view .LVU339
 952 0008 8268     		ldr	r2, [r0, #8]
 953              		.loc 1 431 14 view .LVU340
 954 000a 1201     		lsls	r2, r2, #4
 955 000c 3ED5     		bpl	.L72
 432:lib/GD32F4xx/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX1;
 433:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)) {
 434:lib/GD32F4xx/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX2;
 435:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 436:lib/GD32F4xx/Source/gd32f4xx_can.c ****         mailbox_number = CAN_NOMAILBOX;
 437:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 438:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* return no mailbox empty */
 439:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_NOMAILBOX == mailbox_number) {
 440:lib/GD32F4xx/Source/gd32f4xx_can.c ****         return CAN_NOMAILBOX;
 441:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 442:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 443:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_TMI(can_periph, mailbox_number) &= CAN_TMI_TEN;
 956              		.loc 1 443 41 view .LVU341
 957 000e 1033     		adds	r3, r3, #16
 432:lib/GD32F4xx/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX1;
 958              		.loc 1 432 24 view .LVU342
 959 0010 0120     		movs	r0, #1
 960              	.LVL48:
 432:lib/GD32F4xx/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX1;
 961              		.loc 1 432 24 view .LVU343
 962 0012 00E0     		b	.L71
 963              	.LVL49:
 964              	.L76:
 430:lib/GD32F4xx/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX0;
 965              		.loc 1 430 24 view .LVU344
 966 0014 0020     		movs	r0, #0
 967              	.LVL50:
 968              	.L71:
 969              		.loc 1 443 5 is_stmt 1 view .LVU345
 970              		.loc 1 443 41 is_stmt 0 view .LVU346
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 28


 971 0016 D3F88021 		ldr	r2, [r3, #384]
 972 001a 02F00102 		and	r2, r2, #1
 425:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 973              		.loc 1 425 1 view .LVU347
 974 001e 10B5     		push	{r4, lr}
 975              	.LCFI7:
 976              		.cfi_def_cfa_offset 8
 977              		.cfi_offset 4, -8
 978              		.cfi_offset 14, -4
 979              		.loc 1 443 41 view .LVU348
 980 0020 C3F88021 		str	r2, [r3, #384]
 444:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_FF_STANDARD == transmit_message->tx_ff) {
 981              		.loc 1 444 5 is_stmt 1 view .LVU349
 982              		.loc 1 444 43 is_stmt 0 view .LVU350
 983 0024 0A7A     		ldrb	r2, [r1, #8]	@ zero_extendqisi2
 443:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_FF_STANDARD == transmit_message->tx_ff) {
 984              		.loc 1 443 41 view .LVU351
 985 0026 03F5C07C 		add	ip, r3, #384
 986              		.loc 1 444 7 view .LVU352
 987 002a 22B3     		cbz	r2, .L81
 445:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* set transmit mailbox standard identifier */
 446:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMI(can_periph, mailbox_number) |= (uint32_t)(TMI_SFID(transmit_message->tx_sfid) | \
 447:lib/GD32F4xx/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ft);
 448:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 449:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* set transmit mailbox extended identifier */
 450:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TMI(can_periph, mailbox_number) |= (uint32_t)(TMI_EFID(transmit_message->tx_efid) | \
 988              		.loc 1 450 9 is_stmt 1 view .LVU353
 989              		.loc 1 450 59 is_stmt 0 view .LVU354
 990 002c 4C68     		ldr	r4, [r1, #4]
 991              		.loc 1 450 95 view .LVU355
 992 002e 42EAC402 		orr	r2, r2, r4, lsl #3
 451:lib/GD32F4xx/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ff | \
 452:lib/GD32F4xx/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ft);
 993              		.loc 1 452 64 view .LVU356
 994 0032 4C7A     		ldrb	r4, [r1, #9]	@ zero_extendqisi2
 450:lib/GD32F4xx/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ff | \
 995              		.loc 1 450 48 view .LVU357
 996 0034 2243     		orrs	r2, r2, r4
 450:lib/GD32F4xx/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ff | \
 997              		.loc 1 450 45 view .LVU358
 998 0036 D3F88041 		ldr	r4, [r3, #384]
 999 003a 2243     		orrs	r2, r2, r4
 1000 003c C3F88021 		str	r2, [r3, #384]
 1001              	.L75:
 453:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 454:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* set the data length */
 455:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_DLENC;
 1002              		.loc 1 455 5 is_stmt 1 view .LVU359
 1003              		.loc 1 455 41 is_stmt 0 view .LVU360
 1004 0040 D3F88421 		ldr	r2, [r3, #388]
 1005 0044 22F00F02 		bic	r2, r2, #15
 1006 0048 C3F88421 		str	r2, [r3, #388]
 456:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_TMP(can_periph, mailbox_number) |= transmit_message->tx_dlen;
 1007              		.loc 1 456 5 is_stmt 1 view .LVU361
 1008              		.loc 1 456 41 is_stmt 0 view .LVU362
 1009 004c D3F88441 		ldr	r4, [r3, #388]
 1010              		.loc 1 456 60 view .LVU363
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 29


 1011 0050 8A7A     		ldrb	r2, [r1, #10]	@ zero_extendqisi2
 1012              		.loc 1 456 41 view .LVU364
 1013 0052 2243     		orrs	r2, r2, r4
 1014 0054 C3F88421 		str	r2, [r3, #388]
 457:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* set the data */
 458:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_TMDATA0(can_periph, mailbox_number) = TMDATA0_DB3(transmit_message->tx_data[3]) | \
 1015              		.loc 1 458 5 is_stmt 1 view .LVU365
 459:lib/GD32F4xx/Source/gd32f4xx_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 460:lib/GD32F4xx/Source/gd32f4xx_can.c ****             TMDATA0_DB1(transmit_message->tx_data[1]) | \
 1016              		.loc 1 460 55 is_stmt 0 view .LVU366
 1017 0058 D1F80B20 		ldr	r2, [r1, #11]	@ unaligned
 458:lib/GD32F4xx/Source/gd32f4xx_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1018              		.loc 1 458 45 view .LVU367
 1019 005c C3F88821 		str	r2, [r3, #392]
 461:lib/GD32F4xx/Source/gd32f4xx_can.c ****             TMDATA0_DB0(transmit_message->tx_data[0]);
 462:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_TMDATA1(can_periph, mailbox_number) = TMDATA1_DB7(transmit_message->tx_data[7]) | \
 1020              		.loc 1 462 5 is_stmt 1 view .LVU368
 463:lib/GD32F4xx/Source/gd32f4xx_can.c ****             TMDATA1_DB6(transmit_message->tx_data[6]) | \
 464:lib/GD32F4xx/Source/gd32f4xx_can.c ****             TMDATA1_DB5(transmit_message->tx_data[5]) | \
 1021              		.loc 1 464 55 is_stmt 0 view .LVU369
 1022 0060 D1F80F20 		ldr	r2, [r1, #15]	@ unaligned
 462:lib/GD32F4xx/Source/gd32f4xx_can.c ****             TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1023              		.loc 1 462 45 view .LVU370
 1024 0064 C3F88C21 		str	r2, [r3, #396]
 465:lib/GD32F4xx/Source/gd32f4xx_can.c ****             TMDATA1_DB4(transmit_message->tx_data[4]);
 466:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* enable transmission */
 467:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_TMI(can_periph, mailbox_number) |= CAN_TMI_TEN;
 1025              		.loc 1 467 5 is_stmt 1 view .LVU371
 1026              		.loc 1 467 41 is_stmt 0 view .LVU372
 1027 0068 DCF80030 		ldr	r3, [ip]
 1028 006c 43F00103 		orr	r3, r3, #1
 1029 0070 CCF80030 		str	r3, [ip]
 468:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 469:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return mailbox_number;
 1030              		.loc 1 469 5 is_stmt 1 view .LVU373
 470:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1031              		.loc 1 470 1 is_stmt 0 view .LVU374
 1032 0074 10BD     		pop	{r4, pc}
 1033              	.L81:
 446:lib/GD32F4xx/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ft);
 1034              		.loc 1 446 9 is_stmt 1 view .LVU375
 447:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 1035              		.loc 1 447 64 is_stmt 0 view .LVU376
 1036 0076 4A7A     		ldrb	r2, [r1, #9]	@ zero_extendqisi2
 446:lib/GD32F4xx/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ft);
 1037              		.loc 1 446 48 view .LVU377
 1038 0078 D1F800E0 		ldr	lr, [r1]
 446:lib/GD32F4xx/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ft);
 1039              		.loc 1 446 45 view .LVU378
 1040 007c D3F88041 		ldr	r4, [r3, #384]
 446:lib/GD32F4xx/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ft);
 1041              		.loc 1 446 48 view .LVU379
 1042 0080 42EA4E52 		orr	r2, r2, lr, lsl #21
 446:lib/GD32F4xx/Source/gd32f4xx_can.c ****                                                transmit_message->tx_ft);
 1043              		.loc 1 446 45 view .LVU380
 1044 0084 2243     		orrs	r2, r2, r4
 1045 0086 C3F88021 		str	r2, [r3, #384]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 30


 1046 008a D9E7     		b	.L75
 1047              	.LVL51:
 1048              	.L72:
 1049              	.LCFI8:
 1050              		.cfi_def_cfa_offset 0
 1051              		.cfi_restore 4
 1052              		.cfi_restore 14
 433:lib/GD32F4xx/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX2;
 1053              		.loc 1 433 12 is_stmt 1 view .LVU381
 433:lib/GD32F4xx/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX2;
 1054              		.loc 1 433 34 is_stmt 0 view .LVU382
 1055 008c 8268     		ldr	r2, [r0, #8]
 433:lib/GD32F4xx/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX2;
 1056              		.loc 1 433 14 view .LVU383
 1057 008e D200     		lsls	r2, r2, #3
 1058 0090 00F10800 		add	r0, r0, #8
 1059              	.LVL52:
 433:lib/GD32F4xx/Source/gd32f4xx_can.c ****         mailbox_number = CAN_MAILBOX2;
 1060              		.loc 1 433 14 view .LVU384
 1061 0094 02D5     		bpl	.L77
 443:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_FF_STANDARD == transmit_message->tx_ff) {
 1062              		.loc 1 443 41 view .LVU385
 1063 0096 2033     		adds	r3, r3, #32
 1064              	.LVL53:
 434:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 1065              		.loc 1 434 24 view .LVU386
 1066 0098 0220     		movs	r0, #2
 1067              	.LVL54:
 434:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 1068              		.loc 1 434 24 view .LVU387
 1069 009a BCE7     		b	.L71
 1070              	.LVL55:
 1071              	.L77:
 440:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 1072              		.loc 1 440 16 view .LVU388
 1073 009c 0320     		movs	r0, #3
 1074              	.LVL56:
 1075              		.loc 1 470 1 view .LVU389
 1076 009e 7047     		bx	lr
 1077              		.cfi_endproc
 1078              	.LFE125:
 1080              		.section	.text.can_transmit_states,"ax",%progbits
 1081              		.align	1
 1082              		.p2align 2,,3
 1083              		.global	can_transmit_states
 1084              		.syntax unified
 1085              		.thumb
 1086              		.thumb_func
 1088              	can_transmit_states:
 1089              	.LVL57:
 1090              	.LFB126:
 471:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 472:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 473:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      get CAN transmit state
 474:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 475:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 476:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  mailbox_number
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 31


 477:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 478:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_MAILBOX(x=0,1,2)
 479:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 480:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     can_transmit_state_enum
 481:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 482:lib/GD32F4xx/Source/gd32f4xx_can.c **** can_transmit_state_enum can_transmit_states(uint32_t can_periph, uint8_t mailbox_number)
 483:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1091              		.loc 1 483 1 is_stmt 1 view -0
 1092              		.cfi_startproc
 1093              		@ args = 0, pretend = 0, frame = 0
 1094              		@ frame_needed = 0, uses_anonymous_args = 0
 1095              		@ link register save eliminated.
 484:lib/GD32F4xx/Source/gd32f4xx_can.c ****     can_transmit_state_enum state = CAN_TRANSMIT_FAILED;
 1096              		.loc 1 484 5 view .LVU391
 485:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint32_t val = 0U;
 1097              		.loc 1 485 5 view .LVU392
 486:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 487:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* check selected mailbox state */
 488:lib/GD32F4xx/Source/gd32f4xx_can.c ****     switch(mailbox_number) {
 1098              		.loc 1 488 5 view .LVU393
 1099 0000 0129     		cmp	r1, #1
 1100 0002 1AD0     		beq	.L83
 1101 0004 0229     		cmp	r1, #2
 1102 0006 02D0     		beq	.L84
 1103 0008 61B1     		cbz	r1, .L91
 1104              	.LVL58:
 1105              	.L90:
 489:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* mailbox0 */
 490:lib/GD32F4xx/Source/gd32f4xx_can.c ****     case CAN_MAILBOX0:
 491:lib/GD32F4xx/Source/gd32f4xx_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF0 | CAN_TSTAT_MTFNERR0 | CAN_TSTAT_TME0);
 492:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 493:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* mailbox1 */
 494:lib/GD32F4xx/Source/gd32f4xx_can.c ****     case CAN_MAILBOX1:
 495:lib/GD32F4xx/Source/gd32f4xx_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF1 | CAN_TSTAT_MTFNERR1 | CAN_TSTAT_TME1);
 496:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 497:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* mailbox2 */
 498:lib/GD32F4xx/Source/gd32f4xx_can.c ****     case CAN_MAILBOX2:
 499:lib/GD32F4xx/Source/gd32f4xx_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF2 | CAN_TSTAT_MTFNERR2 | CAN_TSTAT_TME2);
 500:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 501:lib/GD32F4xx/Source/gd32f4xx_can.c ****     default:
 502:lib/GD32F4xx/Source/gd32f4xx_can.c ****         val = CAN_TRANSMIT_FAILED;
 503:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 504:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 505:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 506:lib/GD32F4xx/Source/gd32f4xx_can.c ****     switch(val) {
 507:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* transmit pending */
 508:lib/GD32F4xx/Source/gd32f4xx_can.c ****     case(CAN_STATE_PENDING):
 509:lib/GD32F4xx/Source/gd32f4xx_can.c ****         state = CAN_TRANSMIT_PENDING;
 1106              		.loc 1 509 15 is_stmt 0 view .LVU394
 1107 000a 0220     		movs	r0, #2
 1108              	.LVL59:
 510:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 511:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* mailbox0 transmit succeeded */
 512:lib/GD32F4xx/Source/gd32f4xx_can.c ****     case(CAN_TSTAT_MTF0 | CAN_TSTAT_MTFNERR0 | CAN_TSTAT_TME0):
 513:lib/GD32F4xx/Source/gd32f4xx_can.c ****         state = CAN_TRANSMIT_OK;
 514:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 515:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* mailbox1 transmit succeeded */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 32


 516:lib/GD32F4xx/Source/gd32f4xx_can.c ****     case(CAN_TSTAT_MTF1 | CAN_TSTAT_MTFNERR1 | CAN_TSTAT_TME1):
 517:lib/GD32F4xx/Source/gd32f4xx_can.c ****         state = CAN_TRANSMIT_OK;
 518:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 519:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* mailbox2 transmit succeeded */
 520:lib/GD32F4xx/Source/gd32f4xx_can.c ****     case(CAN_TSTAT_MTF2 | CAN_TSTAT_MTFNERR2 | CAN_TSTAT_TME2):
 521:lib/GD32F4xx/Source/gd32f4xx_can.c ****         state = CAN_TRANSMIT_OK;
 522:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 523:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* transmit failed */
 524:lib/GD32F4xx/Source/gd32f4xx_can.c ****     default:
 525:lib/GD32F4xx/Source/gd32f4xx_can.c ****         state = CAN_TRANSMIT_FAILED;
 526:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 527:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 528:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return state;
 1109              		.loc 1 528 5 is_stmt 1 view .LVU395
 529:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1110              		.loc 1 529 1 is_stmt 0 view .LVU396
 1111 000c 7047     		bx	lr
 1112              	.LVL60:
 1113              	.L84:
 499:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1114              		.loc 1 499 9 is_stmt 1 view .LVU397
 499:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1115              		.loc 1 499 15 is_stmt 0 view .LVU398
 1116 000e 8068     		ldr	r0, [r0, #8]
 1117              	.LVL61:
 499:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1118              		.loc 1 499 13 view .LVU399
 1119 0010 0E49     		ldr	r1, .L92
 1120              	.LVL62:
 506:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* transmit pending */
 1121              		.loc 1 506 5 view .LVU400
 1122 0012 0F4B     		ldr	r3, .L92+4
 499:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1123              		.loc 1 499 13 view .LVU401
 1124 0014 0840     		ands	r0, r0, r1
 1125              	.LVL63:
 500:lib/GD32F4xx/Source/gd32f4xx_can.c ****     default:
 1126              		.loc 1 500 9 is_stmt 1 view .LVU402
 506:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* transmit pending */
 1127              		.loc 1 506 5 view .LVU403
 506:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* transmit pending */
 1128              		.loc 1 506 5 is_stmt 0 view .LVU404
 1129 0016 9842     		cmp	r0, r3
 1130 0018 07D9     		bls	.L86
 509:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1131              		.loc 1 509 15 view .LVU405
 1132 001a 401A     		subs	r0, r0, r1
 1133              	.LVL64:
 509:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1134              		.loc 1 509 15 view .LVU406
 1135 001c B0FA80F0 		clz	r0, r0
 1136              	.LVL65:
 509:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1137              		.loc 1 509 15 view .LVU407
 1138 0020 4009     		lsrs	r0, r0, #5
 1139 0022 7047     		bx	lr
 1140              	.LVL66:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 33


 1141              	.L91:
 491:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1142              		.loc 1 491 9 is_stmt 1 view .LVU408
 491:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1143              		.loc 1 491 15 is_stmt 0 view .LVU409
 1144 0024 8068     		ldr	r0, [r0, #8]
 1145              	.LVL67:
 491:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1146              		.loc 1 491 13 view .LVU410
 1147 0026 0B4B     		ldr	r3, .L92+8
 1148 0028 1840     		ands	r0, r0, r3
 1149              	.LVL68:
 492:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* mailbox1 */
 1150              		.loc 1 492 9 is_stmt 1 view .LVU411
 506:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* transmit pending */
 1151              		.loc 1 506 5 view .LVU412
 1152              	.L86:
 506:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* transmit pending */
 1153              		.loc 1 506 5 is_stmt 0 view .LVU413
 1154 002a 0028     		cmp	r0, #0
 1155 002c EDD0     		beq	.L90
 506:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* transmit pending */
 1156              		.loc 1 506 5 view .LVU414
 1157 002e 0949     		ldr	r1, .L92+8
 509:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1158              		.loc 1 509 15 view .LVU415
 1159 0030 401A     		subs	r0, r0, r1
 1160              	.LVL69:
 509:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1161              		.loc 1 509 15 view .LVU416
 1162 0032 B0FA80F0 		clz	r0, r0
 1163              	.LVL70:
 509:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1164              		.loc 1 509 15 view .LVU417
 1165 0036 4009     		lsrs	r0, r0, #5
 1166 0038 7047     		bx	lr
 1167              	.LVL71:
 1168              	.L83:
 495:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1169              		.loc 1 495 9 is_stmt 1 view .LVU418
 495:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1170              		.loc 1 495 15 is_stmt 0 view .LVU419
 1171 003a 8268     		ldr	r2, [r0, #8]
 495:lib/GD32F4xx/Source/gd32f4xx_can.c ****         break;
 1172              		.loc 1 495 13 view .LVU420
 1173 003c 044B     		ldr	r3, .L92+4
 1174 003e 02EA0300 		and	r0, r2, r3
 1175              	.LVL72:
 496:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* mailbox2 */
 1176              		.loc 1 496 9 is_stmt 1 view .LVU421
 506:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* transmit pending */
 1177              		.loc 1 506 5 view .LVU422
 1178 0042 9343     		bics	r3, r3, r2
 1179 0044 F1D1     		bne	.L86
 1180 0046 0846     		mov	r0, r1
 1181              	.LVL73:
 506:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* transmit pending */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 34


 1182              		.loc 1 506 5 is_stmt 0 view .LVU423
 1183 0048 7047     		bx	lr
 1184              	.L93:
 1185 004a 00BF     		.align	2
 1186              	.L92:
 1187 004c 00000310 		.word	268632064
 1188 0050 00030008 		.word	134218496
 1189 0054 03000004 		.word	67108867
 1190              		.cfi_endproc
 1191              	.LFE126:
 1193              		.section	.text.can_transmission_stop,"ax",%progbits
 1194              		.align	1
 1195              		.p2align 2,,3
 1196              		.global	can_transmission_stop
 1197              		.syntax unified
 1198              		.thumb
 1199              		.thumb_func
 1201              	can_transmission_stop:
 1202              	.LVL74:
 1203              	.LFB127:
 530:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 531:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 532:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      stop CAN transmission
 533:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 534:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 535:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  mailbox_number
 536:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 537:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_MAILBOXx(x=0,1,2)
 538:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 539:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
 540:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 541:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_transmission_stop(uint32_t can_periph, uint8_t mailbox_number)
 542:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1204              		.loc 1 542 1 is_stmt 1 view -0
 1205              		.cfi_startproc
 1206              		@ args = 0, pretend = 0, frame = 0
 1207              		@ frame_needed = 0, uses_anonymous_args = 0
 1208              		@ link register save eliminated.
 543:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_MAILBOX0 == mailbox_number) {
 1209              		.loc 1 543 5 view .LVU425
 1210              		.loc 1 543 7 is_stmt 0 view .LVU426
 1211 0000 49B9     		cbnz	r1, .L95
 544:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST0;
 1212              		.loc 1 544 9 is_stmt 1 view .LVU427
 1213              		.loc 1 544 31 is_stmt 0 view .LVU428
 1214 0002 8368     		ldr	r3, [r0, #8]
 1215 0004 43F08003 		orr	r3, r3, #128
 1216 0008 00F10802 		add	r2, r0, #8
 1217 000c 8360     		str	r3, [r0, #8]
 545:lib/GD32F4xx/Source/gd32f4xx_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)) {
 1218              		.loc 1 545 9 is_stmt 1 view .LVU429
 1219              	.LVL75:
 1220              	.L96:
 546:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 1221              		.loc 1 546 9 discriminator 1 view .LVU430
 545:lib/GD32F4xx/Source/gd32f4xx_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)) {
 1222              		.loc 1 545 14 discriminator 1 view .LVU431
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 35


 545:lib/GD32F4xx/Source/gd32f4xx_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)) {
 1223              		.loc 1 545 34 is_stmt 0 discriminator 1 view .LVU432
 1224 000e 1368     		ldr	r3, [r2]
 545:lib/GD32F4xx/Source/gd32f4xx_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)) {
 1225              		.loc 1 545 14 discriminator 1 view .LVU433
 1226 0010 1806     		lsls	r0, r3, #24
 1227 0012 FCD4     		bmi	.L96
 1228 0014 7047     		bx	lr
 1229              	.LVL76:
 1230              	.L95:
 547:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(CAN_MAILBOX1 == mailbox_number) {
 1231              		.loc 1 547 12 is_stmt 1 view .LVU434
 1232              		.loc 1 547 14 is_stmt 0 view .LVU435
 1233 0016 0129     		cmp	r1, #1
 1234 0018 02D0     		beq	.L104
 548:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 549:lib/GD32F4xx/Source/gd32f4xx_can.c ****         while(CAN_TSTAT_MST1 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST1)) {
 550:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 551:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(CAN_MAILBOX2 == mailbox_number) {
 1235              		.loc 1 551 12 is_stmt 1 view .LVU436
 1236              		.loc 1 551 14 is_stmt 0 view .LVU437
 1237 001a 0229     		cmp	r1, #2
 1238 001c 0AD0     		beq	.L105
 552:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 553:lib/GD32F4xx/Source/gd32f4xx_can.c ****         while(CAN_TSTAT_MST2 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST2)) {
 554:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 555:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 556:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* illegal parameters */
 557:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 558:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1239              		.loc 1 558 1 view .LVU438
 1240 001e 7047     		bx	lr
 1241              	.L104:
 548:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 1242              		.loc 1 548 9 is_stmt 1 view .LVU439
 548:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 1243              		.loc 1 548 31 is_stmt 0 view .LVU440
 1244 0020 8368     		ldr	r3, [r0, #8]
 1245 0022 43F40043 		orr	r3, r3, #32768
 1246 0026 00F10802 		add	r2, r0, #8
 1247 002a 8360     		str	r3, [r0, #8]
 549:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 1248              		.loc 1 549 9 is_stmt 1 view .LVU441
 1249              	.LVL77:
 1250              	.L99:
 550:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(CAN_MAILBOX2 == mailbox_number) {
 1251              		.loc 1 550 9 discriminator 1 view .LVU442
 549:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 1252              		.loc 1 549 14 discriminator 1 view .LVU443
 549:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 1253              		.loc 1 549 34 is_stmt 0 discriminator 1 view .LVU444
 1254 002c 1368     		ldr	r3, [r2]
 549:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 1255              		.loc 1 549 14 discriminator 1 view .LVU445
 1256 002e 1904     		lsls	r1, r3, #16
 1257 0030 FCD4     		bmi	.L99
 1258 0032 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 36


 1259              	.LVL78:
 1260              	.L105:
 552:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 1261              		.loc 1 552 9 is_stmt 1 view .LVU446
 552:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 1262              		.loc 1 552 31 is_stmt 0 view .LVU447
 1263 0034 8368     		ldr	r3, [r0, #8]
 1264 0036 43F40003 		orr	r3, r3, #8388608
 1265 003a 00F10802 		add	r2, r0, #8
 1266 003e 8360     		str	r3, [r0, #8]
 553:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 1267              		.loc 1 553 9 is_stmt 1 view .LVU448
 1268              	.L100:
 554:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 1269              		.loc 1 554 9 discriminator 1 view .LVU449
 553:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 1270              		.loc 1 553 14 discriminator 1 view .LVU450
 553:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 1271              		.loc 1 553 34 is_stmt 0 discriminator 1 view .LVU451
 1272 0040 1368     		ldr	r3, [r2]
 553:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 1273              		.loc 1 553 14 discriminator 1 view .LVU452
 1274 0042 1B02     		lsls	r3, r3, #8
 1275 0044 FCD4     		bmi	.L100
 1276              		.loc 1 558 1 view .LVU453
 1277 0046 7047     		bx	lr
 1278              		.cfi_endproc
 1279              	.LFE127:
 1281              		.section	.text.can_message_receive,"ax",%progbits
 1282              		.align	1
 1283              		.p2align 2,,3
 1284              		.global	can_message_receive
 1285              		.syntax unified
 1286              		.thumb
 1287              		.thumb_func
 1289              	can_message_receive:
 1290              	.LVL79:
 1291              	.LFB128:
 559:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 560:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 561:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      CAN receive message
 562:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 563:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 564:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  fifo_number
 565:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FIFOx(x=0,1)
 566:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] receive_message: struct for CAN receive message
 567:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        rx_sfid: 0x00000000 - 0x000007FF
 568:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        rx_efid: 0x00000000 - 0x1FFFFFFF
 569:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        rx_ff: CAN_FF_STANDARD, CAN_FF_EXTENDED
 570:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        rx_ft: CAN_FT_DATA, CAN_FT_REMOTE
 571:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        rx_dlen: 0 - 8
 572:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        rx_data[]: 0x00 - 0xFF
 573:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        rx_fi: 0 - 27
 574:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
 575:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 576:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_message_receive(uint32_t can_periph, uint8_t fifo_number, can_receive_message_struct *rece
 577:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 37


 1292              		.loc 1 577 1 is_stmt 1 view -0
 1293              		.cfi_startproc
 1294              		@ args = 0, pretend = 0, frame = 0
 1295              		@ frame_needed = 0, uses_anonymous_args = 0
 1296              		@ link register save eliminated.
 578:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* get the frame format */
 579:lib/GD32F4xx/Source/gd32f4xx_can.c ****     receive_message->rx_ff = (uint8_t)(CAN_RFIFOMI_FF & CAN_RFIFOMI(can_periph, fifo_number));
 1297              		.loc 1 579 5 view .LVU455
 1298              		.loc 1 579 57 is_stmt 0 view .LVU456
 1299 0000 00EB0113 		add	r3, r0, r1, lsl #4
 577:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* get the frame format */
 1300              		.loc 1 577 1 view .LVU457
 1301 0004 10B4     		push	{r4}
 1302              	.LCFI9:
 1303              		.cfi_def_cfa_offset 4
 1304              		.cfi_offset 4, -4
 1305              		.loc 1 579 57 view .LVU458
 1306 0006 D3F8B041 		ldr	r4, [r3, #432]
 1307              		.loc 1 579 30 view .LVU459
 1308 000a 04F00404 		and	r4, r4, #4
 1309              		.loc 1 579 28 view .LVU460
 1310 000e 1472     		strb	r4, [r2, #8]
 580:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_FF_STANDARD == receive_message->rx_ff) {
 1311              		.loc 1 580 5 is_stmt 1 view .LVU461
 1312              		.loc 1 580 7 is_stmt 0 view .LVU462
 1313 0010 B4BB     		cbnz	r4, .L107
 581:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* get standard identifier */
 582:lib/GD32F4xx/Source/gd32f4xx_can.c ****         receive_message->rx_sfid = (uint32_t)(GET_RFIFOMI_SFID(CAN_RFIFOMI(can_periph, fifo_number)
 1314              		.loc 1 582 9 is_stmt 1 view .LVU463
 1315              		.loc 1 582 47 is_stmt 0 view .LVU464
 1316 0012 D3F8B041 		ldr	r4, [r3, #432]
 1317              		.loc 1 582 36 view .LVU465
 1318 0016 640D     		lsrs	r4, r4, #21
 1319              		.loc 1 582 34 view .LVU466
 1320 0018 1460     		str	r4, [r2]
 1321              	.L108:
 583:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 584:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* get extended identifier */
 585:lib/GD32F4xx/Source/gd32f4xx_can.c ****         receive_message->rx_efid = (uint32_t)(GET_RFIFOMI_EFID(CAN_RFIFOMI(can_periph, fifo_number)
 586:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 587:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 588:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* get frame type */
 589:lib/GD32F4xx/Source/gd32f4xx_can.c ****     receive_message->rx_ft = (uint8_t)(CAN_RFIFOMI_FT & CAN_RFIFOMI(can_periph, fifo_number));
 1322              		.loc 1 589 5 is_stmt 1 view .LVU467
 1323              		.loc 1 589 57 is_stmt 0 view .LVU468
 1324 001a D3F8B041 		ldr	r4, [r3, #432]
 1325              		.loc 1 589 30 view .LVU469
 1326 001e 04F00204 		and	r4, r4, #2
 1327              		.loc 1 589 28 view .LVU470
 1328 0022 5472     		strb	r4, [r2, #9]
 590:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* filtering index */
 591:lib/GD32F4xx/Source/gd32f4xx_can.c ****     receive_message->rx_fi = (uint8_t)(GET_RFIFOMP_FI(CAN_RFIFOMP(can_periph, fifo_number)));
 1329              		.loc 1 591 5 is_stmt 1 view .LVU471
 1330              		.loc 1 591 40 is_stmt 0 view .LVU472
 1331 0024 D3F8B441 		ldr	r4, [r3, #436]
 1332 0028 240A     		lsrs	r4, r4, #8
 1333              		.loc 1 591 30 view .LVU473
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 38


 1334 002a D474     		strb	r4, [r2, #19]
 592:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* get receive data length */
 593:lib/GD32F4xx/Source/gd32f4xx_can.c ****     receive_message->rx_dlen = (uint8_t)(GET_RFIFOMP_DLENC(CAN_RFIFOMP(can_periph, fifo_number)));
 1335              		.loc 1 593 5 is_stmt 1 view .LVU474
 1336              		.loc 1 593 42 is_stmt 0 view .LVU475
 1337 002c D3F8B441 		ldr	r4, [r3, #436]
 1338              		.loc 1 593 32 view .LVU476
 1339 0030 04F00F04 		and	r4, r4, #15
 1340              		.loc 1 593 30 view .LVU477
 1341 0034 9472     		strb	r4, [r2, #10]
 594:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 595:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* receive data */
 596:lib/GD32F4xx/Source/gd32f4xx_can.c ****     receive_message -> rx_data[0] = (uint8_t)(GET_RFIFOMDATA0_DB0(CAN_RFIFOMDATA0(can_periph, fifo_
 1342              		.loc 1 596 5 is_stmt 1 view .LVU478
 1343              		.loc 1 596 47 is_stmt 0 view .LVU479
 1344 0036 D3F8B841 		ldr	r4, [r3, #440]
 1345              		.loc 1 596 37 view .LVU480
 1346 003a D472     		strb	r4, [r2, #11]
 597:lib/GD32F4xx/Source/gd32f4xx_can.c ****     receive_message -> rx_data[1] = (uint8_t)(GET_RFIFOMDATA0_DB1(CAN_RFIFOMDATA0(can_periph, fifo_
 1347              		.loc 1 597 5 is_stmt 1 view .LVU481
 1348              		.loc 1 597 47 is_stmt 0 view .LVU482
 1349 003c D3F8B841 		ldr	r4, [r3, #440]
 1350 0040 240A     		lsrs	r4, r4, #8
 1351              		.loc 1 597 37 view .LVU483
 1352 0042 1473     		strb	r4, [r2, #12]
 598:lib/GD32F4xx/Source/gd32f4xx_can.c ****     receive_message -> rx_data[2] = (uint8_t)(GET_RFIFOMDATA0_DB2(CAN_RFIFOMDATA0(can_periph, fifo_
 1353              		.loc 1 598 5 is_stmt 1 view .LVU484
 1354              		.loc 1 598 47 is_stmt 0 view .LVU485
 1355 0044 D3F8B841 		ldr	r4, [r3, #440]
 1356 0048 240C     		lsrs	r4, r4, #16
 1357              		.loc 1 598 37 view .LVU486
 1358 004a 5473     		strb	r4, [r2, #13]
 599:lib/GD32F4xx/Source/gd32f4xx_can.c ****     receive_message -> rx_data[3] = (uint8_t)(GET_RFIFOMDATA0_DB3(CAN_RFIFOMDATA0(can_periph, fifo_
 1359              		.loc 1 599 5 is_stmt 1 view .LVU487
 1360              		.loc 1 599 47 is_stmt 0 view .LVU488
 1361 004c D3F8B841 		ldr	r4, [r3, #440]
 1362 0050 240E     		lsrs	r4, r4, #24
 1363              		.loc 1 599 37 view .LVU489
 1364 0052 9473     		strb	r4, [r2, #14]
 600:lib/GD32F4xx/Source/gd32f4xx_can.c ****     receive_message -> rx_data[4] = (uint8_t)(GET_RFIFOMDATA1_DB4(CAN_RFIFOMDATA1(can_periph, fifo_
 1365              		.loc 1 600 5 is_stmt 1 view .LVU490
 1366              		.loc 1 600 47 is_stmt 0 view .LVU491
 1367 0054 D3F8BC41 		ldr	r4, [r3, #444]
 1368              		.loc 1 600 37 view .LVU492
 1369 0058 D473     		strb	r4, [r2, #15]
 601:lib/GD32F4xx/Source/gd32f4xx_can.c ****     receive_message -> rx_data[5] = (uint8_t)(GET_RFIFOMDATA1_DB5(CAN_RFIFOMDATA1(can_periph, fifo_
 1370              		.loc 1 601 5 is_stmt 1 view .LVU493
 1371              		.loc 1 601 47 is_stmt 0 view .LVU494
 1372 005a D3F8BC41 		ldr	r4, [r3, #444]
 1373 005e 240A     		lsrs	r4, r4, #8
 1374              		.loc 1 601 37 view .LVU495
 1375 0060 1474     		strb	r4, [r2, #16]
 602:lib/GD32F4xx/Source/gd32f4xx_can.c ****     receive_message -> rx_data[6] = (uint8_t)(GET_RFIFOMDATA1_DB6(CAN_RFIFOMDATA1(can_periph, fifo_
 1376              		.loc 1 602 5 is_stmt 1 view .LVU496
 1377              		.loc 1 602 47 is_stmt 0 view .LVU497
 1378 0062 D3F8BC41 		ldr	r4, [r3, #444]
 1379 0066 240C     		lsrs	r4, r4, #16
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 39


 1380              		.loc 1 602 37 view .LVU498
 1381 0068 5474     		strb	r4, [r2, #17]
 603:lib/GD32F4xx/Source/gd32f4xx_can.c ****     receive_message -> rx_data[7] = (uint8_t)(GET_RFIFOMDATA1_DB7(CAN_RFIFOMDATA1(can_periph, fifo_
 1382              		.loc 1 603 5 is_stmt 1 view .LVU499
 1383              		.loc 1 603 47 is_stmt 0 view .LVU500
 1384 006a D3F8BC31 		ldr	r3, [r3, #444]
 1385 006e 1B0E     		lsrs	r3, r3, #24
 1386              		.loc 1 603 37 view .LVU501
 1387 0070 9374     		strb	r3, [r2, #18]
 604:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 605:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* release FIFO */
 606:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_FIFO0 == fifo_number) {
 1388              		.loc 1 606 5 is_stmt 1 view .LVU502
 1389              		.loc 1 606 7 is_stmt 0 view .LVU503
 1390 0072 51B9     		cbnz	r1, .L109
 607:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
 1391              		.loc 1 607 9 is_stmt 1 view .LVU504
 1392              		.loc 1 607 32 is_stmt 0 view .LVU505
 1393 0074 C368     		ldr	r3, [r0, #12]
 608:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 609:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 610:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 611:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1394              		.loc 1 611 1 view .LVU506
 1395 0076 10BC     		pop	{r4}
 1396              	.LCFI10:
 1397              		.cfi_remember_state
 1398              		.cfi_restore 4
 1399              		.cfi_def_cfa_offset 0
 607:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
 1400              		.loc 1 607 32 view .LVU507
 1401 0078 43F02003 		orr	r3, r3, #32
 1402 007c C360     		str	r3, [r0, #12]
 1403              		.loc 1 611 1 view .LVU508
 1404 007e 7047     		bx	lr
 1405              	.L107:
 1406              	.LCFI11:
 1407              		.cfi_restore_state
 585:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 1408              		.loc 1 585 9 is_stmt 1 view .LVU509
 585:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 1409              		.loc 1 585 47 is_stmt 0 view .LVU510
 1410 0080 D3F8B041 		ldr	r4, [r3, #432]
 585:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 1411              		.loc 1 585 36 view .LVU511
 1412 0084 E408     		lsrs	r4, r4, #3
 585:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 1413              		.loc 1 585 34 view .LVU512
 1414 0086 5460     		str	r4, [r2, #4]
 1415 0088 C7E7     		b	.L108
 1416              	.L109:
 609:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 1417              		.loc 1 609 9 is_stmt 1 view .LVU513
 609:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 1418              		.loc 1 609 32 is_stmt 0 view .LVU514
 1419 008a 0369     		ldr	r3, [r0, #16]
 1420              		.loc 1 611 1 view .LVU515
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 40


 1421 008c 10BC     		pop	{r4}
 1422              	.LCFI12:
 1423              		.cfi_restore 4
 1424              		.cfi_def_cfa_offset 0
 609:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 1425              		.loc 1 609 32 view .LVU516
 1426 008e 43F02003 		orr	r3, r3, #32
 1427 0092 0361     		str	r3, [r0, #16]
 1428              		.loc 1 611 1 view .LVU517
 1429 0094 7047     		bx	lr
 1430              		.cfi_endproc
 1431              	.LFE128:
 1433 0096 00BF     		.section	.text.can_fifo_release,"ax",%progbits
 1434              		.align	1
 1435              		.p2align 2,,3
 1436              		.global	can_fifo_release
 1437              		.syntax unified
 1438              		.thumb
 1439              		.thumb_func
 1441              	can_fifo_release:
 1442              	.LVL80:
 1443              	.LFB129:
 612:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 613:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 614:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      release FIFO
 615:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 616:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 617:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  fifo_number
 618:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 619:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FIFOx(x=0,1)
 620:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 621:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
 622:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 623:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_fifo_release(uint32_t can_periph, uint8_t fifo_number)
 624:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1444              		.loc 1 624 1 is_stmt 1 view -0
 1445              		.cfi_startproc
 1446              		@ args = 0, pretend = 0, frame = 0
 1447              		@ frame_needed = 0, uses_anonymous_args = 0
 1448              		@ link register save eliminated.
 625:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_FIFO0 == fifo_number) {
 1449              		.loc 1 625 5 view .LVU519
 1450              		.loc 1 625 7 is_stmt 0 view .LVU520
 1451 0000 21B9     		cbnz	r1, .L113
 626:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
 1452              		.loc 1 626 9 is_stmt 1 view .LVU521
 1453              		.loc 1 626 32 is_stmt 0 view .LVU522
 1454 0002 C368     		ldr	r3, [r0, #12]
 1455 0004 43F02003 		orr	r3, r3, #32
 1456 0008 C360     		str	r3, [r0, #12]
 1457 000a 7047     		bx	lr
 1458              	.L113:
 627:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(CAN_FIFO1 == fifo_number) {
 1459              		.loc 1 627 12 is_stmt 1 view .LVU523
 1460              		.loc 1 627 14 is_stmt 0 view .LVU524
 1461 000c 0129     		cmp	r1, #1
 1462 000e 00D0     		beq	.L118
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 41


 1463              	.L115:
 628:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 629:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 630:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* illegal parameters */
 631:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_ERROR_HANDLE("CAN FIFO NUM is invalid \r\n");
 1464              		.loc 1 631 9 is_stmt 1 discriminator 1 view .LVU525
 1465              		.loc 1 631 9 discriminator 1 view .LVU526
 1466              		.loc 1 631 9 discriminator 1 view .LVU527
 1467              		.loc 1 631 9 discriminator 1 view .LVU528
 1468              		.loc 1 631 9 discriminator 1 view .LVU529
 1469              		.loc 1 631 9 discriminator 1 view .LVU530
 1470 0010 FEE7     		b	.L115
 1471              	.L118:
 628:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 1472              		.loc 1 628 9 view .LVU531
 628:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 1473              		.loc 1 628 32 is_stmt 0 view .LVU532
 1474 0012 0369     		ldr	r3, [r0, #16]
 1475 0014 43F02003 		orr	r3, r3, #32
 1476 0018 0361     		str	r3, [r0, #16]
 632:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 633:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1477              		.loc 1 633 1 view .LVU533
 1478 001a 7047     		bx	lr
 1479              		.cfi_endproc
 1480              	.LFE129:
 1482              		.section	.text.can_receive_message_length_get,"ax",%progbits
 1483              		.align	1
 1484              		.p2align 2,,3
 1485              		.global	can_receive_message_length_get
 1486              		.syntax unified
 1487              		.thumb
 1488              		.thumb_func
 1490              	can_receive_message_length_get:
 1491              	.LVL81:
 1492              	.LFB130:
 634:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 635:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 636:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      CAN receive message length
 637:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 638:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 639:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  fifo_number
 640:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 641:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FIFOx(x=0,1)
 642:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 643:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     message length
 644:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 645:lib/GD32F4xx/Source/gd32f4xx_can.c **** uint8_t can_receive_message_length_get(uint32_t can_periph, uint8_t fifo_number)
 646:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1493              		.loc 1 646 1 is_stmt 1 view -0
 1494              		.cfi_startproc
 1495              		@ args = 0, pretend = 0, frame = 0
 1496              		@ frame_needed = 0, uses_anonymous_args = 0
 1497              		@ link register save eliminated.
 647:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint8_t val = 0U;
 1498              		.loc 1 647 5 view .LVU535
 648:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 42


 649:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_FIFO0 == fifo_number) {
 1499              		.loc 1 649 5 view .LVU536
 1500              		.loc 1 649 7 is_stmt 0 view .LVU537
 1501 0000 19B9     		cbnz	r1, .L120
 650:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* FIFO0 */
 651:lib/GD32F4xx/Source/gd32f4xx_can.c ****         val = (uint8_t)(CAN_RFIFO0(can_periph) & CAN_RFIF_RFL_MASK);
 1502              		.loc 1 651 9 is_stmt 1 view .LVU538
 1503              		.loc 1 651 25 is_stmt 0 view .LVU539
 1504 0002 C068     		ldr	r0, [r0, #12]
 1505              	.LVL82:
 1506              		.loc 1 651 13 view .LVU540
 1507 0004 00F00300 		and	r0, r0, #3
 1508              	.LVL83:
 1509              		.loc 1 651 13 view .LVU541
 1510 0008 7047     		bx	lr
 1511              	.LVL84:
 1512              	.L120:
 1513              	.LBB10:
 1514              	.LBI10:
 645:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1515              		.loc 1 645 9 is_stmt 1 view .LVU542
 1516              	.LBB11:
 652:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(CAN_FIFO1 == fifo_number) {
 1517              		.loc 1 652 12 view .LVU543
 653:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* FIFO1 */
 654:lib/GD32F4xx/Source/gd32f4xx_can.c ****         val = (uint8_t)(CAN_RFIFO1(can_periph) & CAN_RFIF_RFL_MASK);
 1518              		.loc 1 654 9 view .LVU544
 652:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(CAN_FIFO1 == fifo_number) {
 1519              		.loc 1 652 14 is_stmt 0 view .LVU545
 1520 000a 0129     		cmp	r1, #1
 1521              		.loc 1 654 25 view .LVU546
 1522 000c 06BF     		itte	eq
 1523 000e 0069     		ldreq	r0, [r0, #16]
 1524              	.LVL85:
 1525              		.loc 1 654 13 view .LVU547
 1526 0010 00F00300 		andeq	r0, r0, #3
 1527              	.LVL86:
 647:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 1528              		.loc 1 647 13 view .LVU548
 1529 0014 0020     		movne	r0, #0
 1530              	.LVL87:
 647:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 1531              		.loc 1 647 13 view .LVU549
 1532              	.LBE11:
 1533              	.LBE10:
 655:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 656:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* illegal parameters */
 657:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 1534              		.loc 1 657 5 is_stmt 1 view .LVU550
 658:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return val;
 1535              		.loc 1 658 5 view .LVU551
 659:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1536              		.loc 1 659 1 is_stmt 0 view .LVU552
 1537 0016 7047     		bx	lr
 1538              		.cfi_endproc
 1539              	.LFE130:
 1541              		.section	.text.can_working_mode_set,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 43


 1542              		.align	1
 1543              		.p2align 2,,3
 1544              		.global	can_working_mode_set
 1545              		.syntax unified
 1546              		.thumb
 1547              		.thumb_func
 1549              	can_working_mode_set:
 1550              	.LVL88:
 1551              	.LFB131:
 660:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 661:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 662:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      set CAN working mode
 663:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 664:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 665:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_working_mode
 666:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 667:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_MODE_INITIALIZE
 668:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_MODE_NORMAL
 669:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_MODE_SLEEP
 670:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 671:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 672:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 673:lib/GD32F4xx/Source/gd32f4xx_can.c **** ErrStatus can_working_mode_set(uint32_t can_periph, uint8_t working_mode)
 674:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1552              		.loc 1 674 1 is_stmt 1 view -0
 1553              		.cfi_startproc
 1554              		@ args = 0, pretend = 0, frame = 0
 1555              		@ frame_needed = 0, uses_anonymous_args = 0
 1556              		@ link register save eliminated.
 675:lib/GD32F4xx/Source/gd32f4xx_can.c ****     ErrStatus flag = ERROR;
 1557              		.loc 1 675 5 view .LVU554
 676:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* timeout for IWS or also for SLPWS bits */
 677:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 1558              		.loc 1 677 5 view .LVU555
 678:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 679:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(CAN_MODE_INITIALIZE == working_mode) {
 1559              		.loc 1 679 5 view .LVU556
 1560              		.loc 1 679 7 is_stmt 0 view .LVU557
 1561 0000 0129     		cmp	r1, #1
 1562 0002 1DD0     		beq	.L143
 680:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* disable sleep mode */
 681:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_CTL(can_periph) &= (~(uint32_t)CAN_CTL_SLPWMOD);
 682:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* set initialize mode */
 683:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_CTL(can_periph) |= (uint8_t)CAN_CTL_IWMOD;
 684:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 685:lib/GD32F4xx/Source/gd32f4xx_can.c ****         while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)) {
 686:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 687:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 688:lib/GD32F4xx/Source/gd32f4xx_can.c ****         if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) {
 689:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = ERROR;
 690:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
 691:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = SUCCESS;
 692:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 693:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(CAN_MODE_NORMAL == working_mode) {
 1563              		.loc 1 693 12 is_stmt 1 view .LVU558
 1564              		.loc 1 693 14 is_stmt 0 view .LVU559
 1565 0004 0229     		cmp	r1, #2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 44


 1566 0006 03D0     		beq	.L144
 694:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* enter normal mode */
 695:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_CTL(can_periph) &= ~(uint32_t)(CAN_CTL_SLPWMOD | CAN_CTL_IWMOD);
 696:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 697:lib/GD32F4xx/Source/gd32f4xx_can.c ****         while((0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))) && (0U != timeout)) 
 698:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 699:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 700:lib/GD32F4xx/Source/gd32f4xx_can.c ****         if(0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))) {
 701:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = ERROR;
 702:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
 703:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = SUCCESS;
 704:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 705:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(CAN_MODE_SLEEP == working_mode) {
 1567              		.loc 1 705 12 is_stmt 1 view .LVU560
 1568              		.loc 1 705 14 is_stmt 0 view .LVU561
 1569 0008 0429     		cmp	r1, #4
 1570 000a 32D0     		beq	.L145
 706:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* disable initialize mode */
 707:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_CTL(can_periph) &= (~(uint32_t)CAN_CTL_IWMOD);
 708:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* set sleep mode */
 709:lib/GD32F4xx/Source/gd32f4xx_can.c ****         CAN_CTL(can_periph) |= (uint8_t)CAN_CTL_SLPWMOD;
 710:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 711:lib/GD32F4xx/Source/gd32f4xx_can.c ****         while((CAN_STAT_SLPWS != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) && (0U != timeout)) {
 712:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 713:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 714:lib/GD32F4xx/Source/gd32f4xx_can.c ****         if(CAN_STAT_SLPWS != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) {
 715:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = ERROR;
 716:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
 717:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = SUCCESS;
 718:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 719:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 720:lib/GD32F4xx/Source/gd32f4xx_can.c ****         flag = ERROR;
 1571              		.loc 1 720 14 view .LVU562
 1572 000c 0020     		movs	r0, #0
 1573              	.LVL89:
 721:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 722:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return flag;
 1574              		.loc 1 722 5 is_stmt 1 view .LVU563
 723:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1575              		.loc 1 723 1 is_stmt 0 view .LVU564
 1576 000e 7047     		bx	lr
 1577              	.LVL90:
 1578              	.L144:
 695:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1579              		.loc 1 695 9 is_stmt 1 view .LVU565
 695:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1580              		.loc 1 695 29 is_stmt 0 view .LVU566
 1581 0010 0368     		ldr	r3, [r0]
 1582 0012 0146     		mov	r1, r0
 1583              	.LVL91:
 695:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1584              		.loc 1 695 29 view .LVU567
 1585 0014 23F00303 		bic	r3, r3, #3
 1586 0018 41F8043B 		str	r3, [r1], #4
 697:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1587              		.loc 1 697 9 is_stmt 1 view .LVU568
 697:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 45


 1588              		.loc 1 697 14 view .LVU569
 697:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1589              		.loc 1 697 23 is_stmt 0 view .LVU570
 1590 001c 4368     		ldr	r3, [r0, #4]
 697:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1591              		.loc 1 697 14 view .LVU571
 1592 001e 9B07     		lsls	r3, r3, #30
 1593 0020 07D0     		beq	.L129
 1594 0022 4FF6FF73 		movw	r3, #65535
 1595 0026 01E0     		b	.L130
 1596              	.LVL92:
 1597              	.L146:
 697:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1598              		.loc 1 697 80 discriminator 1 view .LVU572
 1599 0028 013B     		subs	r3, r3, #1
 1600 002a 02D0     		beq	.L129
 1601              	.L130:
 698:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 1602              		.loc 1 698 13 is_stmt 1 view .LVU573
 697:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1603              		.loc 1 697 14 view .LVU574
 697:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1604              		.loc 1 697 23 is_stmt 0 view .LVU575
 1605 002c 0A68     		ldr	r2, [r1]
 697:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1606              		.loc 1 697 14 view .LVU576
 1607 002e 9207     		lsls	r2, r2, #30
 1608 0030 FAD1     		bne	.L146
 1609              	.L129:
 700:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = ERROR;
 1610              		.loc 1 700 9 is_stmt 1 view .LVU577
 700:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = ERROR;
 1611              		.loc 1 700 19 is_stmt 0 view .LVU578
 1612 0032 4368     		ldr	r3, [r0, #4]
 700:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = ERROR;
 1613              		.loc 1 700 11 view .LVU579
 1614 0034 13F0030F 		tst	r3, #3
 715:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
 1615              		.loc 1 715 18 view .LVU580
 1616 0038 0CBF     		ite	eq
 1617 003a 0120     		moveq	r0, #1
 1618              	.LVL93:
 715:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
 1619              		.loc 1 715 18 view .LVU581
 1620 003c 0020     		movne	r0, #0
 1621 003e 7047     		bx	lr
 1622              	.LVL94:
 1623              	.L143:
 681:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* set initialize mode */
 1624              		.loc 1 681 9 is_stmt 1 view .LVU582
 681:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* set initialize mode */
 1625              		.loc 1 681 29 is_stmt 0 view .LVU583
 1626 0040 0368     		ldr	r3, [r0]
 1627 0042 23F00203 		bic	r3, r3, #2
 1628 0046 0360     		str	r3, [r0]
 683:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1629              		.loc 1 683 9 is_stmt 1 view .LVU584
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 46


 683:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1630              		.loc 1 683 29 is_stmt 0 view .LVU585
 1631 0048 0368     		ldr	r3, [r0]
 1632 004a 0146     		mov	r1, r0
 1633              	.LVL95:
 683:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1634              		.loc 1 683 29 view .LVU586
 1635 004c 43F00103 		orr	r3, r3, #1
 1636 0050 41F8043B 		str	r3, [r1], #4
 685:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1637              		.loc 1 685 9 is_stmt 1 view .LVU587
 685:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1638              		.loc 1 685 14 view .LVU588
 685:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1639              		.loc 1 685 33 is_stmt 0 view .LVU589
 1640 0054 4368     		ldr	r3, [r0, #4]
 685:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1641              		.loc 1 685 14 view .LVU590
 1642 0056 DB07     		lsls	r3, r3, #31
 1643 0058 07D4     		bmi	.L125
 1644 005a 4FF6FF73 		movw	r3, #65535
 1645 005e 01E0     		b	.L126
 1646              	.LVL96:
 1647              	.L147:
 685:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1648              		.loc 1 685 71 discriminator 1 view .LVU591
 1649 0060 013B     		subs	r3, r3, #1
 1650 0062 02D0     		beq	.L125
 1651              	.L126:
 686:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 1652              		.loc 1 686 13 is_stmt 1 view .LVU592
 685:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1653              		.loc 1 685 14 view .LVU593
 685:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1654              		.loc 1 685 33 is_stmt 0 view .LVU594
 1655 0064 0A68     		ldr	r2, [r1]
 685:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1656              		.loc 1 685 14 view .LVU595
 1657 0066 D207     		lsls	r2, r2, #31
 1658 0068 FAD5     		bpl	.L147
 1659              	.L125:
 688:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = ERROR;
 1660              		.loc 1 688 9 is_stmt 1 view .LVU596
 688:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = ERROR;
 1661              		.loc 1 688 29 is_stmt 0 view .LVU597
 1662 006a 4068     		ldr	r0, [r0, #4]
 1663              	.LVL97:
 688:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = ERROR;
 1664              		.loc 1 688 11 view .LVU598
 1665 006c 00F00100 		and	r0, r0, #1
 1666 0070 7047     		bx	lr
 1667              	.LVL98:
 1668              	.L145:
 707:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* set sleep mode */
 1669              		.loc 1 707 9 is_stmt 1 view .LVU599
 707:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* set sleep mode */
 1670              		.loc 1 707 29 is_stmt 0 view .LVU600
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 47


 1671 0072 0368     		ldr	r3, [r0]
 1672 0074 23F00103 		bic	r3, r3, #1
 1673 0078 0360     		str	r3, [r0]
 709:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1674              		.loc 1 709 9 is_stmt 1 view .LVU601
 709:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1675              		.loc 1 709 29 is_stmt 0 view .LVU602
 1676 007a 0368     		ldr	r3, [r0]
 1677 007c 0146     		mov	r1, r0
 1678              	.LVL99:
 709:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* wait the acknowledge */
 1679              		.loc 1 709 29 view .LVU603
 1680 007e 43F00203 		orr	r3, r3, #2
 1681 0082 41F8043B 		str	r3, [r1], #4
 711:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1682              		.loc 1 711 9 is_stmt 1 view .LVU604
 711:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1683              		.loc 1 711 14 view .LVU605
 711:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1684              		.loc 1 711 35 is_stmt 0 view .LVU606
 1685 0086 4368     		ldr	r3, [r0, #4]
 711:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1686              		.loc 1 711 14 view .LVU607
 1687 0088 9B07     		lsls	r3, r3, #30
 1688 008a 07D4     		bmi	.L131
 1689 008c 4FF6FF73 		movw	r3, #65535
 1690 0090 01E0     		b	.L132
 1691              	.LVL100:
 1692              	.L148:
 711:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1693              		.loc 1 711 75 discriminator 1 view .LVU608
 1694 0092 013B     		subs	r3, r3, #1
 1695 0094 02D0     		beq	.L131
 1696              	.L132:
 712:lib/GD32F4xx/Source/gd32f4xx_can.c ****         }
 1697              		.loc 1 712 13 is_stmt 1 view .LVU609
 711:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1698              		.loc 1 711 14 view .LVU610
 711:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1699              		.loc 1 711 35 is_stmt 0 view .LVU611
 1700 0096 0A68     		ldr	r2, [r1]
 711:lib/GD32F4xx/Source/gd32f4xx_can.c ****             timeout--;
 1701              		.loc 1 711 14 view .LVU612
 1702 0098 9207     		lsls	r2, r2, #30
 1703 009a FAD5     		bpl	.L148
 1704              	.L131:
 714:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = ERROR;
 1705              		.loc 1 714 9 is_stmt 1 view .LVU613
 714:lib/GD32F4xx/Source/gd32f4xx_can.c ****             flag = ERROR;
 1706              		.loc 1 714 31 is_stmt 0 view .LVU614
 1707 009c 4068     		ldr	r0, [r0, #4]
 1708              	.LVL101:
 715:lib/GD32F4xx/Source/gd32f4xx_can.c ****         } else {
 1709              		.loc 1 715 18 view .LVU615
 1710 009e C0F34000 		ubfx	r0, r0, #1, #1
 1711 00a2 7047     		bx	lr
 1712              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 48


 1713              	.LFE131:
 1715              		.section	.text.can_wakeup,"ax",%progbits
 1716              		.align	1
 1717              		.p2align 2,,3
 1718              		.global	can_wakeup
 1719              		.syntax unified
 1720              		.thumb
 1721              		.thumb_func
 1723              	can_wakeup:
 1724              	.LVL102:
 1725              	.LFB132:
 724:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 725:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 726:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      wake up CAN
 727:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 728:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 729:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 730:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 731:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 732:lib/GD32F4xx/Source/gd32f4xx_can.c **** ErrStatus can_wakeup(uint32_t can_periph)
 733:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1726              		.loc 1 733 1 is_stmt 1 view -0
 1727              		.cfi_startproc
 1728              		@ args = 0, pretend = 0, frame = 0
 1729              		@ frame_needed = 0, uses_anonymous_args = 0
 1730              		@ link register save eliminated.
 734:lib/GD32F4xx/Source/gd32f4xx_can.c ****     ErrStatus flag = ERROR;
 1731              		.loc 1 734 5 view .LVU617
 735:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 1732              		.loc 1 735 5 view .LVU618
 736:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 737:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* wakeup */
 738:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_SLPWMOD;
 1733              		.loc 1 738 5 view .LVU619
 1734              		.loc 1 738 25 is_stmt 0 view .LVU620
 1735 0000 0368     		ldr	r3, [r0]
 1736 0002 0146     		mov	r1, r0
 1737 0004 23F00203 		bic	r3, r3, #2
 1738 0008 41F8043B 		str	r3, [r1], #4
 739:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 740:lib/GD32F4xx/Source/gd32f4xx_can.c ****     while((0U != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) && (0x00U != timeout)) {
 1739              		.loc 1 740 5 is_stmt 1 view .LVU621
 1740              		.loc 1 740 10 view .LVU622
 1741              		.loc 1 740 19 is_stmt 0 view .LVU623
 1742 000c 4368     		ldr	r3, [r0, #4]
 1743              		.loc 1 740 10 view .LVU624
 1744 000e 9B07     		lsls	r3, r3, #30
 1745 0010 07D5     		bpl	.L150
 1746 0012 4FF6FF73 		movw	r3, #65535
 1747 0016 01E0     		b	.L151
 1748              	.LVL103:
 1749              	.L159:
 1750              		.loc 1 740 59 discriminator 1 view .LVU625
 1751 0018 013B     		subs	r3, r3, #1
 1752 001a 02D0     		beq	.L150
 1753              	.L151:
 741:lib/GD32F4xx/Source/gd32f4xx_can.c ****         timeout--;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 49


 1754              		.loc 1 741 9 is_stmt 1 view .LVU626
 740:lib/GD32F4xx/Source/gd32f4xx_can.c ****         timeout--;
 1755              		.loc 1 740 10 view .LVU627
 740:lib/GD32F4xx/Source/gd32f4xx_can.c ****         timeout--;
 1756              		.loc 1 740 19 is_stmt 0 view .LVU628
 1757 001c 0A68     		ldr	r2, [r1]
 740:lib/GD32F4xx/Source/gd32f4xx_can.c ****         timeout--;
 1758              		.loc 1 740 10 view .LVU629
 1759 001e 9207     		lsls	r2, r2, #30
 1760 0020 FAD4     		bmi	.L159
 1761              	.L150:
 742:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 743:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* check state */
 744:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(0U != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) {
 1762              		.loc 1 744 5 is_stmt 1 view .LVU630
 1763              		.loc 1 744 15 is_stmt 0 view .LVU631
 1764 0022 4068     		ldr	r0, [r0, #4]
 1765              	.LVL104:
 745:lib/GD32F4xx/Source/gd32f4xx_can.c ****         flag = ERROR;
 746:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 747:lib/GD32F4xx/Source/gd32f4xx_can.c ****         flag = SUCCESS;
 748:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 749:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return flag;
 1766              		.loc 1 749 5 is_stmt 1 view .LVU632
 744:lib/GD32F4xx/Source/gd32f4xx_can.c ****         flag = ERROR;
 1767              		.loc 1 744 7 is_stmt 0 view .LVU633
 1768 0024 80F00200 		eor	r0, r0, #2
 1769              	.LVL105:
 750:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1770              		.loc 1 750 1 view .LVU634
 1771 0028 C0F34000 		ubfx	r0, r0, #1, #1
 1772              	.LVL106:
 1773              		.loc 1 750 1 view .LVU635
 1774 002c 7047     		bx	lr
 1775              		.cfi_endproc
 1776              	.LFE132:
 1778 002e 00BF     		.section	.text.can_error_get,"ax",%progbits
 1779              		.align	1
 1780              		.p2align 2,,3
 1781              		.global	can_error_get
 1782              		.syntax unified
 1783              		.thumb
 1784              		.thumb_func
 1786              	can_error_get:
 1787              	.LVL107:
 1788              	.LFB133:
 751:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 752:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 753:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      get CAN error type
 754:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 755:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 756:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 757:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     can_error_enum
 758:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_NONE: no error
 759:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_FILL: fill error
 760:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_FORMATE: format error
 761:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_ACK: ACK error
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 50


 762:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_BITRECESSIVE: bit recessive
 763:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_BITDOMINANTER: bit dominant error
 764:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_CRC: CRC error
 765:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_ERROR_SOFTWARECFG: software configure
 766:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 767:lib/GD32F4xx/Source/gd32f4xx_can.c **** can_error_enum can_error_get(uint32_t can_periph)
 768:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1789              		.loc 1 768 1 is_stmt 1 view -0
 1790              		.cfi_startproc
 1791              		@ args = 0, pretend = 0, frame = 0
 1792              		@ frame_needed = 0, uses_anonymous_args = 0
 1793              		@ link register save eliminated.
 769:lib/GD32F4xx/Source/gd32f4xx_can.c ****     can_error_enum error;
 1794              		.loc 1 769 5 view .LVU637
 770:lib/GD32F4xx/Source/gd32f4xx_can.c ****     error = CAN_ERROR_NONE;
 1795              		.loc 1 770 5 view .LVU638
 771:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 772:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* get error type */
 773:lib/GD32F4xx/Source/gd32f4xx_can.c ****     error = (can_error_enum)(GET_ERR_ERRN(CAN_ERR(can_periph)));
 1796              		.loc 1 773 5 view .LVU639
 1797              		.loc 1 773 30 is_stmt 0 view .LVU640
 1798 0000 8069     		ldr	r0, [r0, #24]
 1799              	.LVL108:
 774:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return error;
 1800              		.loc 1 774 5 is_stmt 1 view .LVU641
 775:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1801              		.loc 1 775 1 is_stmt 0 view .LVU642
 1802 0002 C0F30210 		ubfx	r0, r0, #4, #3
 1803              	.LVL109:
 1804              		.loc 1 775 1 view .LVU643
 1805 0006 7047     		bx	lr
 1806              		.cfi_endproc
 1807              	.LFE133:
 1809              		.section	.text.can_receive_error_number_get,"ax",%progbits
 1810              		.align	1
 1811              		.p2align 2,,3
 1812              		.global	can_receive_error_number_get
 1813              		.syntax unified
 1814              		.thumb
 1815              		.thumb_func
 1817              	can_receive_error_number_get:
 1818              	.LVL110:
 1819              	.LFB134:
 776:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 777:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 778:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      get CAN receive error number
 779:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 780:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 781:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 782:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     error number
 783:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 784:lib/GD32F4xx/Source/gd32f4xx_can.c **** uint8_t can_receive_error_number_get(uint32_t can_periph)
 785:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1820              		.loc 1 785 1 is_stmt 1 view -0
 1821              		.cfi_startproc
 1822              		@ args = 0, pretend = 0, frame = 0
 1823              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 51


 1824              		@ link register save eliminated.
 786:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint8_t val;
 1825              		.loc 1 786 5 view .LVU645
 787:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 788:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* get error count */
 789:lib/GD32F4xx/Source/gd32f4xx_can.c ****     val = (uint8_t)(GET_ERR_RECNT(CAN_ERR(can_periph)));
 1826              		.loc 1 789 5 view .LVU646
 1827              		.loc 1 789 21 is_stmt 0 view .LVU647
 1828 0000 8069     		ldr	r0, [r0, #24]
 1829              	.LVL111:
 790:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return val;
 1830              		.loc 1 790 5 is_stmt 1 view .LVU648
 791:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1831              		.loc 1 791 1 is_stmt 0 view .LVU649
 1832 0002 000E     		lsrs	r0, r0, #24
 1833              	.LVL112:
 1834              		.loc 1 791 1 view .LVU650
 1835 0004 7047     		bx	lr
 1836              		.cfi_endproc
 1837              	.LFE134:
 1839 0006 00BF     		.section	.text.can_transmit_error_number_get,"ax",%progbits
 1840              		.align	1
 1841              		.p2align 2,,3
 1842              		.global	can_transmit_error_number_get
 1843              		.syntax unified
 1844              		.thumb
 1845              		.thumb_func
 1847              	can_transmit_error_number_get:
 1848              	.LVL113:
 1849              	.LFB135:
 792:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 793:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 794:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      get CAN transmit error number
 795:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 796:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 797:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 798:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     error number
 799:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 800:lib/GD32F4xx/Source/gd32f4xx_can.c **** uint8_t can_transmit_error_number_get(uint32_t can_periph)
 801:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1850              		.loc 1 801 1 is_stmt 1 view -0
 1851              		.cfi_startproc
 1852              		@ args = 0, pretend = 0, frame = 0
 1853              		@ frame_needed = 0, uses_anonymous_args = 0
 1854              		@ link register save eliminated.
 802:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint8_t val;
 1855              		.loc 1 802 5 view .LVU652
 803:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 804:lib/GD32F4xx/Source/gd32f4xx_can.c ****     val = (uint8_t)(GET_ERR_TECNT(CAN_ERR(can_periph)));
 1856              		.loc 1 804 5 view .LVU653
 1857              		.loc 1 804 21 is_stmt 0 view .LVU654
 1858 0000 8069     		ldr	r0, [r0, #24]
 1859              	.LVL114:
 805:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return val;
 1860              		.loc 1 805 5 is_stmt 1 view .LVU655
 806:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1861              		.loc 1 806 1 is_stmt 0 view .LVU656
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 52


 1862 0002 C0F30740 		ubfx	r0, r0, #16, #8
 1863              	.LVL115:
 1864              		.loc 1 806 1 view .LVU657
 1865 0006 7047     		bx	lr
 1866              		.cfi_endproc
 1867              	.LFE135:
 1869              		.section	.text.can_flag_get,"ax",%progbits
 1870              		.align	1
 1871              		.p2align 2,,3
 1872              		.global	can_flag_get
 1873              		.syntax unified
 1874              		.thumb
 1875              		.thumb_func
 1877              	can_flag_get:
 1878              	.LVL116:
 1879              	.LFB136:
 807:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 808:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 809:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      get CAN flag state
 810:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 811:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 812:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  flag: CAN flags, refer to can_flag_enum
 813:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 814:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RXL: RX level
 815:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_LASTRX: last sample value of RX pin
 816:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RS: receiving state
 817:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TS: transmitting state
 818:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_SLPIF: status change flag of entering sleep working mode
 819:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_WUIF: status change flag of wakeup from sleep working mode
 820:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_ERRIF: error flag
 821:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_SLPWS: sleep working state
 822:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_IWS: initial working state
 823:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TMLS2: transmit mailbox 2 last sending in TX FIFO
 824:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TMLS1: transmit mailbox 1 last sending in TX FIFO
 825:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TMLS0: transmit mailbox 0 last sending in TX FIFO
 826:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TME2: transmit mailbox 2 empty
 827:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TME1: transmit mailbox 1 empty
 828:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_TME0: transmit mailbox 0 empty
 829:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTE2: mailbox 2 transmit error
 830:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTE1: mailbox 1 transmit error
 831:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTE0: mailbox 0 transmit error
 832:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MAL2: mailbox 2 arbitration lost
 833:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MAL1: mailbox 1 arbitration lost
 834:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MAL0: mailbox 0 arbitration lost
 835:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTFNERR2: mailbox 2 transmit finished with no error
 836:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTFNERR1: mailbox 1 transmit finished with no error
 837:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTFNERR0: mailbox 0 transmit finished with no error
 838:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTF2: mailbox 2 transmit finished
 839:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTF1: mailbox 1 transmit finished
 840:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTF0: mailbox 0 transmit finished
 841:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFO0: receive FIFO0 overfull
 842:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFF0: receive FIFO0 full
 843:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFO1: receive FIFO1 overfull
 844:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFF1: receive FIFO1 full
 845:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_BOERR: bus-off error
 846:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_PERR: passive error
 847:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_WERR: warning error
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 53


 848:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 849:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     FlagStatus: SET or RESET
 850:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 851:lib/GD32F4xx/Source/gd32f4xx_can.c **** FlagStatus can_flag_get(uint32_t can_periph, can_flag_enum flag)
 852:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1880              		.loc 1 852 1 is_stmt 1 view -0
 1881              		.cfi_startproc
 1882              		@ args = 0, pretend = 0, frame = 0
 1883              		@ frame_needed = 0, uses_anonymous_args = 0
 1884              		@ link register save eliminated.
 853:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* get flag and interrupt enable state */
 854:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(RESET != (CAN_REG_VAL(can_periph, flag) & BIT(CAN_BIT_POS(flag)))) {
 1885              		.loc 1 854 5 view .LVU659
 1886              		.loc 1 854 18 is_stmt 0 view .LVU660
 1887 0000 8B09     		lsrs	r3, r1, #6
 1888              		.loc 1 854 50 view .LVU661
 1889 0002 01F01F01 		and	r1, r1, #31
 1890              	.LVL117:
 1891              		.loc 1 854 18 view .LVU662
 1892 0006 1858     		ldr	r0, [r3, r0]
 1893              	.LVL118:
 1894              		.loc 1 854 14 view .LVU663
 1895 0008 C840     		lsrs	r0, r0, r1
 855:lib/GD32F4xx/Source/gd32f4xx_can.c ****         return SET;
 856:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 857:lib/GD32F4xx/Source/gd32f4xx_can.c ****         return RESET;
 858:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 859:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1896              		.loc 1 859 1 view .LVU664
 1897 000a 00F00100 		and	r0, r0, #1
 1898 000e 7047     		bx	lr
 1899              		.cfi_endproc
 1900              	.LFE136:
 1902              		.section	.text.can_flag_clear,"ax",%progbits
 1903              		.align	1
 1904              		.p2align 2,,3
 1905              		.global	can_flag_clear
 1906              		.syntax unified
 1907              		.thumb
 1908              		.thumb_func
 1910              	can_flag_clear:
 1911              	.LVL119:
 1912              	.LFB137:
 860:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 861:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 862:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      clear CAN flag state
 863:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 864:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 865:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  flag: CAN flags, refer to can_flag_enum
 866:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 867:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_SLPIF: status change flag of entering sleep working mode
 868:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_WUIF: status change flag of wakeup from sleep working mode
 869:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_ERRIF: error flag
 870:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTE2: mailbox 2 transmit error
 871:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTE1: mailbox 1 transmit error
 872:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTE0: mailbox 0 transmit error
 873:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MAL2: mailbox 2 arbitration lost
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 54


 874:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MAL1: mailbox 1 arbitration lost
 875:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MAL0: mailbox 0 arbitration lost
 876:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTFNERR2: mailbox 2 transmit finished with no error
 877:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTFNERR1: mailbox 1 transmit finished with no error
 878:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTFNERR0: mailbox 0 transmit finished with no error
 879:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTF2: mailbox 2 transmit finished
 880:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTF1: mailbox 1 transmit finished
 881:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_MTF0: mailbox 0 transmit finished
 882:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFO0: receive FIFO0 overfull
 883:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFF0: receive FIFO0 full
 884:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFO1: receive FIFO1 overfull
 885:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_FLAG_RFF1: receive FIFO1 full
 886:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 887:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
 888:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 889:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_flag_clear(uint32_t can_periph, can_flag_enum flag)
 890:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1913              		.loc 1 890 1 is_stmt 1 view -0
 1914              		.cfi_startproc
 1915              		@ args = 0, pretend = 0, frame = 0
 1916              		@ frame_needed = 0, uses_anonymous_args = 0
 1917              		@ link register save eliminated.
 891:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_REG_VAL(can_periph, flag) = BIT(CAN_BIT_POS(flag));
 1918              		.loc 1 891 5 view .LVU666
 1919 0000 8A09     		lsrs	r2, r1, #6
 1920              		.loc 1 891 37 is_stmt 0 view .LVU667
 1921 0002 0123     		movs	r3, #1
 1922 0004 01F01F01 		and	r1, r1, #31
 1923              	.LVL120:
 1924              		.loc 1 891 37 view .LVU668
 1925 0008 03FA01F1 		lsl	r1, r3, r1
 1926              		.loc 1 891 35 view .LVU669
 1927 000c 1150     		str	r1, [r2, r0]
 892:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1928              		.loc 1 892 1 view .LVU670
 1929 000e 7047     		bx	lr
 1930              		.cfi_endproc
 1931              	.LFE137:
 1933              		.section	.text.can_interrupt_enable,"ax",%progbits
 1934              		.align	1
 1935              		.p2align 2,,3
 1936              		.global	can_interrupt_enable
 1937              		.syntax unified
 1938              		.thumb
 1939              		.thumb_func
 1941              	can_interrupt_enable:
 1942              	.LVL121:
 1943              	.LFB138:
 893:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 894:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 895:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      enable CAN interrupt
 896:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 897:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 898:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  interrupt
 899:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 one or more parameters can be selected which are shown as below:
 900:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_TME: transmit mailbox empty interrupt enable
 901:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFNE0: receive FIFO0 not empty interrupt enable
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 55


 902:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFF0: receive FIFO0 full interrupt enable
 903:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFO0: receive FIFO0 overfull interrupt enable
 904:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFNE1: receive FIFO1 not empty interrupt enable
 905:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFF1: receive FIFO1 full interrupt enable
 906:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFO1: receive FIFO1 overfull interrupt enable
 907:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_WERR: warning error interrupt enable
 908:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_PERR: passive error interrupt enable
 909:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_BO: bus-off interrupt enable
 910:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_ERRN: error number interrupt enable
 911:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_ERR: error interrupt enable
 912:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_WAKEUP: wakeup interrupt enable
 913:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_SLPW: sleep working interrupt enable
 914:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 915:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
 916:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 917:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_interrupt_enable(uint32_t can_periph, uint32_t interrupt)
 918:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1944              		.loc 1 918 1 is_stmt 1 view -0
 1945              		.cfi_startproc
 1946              		@ args = 0, pretend = 0, frame = 0
 1947              		@ frame_needed = 0, uses_anonymous_args = 0
 1948              		@ link register save eliminated.
 919:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_INTEN(can_periph) |= interrupt;
 1949              		.loc 1 919 5 view .LVU672
 1950              		.loc 1 919 27 is_stmt 0 view .LVU673
 1951 0000 4369     		ldr	r3, [r0, #20]
 1952 0002 0B43     		orrs	r3, r3, r1
 1953 0004 4361     		str	r3, [r0, #20]
 920:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1954              		.loc 1 920 1 view .LVU674
 1955 0006 7047     		bx	lr
 1956              		.cfi_endproc
 1957              	.LFE138:
 1959              		.section	.text.can_interrupt_disable,"ax",%progbits
 1960              		.align	1
 1961              		.p2align 2,,3
 1962              		.global	can_interrupt_disable
 1963              		.syntax unified
 1964              		.thumb
 1965              		.thumb_func
 1967              	can_interrupt_disable:
 1968              	.LVL122:
 1969              	.LFB139:
 921:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 922:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 923:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      disable CAN interrupt
 924:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 925:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 926:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  interrupt
 927:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 one or more parameters can be selected which are shown as below:
 928:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_TME: transmit mailbox empty interrupt enable
 929:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFNE0: receive FIFO0 not empty interrupt enable
 930:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFF0: receive FIFO0 full interrupt enable
 931:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFO0: receive FIFO0 overfull interrupt enable
 932:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFNE1: receive FIFO1 not empty interrupt enable
 933:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFF1: receive FIFO1 full interrupt enable
 934:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_RFO1: receive FIFO1 overfull interrupt enable
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 56


 935:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_WERR: warning error interrupt enable
 936:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_PERR: passive error interrupt enable
 937:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_BO: bus-off interrupt enable
 938:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_ERRN: error number interrupt enable
 939:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_ERR: error interrupt enable
 940:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_WAKEUP: wakeup interrupt enable
 941:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_SLPW: sleep working interrupt enable
 942:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 943:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
 944:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 945:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_interrupt_disable(uint32_t can_periph, uint32_t interrupt)
 946:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1970              		.loc 1 946 1 is_stmt 1 view -0
 1971              		.cfi_startproc
 1972              		@ args = 0, pretend = 0, frame = 0
 1973              		@ frame_needed = 0, uses_anonymous_args = 0
 1974              		@ link register save eliminated.
 947:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_INTEN(can_periph) &= ~interrupt;
 1975              		.loc 1 947 5 view .LVU676
 1976              		.loc 1 947 27 is_stmt 0 view .LVU677
 1977 0000 4369     		ldr	r3, [r0, #20]
 1978 0002 23EA0103 		bic	r3, r3, r1
 1979 0006 4361     		str	r3, [r0, #20]
 948:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 1980              		.loc 1 948 1 view .LVU678
 1981 0008 7047     		bx	lr
 1982              		.cfi_endproc
 1983              	.LFE139:
 1985 000a 00BF     		.section	.text.can_interrupt_flag_get,"ax",%progbits
 1986              		.align	1
 1987              		.p2align 2,,3
 1988              		.global	can_interrupt_flag_get
 1989              		.syntax unified
 1990              		.thumb
 1991              		.thumb_func
 1993              	can_interrupt_flag_get:
 1994              	.LVL123:
 1995              	.LFB140:
 949:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 950:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
 951:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      get CAN interrupt flag state
 952:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
 953:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
 954:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  flag: CAN interrupt flags, refer to can_interrupt_flag_enum
 955:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
 956:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_SLPIF: status change interrupt flag of sleep working mode entering
 957:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_WUIF: status change interrupt flag of wakeup from sleep working mode
 958:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_ERRIF: error interrupt flag
 959:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_MTF2: mailbox 2 transmit finished interrupt flag
 960:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_MTF1: mailbox 1 transmit finished interrupt flag
 961:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_MTF0: mailbox 0 transmit finished interrupt flag
 962:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFO0: receive FIFO0 overfull interrupt flag
 963:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFF0: receive FIFO0 full interrupt flag
 964:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFL0: receive FIFO0 not empty interrupt flag
 965:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFO1: receive FIFO1 overfull interrupt flag
 966:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFF1: receive FIFO1 full interrupt flag
 967:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFL1: receive FIFO1 not empty interrupt flag
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 57


 968:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_ERRN: error number interrupt flag
 969:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_BOERR: bus-off error interrupt flag
 970:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_PERR: passive error interrupt flag
 971:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_WERR: warning error interrupt flag
 972:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
 973:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     FlagStatus: SET or RESET
 974:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
 975:lib/GD32F4xx/Source/gd32f4xx_can.c **** FlagStatus can_interrupt_flag_get(uint32_t can_periph, can_interrupt_flag_enum flag)
 976:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 1996              		.loc 1 976 1 is_stmt 1 view -0
 1997              		.cfi_startproc
 1998              		@ args = 0, pretend = 0, frame = 0
 1999              		@ frame_needed = 0, uses_anonymous_args = 0
 2000              		@ link register save eliminated.
 977:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint32_t ret1 = RESET;
 2001              		.loc 1 977 5 view .LVU680
 978:lib/GD32F4xx/Source/gd32f4xx_can.c ****     uint32_t ret2 = RESET;
 2002              		.loc 1 978 5 view .LVU681
 979:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 980:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* get the status of interrupt flag */
 981:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(flag == CAN_INT_FLAG_RFL0) {
 2003              		.loc 1 981 5 view .LVU682
 2004              		.loc 1 981 7 is_stmt 0 view .LVU683
 2005 0000 4CF28103 		movw	r3, #49281
 2006 0004 9942     		cmp	r1, r3
 2007 0006 1BD0     		beq	.L174
 982:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ret1 = can_receive_message_length_get(can_periph, CAN_FIFO0);
 983:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2008              		.loc 1 983 12 is_stmt 1 view .LVU684
 2009              		.loc 1 983 14 is_stmt 0 view .LVU685
 2010 0008 134B     		ldr	r3, .L177
 2011 000a 9942     		cmp	r1, r3
 2012 000c 20D0     		beq	.L175
 984:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ret1 = can_receive_message_length_get(can_periph, CAN_FIFO1);
 985:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2013              		.loc 1 985 12 is_stmt 1 view .LVU686
 2014              		.loc 1 985 14 is_stmt 0 view .LVU687
 2015 000e 134B     		ldr	r3, .L177+4
 2016 0010 9942     		cmp	r1, r3
 2017 0012 19D0     		beq	.L176
 986:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ret1 = can_error_get(can_periph);
 987:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 988:lib/GD32F4xx/Source/gd32f4xx_can.c ****         ret1 = CAN_REG_VALS(can_periph, flag) & BIT(CAN_BIT_POS0(flag));
 2018              		.loc 1 988 9 is_stmt 1 view .LVU688
 2019              		.loc 1 988 16 is_stmt 0 view .LVU689
 2020 0014 0A0B     		lsrs	r2, r1, #12
 2021              		.loc 1 988 49 view .LVU690
 2022 0016 C1F3841C 		ubfx	ip, r1, #6, #5
 2023              		.loc 1 988 16 view .LVU691
 2024 001a 1258     		ldr	r2, [r2, r0]
 2025              		.loc 1 988 49 view .LVU692
 2026 001c 0123     		movs	r3, #1
 2027 001e 03FA0CF3 		lsl	r3, r3, ip
 2028              		.loc 1 988 14 view .LVU693
 2029 0022 1340     		ands	r3, r3, r2
 2030              	.LVL124:
 2031              	.L169:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 58


 989:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 990:lib/GD32F4xx/Source/gd32f4xx_can.c ****     /* get the status of interrupt enable bit */
 991:lib/GD32F4xx/Source/gd32f4xx_can.c ****     ret2 = CAN_INTEN(can_periph) & BIT(CAN_BIT_POS1(flag));
 2032              		.loc 1 991 5 is_stmt 1 view .LVU694
 2033              		.loc 1 991 12 is_stmt 0 view .LVU695
 2034 0024 4269     		ldr	r2, [r0, #20]
 2035              	.LVL125:
 992:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(ret1 && ret2) {
 2036              		.loc 1 992 5 is_stmt 1 view .LVU696
 2037              		.loc 1 992 7 is_stmt 0 view .LVU697
 2038 0026 4BB1     		cbz	r3, .L173
 991:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(ret1 && ret2) {
 2039              		.loc 1 991 36 discriminator 1 view .LVU698
 2040 0028 0123     		movs	r3, #1
 2041              	.LVL126:
 991:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(ret1 && ret2) {
 2042              		.loc 1 991 36 discriminator 1 view .LVU699
 2043 002a 01F01F01 		and	r1, r1, #31
 2044              	.LVL127:
 991:lib/GD32F4xx/Source/gd32f4xx_can.c ****     if(ret1 && ret2) {
 2045              		.loc 1 991 36 discriminator 1 view .LVU700
 2046 002e 03FA01F1 		lsl	r1, r3, r1
 2047              	.LVL128:
 2048              		.loc 1 992 13 discriminator 1 view .LVU701
 2049 0032 1142     		tst	r1, r2
 993:lib/GD32F4xx/Source/gd32f4xx_can.c ****         return SET;
 994:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 995:lib/GD32F4xx/Source/gd32f4xx_can.c ****         return RESET;
 2050              		.loc 1 995 16 discriminator 1 view .LVU702
 2051 0034 14BF     		ite	ne
 2052 0036 1846     		movne	r0, r3
 2053              	.LVL129:
 2054              		.loc 1 995 16 discriminator 1 view .LVU703
 2055 0038 0020     		moveq	r0, #0
 2056 003a 7047     		bx	lr
 2057              	.LVL130:
 2058              	.L173:
 2059              		.loc 1 995 16 view .LVU704
 2060 003c 1846     		mov	r0, r3
 2061              	.LVL131:
 996:lib/GD32F4xx/Source/gd32f4xx_can.c ****     }
 997:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 2062              		.loc 1 997 1 view .LVU705
 2063 003e 7047     		bx	lr
 2064              	.LVL132:
 2065              	.L174:
 982:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2066              		.loc 1 982 9 is_stmt 1 view .LVU706
 2067              	.LBB20:
 2068              	.LBI20:
 645:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 2069              		.loc 1 645 9 view .LVU707
 2070              	.LBB21:
 647:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 2071              		.loc 1 647 5 view .LVU708
 649:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* FIFO0 */
 2072              		.loc 1 649 5 view .LVU709
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 59


 651:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(CAN_FIFO1 == fifo_number) {
 2073              		.loc 1 651 9 view .LVU710
 651:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(CAN_FIFO1 == fifo_number) {
 2074              		.loc 1 651 25 is_stmt 0 view .LVU711
 2075 0040 C368     		ldr	r3, [r0, #12]
 2076              	.LVL133:
 657:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return val;
 2077              		.loc 1 657 5 is_stmt 1 view .LVU712
 658:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 2078              		.loc 1 658 5 view .LVU713
 658:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 2079              		.loc 1 658 5 is_stmt 0 view .LVU714
 2080              	.LBE21:
 2081              	.LBE20:
 982:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2082              		.loc 1 982 14 view .LVU715
 2083 0042 03F00303 		and	r3, r3, #3
 2084              	.LVL134:
 982:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2085              		.loc 1 982 14 view .LVU716
 2086 0046 EDE7     		b	.L169
 2087              	.LVL135:
 2088              	.L176:
 986:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 2089              		.loc 1 986 9 is_stmt 1 view .LVU717
 2090              	.LBB22:
 2091              	.LBI22:
 767:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 2092              		.loc 1 767 16 view .LVU718
 2093              	.LBB23:
 769:lib/GD32F4xx/Source/gd32f4xx_can.c ****     error = CAN_ERROR_NONE;
 2094              		.loc 1 769 5 view .LVU719
 770:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 2095              		.loc 1 770 5 view .LVU720
 773:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return error;
 2096              		.loc 1 773 5 view .LVU721
 773:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return error;
 2097              		.loc 1 773 30 is_stmt 0 view .LVU722
 2098 0048 8369     		ldr	r3, [r0, #24]
 2099 004a C3F30213 		ubfx	r3, r3, #4, #3
 2100              	.LVL136:
 774:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 2101              		.loc 1 774 5 is_stmt 1 view .LVU723
 774:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 2102              		.loc 1 774 5 is_stmt 0 view .LVU724
 2103              	.LBE23:
 2104              	.LBE22:
 2105 004e E9E7     		b	.L169
 2106              	.LVL137:
 2107              	.L175:
 984:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2108              		.loc 1 984 9 is_stmt 1 view .LVU725
 2109              	.LBB24:
 2110              	.LBI24:
 645:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 2111              		.loc 1 645 9 view .LVU726
 2112              	.LBB25:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 60


 647:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 2113              		.loc 1 647 5 view .LVU727
 649:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* FIFO0 */
 2114              		.loc 1 649 5 view .LVU728
 2115              	.LBB26:
 2116              	.LBI26:
 645:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 2117              		.loc 1 645 9 view .LVU729
 2118              	.LBB27:
 652:lib/GD32F4xx/Source/gd32f4xx_can.c ****         /* FIFO1 */
 2119              		.loc 1 652 12 view .LVU730
 654:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 2120              		.loc 1 654 9 view .LVU731
 654:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else {
 2121              		.loc 1 654 25 is_stmt 0 view .LVU732
 2122 0050 0369     		ldr	r3, [r0, #16]
 2123              	.LVL138:
 657:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return val;
 2124              		.loc 1 657 5 is_stmt 1 view .LVU733
 658:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 2125              		.loc 1 658 5 view .LVU734
 658:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 2126              		.loc 1 658 5 is_stmt 0 view .LVU735
 2127              	.LBE27:
 2128              	.LBE26:
 657:lib/GD32F4xx/Source/gd32f4xx_can.c ****     return val;
 2129              		.loc 1 657 5 is_stmt 1 view .LVU736
 658:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 2130              		.loc 1 658 5 view .LVU737
 658:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 2131              		.loc 1 658 5 is_stmt 0 view .LVU738
 2132              	.LBE25:
 2133              	.LBE24:
 984:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2134              		.loc 1 984 14 view .LVU739
 2135 0052 03F00303 		and	r3, r3, #3
 2136              	.LVL139:
 984:lib/GD32F4xx/Source/gd32f4xx_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2137              		.loc 1 984 14 view .LVU740
 2138 0056 E5E7     		b	.L169
 2139              	.L178:
 2140              		.align	2
 2141              	.L177:
 2142 0058 84000100 		.word	65668
 2143 005c CB800100 		.word	98507
 2144              		.cfi_endproc
 2145              	.LFE140:
 2147              		.section	.text.can_interrupt_flag_clear,"ax",%progbits
 2148              		.align	1
 2149              		.p2align 2,,3
 2150              		.global	can_interrupt_flag_clear
 2151              		.syntax unified
 2152              		.thumb
 2153              		.thumb_func
 2155              	can_interrupt_flag_clear:
 2156              	.LVL140:
 2157              	.LFB141:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 61


 998:lib/GD32F4xx/Source/gd32f4xx_can.c **** 
 999:lib/GD32F4xx/Source/gd32f4xx_can.c **** /*!
1000:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \brief      clear CAN interrupt flag state
1001:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  can_periph
1002:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CANx(x=0,1)
1003:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[in]  flag: CAN interrupt flags, refer to can_interrupt_flag_enum
1004:lib/GD32F4xx/Source/gd32f4xx_can.c ****                 only one parameter can be selected which is shown as below:
1005:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_SLPIF: status change interrupt flag of sleep working mode entering
1006:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_WUIF: status change interrupt flag of wakeup from sleep working mode
1007:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_ERRIF: error interrupt flag
1008:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_MTF2: mailbox 2 transmit finished interrupt flag
1009:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_MTF1: mailbox 1 transmit finished interrupt flag
1010:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_MTF0: mailbox 0 transmit finished interrupt flag
1011:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFO0: receive FIFO0 overfull interrupt flag
1012:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFF0: receive FIFO0 full interrupt flag
1013:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFO1: receive FIFO1 overfull interrupt flag
1014:lib/GD32F4xx/Source/gd32f4xx_can.c ****       \arg        CAN_INT_FLAG_RFF1: receive FIFO1 full interrupt flag
1015:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \param[out] none
1016:lib/GD32F4xx/Source/gd32f4xx_can.c ****     \retval     none
1017:lib/GD32F4xx/Source/gd32f4xx_can.c **** */
1018:lib/GD32F4xx/Source/gd32f4xx_can.c **** void can_interrupt_flag_clear(uint32_t can_periph, can_interrupt_flag_enum flag)
1019:lib/GD32F4xx/Source/gd32f4xx_can.c **** {
 2158              		.loc 1 1019 1 is_stmt 1 view -0
 2159              		.cfi_startproc
 2160              		@ args = 0, pretend = 0, frame = 0
 2161              		@ frame_needed = 0, uses_anonymous_args = 0
 2162              		@ link register save eliminated.
1020:lib/GD32F4xx/Source/gd32f4xx_can.c ****     CAN_REG_VALS(can_periph, flag) = BIT(CAN_BIT_POS0(flag));
 2163              		.loc 1 1020 5 view .LVU742
 2164 0000 0A0B     		lsrs	r2, r1, #12
 2165              		.loc 1 1020 38 is_stmt 0 view .LVU743
 2166 0002 0123     		movs	r3, #1
 2167 0004 C1F38411 		ubfx	r1, r1, #6, #5
 2168              	.LVL141:
 2169              		.loc 1 1020 38 view .LVU744
 2170 0008 03FA01F1 		lsl	r1, r3, r1
 2171              		.loc 1 1020 36 view .LVU745
 2172 000c 1150     		str	r1, [r2, r0]
1021:lib/GD32F4xx/Source/gd32f4xx_can.c **** }
 2173              		.loc 1 1021 1 view .LVU746
 2174 000e 7047     		bx	lr
 2175              		.cfi_endproc
 2176              	.LFE141:
 2178              		.text
 2179              	.Letext0:
 2180              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 2181              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 2182              		.file 4 "lib/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 2183              		.file 5 "lib/GD32F4xx/Include/gd32f4xx_rcu.h"
 2184              		.file 6 "lib/GD32F4xx/Include/gd32f4xx_dbg.h"
 2185              		.file 7 "lib/GD32F4xx/Include/gd32f4xx_can.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 62


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_can.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:18     .text.can_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:25     .text.can_deinit:0000000000000000 can_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:85     .text.can_deinit:0000000000000030 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:90     .text.can_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:97     .text.can_struct_para_init:0000000000000000 can_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:111    .text.can_struct_para_init:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:115    .text.can_struct_para_init:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:226    .text.can_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:233    .text.can_init:0000000000000000 can_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:470    .text.can_filter_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:477    .text.can_filter_init:0000000000000000 can_filter_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:661    .text.can_filter_init:00000000000000e4 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:666    .text.can1_filter_start_bank:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:673    .text.can1_filter_start_bank:0000000000000000 can1_filter_start_bank
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:713    .text.can1_filter_start_bank:0000000000000038 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:718    .text.can_debug_freeze_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:725    .text.can_debug_freeze_enable:0000000000000000 can_debug_freeze_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:763    .text.can_debug_freeze_enable:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:768    .text.can_debug_freeze_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:775    .text.can_debug_freeze_disable:0000000000000000 can_debug_freeze_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:813    .text.can_debug_freeze_disable:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:818    .text.can_time_trigger_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:825    .text.can_time_trigger_mode_enable:0000000000000000 can_time_trigger_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:872    .text.can_time_trigger_mode_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:879    .text.can_time_trigger_mode_disable:0000000000000000 can_time_trigger_mode_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:926    .text.can_message_transmit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:933    .text.can_message_transmit:0000000000000000 can_message_transmit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1081   .text.can_transmit_states:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1088   .text.can_transmit_states:0000000000000000 can_transmit_states
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1187   .text.can_transmit_states:000000000000004c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1194   .text.can_transmission_stop:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1201   .text.can_transmission_stop:0000000000000000 can_transmission_stop
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1282   .text.can_message_receive:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1289   .text.can_message_receive:0000000000000000 can_message_receive
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1434   .text.can_fifo_release:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1441   .text.can_fifo_release:0000000000000000 can_fifo_release
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1483   .text.can_receive_message_length_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1490   .text.can_receive_message_length_get:0000000000000000 can_receive_message_length_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1542   .text.can_working_mode_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1549   .text.can_working_mode_set:0000000000000000 can_working_mode_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1716   .text.can_wakeup:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1723   .text.can_wakeup:0000000000000000 can_wakeup
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1779   .text.can_error_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1786   .text.can_error_get:0000000000000000 can_error_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1810   .text.can_receive_error_number_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1817   .text.can_receive_error_number_get:0000000000000000 can_receive_error_number_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1840   .text.can_transmit_error_number_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1847   .text.can_transmit_error_number_get:0000000000000000 can_transmit_error_number_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1870   .text.can_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1877   .text.can_flag_get:0000000000000000 can_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1903   .text.can_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1910   .text.can_flag_clear:0000000000000000 can_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1934   .text.can_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1941   .text.can_interrupt_enable:0000000000000000 can_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1960   .text.can_interrupt_disable:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s 			page 63


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1967   .text.can_interrupt_disable:0000000000000000 can_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1986   .text.can_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:1993   .text.can_interrupt_flag_get:0000000000000000 can_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:2142   .text.can_interrupt_flag_get:0000000000000058 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:2148   .text.can_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc2MeTJX.s:2155   .text.can_interrupt_flag_clear:0000000000000000 can_interrupt_flag_clear

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
dbg_periph_enable
dbg_periph_disable
