<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xaxiethernet_g.c File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xaxiethernet_g.c File Reference</h1>
<p>
<code>#include &quot;xparameters.h&quot;</code><br>
<code>#include &quot;<a class="el" href="xaxiethernet_8h.html">xaxiethernet.h</a>&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_x_axi_ethernet___config.html">XAxiEthernet_Config</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxiethernet__g_8c.html#c0a5468a08ffd7ccb351dbb0dacfe6c3">XAxiEthernet_ConfigTable</a> []</td></tr>

</table>
<hr><h2>Variable Documentation</h2>
<a class="anchor" name="c0a5468a08ffd7ccb351dbb0dacfe6c3"></a><!-- doxytag: member="xaxiethernet_g.c::XAxiEthernet_ConfigTable" ref="c0a5468a08ffd7ccb351dbb0dacfe6c3" args="[]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_axi_ethernet___config.html">XAxiEthernet_Config</a> <a class="el" href="xaxiethernet__g_8c.html#c0a5468a08ffd7ccb351dbb0dacfe6c3">XAxiEthernet_ConfigTable</a>[]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
        {
         XPAR_AXIETHERNET_0_DEVICE_ID,
         XPAR_AXIETHERNET_0_BASEADDR,
         XPAR_AXIETHERNET_0_TEMAC_TYPE,
         XPAR_AXIETHERNET_0_TXCSUM,
         XPAR_AXIETHERNET_0_RXCSUM,
         XPAR_AXIETHERNET_0_PHY_TYPE,
         XPAR_AXIETHERNET_0_TXVLAN_TRAN,
         XPAR_AXIETHERNET_0_RXVLAN_TRAN,
         XPAR_AXIETHERNET_0_TXVLAN_TAG,
         XPAR_AXIETHERNET_0_RXVLAN_TAG,
         XPAR_AXIETHERNET_0_TXVLAN_STRP,
         XPAR_AXIETHERNET_0_RXVLAN_STRP,
         XPAR_AXIETHERNET_0_MCAST_EXTEND,
         XPAR_AXIETHERNET_0_STATS,
         XPAR_AXIETHERNET_0_AVB,
         XPAR_AXIETHERNET_0_ENABLE_SGMII_OVER_LVDS,
         XPAR_AXIETHERNET_0_INTR,
         XPAR_AXIETHERNET_0_CONNECTED_TYPE,
         XPAR_AXIETHERNET_0_CONNECTED_BASEADDR,
         XPAR_AXIETHERNET_0_CONNECTED_FIFO_INTR,
         0xFF,
         0xFF
        }
}
</pre></div>
</div>
</div><p>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved.
