\doxysection{BUS -\/ Bitfield Read/\+Write}
\hypertarget{group__bus}{}\label{group__bus}\index{BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}}


BUS register and RAM bit/field read/write API.  


\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group__bus_ga5db07d1f35d501e6de6891eaeae88ec7}{BUS\+\_\+\+Ram\+Bit\+Write}} (volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*}addr, unsigned int bit, unsigned int val)
\begin{DoxyCompactList}\small\item\em Perform a single-\/bit write operation on a 32-\/bit word in RAM. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE unsigned int \mbox{\hyperlink{group__bus_ga00e7633614955dd90f180acb07f83c8d}{BUS\+\_\+\+Ram\+Bit\+Read}} (volatile const uint32\+\_\+t \texorpdfstring{$\ast$}{*}addr, unsigned int bit)
\begin{DoxyCompactList}\small\item\em Perform a single-\/bit read operation on a 32-\/bit word in RAM. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group__bus_gaf8574f14855448ecae32c5a9dd0c7164}{BUS\+\_\+\+Reg\+Bit\+Write}} (volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*}addr, unsigned int bit, unsigned int val)
\begin{DoxyCompactList}\small\item\em Perform a single-\/bit write operation on a peripheral register. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE unsigned int \mbox{\hyperlink{group__bus_gaca6b55014161f4c51c9daf4f707eeb7c}{BUS\+\_\+\+Reg\+Bit\+Read}} (volatile const uint32\+\_\+t \texorpdfstring{$\ast$}{*}addr, unsigned int bit)
\begin{DoxyCompactList}\small\item\em Perform a single-\/bit read operation on a peripheral register. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group__bus_ga8225a5d4acac280abb182dc118e8df77}{BUS\+\_\+\+Reg\+Masked\+Set}} (volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*}addr, uint32\+\_\+t mask)
\begin{DoxyCompactList}\small\item\em Perform a masked set operation on a peripheral register address. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group__bus_gad226bfe478c81d51681539d935241758}{BUS\+\_\+\+Reg\+Masked\+Clear}} (volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*}addr, uint32\+\_\+t mask)
\begin{DoxyCompactList}\small\item\em Perform a masked clear operation on the peripheral register address. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group__bus_ga9e878ccba24fcbf97b5bcb8b53356e76}{BUS\+\_\+\+Reg\+Masked\+Write}} (volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*}addr, uint32\+\_\+t mask, uint32\+\_\+t val)
\begin{DoxyCompactList}\small\item\em Perform peripheral register masked write. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group__bus_gaec23c86f9b844b9e0e102ebff0b96ff4}{BUS\+\_\+\+Reg\+Masked\+Read}} (volatile const uint32\+\_\+t \texorpdfstring{$\ast$}{*}addr, uint32\+\_\+t mask)
\begin{DoxyCompactList}\small\item\em Perform a peripheral register masked read. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
BUS register and RAM bit/field read/write API. 

API to perform bit-\/band and field set/clear access to RAM and peripherals. 

\doxysubsection{Function Documentation}
\Hypertarget{group__bus_ga00e7633614955dd90f180acb07f83c8d}\index{BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}!BUS\_RamBitRead@{BUS\_RamBitRead}}
\index{BUS\_RamBitRead@{BUS\_RamBitRead}!BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}}
\doxysubsubsection{\texorpdfstring{BUS\_RamBitRead()}{BUS\_RamBitRead()}}
{\footnotesize\ttfamily \label{group__bus_ga00e7633614955dd90f180acb07f83c8d} 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE unsigned int BUS\+\_\+\+Ram\+Bit\+Read (\begin{DoxyParamCaption}\item[{volatile const uint32\+\_\+t \texorpdfstring{$\ast$}{*}}]{addr}{, }\item[{unsigned int}]{bit}{}\end{DoxyParamCaption})}



Perform a single-\/bit read operation on a 32-\/bit word in RAM. 

This function uses Cortex-\/M bit-\/banding hardware to perform an atomic read operation on a single register bit. See the reference manual for more details about bit-\/banding.

\begin{DoxyNote}{Note}
This function is atomic on Cortex-\/M cores with bit-\/banding support. RAM bit-\/banding is performed using the memory alias region at BITBAND\+\_\+\+RAM\+\_\+\+BASE.
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em addr} & RAM address.\\
\hline
\mbox{\texttt{ in}}  & {\em bit} & A bit position to read, 0-\/31.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The requested bit shifted to bit position 0 in the return value. 
\end{DoxyReturn}
\Hypertarget{group__bus_ga5db07d1f35d501e6de6891eaeae88ec7}\index{BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}!BUS\_RamBitWrite@{BUS\_RamBitWrite}}
\index{BUS\_RamBitWrite@{BUS\_RamBitWrite}!BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}}
\doxysubsubsection{\texorpdfstring{BUS\_RamBitWrite()}{BUS\_RamBitWrite()}}
{\footnotesize\ttfamily \label{group__bus_ga5db07d1f35d501e6de6891eaeae88ec7} 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void BUS\+\_\+\+Ram\+Bit\+Write (\begin{DoxyParamCaption}\item[{volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*}}]{addr}{, }\item[{unsigned int}]{bit}{, }\item[{unsigned int}]{val}{}\end{DoxyParamCaption})}



Perform a single-\/bit write operation on a 32-\/bit word in RAM. 

This function uses Cortex-\/M bit-\/banding hardware to perform an atomic read-\/modify-\/write operation on a single bit write on a 32-\/bit word in RAM. See the reference manual for more details about bit-\/banding.

\begin{DoxyNote}{Note}
This function is atomic on Cortex-\/M cores with bit-\/banding support. Bit-\/ banding is a multi cycle read-\/modify-\/write bus operation. RAM bit-\/banding is performed using the memory alias region at BITBAND\+\_\+\+RAM\+\_\+\+BASE.
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em addr} & An ddress of a 32-\/bit word in RAM.\\
\hline
\mbox{\texttt{ in}}  & {\em bit} & A bit position to write, 0-\/31.\\
\hline
\mbox{\texttt{ in}}  & {\em val} & A value to set bit to, 0 or 1. \\
\hline
\end{DoxyParams}
\Hypertarget{group__bus_gaca6b55014161f4c51c9daf4f707eeb7c}\index{BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}!BUS\_RegBitRead@{BUS\_RegBitRead}}
\index{BUS\_RegBitRead@{BUS\_RegBitRead}!BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}}
\doxysubsubsection{\texorpdfstring{BUS\_RegBitRead()}{BUS\_RegBitRead()}}
{\footnotesize\ttfamily \label{group__bus_gaca6b55014161f4c51c9daf4f707eeb7c} 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE unsigned int BUS\+\_\+\+Reg\+Bit\+Read (\begin{DoxyParamCaption}\item[{volatile const uint32\+\_\+t \texorpdfstring{$\ast$}{*}}]{addr}{, }\item[{unsigned int}]{bit}{}\end{DoxyParamCaption})}



Perform a single-\/bit read operation on a peripheral register. 

This function uses Cortex-\/M bit-\/banding hardware to perform an atomic read operation on a single register bit. See the reference manual for more details about bit-\/banding.

\begin{DoxyNote}{Note}
This function is atomic on Cortex-\/M cores with bit-\/banding support. Peripheral register bit-\/banding is performed using the memory alias region at BITBAND\+\_\+\+PER\+\_\+\+BASE.
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em addr} & A peripheral register address.\\
\hline
\mbox{\texttt{ in}}  & {\em bit} & A bit position to read, 0-\/31.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The requested bit shifted to bit position 0 in the return value. 
\end{DoxyReturn}
\Hypertarget{group__bus_gaf8574f14855448ecae32c5a9dd0c7164}\index{BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}!BUS\_RegBitWrite@{BUS\_RegBitWrite}}
\index{BUS\_RegBitWrite@{BUS\_RegBitWrite}!BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}}
\doxysubsubsection{\texorpdfstring{BUS\_RegBitWrite()}{BUS\_RegBitWrite()}}
{\footnotesize\ttfamily \label{group__bus_gaf8574f14855448ecae32c5a9dd0c7164} 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void BUS\+\_\+\+Reg\+Bit\+Write (\begin{DoxyParamCaption}\item[{volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*}}]{addr}{, }\item[{unsigned int}]{bit}{, }\item[{unsigned int}]{val}{}\end{DoxyParamCaption})}



Perform a single-\/bit write operation on a peripheral register. 

This function uses Cortex-\/M bit-\/banding hardware to perform an atomic read-\/modify-\/write operation on a single register bit. See the reference manual for more details about bit-\/banding.

\begin{DoxyNote}{Note}
This function is atomic on Cortex-\/M cores with bit-\/banding support. Bit-\/ banding is a multi cycle read-\/modify-\/write bus operation. Peripheral register bit-\/banding is performed using the memory alias region at BITBAND\+\_\+\+PER\+\_\+\+BASE.
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em addr} & A peripheral register address.\\
\hline
\mbox{\texttt{ in}}  & {\em bit} & A bit position to write, 0-\/31.\\
\hline
\mbox{\texttt{ in}}  & {\em val} & A value to set bit to, 0 or 1. \\
\hline
\end{DoxyParams}
\Hypertarget{group__bus_gad226bfe478c81d51681539d935241758}\index{BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}!BUS\_RegMaskedClear@{BUS\_RegMaskedClear}}
\index{BUS\_RegMaskedClear@{BUS\_RegMaskedClear}!BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}}
\doxysubsubsection{\texorpdfstring{BUS\_RegMaskedClear()}{BUS\_RegMaskedClear()}}
{\footnotesize\ttfamily \label{group__bus_gad226bfe478c81d51681539d935241758} 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void BUS\+\_\+\+Reg\+Masked\+Clear (\begin{DoxyParamCaption}\item[{volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*}}]{addr}{, }\item[{uint32\+\_\+t}]{mask}{}\end{DoxyParamCaption})}



Perform a masked clear operation on the peripheral register address. 

A peripheral register masked clear provides a single-\/cycle and atomic clear operation of a bit-\/mask in a peripheral register. All 1s in the mask are set to 0 in the register. All 0s in the mask are not changed in the register. RAMs and special peripherals are not supported. See the reference manual for more details about the peripheral register field clear.

\begin{DoxyNote}{Note}
This function is single-\/cycle and atomic on cores with peripheral bit set and clear support. It uses the memory alias region at PER\+\_\+\+BITCLR\+\_\+\+MEM\+\_\+\+BASE.
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em addr} & A peripheral register address.\\
\hline
\mbox{\texttt{ in}}  & {\em mask} & A mask to clear. \\
\hline
\end{DoxyParams}
\Hypertarget{group__bus_gaec23c86f9b844b9e0e102ebff0b96ff4}\index{BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}!BUS\_RegMaskedRead@{BUS\_RegMaskedRead}}
\index{BUS\_RegMaskedRead@{BUS\_RegMaskedRead}!BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}}
\doxysubsubsection{\texorpdfstring{BUS\_RegMaskedRead()}{BUS\_RegMaskedRead()}}
{\footnotesize\ttfamily \label{group__bus_gaec23c86f9b844b9e0e102ebff0b96ff4} 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t BUS\+\_\+\+Reg\+Masked\+Read (\begin{DoxyParamCaption}\item[{volatile const uint32\+\_\+t \texorpdfstring{$\ast$}{*}}]{addr}{, }\item[{uint32\+\_\+t}]{mask}{}\end{DoxyParamCaption})}



Perform a peripheral register masked read. 

Read an unshifted and masked value from a peripheral register.

\begin{DoxyNote}{Note}
This operation is not hardware accelerated.
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em addr} & A peripheral register address.\\
\hline
\mbox{\texttt{ in}}  & {\em mask} & A peripheral register mask.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
An unshifted and masked register value. 
\end{DoxyReturn}
\Hypertarget{group__bus_ga8225a5d4acac280abb182dc118e8df77}\index{BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}!BUS\_RegMaskedSet@{BUS\_RegMaskedSet}}
\index{BUS\_RegMaskedSet@{BUS\_RegMaskedSet}!BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}}
\doxysubsubsection{\texorpdfstring{BUS\_RegMaskedSet()}{BUS\_RegMaskedSet()}}
{\footnotesize\ttfamily \label{group__bus_ga8225a5d4acac280abb182dc118e8df77} 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void BUS\+\_\+\+Reg\+Masked\+Set (\begin{DoxyParamCaption}\item[{volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*}}]{addr}{, }\item[{uint32\+\_\+t}]{mask}{}\end{DoxyParamCaption})}



Perform a masked set operation on a peripheral register address. 

A peripheral register masked set provides a single-\/cycle and atomic set operation of a bit-\/mask in a peripheral register. All 1s in the mask are set to 1 in the register. All 0s in the mask are not changed in the register. RAMs and special peripherals are not supported. See the reference manual for more details about the peripheral register field set.

\begin{DoxyNote}{Note}
This function is single-\/cycle and atomic on cores with peripheral bit set and clear support. It uses the memory alias region at PER\+\_\+\+BITSET\+\_\+\+MEM\+\_\+\+BASE.
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em addr} & A peripheral register address.\\
\hline
\mbox{\texttt{ in}}  & {\em mask} & A mask to set. \\
\hline
\end{DoxyParams}
\Hypertarget{group__bus_ga9e878ccba24fcbf97b5bcb8b53356e76}\index{BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}!BUS\_RegMaskedWrite@{BUS\_RegMaskedWrite}}
\index{BUS\_RegMaskedWrite@{BUS\_RegMaskedWrite}!BUS -\/ Bitfield Read/Write@{BUS -\/ Bitfield Read/Write}}
\doxysubsubsection{\texorpdfstring{BUS\_RegMaskedWrite()}{BUS\_RegMaskedWrite()}}
{\footnotesize\ttfamily \label{group__bus_ga9e878ccba24fcbf97b5bcb8b53356e76} 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void BUS\+\_\+\+Reg\+Masked\+Write (\begin{DoxyParamCaption}\item[{volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*}}]{addr}{, }\item[{uint32\+\_\+t}]{mask}{, }\item[{uint32\+\_\+t}]{val}{}\end{DoxyParamCaption})}



Perform peripheral register masked write. 

This function first reads the peripheral register and updates only bits that are set in the mask with content of val. Typically, the mask is a bit-\/field in the register and the value val is within the mask.

\begin{DoxyNote}{Note}
The read-\/modify-\/write operation is executed in a critical section to guarantee atomicity. Note that atomicity can only be guaranteed if register is modified only by the core, and not by other peripherals (like DMA).
\end{DoxyNote}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em addr} & A peripheral register address.\\
\hline
\mbox{\texttt{ in}}  & {\em mask} & A peripheral register mask.\\
\hline
\mbox{\texttt{ in}}  & {\em val} & A peripheral register value. The value must be shifted to the correct bit position in the register corresponding to the field defined by the mask parameter. The register value must be contained in the field defined by the mask parameter. The register value is masked to prevent involuntary spillage. \\
\hline
\end{DoxyParams}
