## TODO: Complete the constrains to simulate on the FPGA. Remove this line after this file has been updated

## Configuration options, can be used for all designs
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]
