Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Wed May 20 10:32:09 2020
| Host             : DESKTOP-BG3PQJQ running 64-bit major release  (build 9200)
| Command          : report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
| Design           : test_env
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 26.743 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 26.257                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.582 |      336 |       --- |             --- |
|   LUT as Logic           |     1.180 |      177 |     20800 |            0.85 |
|   LUT as Distributed RAM |     0.302 |       40 |      9600 |            0.42 |
|   CARRY4                 |     0.084 |       16 |      8150 |            0.20 |
|   Register               |     0.012 |       42 |     41600 |            0.10 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |        9 |       --- |             --- |
| Signals                  |     2.153 |      329 |       --- |             --- |
| I/O                      |    22.522 |       33 |       106 |           31.13 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    26.743 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.100 |       3.759 |      0.341 |
| Vccaux    |       1.800 |     0.878 |       0.824 |      0.053 |
| Vcco33    |       3.300 |     6.369 |       6.368 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| test_env                 |    26.257 |
|   EX1                    |     0.242 |
|   I                      |     2.271 |
|   ID                     |     0.798 |
|     reg_reg_r1_0_7_0_5   |     0.131 |
|     reg_reg_r1_0_7_12_15 |     0.089 |
|     reg_reg_r1_0_7_6_11  |     0.120 |
|     reg_reg_r2_0_7_0_5   |     0.157 |
|     reg_reg_r2_0_7_12_15 |     0.099 |
|     reg_reg_r2_0_7_6_11  |     0.171 |
|   M1                     |     0.217 |
|   MEM1                   |     0.140 |
|     MEM_reg_0_31_0_0     |     0.007 |
|     MEM_reg_0_31_10_10   |     0.013 |
|     MEM_reg_0_31_11_11   |     0.006 |
|     MEM_reg_0_31_12_12   |     0.008 |
|     MEM_reg_0_31_13_13   |     0.007 |
|     MEM_reg_0_31_14_14   |     0.010 |
|     MEM_reg_0_31_15_15   |     0.011 |
|     MEM_reg_0_31_1_1     |     0.012 |
|     MEM_reg_0_31_2_2     |     0.004 |
|     MEM_reg_0_31_3_3     |     0.006 |
|     MEM_reg_0_31_4_4     |     0.010 |
|     MEM_reg_0_31_5_5     |     0.007 |
|     MEM_reg_0_31_6_6     |     0.008 |
|     MEM_reg_0_31_7_7     |     0.008 |
|     MEM_reg_0_31_8_8     |     0.012 |
|     MEM_reg_0_31_9_9     |     0.011 |
+--------------------------+-----------+


