INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My_Project/Vivado/check_101/check_101.srcs/sources_1/new/check_101.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_101
WARNING: [VRFC 10-3676] redeclaration of ansi port 'y' is not allowed [D:/My_Project/Vivado/check_101/check_101.srcs/sources_1/new/check_101.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My_Project/Vivado/check_101/check_101.srcs/sim_1/new/checksim_101.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checksim_101
