#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun 15 04:41:57 2025
# Process ID: 12524
# Current directory: C:/embeding_system/project_2_final/project_1.runs/system_AES_ip_0_0_synth_1
# Command line: vivado.exe -log system_AES_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_AES_ip_0_0.tcl
# Log file: C:/embeding_system/project_2_final/project_1.runs/system_AES_ip_0_0_synth_1/system_AES_ip_0_0.vds
# Journal file: C:/embeding_system/project_2_final/project_1.runs/system_AES_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_AES_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/embeding_system/project_2_final/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top system_AES_ip_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9000
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1176.312 ; gain = 49.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_AES_ip_0_0' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ip/system_AES_ip_0_0/synth/system_AES_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'AES_ip_v10_0' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/hdl/AES_ip_v10_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AES_ip_v10_0_S00_AXI' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/hdl/AES_ip_v10_0_S00_AXI.v:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aes128_fast' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes128_fast.vhd:69]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:354]
INFO: [Synth 8-3491] module 'key_expander' declared at 'c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/key_expander.vhd:55' bound to instance 'expand_key' of component 'key_expander' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes128_fast.vhd:281]
INFO: [Synth 8-638] synthesizing module 'key_expander' [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/key_expander.vhd:72]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes_package.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'key_expander' (1#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/key_expander.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'aes128_fast' (2#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/src/aes128_fast.vhd:69]
INFO: [Synth 8-6155] done synthesizing module 'AES_ip_v10_0_S00_AXI' (3#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/hdl/AES_ip_v10_0_S00_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AES_ip_v10_0' (4#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ipshared/0003/hdl/AES_ip_v10_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_AES_ip_0_0' (5#1) [c:/embeding_system/project_2_final/project_1.gen/sources_1/bd/system/ip/system_AES_ip_0_0/synth/system_AES_ip_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1329.316 ; gain = 202.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.164 ; gain = 224.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1351.164 ; gain = 224.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1351.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1435.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1435.457 ; gain = 0.254
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1435.457 ; gain = 309.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1435.457 ; gain = 309.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1435.457 ; gain = 309.074
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'load_state_reg' in module 'AES_ip_v10_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'load_state_reg' using encoding 'sequential' in module 'AES_ip_v10_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1435.457 ; gain = 309.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 253   
	   3 Input      8 Bit         XORs := 28    
	   4 Input      8 Bit         XORs := 30    
	   5 Input      8 Bit         XORs := 18    
	   7 Input      8 Bit         XORs := 1     
	   6 Input      8 Bit         XORs := 5     
	   8 Input      8 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	                8 Bit    Registers := 97    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 10    
	  10 Input   32 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 273   
	  12 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1619.016 ; gain = 492.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|key_expander | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
|aes128_fast  | inv_data   | 256x8         | LUT            | 
|aes128_fast  | data       | 256x8         | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 1619.016 ; gain = 492.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1619.016 ; gain = 492.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 1619.016 ; gain = 492.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 1619.016 ; gain = 492.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 1619.016 ; gain = 492.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 1619.016 ; gain = 492.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 1619.016 ; gain = 492.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1619.016 ; gain = 492.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1619.016 ; gain = 492.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |   267|
|3     |LUT3  |   290|
|4     |LUT4  |   255|
|5     |LUT5  |   430|
|6     |LUT6  |  2469|
|7     |MUXF7 |   259|
|8     |MUXF8 |    32|
|9     |FDCE  |   914|
|10    |FDRE  |   478|
|11    |FDSE  |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1619.016 ; gain = 492.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:33 ; elapsed = 00:01:50 . Memory (MB): peak = 1619.016 ; gain = 408.340
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1619.016 ; gain = 492.633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1619.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1619.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:04 . Memory (MB): peak = 1619.016 ; gain = 492.633
INFO: [Common 17-1381] The checkpoint 'C:/embeding_system/project_2_final/project_1.runs/system_AES_ip_0_0_synth_1/system_AES_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_AES_ip_0_0, cache-ID = 30523f93db3d361c
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/embeding_system/project_2_final/project_1.runs/system_AES_ip_0_0_synth_1/system_AES_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_AES_ip_0_0_utilization_synth.rpt -pb system_AES_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 15 04:44:16 2025...
