Qflow static timing analysis logfile created on miÃ© 11 nov 2020 19:07:28 CST
Running vesta static timing analysis
vesta --summary reports --long csr.rtlnopwr.v /usr/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.4.87
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Lib read /usr/share/qflow/tech/osu018/osu018_stdcells.lib:  Processed 6142 lines.
Parsing module "csr"
Verilog netlist read:  Processed 5984 lines.
Number of paths analyzed:  160

Top 20 maximum delay paths:
Path _1259_/CLK to output pin CSR_PCaddr[27] delay 1751.25 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _977_/A
   1036.8 ps           _356_:           _977_/Y -> _1074_/A
   1335.7 ps           _438_:          _1074_/Y -> _1086_/C
   1495.5 ps           _448_:          _1086_/Y -> _1090_/C
   1581.2 ps           _451_:          _1090_/Y -> _1096_/A
   1677.3 ps       _486_[27]:          _1096_/Y -> _1157_/A
   1751.2 ps  CSR_PCaddr[27]:          _1157_/Y -> CSR_PCaddr[27]

Path _1259_/CLK to output pin CSR_PCaddr[24] delay 1731.53 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _977_/A
   1036.8 ps           _356_:           _977_/Y -> _1074_/A
   1335.7 ps           _438_:          _1074_/Y -> _1076_/A
   1483.7 ps           _440_:          _1076_/Y -> _1077_/A
   1582.9 ps           _441_:          _1077_/Y -> _1078_/A
   1660.9 ps       _486_[24]:          _1078_/Y -> _1154_/A
   1731.5 ps  CSR_PCaddr[24]:          _1154_/Y -> CSR_PCaddr[24]

Path _1259_/CLK to output pin CSR_PCaddr[25] delay 1731.53 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _977_/A
   1036.8 ps           _356_:           _977_/Y -> _1074_/A
   1335.7 ps           _438_:          _1074_/Y -> _1076_/A
   1483.7 ps           _440_:          _1076_/Y -> _1082_/A
   1582.9 ps           _445_:          _1082_/Y -> _1083_/A
   1660.9 ps       _486_[25]:          _1083_/Y -> _1155_/A
   1731.5 ps  CSR_PCaddr[25]:          _1155_/Y -> CSR_PCaddr[25]

Path _1259_/CLK to output pin CSR_PCaddr[26] delay 1728.49 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _977_/A
   1036.8 ps           _356_:           _977_/Y -> _1074_/A
   1335.7 ps           _438_:          _1074_/Y -> _1086_/C
   1495.5 ps           _448_:          _1086_/Y -> _1087_/B
   1581.9 ps           _449_:          _1087_/Y -> _1089_/A
   1658.1 ps       _486_[26]:          _1089_/Y -> _1156_/A
   1728.5 ps  CSR_PCaddr[26]:          _1156_/Y -> CSR_PCaddr[26]

Path _1259_/CLK to output pin CSR_PCaddr[20] delay 1719.59 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _996_/A
   1076.5 ps           _372_:           _996_/Y -> _1020_/B
   1321.0 ps           _392_:          _1020_/Y -> _1047_/C
   1472.4 ps           _415_:          _1047_/Y -> _1049_/A
   1571.7 ps           _417_:          _1049_/Y -> _1050_/B
   1648.8 ps       _486_[20]:          _1050_/Y -> _1150_/A
   1719.6 ps  CSR_PCaddr[20]:          _1150_/Y -> CSR_PCaddr[20]

Path _1259_/CLK to output pin CSR_PCaddr[17] delay 1708.97 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _996_/A
   1076.5 ps           _372_:           _996_/Y -> _1020_/B
   1321.0 ps           _392_:          _1020_/Y -> _1029_/A
   1461.9 ps           _400_:          _1029_/Y -> _1031_/A
   1560.4 ps           _402_:          _1031_/Y -> _1032_/A
   1638.3 ps       _486_[17]:          _1032_/Y -> _1147_/A
   1709.0 ps  CSR_PCaddr[17]:          _1147_/Y -> CSR_PCaddr[17]

Path _1259_/CLK to output pin CSR_PCaddr[21] delay 1708.97 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _996_/A
   1076.5 ps           _372_:           _996_/Y -> _1020_/B
   1321.0 ps           _392_:          _1020_/Y -> _1029_/A
   1461.9 ps           _400_:          _1029_/Y -> _1056_/A
   1560.4 ps           _423_:          _1056_/Y -> _1057_/A
   1638.3 ps       _486_[21]:          _1057_/Y -> _1151_/A
   1709.0 ps  CSR_PCaddr[21]:          _1151_/Y -> CSR_PCaddr[21]

Path _1259_/CLK to output pin CSR_PCaddr[18] delay 1708.97 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _996_/A
   1076.5 ps           _372_:           _996_/Y -> _1020_/B
   1321.0 ps           _392_:          _1020_/Y -> _1029_/A
   1461.9 ps           _400_:          _1029_/Y -> _1037_/A
   1560.4 ps           _407_:          _1037_/Y -> _1038_/A
   1638.3 ps       _486_[18]:          _1038_/Y -> _1148_/A
   1709.0 ps  CSR_PCaddr[18]:          _1148_/Y -> CSR_PCaddr[18]

Path _1259_/CLK to output pin CSR_PCaddr[19] delay 1708.97 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _996_/A
   1076.5 ps           _372_:           _996_/Y -> _1020_/B
   1321.0 ps           _392_:          _1020_/Y -> _1029_/A
   1461.9 ps           _400_:          _1029_/Y -> _1044_/A
   1560.4 ps           _413_:          _1044_/Y -> _1045_/A
   1638.3 ps       _486_[19]:          _1045_/Y -> _1149_/A
   1709.0 ps  CSR_PCaddr[19]:          _1149_/Y -> CSR_PCaddr[19]

Path _1259_/CLK to output pin CSR_PCaddr[29] delay 1635.02 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _977_/A
   1036.8 ps           _356_:           _977_/Y -> _1100_/A
   1255.7 ps           _460_:          _1100_/Y -> _1107_/B
   1388.4 ps           _466_:          _1107_/Y -> _1108_/A
   1497.7 ps           _467_:          _1108_/Y -> _1110_/B
   1559.0 ps       _486_[29]:          _1110_/Y -> _1159_/A
   1635.0 ps  CSR_PCaddr[29]:          _1159_/Y -> CSR_PCaddr[29]

Path _1259_/CLK to output pin CSR_PCaddr[16] delay 1610.94 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _996_/A
   1076.5 ps           _372_:           _996_/Y -> _1020_/B
   1321.0 ps           _392_:          _1020_/Y -> _1025_/B
   1448.6 ps           _397_:          _1025_/Y -> _1026_/A
   1529.4 ps       _486_[16]:          _1026_/Y -> _1146_/A
   1610.9 ps  CSR_PCaddr[16]:          _1146_/Y -> CSR_PCaddr[16]

Path _1259_/CLK to output pin CSR_PCaddr[23] delay 1573.3 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _977_/A
   1036.8 ps           _356_:           _977_/Y -> _1063_/A
   1183.5 ps           _429_:          _1063_/Y -> _1065_/B
   1322.2 ps           _431_:          _1065_/Y -> _1069_/A
   1435.9 ps           _434_:          _1069_/Y -> _1071_/B
   1497.3 ps       _486_[23]:          _1071_/Y -> _1153_/A
   1573.3 ps  CSR_PCaddr[23]:          _1153_/Y -> CSR_PCaddr[23]

Path _1259_/CLK to output pin CSR_PCaddr[31] delay 1561.64 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _977_/A
   1036.8 ps           _356_:           _977_/Y -> _1100_/A
   1255.7 ps           _460_:          _1100_/Y -> _1124_/B
   1354.4 ps           _481_:          _1124_/Y -> _1126_/B
   1437.8 ps           _483_:          _1126_/Y -> _1128_/B
   1493.3 ps       _486_[31]:          _1128_/Y -> _1161_/A
   1561.6 ps  CSR_PCaddr[31]:          _1161_/Y -> CSR_PCaddr[31]

Path _1259_/CLK to output pin CSR_PCaddr[22] delay 1558.8 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _977_/A
   1036.8 ps           _356_:           _977_/Y -> _1063_/A
   1183.5 ps           _429_:          _1063_/Y -> _1065_/B
   1322.2 ps           _431_:          _1065_/Y -> _1066_/B
   1411.9 ps           _432_:          _1066_/Y -> _1067_/A
   1488.4 ps       _486_[22]:          _1067_/Y -> _1152_/A
   1558.8 ps  CSR_PCaddr[22]:          _1152_/Y -> CSR_PCaddr[22]

Path _1259_/CLK to output pin CSR_PCaddr[15] delay 1534.1 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _996_/A
   1076.5 ps           _372_:           _996_/Y -> _1009_/A
   1244.3 ps           _383_:          _1009_/Y -> _1013_/A
   1320.0 ps           _386_:          _1013_/Y -> _1014_/A
   1380.7 ps           _387_:          _1014_/Y -> _1018_/A
   1454.3 ps       _486_[15]:          _1018_/Y -> _1145_/A
   1534.1 ps  CSR_PCaddr[15]:          _1145_/Y -> CSR_PCaddr[15]

Path _1259_/CLK to output pin CSR_PCaddr[28] delay 1511.01 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _977_/A
   1036.8 ps           _356_:           _977_/Y -> _1100_/A
   1255.7 ps           _460_:          _1100_/Y -> _1101_/B
   1351.0 ps           _461_:          _1101_/Y -> _1105_/B
   1429.6 ps       _486_[28]:          _1105_/Y -> _1158_/A
   1511.0 ps  CSR_PCaddr[28]:          _1158_/Y -> CSR_PCaddr[28]

Path _1259_/CLK to output pin CSR_PCaddr[14] delay 1481.12 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _996_/A
   1076.5 ps           _372_:           _996_/Y -> _1009_/A
   1244.3 ps           _383_:          _1009_/Y -> _1010_/A
   1333.8 ps           _384_:          _1010_/Y -> _1011_/A
   1410.6 ps       _486_[14]:          _1011_/Y -> _1144_/A
   1481.1 ps  CSR_PCaddr[14]:          _1144_/Y -> CSR_PCaddr[14]

Path _1259_/CLK to output pin CSR_PCaddr[13] delay 1416.3 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _996_/A
   1076.5 ps           _372_:           _996_/Y -> _1001_/A
   1189.9 ps           _376_:          _1001_/Y -> _1002_/A
   1261.2 ps           _377_:          _1002_/Y -> _1005_/A
   1336.2 ps       _486_[13]:          _1005_/Y -> _1143_/A
   1416.3 ps  CSR_PCaddr[13]:          _1143_/Y -> CSR_PCaddr[13]

Path _1259_/CLK to output pin CSR_PCaddr[9] delay 1395.38 ps
      0.0 ps    clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps     mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps          _157_:           _704_/Y ->  _940_/B
    700.4 ps          _326_:           _940_/Y ->  _977_/A
   1036.8 ps          _356_:           _977_/Y ->  _978_/A
   1154.1 ps          _357_:           _978_/Y ->  _980_/C
   1237.4 ps          _359_:           _980_/Y ->  _982_/A
   1314.7 ps       _486_[9]:           _982_/Y -> _1139_/A
   1395.4 ps  CSR_PCaddr[9]:          _1139_/Y -> CSR_PCaddr[9]

Path _1259_/CLK to output pin CSR_PCaddr[11] delay 1395.38 ps
      0.0 ps     clk_bF$buf6: CLKBUF1_insert9/Y -> _1259_/CLK
    236.5 ps      mstatus[0]:          _1259_/Q ->  _704_/A
    425.5 ps           _157_:           _704_/Y ->  _940_/B
    700.4 ps           _326_:           _940_/Y ->  _977_/A
   1036.8 ps           _356_:           _977_/Y ->  _989_/A
   1154.1 ps           _366_:           _989_/Y ->  _992_/C
   1237.4 ps           _369_:           _992_/Y ->  _994_/A
   1314.7 ps       _486_[11]:           _994_/Y -> _1141_/A
   1395.4 ps  CSR_PCaddr[11]:          _1141_/Y -> CSR_PCaddr[11]

Computed maximum clock frequency (zero margin) = 571.022 MHz
-----------------------------------------

Number of paths analyzed:  160

Top 20 minimum delay paths:
Path _1224_/CLK to _1225_/D delay 79.4948 ps
      0.0 ps  clk_bF$buf5: CLKBUF1_insert10/Y -> _1224_/CLK
     61.1 ps     meta_irq:           _1224_/Q -> _1225_/D

   clock skew at destination = 0
   hold at destination = 18.3943

Path _1265_/CLK to _1265_/D delay 194.261 ps
      0.0 ps  clk_bF$buf0: CLKBUF1_insert15/Y -> _1265_/CLK
     64.1 ps    mcause[4]:           _1265_/Q ->  _530_/A
    141.4 ps         _42_:            _530_/Y ->  _646_/A
    198.1 ps      _28_[4]:            _646_/Y -> _1265_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1274_/CLK to _1274_/D delay 194.261 ps
      0.0 ps  clk_bF$buf0: CLKBUF1_insert15/Y -> _1274_/CLK
     64.1 ps   mcause[13]:           _1274_/Q ->  _566_/A
    141.4 ps         _69_:            _566_/Y ->  _668_/A
    198.1 ps     _28_[13]:            _668_/Y -> _1274_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1283_/CLK to _1283_/D delay 194.261 ps
      0.0 ps  clk_bF$buf0: CLKBUF1_insert15/Y -> _1283_/CLK
     64.1 ps   mcause[22]:           _1283_/Q ->  _593_/A
    141.4 ps         _87_:            _593_/Y ->  _686_/A
    198.1 ps     _28_[22]:            _686_/Y -> _1283_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1228_/CLK to _1228_/D delay 194.261 ps
      0.0 ps  clk_bF$buf1: CLKBUF1_insert14/Y -> _1228_/CLK
     64.1 ps     mvect[1]:           _1228_/Q ->  _513_/A
    141.4 ps         _26_:            _513_/Y ->  _725_/A
    198.1 ps      _07_[1]:            _725_/Y -> _1228_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1282_/CLK to _1282_/D delay 194.261 ps
      0.0 ps  clk_bF$buf1: CLKBUF1_insert14/Y -> _1282_/CLK
     64.1 ps   mcause[21]:           _1282_/Q ->  _590_/A
    141.4 ps         _85_:            _590_/Y ->  _684_/A
    198.1 ps     _28_[21]:            _684_/Y -> _1282_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1281_/CLK to _1281_/D delay 194.261 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert13/Y -> _1281_/CLK
     64.1 ps   mcause[20]:           _1281_/Q ->  _587_/A
    141.4 ps         _83_:            _587_/Y ->  _682_/A
    198.1 ps     _28_[20]:            _682_/Y -> _1281_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1290_/CLK to _1290_/D delay 194.261 ps
      0.0 ps  clk_bF$buf2: CLKBUF1_insert13/Y -> _1290_/CLK
     64.1 ps   mcause[29]:           _1290_/Q ->  _614_/A
    141.4 ps        _101_:            _614_/Y ->  _700_/A
    198.1 ps     _28_[29]:            _700_/Y -> _1290_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1271_/CLK to _1271_/D delay 194.261 ps
      0.0 ps  clk_bF$buf3: CLKBUF1_insert12/Y -> _1271_/CLK
     64.1 ps   mcause[10]:           _1271_/Q ->  _551_/A
    141.4 ps         _57_:            _551_/Y ->  _660_/A
    198.1 ps     _28_[10]:            _660_/Y -> _1271_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1280_/CLK to _1280_/D delay 194.261 ps
      0.0 ps  clk_bF$buf3: CLKBUF1_insert12/Y -> _1280_/CLK
     64.1 ps   mcause[19]:           _1280_/Q ->  _584_/A
    141.4 ps         _81_:            _584_/Y ->  _680_/A
    198.1 ps     _28_[19]:            _680_/Y -> _1280_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1289_/CLK to _1289_/D delay 194.261 ps
      0.0 ps  clk_bF$buf3: CLKBUF1_insert12/Y -> _1289_/CLK
     64.1 ps   mcause[28]:           _1289_/Q ->  _611_/A
    141.4 ps         _99_:            _611_/Y ->  _698_/A
    198.1 ps     _28_[28]:            _698_/Y -> _1289_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1270_/CLK to _1270_/D delay 194.261 ps
      0.0 ps  clk_bF$buf4: CLKBUF1_insert11/Y -> _1270_/CLK
     64.1 ps    mcause[9]:           _1270_/Q ->  _548_/A
    141.4 ps         _55_:            _548_/Y ->  _658_/A
    198.1 ps      _28_[9]:            _658_/Y -> _1270_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1279_/CLK to _1279_/D delay 194.261 ps
      0.0 ps  clk_bF$buf4: CLKBUF1_insert11/Y -> _1279_/CLK
     64.1 ps   mcause[18]:           _1279_/Q ->  _581_/A
    141.4 ps         _79_:            _581_/Y ->  _678_/A
    198.1 ps     _28_[18]:            _678_/Y -> _1279_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1288_/CLK to _1288_/D delay 194.261 ps
      0.0 ps  clk_bF$buf4: CLKBUF1_insert11/Y -> _1288_/CLK
     64.1 ps   mcause[27]:           _1288_/Q ->  _608_/A
    141.4 ps         _97_:            _608_/Y ->  _696_/A
    198.1 ps     _28_[27]:            _696_/Y -> _1288_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1278_/CLK to _1278_/D delay 194.261 ps
      0.0 ps  clk_bF$buf5: CLKBUF1_insert10/Y -> _1278_/CLK
     64.1 ps   mcause[17]:           _1278_/Q ->  _578_/A
    141.4 ps         _77_:            _578_/Y ->  _676_/A
    198.1 ps     _28_[17]:            _676_/Y -> _1278_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1287_/CLK to _1287_/D delay 194.261 ps
      0.0 ps  clk_bF$buf5: CLKBUF1_insert10/Y -> _1287_/CLK
     64.1 ps   mcause[26]:           _1287_/Q ->  _605_/A
    141.4 ps         _95_:            _605_/Y ->  _694_/A
    198.1 ps     _28_[26]:            _694_/Y -> _1287_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1277_/CLK to _1277_/D delay 194.261 ps
      0.0 ps  clk_bF$buf6: CLKBUF1_insert9/Y -> _1277_/CLK
     64.1 ps   mcause[16]:          _1277_/Q ->  _575_/A
    141.4 ps         _75_:           _575_/Y ->  _674_/A
    198.1 ps     _28_[16]:           _674_/Y -> _1277_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1286_/CLK to _1286_/D delay 194.261 ps
      0.0 ps  clk_bF$buf6: CLKBUF1_insert9/Y -> _1286_/CLK
     64.1 ps   mcause[25]:          _1286_/Q ->  _602_/A
    141.4 ps         _93_:           _602_/Y ->  _692_/A
    198.1 ps     _28_[25]:           _692_/Y -> _1286_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1267_/CLK to _1267_/D delay 194.261 ps
      0.0 ps  clk_bF$buf7: CLKBUF1_insert8/Y -> _1267_/CLK
     64.1 ps    mcause[6]:          _1267_/Q ->  _536_/A
    141.4 ps         _46_:           _536_/Y ->  _650_/A
    198.1 ps      _28_[6]:           _650_/Y -> _1267_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Path _1276_/CLK to _1276_/D delay 194.261 ps
      0.0 ps  clk_bF$buf7: CLKBUF1_insert8/Y -> _1276_/CLK
     64.1 ps   mcause[15]:          _1276_/Q ->  _572_/A
    141.4 ps         _73_:           _572_/Y ->  _672_/A
    198.1 ps     _28_[15]:           _672_/Y -> _1276_/D

   clock skew at destination = 0
   hold at destination = -3.83426

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  129

Top 20 maximum delay paths:
Path input pin CSR_addr[5] to _1261_/D delay 1534.51 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert39/A
   1156.7 ps  _114__bF$buf6: BUFX2_insert39/Y ->          _631_/A
   1264.6 ps          _115_:          _631_/Y ->          _632_/A
   1342.7 ps        _28_[0]:          _632_/Y ->         _1261_/D

   setup at destination = 191.826

Path input pin CSR_addr[5] to _1263_/D delay 1534.51 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert41/A
   1156.7 ps  _114__bF$buf4: BUFX2_insert41/Y ->          _639_/A
   1264.6 ps          _121_:          _639_/Y ->          _640_/A
   1342.7 ps        _28_[2]:          _640_/Y ->         _1263_/D

   setup at destination = 191.826

Path input pin CSR_addr[5] to _1262_/D delay 1533.93 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert40/A
   1156.2 ps  _114__bF$buf5: BUFX2_insert40/Y ->          _635_/A
   1264.1 ps          _118_:          _635_/Y ->          _636_/A
   1342.1 ps        _28_[1]:          _636_/Y ->         _1262_/D

   setup at destination = 191.823

Path input pin CSR_addr[5] to _1264_/D delay 1533.35 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert42/A
   1155.7 ps  _114__bF$buf3: BUFX2_insert42/Y ->          _643_/A
   1263.5 ps          _124_:          _643_/Y ->          _644_/A
   1341.5 ps        _28_[3]:          _644_/Y ->         _1264_/D

   setup at destination = 191.819

Path input pin CSR_addr[5] to _1271_/D delay 1510.81 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert39/A
   1156.7 ps  _114__bF$buf6: BUFX2_insert39/Y ->          _659_/A
   1260.7 ps          _133_:          _659_/Y ->          _660_/C
   1319.9 ps       _28_[10]:          _660_/Y ->         _1271_/D

   setup at destination = 190.91

Path input pin CSR_addr[5] to _1279_/D delay 1510.81 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert39/A
   1156.7 ps  _114__bF$buf6: BUFX2_insert39/Y ->          _677_/A
   1260.7 ps          _143_:          _677_/Y ->          _678_/C
   1319.9 ps       _28_[18]:          _678_/Y ->         _1279_/D

   setup at destination = 190.91

Path input pin CSR_addr[5] to _1280_/D delay 1510.81 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert41/A
   1156.7 ps  _114__bF$buf4: BUFX2_insert41/Y ->          _679_/A
   1260.7 ps          _144_:          _679_/Y ->          _680_/C
   1319.9 ps       _28_[19]:          _680_/Y ->         _1280_/D

   setup at destination = 190.91

Path input pin CSR_addr[5] to _1286_/D delay 1510.81 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert39/A
   1156.7 ps  _114__bF$buf6: BUFX2_insert39/Y ->          _691_/A
   1260.7 ps          _150_:          _691_/Y ->          _692_/C
   1319.9 ps       _28_[25]:          _692_/Y ->         _1286_/D

   setup at destination = 190.91

Path input pin CSR_addr[5] to _1287_/D delay 1510.81 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert41/A
   1156.7 ps  _114__bF$buf4: BUFX2_insert41/Y ->          _693_/A
   1260.7 ps          _151_:          _693_/Y ->          _694_/C
   1319.9 ps       _28_[26]:          _694_/Y ->         _1287_/D

   setup at destination = 190.91

Path input pin CSR_addr[5] to _1267_/D delay 1510.24 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert40/A
   1156.2 ps  _114__bF$buf5: BUFX2_insert40/Y ->          _649_/A
   1260.1 ps          _127_:          _649_/Y ->          _650_/C
   1319.3 ps        _28_[6]:          _650_/Y ->         _1267_/D

   setup at destination = 190.911

Path input pin CSR_addr[5] to _1276_/D delay 1510.24 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert40/A
   1156.2 ps  _114__bF$buf5: BUFX2_insert40/Y ->          _671_/A
   1260.1 ps          _140_:          _671_/Y ->          _672_/C
   1319.3 ps       _28_[15]:          _672_/Y ->         _1276_/D

   setup at destination = 190.911

Path input pin CSR_addr[5] to _1283_/D delay 1510.24 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert40/A
   1156.2 ps  _114__bF$buf5: BUFX2_insert40/Y ->          _685_/A
   1260.1 ps          _147_:          _685_/Y ->          _686_/C
   1319.3 ps       _28_[22]:          _686_/Y ->         _1283_/D

   setup at destination = 190.911

Path input pin CSR_addr[5] to _1290_/D delay 1510.24 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert40/A
   1156.2 ps  _114__bF$buf5: BUFX2_insert40/Y ->          _699_/A
   1260.1 ps          _154_:          _699_/Y ->          _700_/C
   1319.3 ps       _28_[29]:          _700_/Y ->         _1290_/D

   setup at destination = 190.911

Path input pin CSR_addr[5] to _1277_/D delay 1509.66 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert42/A
   1155.7 ps  _114__bF$buf3: BUFX2_insert42/Y ->          _673_/A
   1259.5 ps          _141_:          _673_/Y ->          _674_/C
   1318.7 ps       _28_[16]:          _674_/Y ->         _1277_/D

   setup at destination = 190.913

Path input pin CSR_addr[5] to _1284_/D delay 1509.66 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert42/A
   1155.7 ps  _114__bF$buf3: BUFX2_insert42/Y ->          _687_/A
   1259.5 ps          _148_:          _687_/Y ->          _688_/C
   1318.7 ps       _28_[23]:          _688_/Y ->         _1284_/D

   setup at destination = 190.913

Path input pin CSR_addr[5] to _1272_/D delay 1508.23 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert41/A
   1156.7 ps  _114__bF$buf4: BUFX2_insert41/Y ->          _662_/A
   1260.7 ps          _135_:          _662_/Y ->          _663_/B
   1317.2 ps       _28_[11]:          _663_/Y ->         _1272_/D

   setup at destination = 190.992

Path input pin CSR_addr[5] to _1268_/D delay 1507.08 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert42/A
   1155.7 ps  _114__bF$buf3: BUFX2_insert42/Y ->          _652_/A
   1259.5 ps          _129_:          _652_/Y ->          _653_/B
   1316.1 ps        _28_[7]:          _653_/Y ->         _1268_/D

   setup at destination = 190.994

Path input pin CSR_addr[5] to _1273_/D delay 1507.08 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert42/A
   1155.7 ps  _114__bF$buf3: BUFX2_insert42/Y ->          _665_/A
   1259.5 ps          _137_:          _665_/Y ->          _666_/B
   1316.1 ps       _28_[12]:          _666_/Y ->         _1273_/D

   setup at destination = 190.994

Path input pin CSR_addr[5] to _1291_/D delay 1507.08 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert42/A
   1155.7 ps  _114__bF$buf3: BUFX2_insert42/Y ->          _702_/A
   1259.5 ps          _156_:          _702_/Y ->          _703_/B
   1316.1 ps       _28_[30]:          _703_/Y ->         _1291_/D

   setup at destination = 190.994

Path input pin CSR_addr[5] to _1270_/D delay 1493.48 ps
      0.0 ps    CSR_addr[5]:                  ->          _492_/A
     84.0 ps            _4_:          _492_/Y ->          _493_/C
    161.8 ps            _5_:          _493_/Y ->          _494_/B
    275.1 ps            _6_:          _494_/Y ->          _499_/B
    415.0 ps           _11_:          _499_/Y -> BUFX2_insert56/A
    622.9 ps   _11__bF$buf4: BUFX2_insert56/Y ->          _500_/A
    753.3 ps           _12_:          _500_/Y ->          _630_/B
    923.8 ps          _114_:          _630_/Y -> BUFX2_insert44/A
   1142.8 ps  _114__bF$buf1: BUFX2_insert44/Y ->          _657_/A
   1243.8 ps          _132_:          _657_/Y ->          _658_/C
   1302.5 ps        _28_[9]:          _658_/Y ->         _1270_/D

   setup at destination = 190.954

-----------------------------------------

Number of paths analyzed:  129

Top 20 minimum delay paths:
Path input pin CSR_mepc[31] to _1223_/D delay 76.458 ps
      0.0 ps  CSR_mepc[31]:         ->  _936_/B
     40.0 ps         _323_: _936_/Y ->  _939_/C
     81.3 ps      _21_[29]: _939_/Y -> _1223_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[30] to _1222_/D delay 76.458 ps
      0.0 ps  CSR_mepc[30]:         ->  _932_/B
     40.0 ps         _320_: _932_/Y ->  _935_/C
     81.3 ps      _21_[28]: _935_/Y -> _1222_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[29] to _1221_/D delay 76.458 ps
      0.0 ps  CSR_mepc[29]:         ->  _928_/B
     40.0 ps         _317_: _928_/Y ->  _931_/C
     81.3 ps      _21_[27]: _931_/Y -> _1221_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[28] to _1220_/D delay 76.458 ps
      0.0 ps  CSR_mepc[28]:         ->  _924_/B
     40.0 ps         _314_: _924_/Y ->  _927_/C
     81.3 ps      _21_[26]: _927_/Y -> _1220_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[27] to _1219_/D delay 76.458 ps
      0.0 ps  CSR_mepc[27]:         ->  _920_/B
     40.0 ps         _311_: _920_/Y ->  _923_/C
     81.3 ps      _21_[25]: _923_/Y -> _1219_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[26] to _1218_/D delay 76.458 ps
      0.0 ps  CSR_mepc[26]:         ->  _916_/B
     40.0 ps         _308_: _916_/Y ->  _919_/C
     81.3 ps      _21_[24]: _919_/Y -> _1218_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[25] to _1217_/D delay 76.458 ps
      0.0 ps  CSR_mepc[25]:         ->  _912_/B
     40.0 ps         _305_: _912_/Y ->  _915_/C
     81.3 ps      _21_[23]: _915_/Y -> _1217_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[24] to _1216_/D delay 76.458 ps
      0.0 ps  CSR_mepc[24]:         ->  _908_/B
     40.0 ps         _302_: _908_/Y ->  _911_/C
     81.3 ps      _21_[22]: _911_/Y -> _1216_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[23] to _1215_/D delay 76.458 ps
      0.0 ps  CSR_mepc[23]:         ->  _904_/B
     40.0 ps         _299_: _904_/Y ->  _907_/C
     81.3 ps      _21_[21]: _907_/Y -> _1215_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[22] to _1214_/D delay 76.458 ps
      0.0 ps  CSR_mepc[22]:         ->  _900_/B
     40.0 ps         _296_: _900_/Y ->  _903_/C
     81.3 ps      _21_[20]: _903_/Y -> _1214_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[21] to _1213_/D delay 76.458 ps
      0.0 ps  CSR_mepc[21]:         ->  _896_/B
     40.0 ps         _293_: _896_/Y ->  _899_/C
     81.3 ps      _21_[19]: _899_/Y -> _1213_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[20] to _1212_/D delay 76.458 ps
      0.0 ps  CSR_mepc[20]:         ->  _892_/B
     40.0 ps         _290_: _892_/Y ->  _895_/C
     81.3 ps      _21_[18]: _895_/Y -> _1212_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[19] to _1211_/D delay 76.458 ps
      0.0 ps  CSR_mepc[19]:         ->  _888_/B
     40.0 ps         _287_: _888_/Y ->  _891_/C
     81.3 ps      _21_[17]: _891_/Y -> _1211_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[18] to _1210_/D delay 76.458 ps
      0.0 ps  CSR_mepc[18]:         ->  _884_/B
     40.0 ps         _284_: _884_/Y ->  _887_/C
     81.3 ps      _21_[16]: _887_/Y -> _1210_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[17] to _1209_/D delay 76.458 ps
      0.0 ps  CSR_mepc[17]:         ->  _880_/B
     40.0 ps         _281_: _880_/Y ->  _883_/C
     81.3 ps      _21_[15]: _883_/Y -> _1209_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[16] to _1208_/D delay 76.458 ps
      0.0 ps  CSR_mepc[16]:         ->  _876_/B
     40.0 ps         _278_: _876_/Y ->  _879_/C
     81.3 ps      _21_[14]: _879_/Y -> _1208_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[15] to _1207_/D delay 76.458 ps
      0.0 ps  CSR_mepc[15]:         ->  _872_/B
     40.0 ps         _275_: _872_/Y ->  _875_/C
     81.3 ps      _21_[13]: _875_/Y -> _1207_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[14] to _1206_/D delay 76.458 ps
      0.0 ps  CSR_mepc[14]:         ->  _868_/B
     40.0 ps         _272_: _868_/Y ->  _871_/C
     81.3 ps      _21_[12]: _871_/Y -> _1206_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[13] to _1205_/D delay 76.458 ps
      0.0 ps  CSR_mepc[13]:         ->  _864_/B
     40.0 ps         _269_: _864_/Y ->  _867_/C
     81.3 ps      _21_[11]: _867_/Y -> _1205_/D

   hold at destination = -4.84065

Path input pin CSR_mepc[12] to _1204_/D delay 76.458 ps
      0.0 ps  CSR_mepc[12]:         ->  _860_/B
     40.0 ps         _266_: _860_/Y ->  _863_/C
     81.3 ps      _21_[10]: _863_/Y -> _1204_/D

   hold at destination = -4.84065

-----------------------------------------

