Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Xilinx/projects/src/data_handling/trig_addr_sel_sim_isim_beh.exe -prj /home/ise/Xilinx/projects/src/data_handling/trig_addr_sel_sim_beh.prj work.trig_addr_sel_sim 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Xilinx/projects/src/data_handling/trigger_addr_sel.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/projects/src/data_handling/trig_addr_sel_sim.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" into library work
ERROR:HDLCompiler:104 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 178: Cannot find <axis_interconnect_v1_1_axis_interconnect_16x16_top> in library <axis_interconnect_v1_1>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 180: Unit <axis_fifo> ignored due to previous errors.
ERROR:HDLCompiler:374 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 199: Entity <axis_fifo> is not yet compiled.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 203: <string> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 204: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 205: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 206: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 207: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 208: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 209: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 210: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 211: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 212: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 213: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 214: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 215: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 216: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 217: <integer> is not declared.
ERROR:HDLCompiler:69 - "/home/ise/Xilinx/projects/src/data_handling/ipcore_dir/axis_fifo_sim.vhd" Line 218: <integer> is not declared.
Sorry, too many errors..
