OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/ZeroToFive/runs/RUN_2025.05.24_11.53.31/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/designs/ZeroToFive/src/ztfc.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ztfc
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3588
Number of terminals:      12
Number of snets:          2
Number of nets:           176

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 135.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 23375.
[INFO DRT-0033] mcon shape region query size = 40752.
[INFO DRT-0033] met1 shape region query size = 8018.
[INFO DRT-0033] via shape region query size = 2640.
[INFO DRT-0033] met2 shape region query size = 1585.
[INFO DRT-0033] via2 shape region query size = 2112.
[INFO DRT-0033] met3 shape region query size = 1593.
[INFO DRT-0033] via3 shape region query size = 2112.
[INFO DRT-0033] met4 shape region query size = 672.
[INFO DRT-0033] via4 shape region query size = 112.
[INFO DRT-0033] met5 shape region query size = 140.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 390 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 117 unique inst patterns.
[INFO DRT-0084]   Complete 208 groups.
#scanned instances     = 3588
#unique  instances     = 135
#stdCellGenAp          = 3101
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2311
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 574
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:04, memory = 122.20 (MB), peak = 122.20 (MB)

Number of guides:     2053

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 583.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 615.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 373.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 29.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 8.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 964 vertical wires in 1 frboxes and 644 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 97 vertical wires in 1 frboxes and 146 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 133.24 (MB), peak = 133.24 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 133.24 (MB), peak = 133.24 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 146.36 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 158.78 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 163.48 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 161.11 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 163.86 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:00, memory = 163.98 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:01, memory = 168.44 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:01, memory = 168.49 (MB).
    Completing 90% with 37 violations.
    elapsed time = 00:00:01, memory = 168.62 (MB).
    Completing 100% with 48 violations.
    elapsed time = 00:00:01, memory = 168.99 (MB).
[INFO DRT-0199]   Number of violations = 67.
Viol/Layer        met1   met2   met3
Metal Spacing        8      2      1
Recheck             12      7      0
Short               34      3      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 496.76 (MB), peak = 508.50 (MB)
Total wire length = 32093 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15898 um.
Total wire length on LAYER met2 = 14819 um.
Total wire length on LAYER met3 = 910 um.
Total wire length on LAYER met4 = 465 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1477.
Up-via summary (total 1477):

-----------------------
 FR_MASTERSLICE       0
            li1     611
           met1     818
           met2      33
           met3      15
           met4       0
-----------------------
                   1477


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 67 violations.
    elapsed time = 00:00:00, memory = 496.76 (MB).
    Completing 20% with 67 violations.
    elapsed time = 00:00:00, memory = 496.76 (MB).
    Completing 30% with 67 violations.
    elapsed time = 00:00:00, memory = 503.26 (MB).
    Completing 40% with 57 violations.
    elapsed time = 00:00:00, memory = 496.76 (MB).
    Completing 50% with 57 violations.
    elapsed time = 00:00:00, memory = 496.76 (MB).
    Completing 60% with 57 violations.
    elapsed time = 00:00:00, memory = 496.76 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:01, memory = 501.86 (MB).
    Completing 80% with 48 violations.
    elapsed time = 00:00:01, memory = 501.86 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:01, memory = 501.86 (MB).
    Completing 100% with 37 violations.
    elapsed time = 00:00:01, memory = 501.86 (MB).
[INFO DRT-0199]   Number of violations = 37.
Viol/Layer        met1   met2
Metal Spacing        1      1
Short               35      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 501.98 (MB), peak = 516.74 (MB)
Total wire length = 32092 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15899 um.
Total wire length on LAYER met2 = 14828 um.
Total wire length on LAYER met3 = 909 um.
Total wire length on LAYER met4 = 454 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1486.
Up-via summary (total 1486):

-----------------------
 FR_MASTERSLICE       0
            li1     611
           met1     828
           met2      33
           met3      14
           met4       0
-----------------------
                   1486


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 37 violations.
    elapsed time = 00:00:00, memory = 501.98 (MB).
    Completing 20% with 37 violations.
    elapsed time = 00:00:00, memory = 501.98 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:00, memory = 501.98 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:00, memory = 501.98 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:00, memory = 503.61 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:00, memory = 503.61 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:01, memory = 503.71 (MB).
    Completing 80% with 21 violations.
    elapsed time = 00:00:01, memory = 503.71 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:01, memory = 503.96 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:01, memory = 503.96 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        1
Short                4
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 503.96 (MB), peak = 518.72 (MB)
Total wire length = 32062 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15888 um.
Total wire length on LAYER met2 = 14802 um.
Total wire length on LAYER met3 = 909 um.
Total wire length on LAYER met4 = 461 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1481.
Up-via summary (total 1481):

-----------------------
 FR_MASTERSLICE       0
            li1     611
           met1     820
           met2      33
           met3      17
           met4       0
-----------------------
                   1481


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 503.96 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 503.96 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 503.96 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 503.96 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 503.96 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 503.96 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 503.96 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 503.96 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 503.96 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 503.96 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 503.95 (MB), peak = 518.72 (MB)
Total wire length = 32069 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15890 um.
Total wire length on LAYER met2 = 14807 um.
Total wire length on LAYER met3 = 909 um.
Total wire length on LAYER met4 = 461 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1495.
Up-via summary (total 1495):

-----------------------
 FR_MASTERSLICE       0
            li1     611
           met1     834
           met2      33
           met3      17
           met4       0
-----------------------
                   1495


[INFO DRT-0198] Complete detail routing.
Total wire length = 32069 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15890 um.
Total wire length on LAYER met2 = 14807 um.
Total wire length on LAYER met3 = 909 um.
Total wire length on LAYER met4 = 461 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1495.
Up-via summary (total 1495):

-----------------------
 FR_MASTERSLICE       0
            li1     611
           met1     834
           met2      33
           met3      17
           met4       0
-----------------------
                   1495


[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 503.95 (MB), peak = 518.72 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/ZeroToFive/runs/RUN_2025.05.24_11.53.31/results/routing/ztfc.odb'…
Writing netlist to '/openlane/designs/ZeroToFive/runs/RUN_2025.05.24_11.53.31/results/routing/ztfc.nl.v'…
Writing powered netlist to '/openlane/designs/ZeroToFive/runs/RUN_2025.05.24_11.53.31/results/routing/ztfc.pnl.v'…
Writing layout to '/openlane/designs/ZeroToFive/runs/RUN_2025.05.24_11.53.31/results/routing/ztfc.def'…
