set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {ABordiuh_Lab10.vho ABordiuh_Lab10_vhd.sdo}}
	{{"Fast Model"} {ABordiuh_Lab10_fast.vho ABordiuh_Lab10_vhd_fast.sdo}}
}
