b main 
r
x/10i $rip
x/20i $rip
n
n
n
n
n
n
n
r
n
n
n
n
n
n
n
r
n
n
n
n
n
n
si
si
x/20i $rip
x/s 0x555555556660
b main
r
n
n
n
n
n
n
si
si
x/20i $rip
x/s 0x55555556660
x/s 0x55555555660
x/s 0x555555556660
d
b phase_2
"brownie, you are doing a heck of a job."
brownie, you are doing a heck of a job.
r
d
b phase_2
d
d 1
d 2
d 3
q
b phase_2
r
si
q
b *0x555555555192
r
n
r
d 1
d1
d 1
b mian
b main
q
b *0x555555555195
r
si
si
si
si
x/20i $rip
x/s 0x5555555567f3
q
b *0x555555555192
r
b *0x555555555192
r
q
b main
r
x/20i $rip
x/30i $rip
q
b *0x555555555194
r
si
si
si
si
si
x/20 $rip
x/20i $rip
x/s 0x5555555567f3
q
pdisas phase_2
pdisas phase_3
pdisas phase_3
b*phase_3
ni
ni
q
pdisas phase_3
b*phase_3
r
b *phase_3
r
q
b *phase_3
r
ni
si
x/20i $rip
x/s ox5555555567ff
x/s ox555555567ff
x/s 0x555555567ff
x/s 0x5555555567ff
q
b *phase_3
r
ni
ni
x/s ox555555554e60
x/s ox555555556480
q
pdisas phase_3
3
ni
q
pdisas phase_3
ni
b*phase_3
ni
r
ni
ni
q
b phase_3
r
q
b phase_3
r
set disassembly-flawor intel
disas
ni
q
b phase_3
r
disas
ni
ni
x/d $rsp+0xc
ni
q
pdisass phase_4
b *phase_4+31
1
2
r
1
2
1 2
ni
q
pdisass phase_1
b *phase_1+24
r
b *phase_1+18
r
q
pdisass phase_3
q
pdisass phase_4
b*phase_4+31
r
q
pdisass phase_3
disas phase_3
pdisass phase_3
pdisass phase_4
b*phase_4+31
ni
r
q
b*phase_4+31
r
ni
 b*ox555555552ce
ni
2
q
q
