v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=NVMemProg
T 55200 42000 5 20 1 1 0 0 1
title1=Power - Block Diagram
T 55900 40700 5 14 1 1 0 1 1
file=power.sch
T 63700 40700 5 14 1 1 0 4 1
page=3
T 64700 40700 5 14 1 1 0 4 1
pageof=14
T 64200 42300 5 14 1 1 0 4 1
revision=0.1
T 64200 41500 5 14 1 1 0 4 1
date=2017-07-11
T 58500 40700 5 14 1 1 0 1 1
author=Wojciech Krutnik
}
C 50500 46600 1 0 0 power-vcc.sym
{
T 51100 47550 5 12 1 1 0 0 1
comment=p. 7
T 51000 47850 5 10 1 1 0 0 1
refdes=S15
T 53000 47700 5 12 1 1 0 5 1
source=power-vcc.sch
}
C 58400 46600 1 0 0 power-vcc_fpga.sym
{
T 59000 47950 5 12 1 1 0 0 1
comment=p. 9
T 58900 48250 5 10 1 1 0 0 1
refdes=S18
T 60900 48100 5 12 1 1 0 5 1
source=power-vcc_fpga.sch
}
T 53000 55000 9 16 1 0 0 3 2
[STEP-UP]
7~16V/0.25A
T 53100 51000 9 16 1 0 0 3 4
[STEP-UP]
SRC: VCC+3.75V
[LINEAR REG.]
1.5~6.5V/0.5A
T 53000 48000 9 16 1 0 0 3 2
[LDO]
3.3V/0.3A
T 61000 48400 9 16 1 0 0 3 2
IO: min(VCC, MEM_VCC)
INT: [LDO] 1.5V/0.2A
N 45800 54100 50700 54100 4
N 50500 47100 50500 54100 4
N 50500 50100 50700 50100 4
N 50500 47100 50700 47100 4
N 55300 47100 58600 47100 4
N 58600 47500 57800 47500 4
N 57800 47500 57800 52200 4
N 57800 49700 55300 49700 4
{
T 56400 49750 5 8 1 1 0 6 1
netname=MEM_VCC_1
}
N 50700 53700 48800 53700 4
{
T 49000 53750 5 8 1 1 0 0 1
netname=MEM_VPP_VCTRL
}
N 58600 52600 56200 52600 4
{
T 56300 52650 5 8 1 1 0 0 1
netname=MEM_VPP_CCTRL
}
N 50700 49700 48800 49700 4
{
T 49000 49750 5 8 1 1 0 0 1
netname=MEM_VCC_VCTRL
}
N 58600 52000 56200 52000 4
{
T 56300 52050 5 8 1 1 0 0 1
netname=MEM_VCC_CCTRL
}
C 64600 52400 1 0 0 MEM_VCC-1.sym
C 55600 50300 1 0 0 MEM_VCC_SRC-1.sym
C 63500 53000 1 0 0 MEM_VPP-1.sym
C 64600 47300 1 0 0 VCC_FPGA_INT-1.sym
C 63500 47700 1 0 0 VCC_FPGA_IO-1.sym
N 55300 54100 57800 54100 4
{
T 55600 54150 5 8 1 1 0 0 1
netname=MEM_VPP_1
}
N 63700 52800 63700 53000 4
N 55300 50100 55800 50100 4
N 55800 50100 55800 50300 4
N 63200 47500 63700 47500 4
N 63700 47500 63700 47700 4
N 63200 47100 64800 47100 4
N 64800 47100 64800 47300 4
C 46500 54300 1 0 0 PWR_SRC-1.sym
N 46700 54100 46700 54300 4
C 55600 47300 1 0 0 VCC-1.sym
N 55800 47100 55800 47300 4
C 41000 52600 1 0 0 power-pwr_src.sym
{
T 41600 54550 5 12 1 1 0 0 1
comment=p. 4
T 41500 54850 5 10 1 1 0 0 1
refdes=S11
T 43500 54700 5 12 1 1 0 5 1
source=power-pwr_src.sch
}
N 45800 53700 46700 53700 4
{
T 45900 53750 5 8 1 1 0 0 1
netname=DC_OK
}
N 45800 53300 46700 53300 4
{
T 45900 53350 5 8 1 1 0 0 1
netname=USB_D+
}
N 45800 53100 46700 53100 4
{
T 45900 53150 5 8 1 1 0 0 1
netname=USB_D-
}
C 50500 49200 1 0 0 power-mem_vcc.sym
{
T 51100 50550 5 12 1 1 0 0 1
comment=p. 6
T 51000 50850 5 10 1 1 0 0 1
refdes=S13
T 53000 50700 5 12 1 1 0 5 1
source=power-mem_vcc.sch
}
C 50500 53200 1 0 0 power-mem_vpp.sym
{
T 51100 54550 5 12 1 1 0 0 1
comment=p. 5
T 51000 54850 5 10 1 1 0 0 1
refdes=S12
T 53000 54700 5 12 1 1 0 5 1
source=power-mem_vpp.sch
}
N 57800 52200 58600 52200 4
N 57800 54100 57800 52800 4
N 57800 52800 58600 52800 4
T 43500 55000 9 16 1 0 0 3 4
[USB]
5V/0.5A
[DC_IN]
5V/1.5A
T 61000 53700 9 16 1 0 0 3 3
OVERCURRENT PROT.
VPP: 0~0.25A
VCC: 0~0.5A
N 63200 52800 63700 52800 4
N 64800 52400 64800 52200 4
N 64800 52200 63200 52200 4
C 58400 50900 1 0 0 power-ocprot.sym
{
T 59000 53250 5 12 1 1 0 0 1
comment=p. 8
T 58900 53550 5 10 1 1 0 0 1
refdes=S16
T 60900 53400 5 12 1 1 0 5 1
source=power-ocprot.sch
}
N 63200 51600 64100 51600 4
N 58600 51400 57000 51400 4
C 44600 42500 1 0 0 MCP4728-1.sym
{
T 44900 45200 5 10 0 0 0 0 1
symversion=1.0
T 44900 45400 5 10 0 0 0 0 1
device=IC
T 44900 45600 5 10 0 0 0 0 1
footprint=MSOP10_A
T 44900 44850 5 10 1 1 0 0 1
refdes=U101
T 44800 42750 5 10 1 1 0 2 1
value=MCP4728
}
N 44600 44400 43600 44400 4
N 44600 44000 43600 44000 4
C 42600 44200 1 0 1 io-1.sym
{
T 42600 45800 5 10 0 0 0 6 1
symversion=1.0
T 41700 44400 5 10 1 1 0 7 1
refdes=SDA
}
C 42600 43800 1 0 1 io-1.sym
{
T 42600 45400 5 10 0 0 0 6 1
symversion=1.0
T 42600 45200 5 10 0 0 0 6 1
value=IO
T 42600 45600 5 10 0 0 0 6 1
device=none
T 41700 44000 5 10 1 1 0 7 1
refdes=SCL
}
C 46100 45800 1 90 0 fbead-1.sym
{
T 45650 46400 5 10 1 1 90 0 1
refdes=FB101
T 45400 45800 5 10 0 0 90 0 1
symversion=1.0
T 45200 45800 5 10 0 0 90 0 1
device=FERRITE BEAD
T 45000 45800 5 10 0 0 90 0 1
footprint=0603
T 45850 46400 5 10 1 1 90 0 1
value=600R
}
C 45700 46900 1 0 0 VCC-1.sym
N 44500 45500 44500 45800 4
N 43900 45800 46100 45800 4
C 46100 45100 1 0 0 cap-1.sym
{
T 46600 45600 5 10 1 1 0 0 1
refdes=C102
T 46300 45900 5 10 0 0 0 0 1
symversion=1.0
T 46300 46100 5 10 0 0 0 0 1
device=CAPACITOR
T 46300 46300 5 10 0 0 0 0 1
footprint=0603
T 46600 45400 5 10 1 1 0 0 1
value=100n
}
C 46100 45600 1 0 0 cap-1.sym
{
T 46600 46100 5 10 1 1 0 0 1
refdes=C101
T 46300 46400 5 10 0 0 0 0 1
symversion=1.0
T 46300 46600 5 10 0 0 0 0 1
device=CAPACITOR
T 46300 46800 5 10 0 0 0 0 1
footprint=0805
T 46600 45900 5 10 1 1 0 0 1
value=10u
}
N 45900 45800 45900 45100 4
N 45900 45300 46100 45300 4
C 47500 45600 1 90 0 GND-1.sym
C 47500 45100 1 90 0 GND-1.sym
N 46700 45800 47100 45800 4
N 46700 45300 47100 45300 4
C 45700 42100 1 0 0 GND-1.sym
C 44000 44500 1 90 0 res-1.sym
{
T 43750 44600 5 10 1 1 90 0 1
refdes=R104
T 43300 44700 5 10 0 0 90 0 1
symversion=1.1
T 43100 44700 5 10 0 0 90 0 1
device=RESISTOR
T 42900 44700 5 10 0 0 90 0 1
footprint=0603
T 43750 45100 5 10 1 1 90 0 1
value=100k
}
C 44600 44500 1 90 0 res-1.sym
{
T 44350 44600 5 10 1 1 90 0 1
refdes=R105
T 43900 44700 5 10 0 0 90 0 1
symversion=1.1
T 43700 44700 5 10 0 0 90 0 1
device=RESISTOR
T 43500 44700 5 10 0 0 90 0 1
footprint=0603
T 44350 45100 5 10 1 1 90 0 1
value=100k
}
N 43900 45500 43900 45800 4
N 44500 44500 44500 43600 4
N 43600 43600 44600 43600 4
N 43900 44500 43900 43200 4
N 43900 43200 44600 43200 4
C 42600 43500 1 0 0 res-1.sym
{
T 42700 43750 5 10 1 1 0 0 1
refdes=R103
T 42800 44200 5 10 0 0 0 0 1
symversion=1.1
T 42800 44400 5 10 0 0 0 0 1
device=RESISTOR
T 42800 44600 5 10 0 0 0 0 1
footprint=0603
T 43300 43750 5 10 1 1 0 0 1
value=0
}
C 42200 43800 1 270 0 GND-1.sym
N 48300 44400 50200 44400 4
{
T 50000 44450 5 8 1 1 0 6 1
netname=MEM_VPP_VCTRL
}
N 48300 43600 50200 43600 4
{
T 50000 43650 5 8 1 1 0 6 1
netname=MEM_VPP_CCTRL
}
N 48300 44000 50200 44000 4
{
T 50000 44050 5 8 1 1 0 6 1
netname=MEM_VCC_VCTRL
}
N 48300 43200 50200 43200 4
{
T 50000 43250 5 8 1 1 0 6 1
netname=MEM_VCC_CCTRL
}
C 46700 53500 1 0 0 out-1.sym
{
T 46700 55100 5 10 0 0 0 0 1
symversion=1.0
T 46700 54900 5 10 0 0 0 0 1
value=OUTPUT
T 47600 53700 5 10 1 1 0 1 1
refdes=DC_OK
T 46700 55300 5 10 0 0 0 0 1
device=none
}
C 46700 53100 1 0 0 io-1.sym
{
T 46700 54700 5 10 0 0 0 0 1
symversion=1.0
T 47600 53300 5 10 1 1 0 1 1
refdes=USB_D+
}
C 46700 52900 1 0 0 io-1.sym
{
T 46700 54500 5 10 0 0 0 0 1
symversion=1.0
T 46700 54300 5 10 0 0 0 0 1
value=IO
T 46700 54700 5 10 0 0 0 0 1
device=none
T 47600 53100 5 10 1 1 0 1 1
refdes=USB_D-
}
C 57000 51200 1 0 1 in-1.sym
{
T 57000 52800 5 10 0 0 0 6 1
symversion=1.0
T 57000 53000 5 10 0 0 0 6 1
device=none
T 57000 52600 5 10 0 0 0 6 1
value=INPUT
T 56100 51400 5 10 1 1 0 7 1
refdes=OCPROT_CLK
}
C 64100 51400 1 0 0 out-1.sym
{
T 64100 53000 5 10 0 0 0 0 1
symversion=1.0
T 64100 52800 5 10 0 0 0 0 1
value=OUTPUT
T 65000 51600 5 10 1 1 0 1 1
refdes=OCPROT#
T 64100 53200 5 10 0 0 0 0 1
device=none
}
C 42600 44300 1 0 0 res-1.sym
{
T 42700 44550 5 10 1 1 0 0 1
refdes=R101
T 42800 45000 5 10 0 0 0 0 1
symversion=1.1
T 42800 45200 5 10 0 0 0 0 1
device=RESISTOR
T 42800 45400 5 10 0 0 0 0 1
footprint=0603
T 43300 44550 5 10 1 1 0 0 1
value=0
}
C 42600 43900 1 0 0 res-1.sym
{
T 42700 44150 5 10 1 1 0 0 1
refdes=R102
T 42800 44600 5 10 0 0 0 0 1
symversion=1.1
T 42800 44800 5 10 0 0 0 0 1
device=RESISTOR
T 42800 45000 5 10 0 0 0 0 1
footprint=0603
T 43300 44150 5 10 1 1 0 0 1
value=0
}
N 58600 51600 57000 51600 4
C 57000 51400 1 0 1 in-1.sym
{
T 57000 53000 5 10 0 0 0 6 1
symversion=1.0
T 57000 53200 5 10 0 0 0 6 1
device=none
T 57000 52800 5 10 0 0 0 6 1
value=INPUT
T 56100 51600 5 10 1 1 0 7 1
refdes=OCPROT_D
}
T 44700 46900 9 18 1 0 0 3 1
DAC
C 47300 44300 1 0 0 res-1.sym
{
T 47400 44550 5 10 1 1 0 0 1
refdes=R106
T 47500 45000 5 10 0 0 0 0 1
symversion=1.1
T 47500 45200 5 10 0 0 0 0 1
device=RESISTOR
T 47500 45400 5 10 0 0 0 0 1
footprint=0603
T 48000 44550 5 10 1 1 0 0 1
value=0
}
C 47300 43900 1 0 0 res-1.sym
{
T 47400 44150 5 10 1 1 0 0 1
refdes=R107
T 47500 44600 5 10 0 0 0 0 1
symversion=1.1
T 47500 44800 5 10 0 0 0 0 1
device=RESISTOR
T 47500 45000 5 10 0 0 0 0 1
footprint=0603
T 48000 44150 5 10 1 1 0 0 1
value=0
}
C 47300 43500 1 0 0 res-1.sym
{
T 47400 43750 5 10 1 1 0 0 1
refdes=R108
T 47500 44200 5 10 0 0 0 0 1
symversion=1.1
T 47500 44400 5 10 0 0 0 0 1
device=RESISTOR
T 47500 44600 5 10 0 0 0 0 1
footprint=0603
T 48000 43750 5 10 1 1 0 0 1
value=0
}
C 47300 43100 1 0 0 res-1.sym
{
T 47400 43350 5 10 1 1 0 0 1
refdes=R109
T 47500 43800 5 10 0 0 0 0 1
symversion=1.1
T 47500 44000 5 10 0 0 0 0 1
device=RESISTOR
T 47500 44200 5 10 0 0 0 0 1
footprint=0603
T 48000 43350 5 10 1 1 0 0 1
value=0
}
N 47300 44400 47100 44400 4
N 47300 44000 47100 44000 4
N 47300 43600 47100 43600 4
N 47300 43200 47100 43200 4
N 45900 46900 45900 46600 4
