# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Homework_8/keyboard.vhd" \
"../../../../Homework_8/lec11.vhdl" \
"../../../../hw8.srcs/sources_1/new/lec11_cu.vhd" \
"../../../../Homework_8/lec11_dp.vhdl" \
"../../../../Homework_8/lec11_tb.vhdl" \

# Do not sort compile order
nosort
