{"vcs1":{"timestamp_begin":1682305195.772628832, "rt":0.77, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1682305196.576228855, "rt":1.12, "ut":0.21, "st":0.24}}
{"link":{"timestamp_begin":1682305197.723158216, "rt":1.64, "ut":0.07, "st":1.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682305195.475291698}
{"VCS_COMP_START_TIME": 1682305195.475291698}
{"VCS_COMP_END_TIME": 1682305200.027758227}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340964}}
{"stitch_vcselab": {"peak_mem": 238988}}
