{
  "Top": "ban_interface",
  "RtlTop": "ban_interface",
  "RtlPrefix": "",
  "RtlSubPrefix": "ban_interface_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "b_op1": {
      "index": "0",
      "direction": "in",
      "srcType": "Ban&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "port",
          "interface": "b_op1",
          "name": "b_op1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b_op2": {
      "index": "1",
      "direction": "in",
      "srcType": "Ban const &",
      "srcSize": "128",
      "hwRefs": [{
          "type": "port",
          "interface": "b_op2",
          "name": "b_op2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "f_op": {
      "index": "2",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "f_op",
          "name": "f_op",
          "usage": "data",
          "direction": "in"
        }]
    },
    "op": {
      "index": "3",
      "direction": "in",
      "srcType": "op_type",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "op",
          "name": "op",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "output",
    "srcSize": "128",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top ban_interface -name ban_interface",
      "set_directive_top ban_interface -name ban_interface"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ban_interface"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2 ~ 58",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ban_interface",
    "Version": "1.0",
    "DisplayName": "Ban_interface",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ban_interface_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/src\/ban_s3.cpp",
      "..\/..\/..\/src\/ban_interface.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1.vhd",
      "impl\/vhdl\/ban_interface_mux_32_32_1_1.vhd",
      "impl\/vhdl\/ban_interface_operator_1.vhd",
      "impl\/vhdl\/ban_interface_operator_2.vhd",
      "impl\/vhdl\/ban_interface_operator_3.vhd",
      "impl\/vhdl\/ban_interface_operator_add.vhd",
      "impl\/vhdl\/ban_interface_operator_div.vhd",
      "impl\/vhdl\/ban_interface_operator_div_assign.vhd",
      "impl\/vhdl\/ban_interface_operator_ge.vhd",
      "impl\/vhdl\/ban_interface_operator_mul.vhd",
      "impl\/vhdl\/ban_interface_p_sum.vhd",
      "impl\/vhdl\/ban_interface_sqrt.vhd",
      "impl\/vhdl\/ban_interface.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1.v",
      "impl\/verilog\/ban_interface_mux_32_32_1_1.v",
      "impl\/verilog\/ban_interface_operator_1.v",
      "impl\/verilog\/ban_interface_operator_2.v",
      "impl\/verilog\/ban_interface_operator_3.v",
      "impl\/verilog\/ban_interface_operator_add.v",
      "impl\/verilog\/ban_interface_operator_div.v",
      "impl\/verilog\/ban_interface_operator_div_assign.v",
      "impl\/verilog\/ban_interface_operator_ge.v",
      "impl\/verilog\/ban_interface_operator_mul.v",
      "impl\/verilog\/ban_interface_p_sum.v",
      "impl\/verilog\/ban_interface_sqrt.v",
      "impl\/verilog\/ban_interface.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl",
      "impl\/misc\/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/ban_interface.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "128",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "b_op1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"b_op1": "DATA"},
      "ports": ["b_op1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b_op1"
        }]
    },
    "b_op2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"b_op2": "DATA"},
      "ports": ["b_op2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b_op2"
        }]
    },
    "f_op": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"f_op": "DATA"},
      "ports": ["f_op"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "f_op"
        }]
    },
    "op": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"op": "DATA"},
      "ports": ["op"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "op"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "128"
    },
    "b_op1": {
      "dir": "in",
      "width": "128"
    },
    "b_op2": {
      "dir": "in",
      "width": "128"
    },
    "f_op": {
      "dir": "in",
      "width": "32"
    },
    "op": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ban_interface",
      "Instances": [
        {
          "ModuleName": "operator_2",
          "InstanceName": "grp_operator_2_fu_505"
        },
        {
          "ModuleName": "operator_1",
          "InstanceName": "grp_operator_1_fu_511"
        },
        {
          "ModuleName": "operator_add",
          "InstanceName": "grp_operator_add_fu_520",
          "Instances": [{
              "ModuleName": "p_sum",
              "InstanceName": "grp_p_sum_fu_144"
            }]
        }
      ]
    },
    "Info": {
      "operator_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "operator_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p_sum": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "operator_add": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ban_interface": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "operator_2": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.913"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "651",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1620",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "operator_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "9",
          "LatencyWorst": "12",
          "PipelineIIMin": "4",
          "PipelineIIMax": "12",
          "PipelineII": "4 ~ 12",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.207"
        },
        "Area": {
          "FF": "616",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1087",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "p_sum": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.886"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1106",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1416",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "operator_add": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "8",
          "LatencyWorst": "14",
          "PipelineIIMin": "4",
          "PipelineIIMax": "14",
          "PipelineII": "4 ~ 14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.886"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1714",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2105",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ban_interface": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "9",
          "LatencyWorst": "57",
          "PipelineIIMin": "2",
          "PipelineIIMax": "58",
          "PipelineII": "2 ~ 58",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.431"
        },
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "6088",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "13298",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-02-09 16:08:49 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
