[{"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_0"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\n CC       umodsi3.o\\n CC       udivsi3.o\\n CC       divsi3.o\\n CC       modsi3.o\\n CC       comparesf2.o\\n CC       comparedf2.o\\n CC       negsf2.o\\n CC       negdf2.o\\n CC       addsf3.o\\n CC       subsf3.o\\n CC       mulsf3.o\\n CC       divsf3.o\\n CC       lshrdi3.o\\n CC       muldi3.o\\n CC       divdi3.o\\n CC       ashldi3.o\\n CC       ashrdi3.o\\n CC       udivmoddi4.o\\n CC       floatsisf.o\\n CC       floatunsisf.o\\n CC       fixsfsi.o\\n CC       fixdfdi.o\\n CC       fixunssfsi.o\\n CC       fixunsdfdi.o\\n CC       adddf3.o\\n CC       subdf3.o\\n CC       muldf3.o\\n CC       divdf3.o\\n CC       floatsidf.o\\n CC       floatunsidf.o\\n CC       floatdidf.o\\n CC       fixdfsi.o\\n CC       fixunsdfsi.o\\n CC       clzsi2.o\\n CC       ctzsi2.o\\n CC       udivdi3.o\\n CC       umoddi3.o\\n CC       moddi3.o\\n CC       ucmpdi2.o\\n CC       libcompiler_rt.a\\n AR       libcompiler_rt.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       crt0.o\\n CC       exception.o\\n CC       libc.o\\n CC       errno.o\\n CC       crc16.o\\n CC       crc32.o\\n CC       console.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       qsort.o\\n CC       strtod.o\\n CC       spiflash.o\\n CC       strcasecmp.o\\n CC       i2c.o\\n CC       div64.o\\n CC       progress.o\\n CC       memtest.o\\n CC       vsnprintf.o\\n AR       libbase.a\\n CC       vsnprintf-nofloat.o\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       tftp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       ffunicode.o\\n CC       ff.o\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot-helper.o\\n CC       boot.o\\n CC       helpers.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n CC       complete.o\\n CC       readline.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/../.. -o xgmii_ethernet.o /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/xgmii_ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,xgmii_ethernet.so -o xgmii_ethernet.so xgmii_ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/ethernet/../.. -o ethernet.o /home/travis/litex/litex/build/sim/core/modules/ethernet/ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,ethernet.so -o ethernet.so ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2console/../.. -o serial2console.o /home/travis/litex/litex/build/sim/core/modules/serial2console/serial2console.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2console.so -o serial2console.so serial2console.o\\nrm serial2console.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2tcp/../.. -o serial2tcp.o /home/travis/litex/litex/build/sim/core/modules/serial2tcp/serial2tcp.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2tcp.so -o serial2tcp.so serial2tcp.o\\nrm serial2tcp.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/clocker/../.. -o clocker.o /home/travis/litex/litex/build/sim/core/modules/clocker/clocker.c\\ncc -levent -shared -fPIC -Wl,-soname,clocker.so -o clocker.so clocker.o\\nrm clocker.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/spdeeprom/../.. -o spdeeprom.o /home/travis/litex/litex/build/sim/core/modules/spdeeprom/spdeeprom.c\\ncc -levent -shared -fPIC -Wl,-soname,spdeeprom.so -o spdeeprom.so spdeeprom.o\\nrm spdeeprom.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3682: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3699: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3723: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3740: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3874: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3891: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3984: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4001: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4042: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15615: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15646: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15677: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15708: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15739: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15770: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15801: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15832: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16011: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16080: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16504: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16598: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x56084da8a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56084da8a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56084da8a130)\\n[serial2console] loaded (0x56084da8a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:01:24\\n\\r BIOS CRC passed (3de4c794)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000036\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14061: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_1"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\n CC       umodsi3.o\\n CC       udivsi3.o\\n CC       divsi3.o\\n CC       modsi3.o\\n CC       comparesf2.o\\n CC       comparedf2.o\\n CC       negsf2.o\\n CC       negdf2.o\\n CC       addsf3.o\\n CC       subsf3.o\\n CC       mulsf3.o\\n CC       divsf3.o\\n CC       lshrdi3.o\\n CC       muldi3.o\\n CC       divdi3.o\\n CC       ashldi3.o\\n CC       ashrdi3.o\\n CC       udivmoddi4.o\\n CC       floatsisf.o\\n CC       floatunsisf.o\\n CC       fixsfsi.o\\n CC       fixdfdi.o\\n CC       fixunssfsi.o\\n CC       fixunsdfdi.o\\n CC       adddf3.o\\n CC       subdf3.o\\n CC       muldf3.o\\n CC       divdf3.o\\n CC       floatsidf.o\\n CC       floatunsidf.o\\n CC       floatdidf.o\\n CC       fixdfsi.o\\n CC       fixunsdfsi.o\\n CC       clzsi2.o\\n CC       ctzsi2.o\\n CC       udivdi3.o\\n CC       umoddi3.o\\n CC       moddi3.o\\n CC       ucmpdi2.o\\n CC       libcompiler_rt.a\\n AR       libcompiler_rt.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       crt0.o\\n CC       exception.o\\n CC       libc.o\\n CC       errno.o\\n CC       crc16.o\\n CC       crc32.o\\n CC       console.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       qsort.o\\n CC       strtod.o\\n CC       spiflash.o\\n CC       strcasecmp.o\\n CC       i2c.o\\n CC       div64.o\\n CC       progress.o\\n CC       memtest.o\\n CC       vsnprintf.o\\n AR       libbase.a\\n CC       vsnprintf-nofloat.o\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       tftp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       ffunicode.o\\n CC       ff.o\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot-helper.o\\n CC       boot.o\\n CC       helpers.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n CC       complete.o\\n CC       readline.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/../.. -o xgmii_ethernet.o /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/xgmii_ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,xgmii_ethernet.so -o xgmii_ethernet.so xgmii_ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/ethernet/../.. -o ethernet.o /home/travis/litex/litex/build/sim/core/modules/ethernet/ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,ethernet.so -o ethernet.so ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2console/../.. -o serial2console.o /home/travis/litex/litex/build/sim/core/modules/serial2console/serial2console.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2console.so -o serial2console.so serial2console.o\\nrm serial2console.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2tcp/../.. -o serial2tcp.o /home/travis/litex/litex/build/sim/core/modules/serial2tcp/serial2tcp.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2tcp.so -o serial2tcp.so serial2tcp.o\\nrm serial2tcp.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/clocker/../.. -o clocker.o /home/travis/litex/litex/build/sim/core/modules/clocker/clocker.c\\ncc -levent -shared -fPIC -Wl,-soname,clocker.so -o clocker.so clocker.o\\nrm clocker.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/spdeeprom/../.. -o spdeeprom.o /home/travis/litex/litex/build/sim/core/modules/spdeeprom/spdeeprom.c\\ncc -levent -shared -fPIC -Wl,-soname,spdeeprom.so -o spdeeprom.so spdeeprom.o\\nrm spdeeprom.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3682: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3699: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3723: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3740: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3874: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3891: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3984: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4001: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4042: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15615: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15646: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15677: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15708: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15739: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15770: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15801: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15832: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16011: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16080: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16504: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16598: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55c39f776130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55c39f776130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55c39f776130)\\n[serial2console] loaded (0x55c39f776130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:01:24\\n\\r BIOS CRC passed (3de4c794)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000036\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14061: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_2"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3682: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3699: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3723: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3740: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3874: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3891: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3984: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4001: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4042: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15615: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15646: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15677: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15708: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15739: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15770: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15801: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15832: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16011: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16080: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16504: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16598: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x5618463c2130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5618463c2130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5618463c2130)\\n[serial2console] loaded (0x5618463c2130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:02:06\\n\\r BIOS CRC passed (bdd5c4d5)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000084\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000787\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14061: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_3"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3682: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3699: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3723: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3740: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3874: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3891: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3984: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4001: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4042: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15615: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15646: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15677: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15708: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15739: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15770: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15801: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15832: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16011: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16080: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16504: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16598: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55c7dc77f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55c7dc77f130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55c7dc77f130)\\n[serial2console] loaded (0x55c7dc77f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:02:06\\n\\r BIOS CRC passed (bdd5c4d5)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000188\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000625\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14061: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_4"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3350: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3607: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3652: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3669: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3693: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3734: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3803: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3820: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3844: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3971: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4146: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4256: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4362: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16865: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16954: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17043: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17132: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17221: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17310: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17399: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17488: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17853: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17922: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18346: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18440: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x557b9214a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557b9214a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557b9214a130)\\n[serial2console] loaded (0x557b9214a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:02:46\\n\\r BIOS CRC passed (1cac3a21)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000044\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15285: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_5"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3350: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3607: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3652: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3669: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3693: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3734: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3803: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3820: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3844: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3971: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4146: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4256: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4362: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16865: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16954: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17043: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17132: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17221: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17310: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17399: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17488: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17853: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17922: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18346: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18440: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x561cfca92130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x561cfca92130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x561cfca92130)\\n[serial2console] loaded (0x561cfca92130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:02:46\\n\\r BIOS CRC passed (1cac3a21)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000138\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15285: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_6"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3350: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3607: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3652: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3669: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3693: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3734: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3803: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3820: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3844: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3971: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4146: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4256: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4362: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16865: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16954: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17043: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17132: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17221: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17310: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17399: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17488: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17853: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17922: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18346: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18440: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x56465f62f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56465f62f130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56465f62f130)\\n[serial2console] loaded (0x56465f62f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:03:29\\n\\r BIOS CRC passed (ba365343)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000074\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001089\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15285: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_7"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3350: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3607: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3652: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3669: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3693: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3734: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3803: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3820: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3844: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3971: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4146: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4256: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4362: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16865: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16954: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17043: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17132: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17221: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17310: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17399: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17488: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17853: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17922: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18346: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18440: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x565181e87130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x565181e87130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x565181e87130)\\n[serial2console] loaded (0x565181e87130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:03:29\\n\\r BIOS CRC passed (ba365343)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000126\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000957\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15285: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_8"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3337: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3505: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3639: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3656: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3749: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3766: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3790: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3807: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3900: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3917: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3941: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3958: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4068: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4109: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4202: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16633: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16722: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16811: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16900: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16989: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17078: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17167: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17256: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17583: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17652: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18076: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18170: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x559dc04c4130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x559dc04c4130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x559dc04c4130)\\n[serial2console] loaded (0x559dc04c4130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:04:12\\n\\r BIOS CRC passed (efe1455f)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000044\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15053: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_9"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3337: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3505: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3639: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3656: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3749: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3766: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3790: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3807: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3900: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3917: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3941: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3958: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4068: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4109: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4202: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16633: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16722: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16811: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16900: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16989: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17078: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17167: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17256: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17583: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17652: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18076: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18170: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55dd7585b130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55dd7585b130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55dd7585b130)\\n[serial2console] loaded (0x55dd7585b130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:04:15\\n\\r BIOS CRC passed (a2c5aab6)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000044\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15053: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_10"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3337: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3505: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3639: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3656: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3749: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3766: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3790: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3807: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3900: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3917: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3941: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3958: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4068: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4109: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4202: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16633: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16722: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16811: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16900: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16989: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17078: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17167: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17256: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17583: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17652: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18076: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18170: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55ce26d65130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ce26d65130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ce26d65130)\\n[serial2console] loaded (0x55ce26d65130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:05:02\\n\\r BIOS CRC passed (566eaee4)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000898\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001041\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15053: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_11"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3337: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3505: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3639: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3656: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3749: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3766: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3790: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3807: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3900: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3917: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3941: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3958: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4051: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4068: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4109: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4202: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4219: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16633: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16722: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16811: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16900: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16989: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17078: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17167: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17256: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17583: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17652: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18076: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18170: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x557de5189130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557de5189130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557de5189130)\\n[serial2console] loaded (0x557de5189130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:05:05\\n\\r BIOS CRC passed (1b4a410d)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000738\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000934\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15053: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_12"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3609: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3626: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3736: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3760: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3777: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3801: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3870: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3887: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3911: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4062: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4340: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4474: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4580: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4625: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4642: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17879: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18058: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18237: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18416: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18595: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18774: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18953: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19132: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19677: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19746: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20170: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20264: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55e20c8db130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e20c8db130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e20c8db130)\\n[serial2console] loaded (0x55e20c8db130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:05:46\\n\\r BIOS CRC passed (5f7adab1)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000052\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16273: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_13"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3609: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3626: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3736: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3760: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3777: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3801: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3870: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3887: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3911: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4062: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4340: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4474: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4580: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4625: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4642: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17879: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18058: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18237: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18416: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18595: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18774: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18953: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19132: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19677: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19746: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20170: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20264: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55cb16c02130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55cb16c02130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55cb16c02130)\\n[serial2console] loaded (0x55cb16c02130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:05:47\\n\\r BIOS CRC passed (03bdf989)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000146\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16273: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_14"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3609: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3626: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3736: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3760: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3777: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3801: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3870: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3887: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3911: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4062: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4340: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4474: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4580: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4625: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4642: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17879: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18058: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18237: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18416: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18595: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18774: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18953: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19132: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19677: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19746: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20170: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20264: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55fe6af95130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55fe6af95130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55fe6af95130)\\n[serial2console] loaded (0x55fe6af95130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:06:33\\n\\r BIOS CRC passed (1b48b750)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000771\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001232\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16273: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_15"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3609: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3626: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3719: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3736: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3760: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3777: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3801: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3870: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3887: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3911: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4062: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4340: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4474: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4580: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4625: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4642: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17879: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18058: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18237: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18416: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18595: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18774: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18953: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19132: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19677: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19746: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20170: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20264: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5617afbed130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5617afbed130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5617afbed130)\\n[serial2console] loaded (0x5617afbed130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:06:34\\n\\r BIOS CRC passed (566c58b9)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000727\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001222\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16273: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_16"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2971: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2988: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3081: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3098: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3290: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3465: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3506: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3575: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3592: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3616: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3640: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3657: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3685: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3726: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3743: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3767: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3791: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3808: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3836: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3877: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3894: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3942: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3959: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4045: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4069: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15633: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15664: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15695: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15726: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15757: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15788: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15819: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15850: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16029: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16098: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16522: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16616: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x557eaaaf7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557eaaaf7130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557eaaaf7130)\\n[serial2console] loaded (0x557eaaaf7130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:07:19\\n\\r BIOS CRC passed (e801895f)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000032\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14079: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_17"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2971: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2988: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3081: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3098: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3290: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3465: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3506: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3575: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3592: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3616: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3640: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3657: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3685: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3726: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3743: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3767: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3791: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3808: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3836: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3877: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3894: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3942: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3959: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4045: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4069: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15633: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15664: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15695: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15726: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15757: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15788: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15819: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15850: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16029: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16098: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16522: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16616: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x557d3d297130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557d3d297130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557d3d297130)\\n[serial2console] loaded (0x557d3d297130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:07:22\\n\\r BIOS CRC passed (fe007fd3)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000042\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000054\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14079: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_18"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3394: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3521: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3562: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3610: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3627: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3672: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3696: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3713: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3737: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3761: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3806: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3823: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3847: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3864: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3888: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3912: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3998: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4015: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16869: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16958: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17047: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17136: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17225: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17314: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17403: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17492: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17857: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17926: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18350: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18444: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x560aa338b130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x560aa338b130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x560aa338b130)\\n[serial2console] loaded (0x560aa338b130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:07:58\\n\\r BIOS CRC passed (15bf5493)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000134\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15289: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_19"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3394: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3521: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3562: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3610: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3627: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3672: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3696: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3713: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3737: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3761: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3806: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3823: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3847: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3864: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3888: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3912: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3998: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4015: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16869: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16958: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17047: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17136: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17225: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17314: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17403: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17492: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17857: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17926: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18350: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18444: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55f8a591c130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f8a591c130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f8a591c130)\\n[serial2console] loaded (0x55f8a591c130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:08:01\\n\\r BIOS CRC passed (5d89b0c7)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000042\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000158\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15289: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_20"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3206: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3340: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3508: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3573: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3642: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3659: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3683: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3707: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3724: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3752: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3793: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3810: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3858: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3875: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3903: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3944: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3961: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4112: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4328: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16637: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16726: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16815: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16904: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16993: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17082: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17171: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17260: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17587: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17656: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18080: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18174: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55c1427cc130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55c1427cc130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55c1427cc130)\\n[serial2console] loaded (0x55c1427cc130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:08:41\\n\\r BIOS CRC passed (fcf04e33)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000018\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15057: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_21"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3206: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3340: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3508: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3573: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3642: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3659: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3683: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3707: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3724: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3752: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3793: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3810: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3858: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3875: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3903: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3944: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3961: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4112: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4328: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16637: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16726: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16815: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16904: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16993: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17082: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17171: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17260: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17587: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17656: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18080: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18174: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5611558e3130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5611558e3130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5611558e3130)\\n[serial2console] loaded (0x5611558e3130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:08:44\\n\\r BIOS CRC passed (085ae7aa)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000118\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000092\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15057: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_22"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3478: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3526: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3571: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3612: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3629: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3653: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3677: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3694: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3722: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3739: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3763: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3780: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3873: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3955: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4065: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4082: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4106: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4175: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4326: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4384: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4535: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4600: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4645: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17873: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18052: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18231: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18410: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18589: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18768: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18947: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19126: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19671: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19740: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20164: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20258: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55bb9ca4d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55bb9ca4d130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55bb9ca4d130)\\n[serial2console] loaded (0x55bb9ca4d130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:09:24\\n\\r BIOS CRC passed (684e7222)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000120\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16267: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_23"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3478: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3526: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3571: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3612: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3629: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3653: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3677: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3694: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3722: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3739: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3763: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3780: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3873: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3955: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4065: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4082: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4106: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4175: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4326: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4384: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4535: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4600: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4645: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17873: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18052: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18231: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18410: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18589: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18768: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18947: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19126: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19671: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19740: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20164: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20258: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55b97845d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b97845d130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b97845d130)\\n[serial2console] loaded (0x55b97845d130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:09:26\\n\\r BIOS CRC passed (d1c03452)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000118\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000153\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16267: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_24"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2035: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2221: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2248: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8650: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8681: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8712: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8743: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8922: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8991: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9209: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9303: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x561758717130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x561758717130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x561758717130)\\n[serial2console] loaded (0x561758717130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:10:10\\n\\r BIOS CRC passed (47fc117d)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000027\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8054: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_25"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2035: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2221: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2248: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8650: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8681: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8712: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8743: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8922: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8991: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9209: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9303: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x558d4e4be130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558d4e4be130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558d4e4be130)\\n[serial2console] loaded (0x558d4e4be130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:10:13\\n\\r BIOS CRC passed (a3c66cb8)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000027\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8054: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_26"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2035: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2221: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2248: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8650: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8681: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8712: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8743: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8922: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8991: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9209: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9303: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55b7ebd3a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b7ebd3a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b7ebd3a130)\\n[serial2console] loaded (0x55b7ebd3a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:10:32\\n\\r BIOS CRC passed (fbb34db8)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000204\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001195\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8054: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_27"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2035: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2221: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2248: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8650: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8681: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8712: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8743: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8922: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8991: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9209: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9303: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5556fa352130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5556fa352130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5556fa352130)\\n[serial2console] loaded (0x5556fa352130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:10:36\\n\\r BIOS CRC passed (509ae6f5)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000395\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000987\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8054: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_28"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2329: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2547: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2558: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2590: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9796: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9885: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9974: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10063: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10428: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10497: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10715: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10809: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x56289e540130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56289e540130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56289e540130)\\n[serial2console] loaded (0x56289e540130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:10:54\\n\\r BIOS CRC passed (e413aeb6)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000035\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9186: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_29"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2329: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2547: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2558: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2590: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9796: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9885: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9974: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10063: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10428: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10497: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10715: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10809: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5638b8886130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5638b8886130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5638b8886130)\\n[serial2console] loaded (0x5638b8886130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:11:00\\n\\r BIOS CRC passed (580d6c81)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000129\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9186: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_30"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2329: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2547: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2558: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2590: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9796: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9885: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9974: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10063: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10428: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10497: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10715: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10809: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x563a3cb33130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563a3cb33130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563a3cb33130)\\n[serial2console] loaded (0x563a3cb33130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:11:17\\n\\r BIOS CRC passed (f897bc08)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000166\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001798\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9186: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_31"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2329: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2547: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2558: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2590: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9796: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9885: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9974: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10063: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10428: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10497: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10715: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10809: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x556bbe5d3130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556bbe5d3130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556bbe5d3130)\\n[serial2console] loaded (0x556bbe5d3130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:11:25\\n\\r BIOS CRC passed (ab51e6cc)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000254\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001561\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9186: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_32"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2264: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2334: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2493: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2536: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2547: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9564: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9653: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9742: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9831: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10158: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10227: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10445: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10539: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x564134ab5130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564134ab5130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564134ab5130)\\n[serial2console] loaded (0x564134ab5130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:11:41\\n\\r BIOS CRC passed (0cdd5344)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000035\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8954: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_33"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2264: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2334: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2493: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2536: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2547: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9564: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9653: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9742: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9831: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10158: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10227: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10445: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10539: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x557c90bfc130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557c90bfc130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557c90bfc130)\\n[serial2console] loaded (0x557c90bfc130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:11:50\\n\\r BIOS CRC passed (bf427e06)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000035\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8954: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_34"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2264: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2334: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2493: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2536: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2547: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9564: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9653: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9742: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9831: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10158: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10227: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10445: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10539: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x56255753b130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56255753b130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56255753b130)\\n[serial2console] loaded (0x56255753b130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:12:04\\n\\r BIOS CRC passed (38dd4d8a)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00001455\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001722\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8954: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_35"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2264: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2334: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2493: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2536: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2547: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9564: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9653: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9742: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9831: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10158: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10227: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10445: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10539: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5626e7414130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5626e7414130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5626e7414130)\\n[serial2console] loaded (0x5626e7414130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:12:14\\n\\r BIOS CRC passed (d7544b8b)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00001260\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001527\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8954: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_36"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2516: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2617: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2644: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2671: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2687: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2698: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2772: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2819: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2830: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10706: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10885: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11064: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11243: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11788: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11857: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:12075: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:12169: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x557327b28130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557327b28130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557327b28130)\\n[serial2console] loaded (0x557327b28130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:12:27\\n\\r BIOS CRC passed (d8843a0c)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000043\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10082: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_37"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2516: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2617: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2644: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2671: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2687: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2698: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2772: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2819: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2830: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10706: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10885: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11064: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11243: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11788: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11857: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:12075: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:12169: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5654bbd20130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5654bbd20130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5654bbd20130)\\n[serial2console] loaded (0x5654bbd20130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:12:37\\n\\r BIOS CRC passed (370d3c0d)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000137\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10082: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_38"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2516: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2617: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2644: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2671: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2687: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2698: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2772: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2819: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2830: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10706: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10885: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11064: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11243: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11788: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11857: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:12075: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:12169: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x557d141bb130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557d141bb130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557d141bb130)\\n[serial2console] loaded (0x557d141bb130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:12:52\\n\\r BIOS CRC passed (cc97a2c6)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--BIST-GENERATOR ticks:  00001396\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002301\\n============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10082: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_39"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2516: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2617: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2644: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2671: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2687: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2698: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2772: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2799: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2819: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2830: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10706: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10885: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11064: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11243: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11788: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11857: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:12075: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:12169: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5592a4055130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5592a4055130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5592a4055130)\\n[serial2console] loaded (0x5592a4055130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:13:02\\n\\r BIOS CRC passed (dba0cbbc)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00001119\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002084\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10082: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_40"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2069: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2123: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2197: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8668: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8699: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8730: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8761: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8940: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9009: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9227: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9321: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55fd8f5dc130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55fd8f5dc130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55fd8f5dc130)\\n[serial2console] loaded (0x55fd8f5dc130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:13:17\\n\\r BIOS CRC passed (c3164db3)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000023\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8072: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_41"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2069: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2123: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2197: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8668: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8699: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8730: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8761: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8940: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9009: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9227: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9321: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55fc062cc130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55fc062cc130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55fc062cc130)\\n[serial2console] loaded (0x55fc062cc130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:13:27\\n\\r BIOS CRC passed (28fc41f1)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000069\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000082\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8072: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_42"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2247: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2290: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2348: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2359: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2550: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2577: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2593: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2604: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9800: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9889: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9978: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10067: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10432: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10501: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10719: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10813: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x5627fbb00130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5627fbb00130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5627fbb00130)\\n[serial2console] loaded (0x5627fbb00130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:13:39\\n\\r BIOS CRC passed (5952eae0)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000125\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9190: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_43"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2247: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2290: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2348: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2359: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2550: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2577: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2593: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2604: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9800: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9889: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9978: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10067: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10432: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10501: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10719: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10813: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5582a8fff130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5582a8fff130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5582a8fff130)\\n[serial2console] loaded (0x5582a8fff130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:13:49\\n\\r BIOS CRC passed (ba7ef224)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000069\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000267\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9190: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_44"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2247: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2337: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2348: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2395: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2406: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2480: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2507: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2550: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2581: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9568: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9657: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9746: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9835: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10162: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10231: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10449: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10543: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55e040741130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e040741130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e040741130)\\n[serial2console] loaded (0x55e040741130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:14:02\\n\\r BIOS CRC passed (675aa28c)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000014\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8958: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_45"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2247: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2337: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2348: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2395: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2406: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2480: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2507: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2550: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2581: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9568: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9657: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9746: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9835: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10162: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10231: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10449: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10543: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55ab0645a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ab0645a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ab0645a130)\\n[serial2console] loaded (0x55ab0645a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:14:13\\n\\r BIOS CRC passed (d4c58fce)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000209\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000077\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8958: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_46"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2519: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2530: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2546: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2557: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2573: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2600: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2620: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2631: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2647: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2658: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2690: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2701: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2748: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2759: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2791: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2802: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2822: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10700: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10879: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11058: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11237: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11782: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11851: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:12069: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:12163: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x560ac4bef130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x560ac4bef130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x560ac4bef130)\\n[serial2console] loaded (0x560ac4bef130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:14:26\\n\\r BIOS CRC passed (c8100382)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000116\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10076: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_47"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2519: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2530: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2546: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2557: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2573: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2600: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2620: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2631: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2647: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2658: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2690: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2701: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2748: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2759: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2791: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2802: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2822: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10700: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10879: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11058: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11237: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11782: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11851: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:12069: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:12163: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5590de7f0130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5590de7f0130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5590de7f0130)\\n[serial2console] loaded (0x5590de7f0130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:14:37\\n\\r BIOS CRC passed (7b8f2ec0)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000209\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000262\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10076: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_48"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1795: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1812: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1859: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1876: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1889: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1897: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1961: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1978: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7896: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7927: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7958: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7989: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8219: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8288: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8367: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8461: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55b013826130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b013826130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b013826130)\\n[serial2console] loaded (0x55b013826130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:14:50\\n\\r BIOS CRC passed (a57f72af)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000024\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7181: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_49"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1795: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1812: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1859: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1876: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1889: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1897: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1961: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1978: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7896: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7927: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7958: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7989: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8219: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8288: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8367: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8461: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55d44c734130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d44c734130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d44c734130)\\n[serial2console] loaded (0x55d44c734130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:15:01\\n\\r BIOS CRC passed (d360dc94)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000024\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7181: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_50"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1795: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1812: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1859: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1876: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1889: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1897: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1961: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1978: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7896: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7927: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7958: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7989: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8219: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8288: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8367: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8461: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x5608a9e8a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5608a9e8a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5608a9e8a130)\\n[serial2console] loaded (0x5608a9e8a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:15:10\\n\\r BIOS CRC passed (5f748f29)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBooBIST-GENERATOR ticks:  00000852\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00004359\\nt\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7181: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_51"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1795: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1812: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1859: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1876: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1889: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1897: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1906: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1961: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1978: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7896: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7927: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7958: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7989: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8219: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8288: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8367: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8461: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55c9776ad130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55c9776ad130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55c9776ad130)\\n[serial2console] loaded (0x55c9776ad130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:15:21\\n\\r BIOS CRC passed (d3a346af)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== BIST-GENERATOR ticks:  00001576\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00003677\\n\\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7181: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_52"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2045: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2062: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2083: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2109: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2126: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9038: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9127: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9216: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9305: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9721: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9790: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9869: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9963: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x562bf8e25130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x562bf8e25130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x562bf8e25130)\\n[serial2console] loaded (0x562bf8e25130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:15:31\\n\\r BIOS CRC passed (3e7a0892)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000033\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8311: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_53"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2045: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2062: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2083: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2109: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2126: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9038: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9127: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9216: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9305: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9721: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9790: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9869: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9963: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55ebb962e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ebb962e130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ebb962e130)\\n[serial2console] loaded (0x55ebb962e130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:15:42\\n\\r BIOS CRC passed (70b0ce62)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000126\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8311: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_54"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2045: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2062: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2083: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2109: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2126: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9038: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9127: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9216: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9305: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9721: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9790: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9869: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9963: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55d73b409130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d73b409130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d73b409130)\\n[serial2console] loaded (0x55d73b409130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:15:53\\n\\r BIOS CRC passed (fca49ddf)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================-BIST-GENERATOR ticks:  00000682\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00006806\\n-\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8311: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_55"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2045: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2054: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2062: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2083: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2109: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2118: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2126: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9038: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9127: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9216: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9305: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9721: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9790: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9869: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9963: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x56254690e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56254690e130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56254690e130)\\n[serial2console] loaded (0x56254690e130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:16:03\\n\\r BIOS CRC passed (c71ebbc5)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m =========BIST-GENERATOR ticks:  00001054\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005793\\n=========--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8311: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_56"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2008: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2029: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2055: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2072: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2183: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2221: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8806: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8895: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8984: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9073: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9451: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9520: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9599: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9693: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x56498ce39130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56498ce39130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56498ce39130)\\n[serial2console] loaded (0x56498ce39130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:16:14\\n\\r BIOS CRC passed (d4d5a339)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000032\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8079: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_57"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2008: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2029: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2055: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2072: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2183: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2221: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8806: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8895: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8984: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9073: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9451: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9520: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9599: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9693: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x555f942c7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x555f942c7130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x555f942c7130)\\n[serial2console] loaded (0x555f942c7130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:16:25\\n\\r BIOS CRC passed (58026abf)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000032\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8079: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_58"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2008: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2029: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2055: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2072: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2183: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2221: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8806: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8895: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8984: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9073: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9451: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9520: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9599: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9693: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x563f56f11130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563f56f11130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563f56f11130)\\n[serial2console] loaded (0x563f56f11130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:16:36\\n\\r BIOS CRC passed (178c0202)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ===============BIST-GENERATOR ticks:  00005412\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00006446\\n===--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8079: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_59"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2008: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2029: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2055: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2072: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2183: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2221: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8806: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8895: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8984: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9073: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9451: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9520: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9599: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9693: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x559506c2b130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x559506c2b130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x559506c2b130)\\n[serial2console] loaded (0x559506c2b130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:16:46\\n\\r BIOS CRC passed (fb11e272)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ========BIST-GENERATOR ticks:  00004707\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005761\\n==========--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8079: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_60"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2463: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9944: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10123: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10302: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10481: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11077: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11146: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11225: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11319: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x5649064d1130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5649064d1130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5649064d1130)\\n[serial2console] loaded (0x5649064d1130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:16:57\\n\\r BIOS CRC passed (7705b1cf)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000041\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9205: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_61"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2463: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9944: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10123: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10302: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10481: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11077: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11146: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11225: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11319: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5555a278a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5555a278a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5555a278a130)\\n[serial2console] loaded (0x5555a278a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:17:08\\n\\r BIOS CRC passed (264fb437)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000134\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9205: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_62"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2463: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9944: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10123: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10302: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10481: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11077: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11146: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11225: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11319: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55981129b130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55981129b130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55981129b130)\\n[serial2console] loaded (0x55981129b130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:17:20\\n\\r BIOS CRC passed (9e06ce8e)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting froBIST-GENERATOR ticks:  00005049\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00008981\\nm serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9205: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_63"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2463: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9944: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10123: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10302: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10481: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11077: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11146: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11225: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11319: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x562dad954130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x562dad954130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x562dad954130)\\n[serial2console] loaded (0x562dad954130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:17:31\\n\\r BIOS CRC passed (12129d33)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBIST-GENERATOR ticks:  00004193\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00007889\\nBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9205: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_64"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1781: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1789: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1798: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1807: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1815: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1836: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1862: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1871: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1879: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1892: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1900: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1917: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1943: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1964: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1973: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1981: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1990: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1999: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7914: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7945: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7976: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8007: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8237: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8306: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8385: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8479: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55fba54fe130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55fba54fe130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55fba54fe130)\\n[serial2console] loaded (0x55fba54fe130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:17:43\\n\\r BIOS CRC passed (3d154643)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000020\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7199: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_65"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1781: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1789: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1798: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1807: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1815: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1836: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1862: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1871: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1879: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1892: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1900: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1917: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1926: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1943: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1964: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1973: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1981: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1990: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1999: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7914: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7945: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7976: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8007: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8237: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8306: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8385: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8479: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x560081261130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x560081261130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x560081261130)\\n[serial2console] loaded (0x560081261130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:17:54\\n\\r BIOS CRC passed (2ede5ebf)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\nBIST-GENERATOR ticks:  00000259\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000289\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7199: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_66"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2031: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2048: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2057: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2065: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2112: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2129: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2159: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2176: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2206: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9042: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9131: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9220: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9309: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9725: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9794: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9873: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9967: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x556482df8130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556482df8130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556482df8130)\\n[serial2console] loaded (0x556482df8130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:18:03\\n\\r BIOS CRC passed (020553a2)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000122\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8315: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_67"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2031: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2048: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2057: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2065: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2112: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2129: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2159: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2176: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2206: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9042: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9131: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9220: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9309: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9725: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9794: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9873: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9967: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55ca60538130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ca60538130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ca60538130)\\n[serial2console] loaded (0x55ca60538130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:18:14\\n\\r BIOS CRC passed (11ce4b5e)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000259\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000841\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8315: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_68"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2011: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2032: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8810: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8899: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8988: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9077: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9455: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9524: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9603: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9697: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x5572048fb130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5572048fb130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5572048fb130)\\n[serial2console] loaded (0x5572048fb130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:18:25\\n\\r BIOS CRC passed (9d1982d8)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000013\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8083: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_69"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2011: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2032: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8810: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8899: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8988: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9077: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9455: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9524: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9603: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9697: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5625b608d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5625b608d130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5625b608d130)\\n[serial2console] loaded (0x5625b608d130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:18:36\\n\\r BIOS CRC passed (d297ea65)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000806\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000268\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8083: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_70"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2261: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2436: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2474: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9938: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10117: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10296: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10475: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11071: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11140: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11219: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11313: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55d69a2f0130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d69a2f0130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d69a2f0130)\\n[serial2console] loaded (0x55d69a2f0130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:18:46\\n\\r BIOS CRC passed (3e0a0a15)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000115\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9199: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_71"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2261: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2436: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2474: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9938: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10117: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10296: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10475: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11071: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11140: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11219: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11313: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55de30938130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55de30938130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55de30938130)\\n[serial2console] loaded (0x55de30938130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:18:57\\n\\r BIOS CRC passed (b21e59a8)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000806\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000834\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9199: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_72"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2943: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2984: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3008: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3070: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3159: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3176: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3221: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3286: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3396: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3478: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3506: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3547: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3564: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3612: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3629: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3657: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3698: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3715: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3739: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3763: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3780: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3808: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3849: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3866: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3959: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4065: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4082: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15413: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15444: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15475: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15506: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15537: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15568: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15599: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15630: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15780: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15849: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16273: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16367: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55873836c130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55873836c130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55873836c130)\\n[serial2console] loaded (0x55873836c130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:19:10\\n\\r BIOS CRC passed (51330ce5)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00002608\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00019582\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:13859: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_73"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3303: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3320: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3385: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3409: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3426: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3495: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3536: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3560: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3577: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3622: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3646: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3687: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3711: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3728: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3773: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3797: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3814: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3838: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3862: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3879: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3924: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3948: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3989: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4030: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4099: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4226: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4315: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4377: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16497: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16586: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16675: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16764: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16853: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16942: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17031: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17120: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17430: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17499: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17923: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18017: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55f236342130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f236342130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f236342130)\\n[serial2console] loaded (0x55f236342130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:19:21\\n\\r BIOS CRC passed (7516af1a)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00002477\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00029701\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14917: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_74"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3366: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3394: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3452: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3517: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3562: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3603: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3627: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3651: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3668: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3696: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3713: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3737: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3754: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3802: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3819: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3847: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3864: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3888: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3905: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3998: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4015: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4056: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16193: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16282: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16371: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16460: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16549: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16638: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16727: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16816: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17082: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17151: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17575: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17669: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x5597d9d7c130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5597d9d7c130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5597d9d7c130)\\n[serial2console] loaded (0x5597d9d7c130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:19:46\\n\\r BIOS CRC passed (c9f7417d)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00024489\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00028654\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14613: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_75"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3465: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3493: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3510: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3575: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3616: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3644: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3661: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3685: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3726: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3750: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3767: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3795: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3812: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3836: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3877: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3946: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4052: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4069: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4179: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4248: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4265: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4330: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4371: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4505: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4522: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4550: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17273: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17452: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17631: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17810: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17989: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18168: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18347: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18526: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18984: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19053: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19477: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19571: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x559469e33130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x559469e33130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x559469e33130)\\n[serial2console] loaded (0x559469e33130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:20:00\\n\\r BIOS CRC passed (5c71c94a)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00012854\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00038026\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15667: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_76"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2946: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3011: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3056: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3073: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3162: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3179: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3248: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3265: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3330: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3358: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3509: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3526: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3550: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3591: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3660: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3677: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3701: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3742: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3766: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3783: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3811: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3852: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3869: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3893: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3917: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3934: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4044: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4068: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15415: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15446: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15477: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15508: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15539: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15570: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15601: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15632: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15782: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15851: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16275: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16369: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55ee93022130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ee93022130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ee93022130)\\n[serial2console] loaded (0x55ee93022130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:20:23\\n\\r BIOS CRC passed (e9845378)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooBIST-GENERATOR ticks:  00004212\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00004123\\nting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:13861: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_77"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3261: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3412: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3474: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3498: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3563: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3580: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3608: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3625: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3649: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3666: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3690: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3714: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3731: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3759: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3776: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3800: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3841: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3865: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3882: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3910: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3927: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3951: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4016: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16469: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16558: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16647: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16736: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16825: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16914: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17003: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17092: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17402: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17471: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17895: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17989: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55a1cae44130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55a1cae44130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55a1cae44130)\\n[serial2console] loaded (0x55a1cae44130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:20:41\\n\\r BIOS CRC passed (a1cf1486)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial..BIST-GENERATOR ticks:  00004212\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005898\\n.\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14889: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_78"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3218: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3304: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3328: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3414: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3479: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3565: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3606: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3630: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3671: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3699: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3716: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3740: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3757: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3781: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3822: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3867: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3891: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3908: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3973: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4001: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4018: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4042: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4059: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4083: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4303: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4320: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16165: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16254: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16343: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16432: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16521: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16610: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16699: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16788: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17054: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17123: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17547: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17641: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55e2657f7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e2657f7130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e2657f7130)\\n[serial2console] loaded (0x55e2657f7130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:20:58\\n\\r BIOS CRC passed (5efc5b00)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial..BIST-GENERATOR ticks:  00005923\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00004168\\n.\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14585: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_79"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.46KiB \\t(73.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3451: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3468: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3513: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3537: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3602: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3619: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3647: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3664: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3688: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3705: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3753: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3770: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3798: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3815: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3839: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3856: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3880: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3904: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3921: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3949: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3966: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3990: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4031: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4055: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4072: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4206: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4508: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4525: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17219: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17398: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17577: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17756: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17935: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18114: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18293: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18472: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18930: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18999: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19423: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19517: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5564cd33f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5564cd33f130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5564cd33f130)\\n[serial2console] loaded (0x5564cd33f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:21:19\\n\\r BIOS CRC passed (329312ca)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPreBIST-GENERATOR ticks:  00005923\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005879\\nss Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15613: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_80"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1967: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1978: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2052: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2068: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2180: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8448: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8479: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8510: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8541: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8691: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8760: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8978: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9072: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x5603b123d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5603b123d130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5603b123d130)\\n[serial2console] loaded (0x5603b123d130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:21:35\\n\\r BIOS CRC passed (dbacfde2)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort bootBIST-GENERATOR ticks:  00003172\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00014350\\n completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7852: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_81"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2197: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2208: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2426: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9428: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9517: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9606: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9695: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10005: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10074: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10292: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10386: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55f80753a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f80753a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f80753a130)\\n[serial2console] loaded (0x55f80753a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:21:54\\n\\r BIOS CRC passed (8b1fc864)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00002594\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00023655\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8818: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_82"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2137: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2180: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2191: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2265: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2312: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2339: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2350: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2366: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2393: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2451: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2483: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2525: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9124: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9213: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9302: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9391: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9657: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9726: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9944: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10038: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x562557188130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x562557188130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x562557188130)\\n[serial2console] loaded (0x562557188130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:22:03\\n\\r BIOS CRC passed (e8ba862d)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00018709\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00022862\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8514: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_83"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2394: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2452: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2468: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2479: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2495: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2522: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2569: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2580: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2612: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2623: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2643: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2670: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2681: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2697: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2713: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2724: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2744: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2755: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10100: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10279: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10458: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10637: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11095: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11164: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11382: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11476: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x56422a6ad130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56422a6ad130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56422a6ad130)\\n[serial2console] loaded (0x56422a6ad130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:22:16\\n\\r BIOS CRC passed (f00c0022)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00009055\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00024801\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9476: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_84"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1981: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1997: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2044: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2055: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2082: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2098: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2183: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2226: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2358: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8450: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8481: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8512: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8543: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8693: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8762: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8980: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9074: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x556bc3b49130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556bc3b49130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556bc3b49130)\\n[serial2console] loaded (0x556bc3b49130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:22:26\\n\\r BIOS CRC passed (1be60c60)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================-BIST-GENERATOR ticks:  00003499\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00003430\\n-\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7854: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_85"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2285: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2312: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2328: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2530: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2546: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2557: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2577: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9400: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9489: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9578: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9667: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9977: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10046: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10264: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10358: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55e1d859a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e1d859a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e1d859a130)\\n[serial2console] loaded (0x55e1d859a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:22:40\\n\\r BIOS CRC passed (0446ef6e)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting froBIST-GENERATOR ticks:  00003499\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005765\\nm serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8790: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_86"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2183: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2315: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2326: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2342: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2385: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2396: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2517: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2528: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9096: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9185: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9274: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9363: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9629: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9698: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9916: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10010: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55b8f7f35130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b8f7f35130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b8f7f35130)\\n[serial2console] loaded (0x55b8f7f35130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:22:47\\n\\r BIOS CRC passed (4b5539e6)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting frBIST-GENERATOR ticks:  00005725\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00003457\\nom serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8486: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_87"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.53KiB \\t(73.52%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2444: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2482: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2498: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2525: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2626: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2646: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2657: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2673: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2684: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2700: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2716: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2727: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10046: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10225: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10404: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10583: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11041: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11110: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11328: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11422: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55e771f19130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e771f19130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e771f19130)\\n[serial2console] loaded (0x55e771f19130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:23:03\\n\\r BIOS CRC passed (18c2fdd0)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rBIST-GENERATOR ticks:  00005725\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005714\\nPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9422: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_88"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1753: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1761: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1770: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1779: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1787: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1800: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1808: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1843: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1851: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1864: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1889: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1928: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1945: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1953: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1971: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7694: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7725: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7756: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7787: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7988: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8057: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8136: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8230: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55f465c59130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f465c59130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f465c59130)\\n[serial2console] loaded (0x55f465c59130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:23:10\\n\\r BIOS CRC passed (3776b4f4)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abortBIST-GENERATOR ticks:  00004255\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00013681\\n boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:6979: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_89"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1981: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1989: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1998: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2015: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2028: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2045: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2062: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2109: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2126: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8670: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8759: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8848: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8937: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9298: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9367: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9446: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9540: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x559fbf5c0130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x559fbf5c0130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x559fbf5c0130)\\n[serial2console] loaded (0x559fbf5c0130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:23:26\\n\\r BIOS CRC passed (45b32bb3)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00003122\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00022573\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7943: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_90"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1921: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1938: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1955: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2002: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2011: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2032: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2040: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2057: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2083: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2104: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8366: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8455: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8544: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8633: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8950: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9019: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9098: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9192: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55b8afc1c130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b8afc1c130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b8afc1c130)\\n[serial2console] loaded (0x55b8afc1c130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:23:28\\n\\r BIOS CRC passed (62e68070)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00017938\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00022104\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7639: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_91"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2166: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2175: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2183: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2221: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2247: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2277: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2285: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2303: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2358: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2396: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9338: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9517: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9696: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9875: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10384: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10453: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10532: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10626: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x555d62a5f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x555d62a5f130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x555d62a5f130)\\n[serial2console] loaded (0x555d62a5f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:23:48\\n\\r BIOS CRC passed (63a22e3d)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00012540\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00031969\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8599: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_92"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1773: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1782: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1790: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1803: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1811: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1820: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1837: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1846: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1854: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1867: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1875: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1884: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1892: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1910: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1948: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1956: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1995: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7696: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7727: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7758: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7789: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7990: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8059: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8138: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8232: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55881d209130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55881d209130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55881d209130)\\n[serial2console] loaded (0x55881d209130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:23:49\\n\\r BIOS CRC passed (026f33bd)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==BIST-GENERATOR ticks:  00002590\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002573\\n================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:6981: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_93"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1984: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1992: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2001: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2010: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2018: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2031: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2048: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2056: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2065: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2082: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2112: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2129: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2146: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2159: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2176: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2202: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2223: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8642: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8731: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8820: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8909: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9270: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9339: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9418: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9512: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55ba15863130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ba15863130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ba15863130)\\n[serial2console] loaded (0x55ba15863130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:24:10\\n\\r BIOS CRC passed (b843c3e7)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBIST-GENERATOR ticks:  00002594\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005255\\nBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7915: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_94"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1924: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1941: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1950: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1958: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1971: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1988: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2005: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2014: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2035: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2043: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2052: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2069: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2099: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2107: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8338: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8427: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8516: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8605: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8922: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8991: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9070: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9164: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x563dec69b130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563dec69b130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563dec69b130)\\n[serial2console] loaded (0x563dec69b130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:24:10\\n\\r BIOS CRC passed (b843c3e7)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBIST-GENERATOR ticks:  00005292\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002574\\nBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7611: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_95"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2169: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2216: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2233: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2280: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2297: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9284: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9463: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9642: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9821: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10330: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10399: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10478: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10572: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_VexRiscv.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5564f8c3d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5564f8c3d130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5564f8c3d130)\\n[serial2console] loaded (0x5564f8c3d130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jun 29 2020 18:24:31\\n\\r BIOS CRC passed (d94d445c)\\n\\r\\n\\r Migen git sha1: b1b2b29\\n\\r LiteX git sha1: 54598ed2\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rBIST-GENERATOR ticks:  00005292\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005243\\nPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8545: Verilog $finish\\n\\n'"}]