/*
 * CUDA backend for qreg.  damp[] / dbuf[] are device-
 * resident counterparts to the CPU backend's amp[] /
 * buf[].  MPI calls receive raw device pointers and
 * therefore require a CUDA-aware MPI build; without
 * one, the Isend/Irecv pair in exch_init would copy
 * garbage.  Operator kernels live in qreg_cuda_lo.cu.
 */

#include <complex.h>
#include <stdlib.h>

#include <cuComplex.h>
#include <cuda_runtime_api.h>

#include "phase2/paulis.h"
#include "phase2/qreg.h"
#include "phase2/world.h"

#include "qreg.h"
#include "qreg_cuda.h"
#include "world_cuda.h"

typedef _Complex double c64;

int qreg_backend_init(struct qreg *reg)
{
	cuDoubleComplex *damp, *dbuf;

	struct qreg_cuda *cu = malloc(sizeof *cu);
	if (!cu)
		goto err_cu_alloc;
	if (cudaMalloc((void **)&damp, reg->namp * sizeof *damp) != cudaSuccess)
		goto err_cuda_malloc_damp;
	if (cudaMalloc((void **)&dbuf, reg->namp * sizeof *dbuf) != cudaSuccess)
		goto err_cuda_malloc_dbuf;
	cu->damp = damp;
	cu->dbuf = dbuf;
	reg->backend = cu;

	return 0;

err_cuda_malloc_dbuf:
	cudaFree(damp);
err_cuda_malloc_damp:
	free(cu);
err_cu_alloc:

	return -1;
}

void qreg_backend_free(struct qreg *reg)
{
	struct qreg_cuda *cu = reg->backend;
	cudaFree(cu->dbuf);
	cudaFree(cu->damp);
	free(cu);
}

void qreg_getamp(struct qreg *reg, const uint64_t i, c64 *z)
{
	struct qreg_cuda *cu = reg->backend;

	const uint64_t i_lo = qreg_getilo(reg, i);
	const uint64_t rank = qreg_getihi(reg, i);

	cudaDeviceSynchronize();
	if (reg->wd.rank == (int)rank)
		cudaMemcpy(z, cu->damp + i_lo, sizeof(cuDoubleComplex),
			cudaMemcpyDeviceToHost);

	MPI_Bcast(z, 2, MPI_DOUBLE, rank, MPI_COMM_WORLD);
}

void qreg_setamp(struct qreg *reg, const uint64_t i, c64 z)
{
	struct qreg_cuda *cu = reg->backend;

	const uint64_t i_lo = qreg_getilo(reg, i);
	const uint64_t rank = qreg_getihi(reg, i);

	cudaDeviceSynchronize();
	if (reg->wd.rank == (int)rank)
		cudaMemcpy(cu->damp + i_lo, &z, sizeof(cuDoubleComplex),
			cudaMemcpyHostToDevice);

	MPI_Barrier(MPI_COMM_WORLD);
}

void qreg_zero(struct qreg *reg)
{
	struct qreg_cuda *cu = reg->backend;

	/* cuDoubleComplex zero representation is all bits set to zero */
	cudaMemset(cu->damp, 0, reg->namp * sizeof(cuDoubleComplex));
	cudaDeviceSynchronize();
	MPI_Barrier(MPI_COMM_WORLD);
}

/*
 * Bulk host->device transfer.  The CUDA backend keeps
 * the canonical state on the device (cu->damp); callers
 * that build a state by writing reg->amp in a tight host
 * loop (state_prep_coeff_expand and friends) must push
 * the buffer to the device before any kernel runs.
 *
 * One cudaMemcpy per call, PCIe-bandwidth-bound: ~1 s
 * per 32 GiB local slab.  No per-amplitude overhead.
 */
void qreg_sync_host_to_device(struct qreg *reg)
{
	struct qreg_cuda *cu = reg->backend;

	cudaMemcpy(cu->damp, reg->amp,
		reg->namp * sizeof(cuDoubleComplex),
		cudaMemcpyHostToDevice);
	cudaDeviceSynchronize();
	MPI_Barrier(MPI_COMM_WORLD);
}

/*
 * Bulk device->host transfer.  Symmetric companion of
 * qreg_sync_host_to_device.  Required before any
 * host-side bulk read (reg->amp[i]) of a state that may
 * have evolved on the device since the last sync.
 */
void qreg_sync_device_to_host(struct qreg *reg)
{
	struct qreg_cuda *cu = reg->backend;

	cudaMemcpy(reg->amp, cu->damp,
		reg->namp * sizeof(cuDoubleComplex),
		cudaMemcpyDeviceToHost);
	cudaDeviceSynchronize();
	MPI_Barrier(MPI_COMM_WORLD);
}

void qreg_backend_exch_init(struct qreg *reg, const int rnk_rem)
{
	struct qreg_cuda *cu = reg->backend;

	cudaDeviceSynchronize();
	const int nr = reg->nreqs;
	for (int i = 0; i < nr; i++) {
		const size_t offset = i * reg->msg_count;

		MPI_Isend(cu->damp + offset, reg->msg_count * 2, MPI_DOUBLE,
			rnk_rem, i, MPI_COMM_WORLD, reg->reqs_snd + i);
		MPI_Irecv(cu->dbuf + offset, reg->msg_count * 2, MPI_DOUBLE,
			rnk_rem, i, MPI_COMM_WORLD, reg->reqs_rcv + i);
	}
}

void qreg_backend_exch_waitall(struct qreg *reg)
{
	const int nr = reg->nreqs;

	MPI_Waitall(nr, reg->reqs_snd, MPI_STATUSES_IGNORE);
	MPI_Waitall(nr, reg->reqs_rcv, MPI_STATUSES_IGNORE);
	cudaDeviceSynchronize();
}
