
# Practicum FPGA explorations in the electronics lab

[[**Home**](https://github.com/lpacher/lae)] [[**Back**](https://github.com/lpacher/lae)]

* **Practicum 1** <br />
[Getting started with the Digilent Arty A7 development board.](
https://github.com/lpacher/lae/tree/master/fpga/practicum/1_arty)

* **Practicum 2** <br />
[Fundamental logic gates. Ring oscillator.](
https://github.com/lpacher/lae/tree/master/fpga/practicum/2_gates)

* **Practicum 3** <br />
[Drive a 7-segment display.](
https://github.com/lpacher/lae/tree/master/fpga/practicum/3_seven_segment_display)

* **Practicum 4** <br />
[Blink a LED using a free-running counter.](
https://github.com/lpacher/lae/tree/master/fpga/practicum/4_LED_blink)

* **Practicum 5** <br />
[Clock multiplication and division using a Phase-Locked Loop (PLL) IP core.](
https://github.com/lpacher/lae/tree/master/fpga/practicum/5_PLL)

* **Practicum 6** <br />
[A 4-bit Binary Coded Decimal (BCD) counter driving a 7-segment display.](
https://github.com/lpacher/lae/tree/master/fpga/practicum/6_BCD_counter)

* **Practicum 7** <br />
[Display an eye-diagram from a Pseudo-Random Bit Sequence (PRBS) generator.](
https://github.com/lpacher/lae/tree/master/fpga/practicum/7_eye_diagram)

* **Practicum 8** <br />
[Pulse Width Modulation (PWM) and 1-bit DAC.](
https://github.com/lpacher/lae/tree/master/fpga/practicum/8_pwm_dac)

* **Practicum 9** <br />
[A digitally-controlled delay line.](
https://github.com/lpacher/lae/tree/master/fpga/practicum/9_delay_line)

* **Practicum 10** <br />
[Universal Asynchronous Receiver/Transmitter (UART).](
https://github.com/lpacher/lae/tree/master/fpga/practicum/10_uart)

