
timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028dc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08002a6c  08002a6c  00012a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ad0  08002ad0  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08002ad0  08002ad0  00012ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002ad8  08002ad8  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ad8  08002ad8  00012ad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002adc  08002adc  00012adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002ae0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          000001b8  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000220  20000220  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   00007a56  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000014c9  00000000  00000000  00027b31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000008c0  00000000  00000000  00029000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000006a3  00000000  00000000  000298c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002169c  00000000  00000000  00029f63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00009879  00000000  00000000  0004b5ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cc04d  00000000  00000000  00054e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002b40  00000000  00000000  00120ec8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  00123a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002a54 	.word	0x08002a54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08002a54 	.word	0x08002a54

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
uint8_t buffer_uart[]="Hello Dupa\n";
 8000572:	4a17      	ldr	r2, [pc, #92]	; (80005d0 <main+0x64>)
 8000574:	463b      	mov	r3, r7
 8000576:	ca07      	ldmia	r2, {r0, r1, r2}
 8000578:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057c:	f000 fa78 	bl	8000a70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000580:	f000 f82e 	bl	80005e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000584:	f000 f8ae 	bl	80006e4 <MX_GPIO_Init>
  MX_TIM14_Init();
 8000588:	f000 f888 	bl	800069c <MX_TIM14_Init>

 // uart_buf_len = sprintf(uart_buf, "Timer test\r\n");
 // HAL_UART_Transmit(&husart2, (uint8_t *)uart_buf, uart_buf_len, 100);

  //Start timer
  HAL_TIM_Base_Start(&htim14);
 800058c:	4811      	ldr	r0, [pc, #68]	; (80005d4 <main+0x68>)
 800058e:	f001 fa15 	bl	80019bc <HAL_TIM_Base_Start>
  while (1)
  {
    /* USER CODE END WHILE */

//timer value print
timer_val = __HAL_TIM_GET_COUNTER(&htim14);
 8000592:	4b10      	ldr	r3, [pc, #64]	; (80005d4 <main+0x68>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000598:	81fb      	strh	r3, [r7, #14]
printf("Wartosc timera: %d\n", timer_val);
 800059a:	89fb      	ldrh	r3, [r7, #14]
 800059c:	4619      	mov	r1, r3
 800059e:	480e      	ldr	r0, [pc, #56]	; (80005d8 <main+0x6c>)
 80005a0:	f001 fbe2 	bl	8001d68 <iprintf>

//Led blinking
if (timer_val>1000)
 80005a4:	89fb      	ldrh	r3, [r7, #14]
 80005a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80005aa:	d906      	bls.n	80005ba <main+0x4e>
{
HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 80005ac:	2201      	movs	r2, #1
 80005ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005b2:	480a      	ldr	r0, [pc, #40]	; (80005dc <main+0x70>)
 80005b4:	f000 fd74 	bl	80010a0 <HAL_GPIO_WritePin>
 80005b8:	e005      	b.n	80005c6 <main+0x5a>
}
else
{
HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 80005ba:	2200      	movs	r2, #0
 80005bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005c0:	4806      	ldr	r0, [pc, #24]	; (80005dc <main+0x70>)
 80005c2:	f000 fd6d 	bl	80010a0 <HAL_GPIO_WritePin>
}




HAL_Delay(500);
 80005c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005ca:	f000 fac3 	bl	8000b54 <HAL_Delay>
timer_val = __HAL_TIM_GET_COUNTER(&htim14);
 80005ce:	e7e0      	b.n	8000592 <main+0x26>
 80005d0:	08002a80 	.word	0x08002a80
 80005d4:	20000084 	.word	0x20000084
 80005d8:	08002a6c 	.word	0x08002a6c
 80005dc:	40020c00 	.word	0x40020c00

080005e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b094      	sub	sp, #80	; 0x50
 80005e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e6:	f107 0320 	add.w	r3, r7, #32
 80005ea:	2230      	movs	r2, #48	; 0x30
 80005ec:	2100      	movs	r1, #0
 80005ee:	4618      	mov	r0, r3
 80005f0:	f001 fc0f 	bl	8001e12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f4:	f107 030c 	add.w	r3, r7, #12
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]
 8000602:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000604:	2300      	movs	r3, #0
 8000606:	60bb      	str	r3, [r7, #8]
 8000608:	4b22      	ldr	r3, [pc, #136]	; (8000694 <SystemClock_Config+0xb4>)
 800060a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800060c:	4a21      	ldr	r2, [pc, #132]	; (8000694 <SystemClock_Config+0xb4>)
 800060e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000612:	6413      	str	r3, [r2, #64]	; 0x40
 8000614:	4b1f      	ldr	r3, [pc, #124]	; (8000694 <SystemClock_Config+0xb4>)
 8000616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800061c:	60bb      	str	r3, [r7, #8]
 800061e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000620:	2300      	movs	r3, #0
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	4b1c      	ldr	r3, [pc, #112]	; (8000698 <SystemClock_Config+0xb8>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a1b      	ldr	r2, [pc, #108]	; (8000698 <SystemClock_Config+0xb8>)
 800062a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800062e:	6013      	str	r3, [r2, #0]
 8000630:	4b19      	ldr	r3, [pc, #100]	; (8000698 <SystemClock_Config+0xb8>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800063c:	2302      	movs	r3, #2
 800063e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000640:	2301      	movs	r3, #1
 8000642:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000644:	2310      	movs	r3, #16
 8000646:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000648:	2300      	movs	r3, #0
 800064a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064c:	f107 0320 	add.w	r3, r7, #32
 8000650:	4618      	mov	r0, r3
 8000652:	f000 fd3f 	bl	80010d4 <HAL_RCC_OscConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800065c:	f000 f886 	bl	800076c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000660:	230f      	movs	r3, #15
 8000662:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000664:	2300      	movs	r3, #0
 8000666:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800066c:	2300      	movs	r3, #0
 800066e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000670:	2300      	movs	r3, #0
 8000672:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000674:	f107 030c 	add.w	r3, r7, #12
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f000 ffa2 	bl	80015c4 <HAL_RCC_ClockConfig>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000686:	f000 f871 	bl	800076c <Error_Handler>
  }
}
 800068a:	bf00      	nop
 800068c:	3750      	adds	r7, #80	; 0x50
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	40023800 	.word	0x40023800
 8000698:	40007000 	.word	0x40007000

0800069c <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80006a0:	4b0e      	ldr	r3, [pc, #56]	; (80006dc <MX_TIM14_Init+0x40>)
 80006a2:	4a0f      	ldr	r2, [pc, #60]	; (80006e0 <MX_TIM14_Init+0x44>)
 80006a4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 15999;
 80006a6:	4b0d      	ldr	r3, [pc, #52]	; (80006dc <MX_TIM14_Init+0x40>)
 80006a8:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80006ac:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006ae:	4b0b      	ldr	r3, [pc, #44]	; (80006dc <MX_TIM14_Init+0x40>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 2000;
 80006b4:	4b09      	ldr	r3, [pc, #36]	; (80006dc <MX_TIM14_Init+0x40>)
 80006b6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80006ba:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006bc:	4b07      	ldr	r3, [pc, #28]	; (80006dc <MX_TIM14_Init+0x40>)
 80006be:	2200      	movs	r2, #0
 80006c0:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006c2:	4b06      	ldr	r3, [pc, #24]	; (80006dc <MX_TIM14_Init+0x40>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80006c8:	4804      	ldr	r0, [pc, #16]	; (80006dc <MX_TIM14_Init+0x40>)
 80006ca:	f001 f927 	bl	800191c <HAL_TIM_Base_Init>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 80006d4:	f000 f84a 	bl	800076c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80006d8:	bf00      	nop
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	20000084 	.word	0x20000084
 80006e0:	40002000 	.word	0x40002000

080006e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b088      	sub	sp, #32
 80006e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ea:	f107 030c 	add.w	r3, r7, #12
 80006ee:	2200      	movs	r2, #0
 80006f0:	601a      	str	r2, [r3, #0]
 80006f2:	605a      	str	r2, [r3, #4]
 80006f4:	609a      	str	r2, [r3, #8]
 80006f6:	60da      	str	r2, [r3, #12]
 80006f8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	60bb      	str	r3, [r7, #8]
 80006fe:	4b19      	ldr	r3, [pc, #100]	; (8000764 <MX_GPIO_Init+0x80>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	4a18      	ldr	r2, [pc, #96]	; (8000764 <MX_GPIO_Init+0x80>)
 8000704:	f043 0301 	orr.w	r3, r3, #1
 8000708:	6313      	str	r3, [r2, #48]	; 0x30
 800070a:	4b16      	ldr	r3, [pc, #88]	; (8000764 <MX_GPIO_Init+0x80>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	f003 0301 	and.w	r3, r3, #1
 8000712:	60bb      	str	r3, [r7, #8]
 8000714:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	4b12      	ldr	r3, [pc, #72]	; (8000764 <MX_GPIO_Init+0x80>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071e:	4a11      	ldr	r2, [pc, #68]	; (8000764 <MX_GPIO_Init+0x80>)
 8000720:	f043 0308 	orr.w	r3, r3, #8
 8000724:	6313      	str	r3, [r2, #48]	; 0x30
 8000726:	4b0f      	ldr	r3, [pc, #60]	; (8000764 <MX_GPIO_Init+0x80>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072a:	f003 0308 	and.w	r3, r3, #8
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 8000732:	2200      	movs	r2, #0
 8000734:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000738:	480b      	ldr	r0, [pc, #44]	; (8000768 <MX_GPIO_Init+0x84>)
 800073a:	f000 fcb1 	bl	80010a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 800073e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000742:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000744:	2301      	movs	r3, #1
 8000746:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000748:	2300      	movs	r3, #0
 800074a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800074c:	2300      	movs	r3, #0
 800074e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 8000750:	f107 030c 	add.w	r3, r7, #12
 8000754:	4619      	mov	r1, r3
 8000756:	4804      	ldr	r0, [pc, #16]	; (8000768 <MX_GPIO_Init+0x84>)
 8000758:	f000 fb06 	bl	8000d68 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800075c:	bf00      	nop
 800075e:	3720      	adds	r7, #32
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40023800 	.word	0x40023800
 8000768:	40020c00 	.word	0x40020c00

0800076c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000770:	b672      	cpsid	i
}
 8000772:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000774:	e7fe      	b.n	8000774 <Error_Handler+0x8>
	...

08000778 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	4b10      	ldr	r3, [pc, #64]	; (80007c4 <HAL_MspInit+0x4c>)
 8000784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000786:	4a0f      	ldr	r2, [pc, #60]	; (80007c4 <HAL_MspInit+0x4c>)
 8000788:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800078c:	6453      	str	r3, [r2, #68]	; 0x44
 800078e:	4b0d      	ldr	r3, [pc, #52]	; (80007c4 <HAL_MspInit+0x4c>)
 8000790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000792:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	603b      	str	r3, [r7, #0]
 800079e:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <HAL_MspInit+0x4c>)
 80007a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a2:	4a08      	ldr	r2, [pc, #32]	; (80007c4 <HAL_MspInit+0x4c>)
 80007a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007a8:	6413      	str	r3, [r2, #64]	; 0x40
 80007aa:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <HAL_MspInit+0x4c>)
 80007ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007b2:	603b      	str	r3, [r7, #0]
 80007b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b6:	bf00      	nop
 80007b8:	370c      	adds	r7, #12
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	40023800 	.word	0x40023800

080007c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b085      	sub	sp, #20
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a0b      	ldr	r2, [pc, #44]	; (8000804 <HAL_TIM_Base_MspInit+0x3c>)
 80007d6:	4293      	cmp	r3, r2
 80007d8:	d10d      	bne.n	80007f6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	60fb      	str	r3, [r7, #12]
 80007de:	4b0a      	ldr	r3, [pc, #40]	; (8000808 <HAL_TIM_Base_MspInit+0x40>)
 80007e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e2:	4a09      	ldr	r2, [pc, #36]	; (8000808 <HAL_TIM_Base_MspInit+0x40>)
 80007e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007e8:	6413      	str	r3, [r2, #64]	; 0x40
 80007ea:	4b07      	ldr	r3, [pc, #28]	; (8000808 <HAL_TIM_Base_MspInit+0x40>)
 80007ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80007f6:	bf00      	nop
 80007f8:	3714      	adds	r7, #20
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	40002000 	.word	0x40002000
 8000808:	40023800 	.word	0x40023800

0800080c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000810:	e7fe      	b.n	8000810 <NMI_Handler+0x4>

08000812 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000812:	b480      	push	{r7}
 8000814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000816:	e7fe      	b.n	8000816 <HardFault_Handler+0x4>

08000818 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800081c:	e7fe      	b.n	800081c <MemManage_Handler+0x4>

0800081e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800081e:	b480      	push	{r7}
 8000820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000822:	e7fe      	b.n	8000822 <BusFault_Handler+0x4>

08000824 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000828:	e7fe      	b.n	8000828 <UsageFault_Handler+0x4>

0800082a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800082a:	b480      	push	{r7}
 800082c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800082e:	bf00      	nop
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr

08000838 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800083c:	bf00      	nop
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr

08000846 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000846:	b480      	push	{r7}
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800084a:	bf00      	nop
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr

08000854 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000858:	f000 f95c 	bl	8000b14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800085c:	bf00      	nop
 800085e:	bd80      	pop	{r7, pc}

08000860 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	4603      	mov	r3, r0
 8000868:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 800086a:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <ITM_SendChar+0x48>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	4a0e      	ldr	r2, [pc, #56]	; (80008a8 <ITM_SendChar+0x48>)
 8000870:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000874:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000876:	4b0d      	ldr	r3, [pc, #52]	; (80008ac <ITM_SendChar+0x4c>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4a0c      	ldr	r2, [pc, #48]	; (80008ac <ITM_SendChar+0x4c>)
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000882:	bf00      	nop
 8000884:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f003 0301 	and.w	r3, r3, #1
 800088e:	2b00      	cmp	r3, #0
 8000890:	d0f8      	beq.n	8000884 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000892:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000896:	79fb      	ldrb	r3, [r7, #7]
 8000898:	6013      	str	r3, [r2, #0]
}
 800089a:	bf00      	nop
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	e000edfc 	.word	0xe000edfc
 80008ac:	e0000e00 	.word	0xe0000e00

080008b0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b086      	sub	sp, #24
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	60f8      	str	r0, [r7, #12]
 80008b8:	60b9      	str	r1, [r7, #8]
 80008ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008bc:	2300      	movs	r3, #0
 80008be:	617b      	str	r3, [r7, #20]
 80008c0:	e00a      	b.n	80008d8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008c2:	f3af 8000 	nop.w
 80008c6:	4601      	mov	r1, r0
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	1c5a      	adds	r2, r3, #1
 80008cc:	60ba      	str	r2, [r7, #8]
 80008ce:	b2ca      	uxtb	r2, r1
 80008d0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	3301      	adds	r3, #1
 80008d6:	617b      	str	r3, [r7, #20]
 80008d8:	697a      	ldr	r2, [r7, #20]
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	429a      	cmp	r2, r3
 80008de:	dbf0      	blt.n	80008c2 <_read+0x12>
  }

  return len;
 80008e0:	687b      	ldr	r3, [r7, #4]
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3718      	adds	r7, #24
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	b086      	sub	sp, #24
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	60f8      	str	r0, [r7, #12]
 80008f2:	60b9      	str	r1, [r7, #8]
 80008f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008f6:	2300      	movs	r3, #0
 80008f8:	617b      	str	r3, [r7, #20]
 80008fa:	e009      	b.n	8000910 <_write+0x26>
  {
	  ITM_SendChar(*ptr++);
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	1c5a      	adds	r2, r3, #1
 8000900:	60ba      	str	r2, [r7, #8]
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff ffab 	bl	8000860 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	3301      	adds	r3, #1
 800090e:	617b      	str	r3, [r7, #20]
 8000910:	697a      	ldr	r2, [r7, #20]
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	429a      	cmp	r2, r3
 8000916:	dbf1      	blt.n	80008fc <_write+0x12>
  }
  return len;
 8000918:	687b      	ldr	r3, [r7, #4]
}
 800091a:	4618      	mov	r0, r3
 800091c:	3718      	adds	r7, #24
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}

08000922 <_close>:

int _close(int file)
{
 8000922:	b480      	push	{r7}
 8000924:	b083      	sub	sp, #12
 8000926:	af00      	add	r7, sp, #0
 8000928:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800092a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800092e:	4618      	mov	r0, r3
 8000930:	370c      	adds	r7, #12
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr

0800093a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800093a:	b480      	push	{r7}
 800093c:	b083      	sub	sp, #12
 800093e:	af00      	add	r7, sp, #0
 8000940:	6078      	str	r0, [r7, #4]
 8000942:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800094a:	605a      	str	r2, [r3, #4]
  return 0;
 800094c:	2300      	movs	r3, #0
}
 800094e:	4618      	mov	r0, r3
 8000950:	370c      	adds	r7, #12
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr

0800095a <_isatty>:

int _isatty(int file)
{
 800095a:	b480      	push	{r7}
 800095c:	b083      	sub	sp, #12
 800095e:	af00      	add	r7, sp, #0
 8000960:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000962:	2301      	movs	r3, #1
}
 8000964:	4618      	mov	r0, r3
 8000966:	370c      	adds	r7, #12
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000970:	b480      	push	{r7}
 8000972:	b085      	sub	sp, #20
 8000974:	af00      	add	r7, sp, #0
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800097c:	2300      	movs	r3, #0
}
 800097e:	4618      	mov	r0, r3
 8000980:	3714      	adds	r7, #20
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
	...

0800098c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000994:	4a14      	ldr	r2, [pc, #80]	; (80009e8 <_sbrk+0x5c>)
 8000996:	4b15      	ldr	r3, [pc, #84]	; (80009ec <_sbrk+0x60>)
 8000998:	1ad3      	subs	r3, r2, r3
 800099a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009a0:	4b13      	ldr	r3, [pc, #76]	; (80009f0 <_sbrk+0x64>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d102      	bne.n	80009ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009a8:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <_sbrk+0x64>)
 80009aa:	4a12      	ldr	r2, [pc, #72]	; (80009f4 <_sbrk+0x68>)
 80009ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ae:	4b10      	ldr	r3, [pc, #64]	; (80009f0 <_sbrk+0x64>)
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4413      	add	r3, r2
 80009b6:	693a      	ldr	r2, [r7, #16]
 80009b8:	429a      	cmp	r2, r3
 80009ba:	d207      	bcs.n	80009cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009bc:	f001 fa78 	bl	8001eb0 <__errno>
 80009c0:	4603      	mov	r3, r0
 80009c2:	220c      	movs	r2, #12
 80009c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009c6:	f04f 33ff 	mov.w	r3, #4294967295
 80009ca:	e009      	b.n	80009e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009cc:	4b08      	ldr	r3, [pc, #32]	; (80009f0 <_sbrk+0x64>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009d2:	4b07      	ldr	r3, [pc, #28]	; (80009f0 <_sbrk+0x64>)
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4413      	add	r3, r2
 80009da:	4a05      	ldr	r2, [pc, #20]	; (80009f0 <_sbrk+0x64>)
 80009dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009de:	68fb      	ldr	r3, [r7, #12]
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	3718      	adds	r7, #24
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	20020000 	.word	0x20020000
 80009ec:	00000400 	.word	0x00000400
 80009f0:	200000cc 	.word	0x200000cc
 80009f4:	20000220 	.word	0x20000220

080009f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009fc:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <SystemInit+0x20>)
 80009fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a02:	4a05      	ldr	r2, [pc, #20]	; (8000a18 <SystemInit+0x20>)
 8000a04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	e000ed00 	.word	0xe000ed00

08000a1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000a1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a54 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a20:	f7ff ffea 	bl	80009f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a24:	480c      	ldr	r0, [pc, #48]	; (8000a58 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a26:	490d      	ldr	r1, [pc, #52]	; (8000a5c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a28:	4a0d      	ldr	r2, [pc, #52]	; (8000a60 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a2c:	e002      	b.n	8000a34 <LoopCopyDataInit>

08000a2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a32:	3304      	adds	r3, #4

08000a34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a38:	d3f9      	bcc.n	8000a2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a3a:	4a0a      	ldr	r2, [pc, #40]	; (8000a64 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a3c:	4c0a      	ldr	r4, [pc, #40]	; (8000a68 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a40:	e001      	b.n	8000a46 <LoopFillZerobss>

08000a42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a44:	3204      	adds	r2, #4

08000a46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a48:	d3fb      	bcc.n	8000a42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a4a:	f001 fa37 	bl	8001ebc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a4e:	f7ff fd8d 	bl	800056c <main>
  bx  lr    
 8000a52:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000a54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a5c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a60:	08002ae0 	.word	0x08002ae0
  ldr r2, =_sbss
 8000a64:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a68:	20000220 	.word	0x20000220

08000a6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a6c:	e7fe      	b.n	8000a6c <ADC_IRQHandler>
	...

08000a70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a74:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <HAL_Init+0x40>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a0d      	ldr	r2, [pc, #52]	; (8000ab0 <HAL_Init+0x40>)
 8000a7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a80:	4b0b      	ldr	r3, [pc, #44]	; (8000ab0 <HAL_Init+0x40>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a0a      	ldr	r2, [pc, #40]	; (8000ab0 <HAL_Init+0x40>)
 8000a86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a8c:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <HAL_Init+0x40>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a07      	ldr	r2, [pc, #28]	; (8000ab0 <HAL_Init+0x40>)
 8000a92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a98:	2003      	movs	r0, #3
 8000a9a:	f000 f931 	bl	8000d00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a9e:	200f      	movs	r0, #15
 8000aa0:	f000 f808 	bl	8000ab4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000aa4:	f7ff fe68 	bl	8000778 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000aa8:	2300      	movs	r3, #0
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40023c00 	.word	0x40023c00

08000ab4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000abc:	4b12      	ldr	r3, [pc, #72]	; (8000b08 <HAL_InitTick+0x54>)
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	4b12      	ldr	r3, [pc, #72]	; (8000b0c <HAL_InitTick+0x58>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aca:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f000 f93b 	bl	8000d4e <HAL_SYSTICK_Config>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e00e      	b.n	8000b00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2b0f      	cmp	r3, #15
 8000ae6:	d80a      	bhi.n	8000afe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	6879      	ldr	r1, [r7, #4]
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295
 8000af0:	f000 f911 	bl	8000d16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000af4:	4a06      	ldr	r2, [pc, #24]	; (8000b10 <HAL_InitTick+0x5c>)
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000afa:	2300      	movs	r3, #0
 8000afc:	e000      	b.n	8000b00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000afe:	2301      	movs	r3, #1
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3708      	adds	r7, #8
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20000000 	.word	0x20000000
 8000b0c:	20000008 	.word	0x20000008
 8000b10:	20000004 	.word	0x20000004

08000b14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b18:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <HAL_IncTick+0x20>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <HAL_IncTick+0x24>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4413      	add	r3, r2
 8000b24:	4a04      	ldr	r2, [pc, #16]	; (8000b38 <HAL_IncTick+0x24>)
 8000b26:	6013      	str	r3, [r2, #0]
}
 8000b28:	bf00      	nop
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	20000008 	.word	0x20000008
 8000b38:	200000d0 	.word	0x200000d0

08000b3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b40:	4b03      	ldr	r3, [pc, #12]	; (8000b50 <HAL_GetTick+0x14>)
 8000b42:	681b      	ldr	r3, [r3, #0]
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	200000d0 	.word	0x200000d0

08000b54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b5c:	f7ff ffee 	bl	8000b3c <HAL_GetTick>
 8000b60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b6c:	d005      	beq.n	8000b7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b6e:	4b0a      	ldr	r3, [pc, #40]	; (8000b98 <HAL_Delay+0x44>)
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	461a      	mov	r2, r3
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	4413      	add	r3, r2
 8000b78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b7a:	bf00      	nop
 8000b7c:	f7ff ffde 	bl	8000b3c <HAL_GetTick>
 8000b80:	4602      	mov	r2, r0
 8000b82:	68bb      	ldr	r3, [r7, #8]
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	68fa      	ldr	r2, [r7, #12]
 8000b88:	429a      	cmp	r2, r3
 8000b8a:	d8f7      	bhi.n	8000b7c <HAL_Delay+0x28>
  {
  }
}
 8000b8c:	bf00      	nop
 8000b8e:	bf00      	nop
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	20000008 	.word	0x20000008

08000b9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b085      	sub	sp, #20
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	f003 0307 	and.w	r3, r3, #7
 8000baa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bac:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <__NVIC_SetPriorityGrouping+0x44>)
 8000bae:	68db      	ldr	r3, [r3, #12]
 8000bb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bb2:	68ba      	ldr	r2, [r7, #8]
 8000bb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bb8:	4013      	ands	r3, r2
 8000bba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bc0:	68bb      	ldr	r3, [r7, #8]
 8000bc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bce:	4a04      	ldr	r2, [pc, #16]	; (8000be0 <__NVIC_SetPriorityGrouping+0x44>)
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	60d3      	str	r3, [r2, #12]
}
 8000bd4:	bf00      	nop
 8000bd6:	3714      	adds	r7, #20
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	e000ed00 	.word	0xe000ed00

08000be4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000be8:	4b04      	ldr	r3, [pc, #16]	; (8000bfc <__NVIC_GetPriorityGrouping+0x18>)
 8000bea:	68db      	ldr	r3, [r3, #12]
 8000bec:	0a1b      	lsrs	r3, r3, #8
 8000bee:	f003 0307 	and.w	r3, r3, #7
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr
 8000bfc:	e000ed00 	.word	0xe000ed00

08000c00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	4603      	mov	r3, r0
 8000c08:	6039      	str	r1, [r7, #0]
 8000c0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	db0a      	blt.n	8000c2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	b2da      	uxtb	r2, r3
 8000c18:	490c      	ldr	r1, [pc, #48]	; (8000c4c <__NVIC_SetPriority+0x4c>)
 8000c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1e:	0112      	lsls	r2, r2, #4
 8000c20:	b2d2      	uxtb	r2, r2
 8000c22:	440b      	add	r3, r1
 8000c24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c28:	e00a      	b.n	8000c40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	b2da      	uxtb	r2, r3
 8000c2e:	4908      	ldr	r1, [pc, #32]	; (8000c50 <__NVIC_SetPriority+0x50>)
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	f003 030f 	and.w	r3, r3, #15
 8000c36:	3b04      	subs	r3, #4
 8000c38:	0112      	lsls	r2, r2, #4
 8000c3a:	b2d2      	uxtb	r2, r2
 8000c3c:	440b      	add	r3, r1
 8000c3e:	761a      	strb	r2, [r3, #24]
}
 8000c40:	bf00      	nop
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	e000e100 	.word	0xe000e100
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b089      	sub	sp, #36	; 0x24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	60f8      	str	r0, [r7, #12]
 8000c5c:	60b9      	str	r1, [r7, #8]
 8000c5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c68:	69fb      	ldr	r3, [r7, #28]
 8000c6a:	f1c3 0307 	rsb	r3, r3, #7
 8000c6e:	2b04      	cmp	r3, #4
 8000c70:	bf28      	it	cs
 8000c72:	2304      	movcs	r3, #4
 8000c74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c76:	69fb      	ldr	r3, [r7, #28]
 8000c78:	3304      	adds	r3, #4
 8000c7a:	2b06      	cmp	r3, #6
 8000c7c:	d902      	bls.n	8000c84 <NVIC_EncodePriority+0x30>
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	3b03      	subs	r3, #3
 8000c82:	e000      	b.n	8000c86 <NVIC_EncodePriority+0x32>
 8000c84:	2300      	movs	r3, #0
 8000c86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c88:	f04f 32ff 	mov.w	r2, #4294967295
 8000c8c:	69bb      	ldr	r3, [r7, #24]
 8000c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c92:	43da      	mvns	r2, r3
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	401a      	ands	r2, r3
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca6:	43d9      	mvns	r1, r3
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cac:	4313      	orrs	r3, r2
         );
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3724      	adds	r7, #36	; 0x24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
	...

08000cbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	3b01      	subs	r3, #1
 8000cc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ccc:	d301      	bcc.n	8000cd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e00f      	b.n	8000cf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cd2:	4a0a      	ldr	r2, [pc, #40]	; (8000cfc <SysTick_Config+0x40>)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	3b01      	subs	r3, #1
 8000cd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cda:	210f      	movs	r1, #15
 8000cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ce0:	f7ff ff8e 	bl	8000c00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ce4:	4b05      	ldr	r3, [pc, #20]	; (8000cfc <SysTick_Config+0x40>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cea:	4b04      	ldr	r3, [pc, #16]	; (8000cfc <SysTick_Config+0x40>)
 8000cec:	2207      	movs	r2, #7
 8000cee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cf0:	2300      	movs	r3, #0
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	e000e010 	.word	0xe000e010

08000d00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f7ff ff47 	bl	8000b9c <__NVIC_SetPriorityGrouping>
}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b086      	sub	sp, #24
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	60b9      	str	r1, [r7, #8]
 8000d20:	607a      	str	r2, [r7, #4]
 8000d22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d28:	f7ff ff5c 	bl	8000be4 <__NVIC_GetPriorityGrouping>
 8000d2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	68b9      	ldr	r1, [r7, #8]
 8000d32:	6978      	ldr	r0, [r7, #20]
 8000d34:	f7ff ff8e 	bl	8000c54 <NVIC_EncodePriority>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d3e:	4611      	mov	r1, r2
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff ff5d 	bl	8000c00 <__NVIC_SetPriority>
}
 8000d46:	bf00      	nop
 8000d48:	3718      	adds	r7, #24
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}

08000d4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	b082      	sub	sp, #8
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f7ff ffb0 	bl	8000cbc <SysTick_Config>
 8000d5c:	4603      	mov	r3, r0
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3708      	adds	r7, #8
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
	...

08000d68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b089      	sub	sp, #36	; 0x24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d72:	2300      	movs	r3, #0
 8000d74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d76:	2300      	movs	r3, #0
 8000d78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d7e:	2300      	movs	r3, #0
 8000d80:	61fb      	str	r3, [r7, #28]
 8000d82:	e16b      	b.n	800105c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d84:	2201      	movs	r2, #1
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	697a      	ldr	r2, [r7, #20]
 8000d94:	4013      	ands	r3, r2
 8000d96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f040 815a 	bne.w	8001056 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	f003 0303 	and.w	r3, r3, #3
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d005      	beq.n	8000dba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000db6:	2b02      	cmp	r3, #2
 8000db8:	d130      	bne.n	8000e1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	005b      	lsls	r3, r3, #1
 8000dc4:	2203      	movs	r2, #3
 8000dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dca:	43db      	mvns	r3, r3
 8000dcc:	69ba      	ldr	r2, [r7, #24]
 8000dce:	4013      	ands	r3, r2
 8000dd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	68da      	ldr	r2, [r3, #12]
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	fa02 f303 	lsl.w	r3, r2, r3
 8000dde:	69ba      	ldr	r2, [r7, #24]
 8000de0:	4313      	orrs	r3, r2
 8000de2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	69ba      	ldr	r2, [r7, #24]
 8000de8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000df0:	2201      	movs	r2, #1
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	fa02 f303 	lsl.w	r3, r2, r3
 8000df8:	43db      	mvns	r3, r3
 8000dfa:	69ba      	ldr	r2, [r7, #24]
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	091b      	lsrs	r3, r3, #4
 8000e06:	f003 0201 	and.w	r2, r3, #1
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	69ba      	ldr	r2, [r7, #24]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	69ba      	ldr	r2, [r7, #24]
 8000e1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f003 0303 	and.w	r3, r3, #3
 8000e24:	2b03      	cmp	r3, #3
 8000e26:	d017      	beq.n	8000e58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	2203      	movs	r2, #3
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	69ba      	ldr	r2, [r7, #24]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	689a      	ldr	r2, [r3, #8]
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	69ba      	ldr	r2, [r7, #24]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f003 0303 	and.w	r3, r3, #3
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d123      	bne.n	8000eac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	08da      	lsrs	r2, r3, #3
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	3208      	adds	r2, #8
 8000e6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	f003 0307 	and.w	r3, r3, #7
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	220f      	movs	r2, #15
 8000e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e80:	43db      	mvns	r3, r3
 8000e82:	69ba      	ldr	r2, [r7, #24]
 8000e84:	4013      	ands	r3, r2
 8000e86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	691a      	ldr	r2, [r3, #16]
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	f003 0307 	and.w	r3, r3, #7
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	69ba      	ldr	r2, [r7, #24]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	08da      	lsrs	r2, r3, #3
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	3208      	adds	r2, #8
 8000ea6:	69b9      	ldr	r1, [r7, #24]
 8000ea8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	2203      	movs	r2, #3
 8000eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	69ba      	ldr	r2, [r7, #24]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f003 0203 	and.w	r2, r3, #3
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	005b      	lsls	r3, r3, #1
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	69ba      	ldr	r2, [r7, #24]
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	69ba      	ldr	r2, [r7, #24]
 8000ede:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	f000 80b4 	beq.w	8001056 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60fb      	str	r3, [r7, #12]
 8000ef2:	4b60      	ldr	r3, [pc, #384]	; (8001074 <HAL_GPIO_Init+0x30c>)
 8000ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef6:	4a5f      	ldr	r2, [pc, #380]	; (8001074 <HAL_GPIO_Init+0x30c>)
 8000ef8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000efc:	6453      	str	r3, [r2, #68]	; 0x44
 8000efe:	4b5d      	ldr	r3, [pc, #372]	; (8001074 <HAL_GPIO_Init+0x30c>)
 8000f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f0a:	4a5b      	ldr	r2, [pc, #364]	; (8001078 <HAL_GPIO_Init+0x310>)
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	089b      	lsrs	r3, r3, #2
 8000f10:	3302      	adds	r3, #2
 8000f12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	f003 0303 	and.w	r3, r3, #3
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	220f      	movs	r2, #15
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	43db      	mvns	r3, r3
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4a52      	ldr	r2, [pc, #328]	; (800107c <HAL_GPIO_Init+0x314>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d02b      	beq.n	8000f8e <HAL_GPIO_Init+0x226>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a51      	ldr	r2, [pc, #324]	; (8001080 <HAL_GPIO_Init+0x318>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d025      	beq.n	8000f8a <HAL_GPIO_Init+0x222>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a50      	ldr	r2, [pc, #320]	; (8001084 <HAL_GPIO_Init+0x31c>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d01f      	beq.n	8000f86 <HAL_GPIO_Init+0x21e>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a4f      	ldr	r2, [pc, #316]	; (8001088 <HAL_GPIO_Init+0x320>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d019      	beq.n	8000f82 <HAL_GPIO_Init+0x21a>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a4e      	ldr	r2, [pc, #312]	; (800108c <HAL_GPIO_Init+0x324>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d013      	beq.n	8000f7e <HAL_GPIO_Init+0x216>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a4d      	ldr	r2, [pc, #308]	; (8001090 <HAL_GPIO_Init+0x328>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d00d      	beq.n	8000f7a <HAL_GPIO_Init+0x212>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a4c      	ldr	r2, [pc, #304]	; (8001094 <HAL_GPIO_Init+0x32c>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d007      	beq.n	8000f76 <HAL_GPIO_Init+0x20e>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a4b      	ldr	r2, [pc, #300]	; (8001098 <HAL_GPIO_Init+0x330>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d101      	bne.n	8000f72 <HAL_GPIO_Init+0x20a>
 8000f6e:	2307      	movs	r3, #7
 8000f70:	e00e      	b.n	8000f90 <HAL_GPIO_Init+0x228>
 8000f72:	2308      	movs	r3, #8
 8000f74:	e00c      	b.n	8000f90 <HAL_GPIO_Init+0x228>
 8000f76:	2306      	movs	r3, #6
 8000f78:	e00a      	b.n	8000f90 <HAL_GPIO_Init+0x228>
 8000f7a:	2305      	movs	r3, #5
 8000f7c:	e008      	b.n	8000f90 <HAL_GPIO_Init+0x228>
 8000f7e:	2304      	movs	r3, #4
 8000f80:	e006      	b.n	8000f90 <HAL_GPIO_Init+0x228>
 8000f82:	2303      	movs	r3, #3
 8000f84:	e004      	b.n	8000f90 <HAL_GPIO_Init+0x228>
 8000f86:	2302      	movs	r3, #2
 8000f88:	e002      	b.n	8000f90 <HAL_GPIO_Init+0x228>
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e000      	b.n	8000f90 <HAL_GPIO_Init+0x228>
 8000f8e:	2300      	movs	r3, #0
 8000f90:	69fa      	ldr	r2, [r7, #28]
 8000f92:	f002 0203 	and.w	r2, r2, #3
 8000f96:	0092      	lsls	r2, r2, #2
 8000f98:	4093      	lsls	r3, r2
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fa0:	4935      	ldr	r1, [pc, #212]	; (8001078 <HAL_GPIO_Init+0x310>)
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	089b      	lsrs	r3, r3, #2
 8000fa6:	3302      	adds	r3, #2
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fae:	4b3b      	ldr	r3, [pc, #236]	; (800109c <HAL_GPIO_Init+0x334>)
 8000fb0:	689b      	ldr	r3, [r3, #8]
 8000fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	43db      	mvns	r3, r3
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	4013      	ands	r3, r2
 8000fbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d003      	beq.n	8000fd2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fd2:	4a32      	ldr	r2, [pc, #200]	; (800109c <HAL_GPIO_Init+0x334>)
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fd8:	4b30      	ldr	r3, [pc, #192]	; (800109c <HAL_GPIO_Init+0x334>)
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d003      	beq.n	8000ffc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ffc:	4a27      	ldr	r2, [pc, #156]	; (800109c <HAL_GPIO_Init+0x334>)
 8000ffe:	69bb      	ldr	r3, [r7, #24]
 8001000:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001002:	4b26      	ldr	r3, [pc, #152]	; (800109c <HAL_GPIO_Init+0x334>)
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	43db      	mvns	r3, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4013      	ands	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d003      	beq.n	8001026 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	4313      	orrs	r3, r2
 8001024:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001026:	4a1d      	ldr	r2, [pc, #116]	; (800109c <HAL_GPIO_Init+0x334>)
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800102c:	4b1b      	ldr	r3, [pc, #108]	; (800109c <HAL_GPIO_Init+0x334>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	43db      	mvns	r3, r3
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	4013      	ands	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d003      	beq.n	8001050 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	4313      	orrs	r3, r2
 800104e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001050:	4a12      	ldr	r2, [pc, #72]	; (800109c <HAL_GPIO_Init+0x334>)
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	3301      	adds	r3, #1
 800105a:	61fb      	str	r3, [r7, #28]
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	2b0f      	cmp	r3, #15
 8001060:	f67f ae90 	bls.w	8000d84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001064:	bf00      	nop
 8001066:	bf00      	nop
 8001068:	3724      	adds	r7, #36	; 0x24
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	40023800 	.word	0x40023800
 8001078:	40013800 	.word	0x40013800
 800107c:	40020000 	.word	0x40020000
 8001080:	40020400 	.word	0x40020400
 8001084:	40020800 	.word	0x40020800
 8001088:	40020c00 	.word	0x40020c00
 800108c:	40021000 	.word	0x40021000
 8001090:	40021400 	.word	0x40021400
 8001094:	40021800 	.word	0x40021800
 8001098:	40021c00 	.word	0x40021c00
 800109c:	40013c00 	.word	0x40013c00

080010a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	807b      	strh	r3, [r7, #2]
 80010ac:	4613      	mov	r3, r2
 80010ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010b0:	787b      	ldrb	r3, [r7, #1]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d003      	beq.n	80010be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010b6:	887a      	ldrh	r2, [r7, #2]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010bc:	e003      	b.n	80010c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010be:	887b      	ldrh	r3, [r7, #2]
 80010c0:	041a      	lsls	r2, r3, #16
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	619a      	str	r2, [r3, #24]
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
	...

080010d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d101      	bne.n	80010e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	e267      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d075      	beq.n	80011de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010f2:	4b88      	ldr	r3, [pc, #544]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	f003 030c 	and.w	r3, r3, #12
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d00c      	beq.n	8001118 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010fe:	4b85      	ldr	r3, [pc, #532]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001106:	2b08      	cmp	r3, #8
 8001108:	d112      	bne.n	8001130 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800110a:	4b82      	ldr	r3, [pc, #520]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001112:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001116:	d10b      	bne.n	8001130 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001118:	4b7e      	ldr	r3, [pc, #504]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d05b      	beq.n	80011dc <HAL_RCC_OscConfig+0x108>
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d157      	bne.n	80011dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800112c:	2301      	movs	r3, #1
 800112e:	e242      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001138:	d106      	bne.n	8001148 <HAL_RCC_OscConfig+0x74>
 800113a:	4b76      	ldr	r3, [pc, #472]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a75      	ldr	r2, [pc, #468]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001144:	6013      	str	r3, [r2, #0]
 8001146:	e01d      	b.n	8001184 <HAL_RCC_OscConfig+0xb0>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001150:	d10c      	bne.n	800116c <HAL_RCC_OscConfig+0x98>
 8001152:	4b70      	ldr	r3, [pc, #448]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a6f      	ldr	r2, [pc, #444]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001158:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800115c:	6013      	str	r3, [r2, #0]
 800115e:	4b6d      	ldr	r3, [pc, #436]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a6c      	ldr	r2, [pc, #432]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001164:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001168:	6013      	str	r3, [r2, #0]
 800116a:	e00b      	b.n	8001184 <HAL_RCC_OscConfig+0xb0>
 800116c:	4b69      	ldr	r3, [pc, #420]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a68      	ldr	r2, [pc, #416]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001172:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	4b66      	ldr	r3, [pc, #408]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a65      	ldr	r2, [pc, #404]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 800117e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001182:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d013      	beq.n	80011b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118c:	f7ff fcd6 	bl	8000b3c <HAL_GetTick>
 8001190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001194:	f7ff fcd2 	bl	8000b3c <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b64      	cmp	r3, #100	; 0x64
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e207      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a6:	4b5b      	ldr	r3, [pc, #364]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d0f0      	beq.n	8001194 <HAL_RCC_OscConfig+0xc0>
 80011b2:	e014      	b.n	80011de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b4:	f7ff fcc2 	bl	8000b3c <HAL_GetTick>
 80011b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ba:	e008      	b.n	80011ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011bc:	f7ff fcbe 	bl	8000b3c <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	2b64      	cmp	r3, #100	; 0x64
 80011c8:	d901      	bls.n	80011ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80011ca:	2303      	movs	r3, #3
 80011cc:	e1f3      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ce:	4b51      	ldr	r3, [pc, #324]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d1f0      	bne.n	80011bc <HAL_RCC_OscConfig+0xe8>
 80011da:	e000      	b.n	80011de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d063      	beq.n	80012b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011ea:	4b4a      	ldr	r3, [pc, #296]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	f003 030c 	and.w	r3, r3, #12
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d00b      	beq.n	800120e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011f6:	4b47      	ldr	r3, [pc, #284]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011fe:	2b08      	cmp	r3, #8
 8001200:	d11c      	bne.n	800123c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001202:	4b44      	ldr	r3, [pc, #272]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d116      	bne.n	800123c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800120e:	4b41      	ldr	r3, [pc, #260]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	2b00      	cmp	r3, #0
 8001218:	d005      	beq.n	8001226 <HAL_RCC_OscConfig+0x152>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	68db      	ldr	r3, [r3, #12]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d001      	beq.n	8001226 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e1c7      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001226:	4b3b      	ldr	r3, [pc, #236]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	691b      	ldr	r3, [r3, #16]
 8001232:	00db      	lsls	r3, r3, #3
 8001234:	4937      	ldr	r1, [pc, #220]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001236:	4313      	orrs	r3, r2
 8001238:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800123a:	e03a      	b.n	80012b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d020      	beq.n	8001286 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001244:	4b34      	ldr	r3, [pc, #208]	; (8001318 <HAL_RCC_OscConfig+0x244>)
 8001246:	2201      	movs	r2, #1
 8001248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800124a:	f7ff fc77 	bl	8000b3c <HAL_GetTick>
 800124e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001250:	e008      	b.n	8001264 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001252:	f7ff fc73 	bl	8000b3c <HAL_GetTick>
 8001256:	4602      	mov	r2, r0
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	2b02      	cmp	r3, #2
 800125e:	d901      	bls.n	8001264 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001260:	2303      	movs	r3, #3
 8001262:	e1a8      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001264:	4b2b      	ldr	r3, [pc, #172]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f003 0302 	and.w	r3, r3, #2
 800126c:	2b00      	cmp	r3, #0
 800126e:	d0f0      	beq.n	8001252 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001270:	4b28      	ldr	r3, [pc, #160]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	691b      	ldr	r3, [r3, #16]
 800127c:	00db      	lsls	r3, r3, #3
 800127e:	4925      	ldr	r1, [pc, #148]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 8001280:	4313      	orrs	r3, r2
 8001282:	600b      	str	r3, [r1, #0]
 8001284:	e015      	b.n	80012b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001286:	4b24      	ldr	r3, [pc, #144]	; (8001318 <HAL_RCC_OscConfig+0x244>)
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800128c:	f7ff fc56 	bl	8000b3c <HAL_GetTick>
 8001290:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001292:	e008      	b.n	80012a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001294:	f7ff fc52 	bl	8000b3c <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e187      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012a6:	4b1b      	ldr	r3, [pc, #108]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1f0      	bne.n	8001294 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0308 	and.w	r3, r3, #8
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d036      	beq.n	800132c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	695b      	ldr	r3, [r3, #20]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d016      	beq.n	80012f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012c6:	4b15      	ldr	r3, [pc, #84]	; (800131c <HAL_RCC_OscConfig+0x248>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012cc:	f7ff fc36 	bl	8000b3c <HAL_GetTick>
 80012d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012d2:	e008      	b.n	80012e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012d4:	f7ff fc32 	bl	8000b3c <HAL_GetTick>
 80012d8:	4602      	mov	r2, r0
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d901      	bls.n	80012e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80012e2:	2303      	movs	r3, #3
 80012e4:	e167      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012e6:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <HAL_RCC_OscConfig+0x240>)
 80012e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d0f0      	beq.n	80012d4 <HAL_RCC_OscConfig+0x200>
 80012f2:	e01b      	b.n	800132c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012f4:	4b09      	ldr	r3, [pc, #36]	; (800131c <HAL_RCC_OscConfig+0x248>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012fa:	f7ff fc1f 	bl	8000b3c <HAL_GetTick>
 80012fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001300:	e00e      	b.n	8001320 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001302:	f7ff fc1b 	bl	8000b3c <HAL_GetTick>
 8001306:	4602      	mov	r2, r0
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	2b02      	cmp	r3, #2
 800130e:	d907      	bls.n	8001320 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001310:	2303      	movs	r3, #3
 8001312:	e150      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
 8001314:	40023800 	.word	0x40023800
 8001318:	42470000 	.word	0x42470000
 800131c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001320:	4b88      	ldr	r3, [pc, #544]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 8001322:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001324:	f003 0302 	and.w	r3, r3, #2
 8001328:	2b00      	cmp	r3, #0
 800132a:	d1ea      	bne.n	8001302 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0304 	and.w	r3, r3, #4
 8001334:	2b00      	cmp	r3, #0
 8001336:	f000 8097 	beq.w	8001468 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800133a:	2300      	movs	r3, #0
 800133c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800133e:	4b81      	ldr	r3, [pc, #516]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 8001340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d10f      	bne.n	800136a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	60bb      	str	r3, [r7, #8]
 800134e:	4b7d      	ldr	r3, [pc, #500]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 8001350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001352:	4a7c      	ldr	r2, [pc, #496]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 8001354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001358:	6413      	str	r3, [r2, #64]	; 0x40
 800135a:	4b7a      	ldr	r3, [pc, #488]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 800135c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001366:	2301      	movs	r3, #1
 8001368:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800136a:	4b77      	ldr	r3, [pc, #476]	; (8001548 <HAL_RCC_OscConfig+0x474>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001372:	2b00      	cmp	r3, #0
 8001374:	d118      	bne.n	80013a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001376:	4b74      	ldr	r3, [pc, #464]	; (8001548 <HAL_RCC_OscConfig+0x474>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a73      	ldr	r2, [pc, #460]	; (8001548 <HAL_RCC_OscConfig+0x474>)
 800137c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001380:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001382:	f7ff fbdb 	bl	8000b3c <HAL_GetTick>
 8001386:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001388:	e008      	b.n	800139c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800138a:	f7ff fbd7 	bl	8000b3c <HAL_GetTick>
 800138e:	4602      	mov	r2, r0
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	2b02      	cmp	r3, #2
 8001396:	d901      	bls.n	800139c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001398:	2303      	movs	r3, #3
 800139a:	e10c      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800139c:	4b6a      	ldr	r3, [pc, #424]	; (8001548 <HAL_RCC_OscConfig+0x474>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d0f0      	beq.n	800138a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d106      	bne.n	80013be <HAL_RCC_OscConfig+0x2ea>
 80013b0:	4b64      	ldr	r3, [pc, #400]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 80013b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013b4:	4a63      	ldr	r2, [pc, #396]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 80013b6:	f043 0301 	orr.w	r3, r3, #1
 80013ba:	6713      	str	r3, [r2, #112]	; 0x70
 80013bc:	e01c      	b.n	80013f8 <HAL_RCC_OscConfig+0x324>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	2b05      	cmp	r3, #5
 80013c4:	d10c      	bne.n	80013e0 <HAL_RCC_OscConfig+0x30c>
 80013c6:	4b5f      	ldr	r3, [pc, #380]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 80013c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013ca:	4a5e      	ldr	r2, [pc, #376]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 80013cc:	f043 0304 	orr.w	r3, r3, #4
 80013d0:	6713      	str	r3, [r2, #112]	; 0x70
 80013d2:	4b5c      	ldr	r3, [pc, #368]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 80013d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013d6:	4a5b      	ldr	r2, [pc, #364]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	6713      	str	r3, [r2, #112]	; 0x70
 80013de:	e00b      	b.n	80013f8 <HAL_RCC_OscConfig+0x324>
 80013e0:	4b58      	ldr	r3, [pc, #352]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 80013e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013e4:	4a57      	ldr	r2, [pc, #348]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 80013e6:	f023 0301 	bic.w	r3, r3, #1
 80013ea:	6713      	str	r3, [r2, #112]	; 0x70
 80013ec:	4b55      	ldr	r3, [pc, #340]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 80013ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013f0:	4a54      	ldr	r2, [pc, #336]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 80013f2:	f023 0304 	bic.w	r3, r3, #4
 80013f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d015      	beq.n	800142c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001400:	f7ff fb9c 	bl	8000b3c <HAL_GetTick>
 8001404:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001406:	e00a      	b.n	800141e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001408:	f7ff fb98 	bl	8000b3c <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	f241 3288 	movw	r2, #5000	; 0x1388
 8001416:	4293      	cmp	r3, r2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e0cb      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800141e:	4b49      	ldr	r3, [pc, #292]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 8001420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	2b00      	cmp	r3, #0
 8001428:	d0ee      	beq.n	8001408 <HAL_RCC_OscConfig+0x334>
 800142a:	e014      	b.n	8001456 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800142c:	f7ff fb86 	bl	8000b3c <HAL_GetTick>
 8001430:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001432:	e00a      	b.n	800144a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001434:	f7ff fb82 	bl	8000b3c <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001442:	4293      	cmp	r3, r2
 8001444:	d901      	bls.n	800144a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001446:	2303      	movs	r3, #3
 8001448:	e0b5      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800144a:	4b3e      	ldr	r3, [pc, #248]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 800144c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	2b00      	cmp	r3, #0
 8001454:	d1ee      	bne.n	8001434 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001456:	7dfb      	ldrb	r3, [r7, #23]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d105      	bne.n	8001468 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800145c:	4b39      	ldr	r3, [pc, #228]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 800145e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001460:	4a38      	ldr	r2, [pc, #224]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 8001462:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001466:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	699b      	ldr	r3, [r3, #24]
 800146c:	2b00      	cmp	r3, #0
 800146e:	f000 80a1 	beq.w	80015b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001472:	4b34      	ldr	r3, [pc, #208]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	f003 030c 	and.w	r3, r3, #12
 800147a:	2b08      	cmp	r3, #8
 800147c:	d05c      	beq.n	8001538 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	699b      	ldr	r3, [r3, #24]
 8001482:	2b02      	cmp	r3, #2
 8001484:	d141      	bne.n	800150a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001486:	4b31      	ldr	r3, [pc, #196]	; (800154c <HAL_RCC_OscConfig+0x478>)
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800148c:	f7ff fb56 	bl	8000b3c <HAL_GetTick>
 8001490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001492:	e008      	b.n	80014a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001494:	f7ff fb52 	bl	8000b3c <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e087      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014a6:	4b27      	ldr	r3, [pc, #156]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1f0      	bne.n	8001494 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	69da      	ldr	r2, [r3, #28]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6a1b      	ldr	r3, [r3, #32]
 80014ba:	431a      	orrs	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c0:	019b      	lsls	r3, r3, #6
 80014c2:	431a      	orrs	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c8:	085b      	lsrs	r3, r3, #1
 80014ca:	3b01      	subs	r3, #1
 80014cc:	041b      	lsls	r3, r3, #16
 80014ce:	431a      	orrs	r2, r3
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014d4:	061b      	lsls	r3, r3, #24
 80014d6:	491b      	ldr	r1, [pc, #108]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 80014d8:	4313      	orrs	r3, r2
 80014da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014dc:	4b1b      	ldr	r3, [pc, #108]	; (800154c <HAL_RCC_OscConfig+0x478>)
 80014de:	2201      	movs	r2, #1
 80014e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e2:	f7ff fb2b 	bl	8000b3c <HAL_GetTick>
 80014e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014e8:	e008      	b.n	80014fc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ea:	f7ff fb27 	bl	8000b3c <HAL_GetTick>
 80014ee:	4602      	mov	r2, r0
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d901      	bls.n	80014fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80014f8:	2303      	movs	r3, #3
 80014fa:	e05c      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014fc:	4b11      	ldr	r3, [pc, #68]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d0f0      	beq.n	80014ea <HAL_RCC_OscConfig+0x416>
 8001508:	e054      	b.n	80015b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800150a:	4b10      	ldr	r3, [pc, #64]	; (800154c <HAL_RCC_OscConfig+0x478>)
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001510:	f7ff fb14 	bl	8000b3c <HAL_GetTick>
 8001514:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001516:	e008      	b.n	800152a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001518:	f7ff fb10 	bl	8000b3c <HAL_GetTick>
 800151c:	4602      	mov	r2, r0
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	2b02      	cmp	r3, #2
 8001524:	d901      	bls.n	800152a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e045      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800152a:	4b06      	ldr	r3, [pc, #24]	; (8001544 <HAL_RCC_OscConfig+0x470>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d1f0      	bne.n	8001518 <HAL_RCC_OscConfig+0x444>
 8001536:	e03d      	b.n	80015b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d107      	bne.n	8001550 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	e038      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
 8001544:	40023800 	.word	0x40023800
 8001548:	40007000 	.word	0x40007000
 800154c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001550:	4b1b      	ldr	r3, [pc, #108]	; (80015c0 <HAL_RCC_OscConfig+0x4ec>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	699b      	ldr	r3, [r3, #24]
 800155a:	2b01      	cmp	r3, #1
 800155c:	d028      	beq.n	80015b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001568:	429a      	cmp	r2, r3
 800156a:	d121      	bne.n	80015b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001576:	429a      	cmp	r2, r3
 8001578:	d11a      	bne.n	80015b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001580:	4013      	ands	r3, r2
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001586:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001588:	4293      	cmp	r3, r2
 800158a:	d111      	bne.n	80015b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001596:	085b      	lsrs	r3, r3, #1
 8001598:	3b01      	subs	r3, #1
 800159a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800159c:	429a      	cmp	r2, r3
 800159e:	d107      	bne.n	80015b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d001      	beq.n	80015b4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e000      	b.n	80015b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40023800 	.word	0x40023800

080015c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d101      	bne.n	80015d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e0cc      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015d8:	4b68      	ldr	r3, [pc, #416]	; (800177c <HAL_RCC_ClockConfig+0x1b8>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0307 	and.w	r3, r3, #7
 80015e0:	683a      	ldr	r2, [r7, #0]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d90c      	bls.n	8001600 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015e6:	4b65      	ldr	r3, [pc, #404]	; (800177c <HAL_RCC_ClockConfig+0x1b8>)
 80015e8:	683a      	ldr	r2, [r7, #0]
 80015ea:	b2d2      	uxtb	r2, r2
 80015ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015ee:	4b63      	ldr	r3, [pc, #396]	; (800177c <HAL_RCC_ClockConfig+0x1b8>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0307 	and.w	r3, r3, #7
 80015f6:	683a      	ldr	r2, [r7, #0]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d001      	beq.n	8001600 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e0b8      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0302 	and.w	r3, r3, #2
 8001608:	2b00      	cmp	r3, #0
 800160a:	d020      	beq.n	800164e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 0304 	and.w	r3, r3, #4
 8001614:	2b00      	cmp	r3, #0
 8001616:	d005      	beq.n	8001624 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001618:	4b59      	ldr	r3, [pc, #356]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	4a58      	ldr	r2, [pc, #352]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 800161e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001622:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0308 	and.w	r3, r3, #8
 800162c:	2b00      	cmp	r3, #0
 800162e:	d005      	beq.n	800163c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001630:	4b53      	ldr	r3, [pc, #332]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	4a52      	ldr	r2, [pc, #328]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001636:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800163a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800163c:	4b50      	ldr	r3, [pc, #320]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	494d      	ldr	r1, [pc, #308]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 800164a:	4313      	orrs	r3, r2
 800164c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	2b00      	cmp	r3, #0
 8001658:	d044      	beq.n	80016e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d107      	bne.n	8001672 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001662:	4b47      	ldr	r3, [pc, #284]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d119      	bne.n	80016a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e07f      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	2b02      	cmp	r3, #2
 8001678:	d003      	beq.n	8001682 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800167e:	2b03      	cmp	r3, #3
 8001680:	d107      	bne.n	8001692 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001682:	4b3f      	ldr	r3, [pc, #252]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d109      	bne.n	80016a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e06f      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001692:	4b3b      	ldr	r3, [pc, #236]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	2b00      	cmp	r3, #0
 800169c:	d101      	bne.n	80016a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e067      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016a2:	4b37      	ldr	r3, [pc, #220]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f023 0203 	bic.w	r2, r3, #3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	4934      	ldr	r1, [pc, #208]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 80016b0:	4313      	orrs	r3, r2
 80016b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016b4:	f7ff fa42 	bl	8000b3c <HAL_GetTick>
 80016b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ba:	e00a      	b.n	80016d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016bc:	f7ff fa3e 	bl	8000b3c <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d901      	bls.n	80016d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e04f      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016d2:	4b2b      	ldr	r3, [pc, #172]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	f003 020c 	and.w	r2, r3, #12
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d1eb      	bne.n	80016bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80016e4:	4b25      	ldr	r3, [pc, #148]	; (800177c <HAL_RCC_ClockConfig+0x1b8>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0307 	and.w	r3, r3, #7
 80016ec:	683a      	ldr	r2, [r7, #0]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d20c      	bcs.n	800170c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016f2:	4b22      	ldr	r3, [pc, #136]	; (800177c <HAL_RCC_ClockConfig+0x1b8>)
 80016f4:	683a      	ldr	r2, [r7, #0]
 80016f6:	b2d2      	uxtb	r2, r2
 80016f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016fa:	4b20      	ldr	r3, [pc, #128]	; (800177c <HAL_RCC_ClockConfig+0x1b8>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 0307 	and.w	r3, r3, #7
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	429a      	cmp	r2, r3
 8001706:	d001      	beq.n	800170c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e032      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0304 	and.w	r3, r3, #4
 8001714:	2b00      	cmp	r3, #0
 8001716:	d008      	beq.n	800172a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001718:	4b19      	ldr	r3, [pc, #100]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	4916      	ldr	r1, [pc, #88]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001726:	4313      	orrs	r3, r2
 8001728:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0308 	and.w	r3, r3, #8
 8001732:	2b00      	cmp	r3, #0
 8001734:	d009      	beq.n	800174a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001736:	4b12      	ldr	r3, [pc, #72]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	691b      	ldr	r3, [r3, #16]
 8001742:	00db      	lsls	r3, r3, #3
 8001744:	490e      	ldr	r1, [pc, #56]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001746:	4313      	orrs	r3, r2
 8001748:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800174a:	f000 f821 	bl	8001790 <HAL_RCC_GetSysClockFreq>
 800174e:	4602      	mov	r2, r0
 8001750:	4b0b      	ldr	r3, [pc, #44]	; (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	091b      	lsrs	r3, r3, #4
 8001756:	f003 030f 	and.w	r3, r3, #15
 800175a:	490a      	ldr	r1, [pc, #40]	; (8001784 <HAL_RCC_ClockConfig+0x1c0>)
 800175c:	5ccb      	ldrb	r3, [r1, r3]
 800175e:	fa22 f303 	lsr.w	r3, r2, r3
 8001762:	4a09      	ldr	r2, [pc, #36]	; (8001788 <HAL_RCC_ClockConfig+0x1c4>)
 8001764:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001766:	4b09      	ldr	r3, [pc, #36]	; (800178c <HAL_RCC_ClockConfig+0x1c8>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff f9a2 	bl	8000ab4 <HAL_InitTick>

  return HAL_OK;
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	3710      	adds	r7, #16
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40023c00 	.word	0x40023c00
 8001780:	40023800 	.word	0x40023800
 8001784:	08002a8c 	.word	0x08002a8c
 8001788:	20000000 	.word	0x20000000
 800178c:	20000004 	.word	0x20000004

08001790 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001790:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001794:	b090      	sub	sp, #64	; 0x40
 8001796:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001798:	2300      	movs	r3, #0
 800179a:	637b      	str	r3, [r7, #52]	; 0x34
 800179c:	2300      	movs	r3, #0
 800179e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80017a0:	2300      	movs	r3, #0
 80017a2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80017a4:	2300      	movs	r3, #0
 80017a6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80017a8:	4b59      	ldr	r3, [pc, #356]	; (8001910 <HAL_RCC_GetSysClockFreq+0x180>)
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	f003 030c 	and.w	r3, r3, #12
 80017b0:	2b08      	cmp	r3, #8
 80017b2:	d00d      	beq.n	80017d0 <HAL_RCC_GetSysClockFreq+0x40>
 80017b4:	2b08      	cmp	r3, #8
 80017b6:	f200 80a1 	bhi.w	80018fc <HAL_RCC_GetSysClockFreq+0x16c>
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d002      	beq.n	80017c4 <HAL_RCC_GetSysClockFreq+0x34>
 80017be:	2b04      	cmp	r3, #4
 80017c0:	d003      	beq.n	80017ca <HAL_RCC_GetSysClockFreq+0x3a>
 80017c2:	e09b      	b.n	80018fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80017c4:	4b53      	ldr	r3, [pc, #332]	; (8001914 <HAL_RCC_GetSysClockFreq+0x184>)
 80017c6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80017c8:	e09b      	b.n	8001902 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80017ca:	4b53      	ldr	r3, [pc, #332]	; (8001918 <HAL_RCC_GetSysClockFreq+0x188>)
 80017cc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80017ce:	e098      	b.n	8001902 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017d0:	4b4f      	ldr	r3, [pc, #316]	; (8001910 <HAL_RCC_GetSysClockFreq+0x180>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80017d8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017da:	4b4d      	ldr	r3, [pc, #308]	; (8001910 <HAL_RCC_GetSysClockFreq+0x180>)
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d028      	beq.n	8001838 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017e6:	4b4a      	ldr	r3, [pc, #296]	; (8001910 <HAL_RCC_GetSysClockFreq+0x180>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	099b      	lsrs	r3, r3, #6
 80017ec:	2200      	movs	r2, #0
 80017ee:	623b      	str	r3, [r7, #32]
 80017f0:	627a      	str	r2, [r7, #36]	; 0x24
 80017f2:	6a3b      	ldr	r3, [r7, #32]
 80017f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80017f8:	2100      	movs	r1, #0
 80017fa:	4b47      	ldr	r3, [pc, #284]	; (8001918 <HAL_RCC_GetSysClockFreq+0x188>)
 80017fc:	fb03 f201 	mul.w	r2, r3, r1
 8001800:	2300      	movs	r3, #0
 8001802:	fb00 f303 	mul.w	r3, r0, r3
 8001806:	4413      	add	r3, r2
 8001808:	4a43      	ldr	r2, [pc, #268]	; (8001918 <HAL_RCC_GetSysClockFreq+0x188>)
 800180a:	fba0 1202 	umull	r1, r2, r0, r2
 800180e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001810:	460a      	mov	r2, r1
 8001812:	62ba      	str	r2, [r7, #40]	; 0x28
 8001814:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001816:	4413      	add	r3, r2
 8001818:	62fb      	str	r3, [r7, #44]	; 0x2c
 800181a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800181c:	2200      	movs	r2, #0
 800181e:	61bb      	str	r3, [r7, #24]
 8001820:	61fa      	str	r2, [r7, #28]
 8001822:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001826:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800182a:	f7fe fd21 	bl	8000270 <__aeabi_uldivmod>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	4613      	mov	r3, r2
 8001834:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001836:	e053      	b.n	80018e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001838:	4b35      	ldr	r3, [pc, #212]	; (8001910 <HAL_RCC_GetSysClockFreq+0x180>)
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	099b      	lsrs	r3, r3, #6
 800183e:	2200      	movs	r2, #0
 8001840:	613b      	str	r3, [r7, #16]
 8001842:	617a      	str	r2, [r7, #20]
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800184a:	f04f 0b00 	mov.w	fp, #0
 800184e:	4652      	mov	r2, sl
 8001850:	465b      	mov	r3, fp
 8001852:	f04f 0000 	mov.w	r0, #0
 8001856:	f04f 0100 	mov.w	r1, #0
 800185a:	0159      	lsls	r1, r3, #5
 800185c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001860:	0150      	lsls	r0, r2, #5
 8001862:	4602      	mov	r2, r0
 8001864:	460b      	mov	r3, r1
 8001866:	ebb2 080a 	subs.w	r8, r2, sl
 800186a:	eb63 090b 	sbc.w	r9, r3, fp
 800186e:	f04f 0200 	mov.w	r2, #0
 8001872:	f04f 0300 	mov.w	r3, #0
 8001876:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800187a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800187e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001882:	ebb2 0408 	subs.w	r4, r2, r8
 8001886:	eb63 0509 	sbc.w	r5, r3, r9
 800188a:	f04f 0200 	mov.w	r2, #0
 800188e:	f04f 0300 	mov.w	r3, #0
 8001892:	00eb      	lsls	r3, r5, #3
 8001894:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001898:	00e2      	lsls	r2, r4, #3
 800189a:	4614      	mov	r4, r2
 800189c:	461d      	mov	r5, r3
 800189e:	eb14 030a 	adds.w	r3, r4, sl
 80018a2:	603b      	str	r3, [r7, #0]
 80018a4:	eb45 030b 	adc.w	r3, r5, fp
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	f04f 0200 	mov.w	r2, #0
 80018ae:	f04f 0300 	mov.w	r3, #0
 80018b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80018b6:	4629      	mov	r1, r5
 80018b8:	028b      	lsls	r3, r1, #10
 80018ba:	4621      	mov	r1, r4
 80018bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018c0:	4621      	mov	r1, r4
 80018c2:	028a      	lsls	r2, r1, #10
 80018c4:	4610      	mov	r0, r2
 80018c6:	4619      	mov	r1, r3
 80018c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018ca:	2200      	movs	r2, #0
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	60fa      	str	r2, [r7, #12]
 80018d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80018d4:	f7fe fccc 	bl	8000270 <__aeabi_uldivmod>
 80018d8:	4602      	mov	r2, r0
 80018da:	460b      	mov	r3, r1
 80018dc:	4613      	mov	r3, r2
 80018de:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80018e0:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <HAL_RCC_GetSysClockFreq+0x180>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	0c1b      	lsrs	r3, r3, #16
 80018e6:	f003 0303 	and.w	r3, r3, #3
 80018ea:	3301      	adds	r3, #1
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80018f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80018f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80018fa:	e002      	b.n	8001902 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018fc:	4b05      	ldr	r3, [pc, #20]	; (8001914 <HAL_RCC_GetSysClockFreq+0x184>)
 80018fe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001900:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001904:	4618      	mov	r0, r3
 8001906:	3740      	adds	r7, #64	; 0x40
 8001908:	46bd      	mov	sp, r7
 800190a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800190e:	bf00      	nop
 8001910:	40023800 	.word	0x40023800
 8001914:	00f42400 	.word	0x00f42400
 8001918:	017d7840 	.word	0x017d7840

0800191c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e041      	b.n	80019b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b00      	cmp	r3, #0
 8001938:	d106      	bne.n	8001948 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f7fe ff40 	bl	80007c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2202      	movs	r2, #2
 800194c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3304      	adds	r3, #4
 8001958:	4619      	mov	r1, r3
 800195a:	4610      	mov	r0, r2
 800195c:	f000 f896 	bl	8001a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2201      	movs	r2, #1
 8001964:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2201      	movs	r2, #1
 800196c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2201      	movs	r2, #1
 8001974:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2201      	movs	r2, #1
 800197c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2201      	movs	r2, #1
 8001984:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2201      	movs	r2, #1
 800198c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2201      	movs	r2, #1
 80019a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2201      	movs	r2, #1
 80019ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
	...

080019bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d001      	beq.n	80019d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e046      	b.n	8001a62 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2202      	movs	r2, #2
 80019d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a23      	ldr	r2, [pc, #140]	; (8001a70 <HAL_TIM_Base_Start+0xb4>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d022      	beq.n	8001a2c <HAL_TIM_Base_Start+0x70>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019ee:	d01d      	beq.n	8001a2c <HAL_TIM_Base_Start+0x70>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a1f      	ldr	r2, [pc, #124]	; (8001a74 <HAL_TIM_Base_Start+0xb8>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d018      	beq.n	8001a2c <HAL_TIM_Base_Start+0x70>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a1e      	ldr	r2, [pc, #120]	; (8001a78 <HAL_TIM_Base_Start+0xbc>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d013      	beq.n	8001a2c <HAL_TIM_Base_Start+0x70>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a1c      	ldr	r2, [pc, #112]	; (8001a7c <HAL_TIM_Base_Start+0xc0>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d00e      	beq.n	8001a2c <HAL_TIM_Base_Start+0x70>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a1b      	ldr	r2, [pc, #108]	; (8001a80 <HAL_TIM_Base_Start+0xc4>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d009      	beq.n	8001a2c <HAL_TIM_Base_Start+0x70>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a19      	ldr	r2, [pc, #100]	; (8001a84 <HAL_TIM_Base_Start+0xc8>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d004      	beq.n	8001a2c <HAL_TIM_Base_Start+0x70>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a18      	ldr	r2, [pc, #96]	; (8001a88 <HAL_TIM_Base_Start+0xcc>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d111      	bne.n	8001a50 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	f003 0307 	and.w	r3, r3, #7
 8001a36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2b06      	cmp	r3, #6
 8001a3c:	d010      	beq.n	8001a60 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f042 0201 	orr.w	r2, r2, #1
 8001a4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a4e:	e007      	b.n	8001a60 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f042 0201 	orr.w	r2, r2, #1
 8001a5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3714      	adds	r7, #20
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	40010000 	.word	0x40010000
 8001a74:	40000400 	.word	0x40000400
 8001a78:	40000800 	.word	0x40000800
 8001a7c:	40000c00 	.word	0x40000c00
 8001a80:	40010400 	.word	0x40010400
 8001a84:	40014000 	.word	0x40014000
 8001a88:	40001800 	.word	0x40001800

08001a8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b085      	sub	sp, #20
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	4a46      	ldr	r2, [pc, #280]	; (8001bb8 <TIM_Base_SetConfig+0x12c>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d013      	beq.n	8001acc <TIM_Base_SetConfig+0x40>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aaa:	d00f      	beq.n	8001acc <TIM_Base_SetConfig+0x40>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4a43      	ldr	r2, [pc, #268]	; (8001bbc <TIM_Base_SetConfig+0x130>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d00b      	beq.n	8001acc <TIM_Base_SetConfig+0x40>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	4a42      	ldr	r2, [pc, #264]	; (8001bc0 <TIM_Base_SetConfig+0x134>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d007      	beq.n	8001acc <TIM_Base_SetConfig+0x40>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4a41      	ldr	r2, [pc, #260]	; (8001bc4 <TIM_Base_SetConfig+0x138>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d003      	beq.n	8001acc <TIM_Base_SetConfig+0x40>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	4a40      	ldr	r2, [pc, #256]	; (8001bc8 <TIM_Base_SetConfig+0x13c>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d108      	bne.n	8001ade <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ad2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	68fa      	ldr	r2, [r7, #12]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4a35      	ldr	r2, [pc, #212]	; (8001bb8 <TIM_Base_SetConfig+0x12c>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d02b      	beq.n	8001b3e <TIM_Base_SetConfig+0xb2>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aec:	d027      	beq.n	8001b3e <TIM_Base_SetConfig+0xb2>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a32      	ldr	r2, [pc, #200]	; (8001bbc <TIM_Base_SetConfig+0x130>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d023      	beq.n	8001b3e <TIM_Base_SetConfig+0xb2>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a31      	ldr	r2, [pc, #196]	; (8001bc0 <TIM_Base_SetConfig+0x134>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d01f      	beq.n	8001b3e <TIM_Base_SetConfig+0xb2>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a30      	ldr	r2, [pc, #192]	; (8001bc4 <TIM_Base_SetConfig+0x138>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d01b      	beq.n	8001b3e <TIM_Base_SetConfig+0xb2>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a2f      	ldr	r2, [pc, #188]	; (8001bc8 <TIM_Base_SetConfig+0x13c>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d017      	beq.n	8001b3e <TIM_Base_SetConfig+0xb2>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4a2e      	ldr	r2, [pc, #184]	; (8001bcc <TIM_Base_SetConfig+0x140>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d013      	beq.n	8001b3e <TIM_Base_SetConfig+0xb2>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a2d      	ldr	r2, [pc, #180]	; (8001bd0 <TIM_Base_SetConfig+0x144>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d00f      	beq.n	8001b3e <TIM_Base_SetConfig+0xb2>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a2c      	ldr	r2, [pc, #176]	; (8001bd4 <TIM_Base_SetConfig+0x148>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d00b      	beq.n	8001b3e <TIM_Base_SetConfig+0xb2>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a2b      	ldr	r2, [pc, #172]	; (8001bd8 <TIM_Base_SetConfig+0x14c>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d007      	beq.n	8001b3e <TIM_Base_SetConfig+0xb2>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a2a      	ldr	r2, [pc, #168]	; (8001bdc <TIM_Base_SetConfig+0x150>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d003      	beq.n	8001b3e <TIM_Base_SetConfig+0xb2>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a29      	ldr	r2, [pc, #164]	; (8001be0 <TIM_Base_SetConfig+0x154>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d108      	bne.n	8001b50 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	695b      	ldr	r3, [r3, #20]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	68fa      	ldr	r2, [r7, #12]
 8001b62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	689a      	ldr	r2, [r3, #8]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	4a10      	ldr	r2, [pc, #64]	; (8001bb8 <TIM_Base_SetConfig+0x12c>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d003      	beq.n	8001b84 <TIM_Base_SetConfig+0xf8>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4a12      	ldr	r2, [pc, #72]	; (8001bc8 <TIM_Base_SetConfig+0x13c>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d103      	bne.n	8001b8c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	691a      	ldr	r2, [r3, #16]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	691b      	ldr	r3, [r3, #16]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d105      	bne.n	8001baa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	691b      	ldr	r3, [r3, #16]
 8001ba2:	f023 0201 	bic.w	r2, r3, #1
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	611a      	str	r2, [r3, #16]
  }
}
 8001baa:	bf00      	nop
 8001bac:	3714      	adds	r7, #20
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40010000 	.word	0x40010000
 8001bbc:	40000400 	.word	0x40000400
 8001bc0:	40000800 	.word	0x40000800
 8001bc4:	40000c00 	.word	0x40000c00
 8001bc8:	40010400 	.word	0x40010400
 8001bcc:	40014000 	.word	0x40014000
 8001bd0:	40014400 	.word	0x40014400
 8001bd4:	40014800 	.word	0x40014800
 8001bd8:	40001800 	.word	0x40001800
 8001bdc:	40001c00 	.word	0x40001c00
 8001be0:	40002000 	.word	0x40002000

08001be4 <std>:
 8001be4:	2300      	movs	r3, #0
 8001be6:	b510      	push	{r4, lr}
 8001be8:	4604      	mov	r4, r0
 8001bea:	e9c0 3300 	strd	r3, r3, [r0]
 8001bee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001bf2:	6083      	str	r3, [r0, #8]
 8001bf4:	8181      	strh	r1, [r0, #12]
 8001bf6:	6643      	str	r3, [r0, #100]	; 0x64
 8001bf8:	81c2      	strh	r2, [r0, #14]
 8001bfa:	6183      	str	r3, [r0, #24]
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	2208      	movs	r2, #8
 8001c00:	305c      	adds	r0, #92	; 0x5c
 8001c02:	f000 f906 	bl	8001e12 <memset>
 8001c06:	4b0d      	ldr	r3, [pc, #52]	; (8001c3c <std+0x58>)
 8001c08:	6263      	str	r3, [r4, #36]	; 0x24
 8001c0a:	4b0d      	ldr	r3, [pc, #52]	; (8001c40 <std+0x5c>)
 8001c0c:	62a3      	str	r3, [r4, #40]	; 0x28
 8001c0e:	4b0d      	ldr	r3, [pc, #52]	; (8001c44 <std+0x60>)
 8001c10:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001c12:	4b0d      	ldr	r3, [pc, #52]	; (8001c48 <std+0x64>)
 8001c14:	6323      	str	r3, [r4, #48]	; 0x30
 8001c16:	4b0d      	ldr	r3, [pc, #52]	; (8001c4c <std+0x68>)
 8001c18:	6224      	str	r4, [r4, #32]
 8001c1a:	429c      	cmp	r4, r3
 8001c1c:	d006      	beq.n	8001c2c <std+0x48>
 8001c1e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8001c22:	4294      	cmp	r4, r2
 8001c24:	d002      	beq.n	8001c2c <std+0x48>
 8001c26:	33d0      	adds	r3, #208	; 0xd0
 8001c28:	429c      	cmp	r4, r3
 8001c2a:	d105      	bne.n	8001c38 <std+0x54>
 8001c2c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001c30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001c34:	f000 b966 	b.w	8001f04 <__retarget_lock_init_recursive>
 8001c38:	bd10      	pop	{r4, pc}
 8001c3a:	bf00      	nop
 8001c3c:	08001d8d 	.word	0x08001d8d
 8001c40:	08001daf 	.word	0x08001daf
 8001c44:	08001de7 	.word	0x08001de7
 8001c48:	08001e0b 	.word	0x08001e0b
 8001c4c:	200000d4 	.word	0x200000d4

08001c50 <stdio_exit_handler>:
 8001c50:	4a02      	ldr	r2, [pc, #8]	; (8001c5c <stdio_exit_handler+0xc>)
 8001c52:	4903      	ldr	r1, [pc, #12]	; (8001c60 <stdio_exit_handler+0x10>)
 8001c54:	4803      	ldr	r0, [pc, #12]	; (8001c64 <stdio_exit_handler+0x14>)
 8001c56:	f000 b869 	b.w	8001d2c <_fwalk_sglue>
 8001c5a:	bf00      	nop
 8001c5c:	2000000c 	.word	0x2000000c
 8001c60:	080027b1 	.word	0x080027b1
 8001c64:	20000018 	.word	0x20000018

08001c68 <cleanup_stdio>:
 8001c68:	6841      	ldr	r1, [r0, #4]
 8001c6a:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <cleanup_stdio+0x34>)
 8001c6c:	4299      	cmp	r1, r3
 8001c6e:	b510      	push	{r4, lr}
 8001c70:	4604      	mov	r4, r0
 8001c72:	d001      	beq.n	8001c78 <cleanup_stdio+0x10>
 8001c74:	f000 fd9c 	bl	80027b0 <_fflush_r>
 8001c78:	68a1      	ldr	r1, [r4, #8]
 8001c7a:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <cleanup_stdio+0x38>)
 8001c7c:	4299      	cmp	r1, r3
 8001c7e:	d002      	beq.n	8001c86 <cleanup_stdio+0x1e>
 8001c80:	4620      	mov	r0, r4
 8001c82:	f000 fd95 	bl	80027b0 <_fflush_r>
 8001c86:	68e1      	ldr	r1, [r4, #12]
 8001c88:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <cleanup_stdio+0x3c>)
 8001c8a:	4299      	cmp	r1, r3
 8001c8c:	d004      	beq.n	8001c98 <cleanup_stdio+0x30>
 8001c8e:	4620      	mov	r0, r4
 8001c90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001c94:	f000 bd8c 	b.w	80027b0 <_fflush_r>
 8001c98:	bd10      	pop	{r4, pc}
 8001c9a:	bf00      	nop
 8001c9c:	200000d4 	.word	0x200000d4
 8001ca0:	2000013c 	.word	0x2000013c
 8001ca4:	200001a4 	.word	0x200001a4

08001ca8 <global_stdio_init.part.0>:
 8001ca8:	b510      	push	{r4, lr}
 8001caa:	4b0b      	ldr	r3, [pc, #44]	; (8001cd8 <global_stdio_init.part.0+0x30>)
 8001cac:	4c0b      	ldr	r4, [pc, #44]	; (8001cdc <global_stdio_init.part.0+0x34>)
 8001cae:	4a0c      	ldr	r2, [pc, #48]	; (8001ce0 <global_stdio_init.part.0+0x38>)
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	4620      	mov	r0, r4
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	2104      	movs	r1, #4
 8001cb8:	f7ff ff94 	bl	8001be4 <std>
 8001cbc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	2109      	movs	r1, #9
 8001cc4:	f7ff ff8e 	bl	8001be4 <std>
 8001cc8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001ccc:	2202      	movs	r2, #2
 8001cce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001cd2:	2112      	movs	r1, #18
 8001cd4:	f7ff bf86 	b.w	8001be4 <std>
 8001cd8:	2000020c 	.word	0x2000020c
 8001cdc:	200000d4 	.word	0x200000d4
 8001ce0:	08001c51 	.word	0x08001c51

08001ce4 <__sfp_lock_acquire>:
 8001ce4:	4801      	ldr	r0, [pc, #4]	; (8001cec <__sfp_lock_acquire+0x8>)
 8001ce6:	f000 b90e 	b.w	8001f06 <__retarget_lock_acquire_recursive>
 8001cea:	bf00      	nop
 8001cec:	20000215 	.word	0x20000215

08001cf0 <__sfp_lock_release>:
 8001cf0:	4801      	ldr	r0, [pc, #4]	; (8001cf8 <__sfp_lock_release+0x8>)
 8001cf2:	f000 b909 	b.w	8001f08 <__retarget_lock_release_recursive>
 8001cf6:	bf00      	nop
 8001cf8:	20000215 	.word	0x20000215

08001cfc <__sinit>:
 8001cfc:	b510      	push	{r4, lr}
 8001cfe:	4604      	mov	r4, r0
 8001d00:	f7ff fff0 	bl	8001ce4 <__sfp_lock_acquire>
 8001d04:	6a23      	ldr	r3, [r4, #32]
 8001d06:	b11b      	cbz	r3, 8001d10 <__sinit+0x14>
 8001d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d0c:	f7ff bff0 	b.w	8001cf0 <__sfp_lock_release>
 8001d10:	4b04      	ldr	r3, [pc, #16]	; (8001d24 <__sinit+0x28>)
 8001d12:	6223      	str	r3, [r4, #32]
 8001d14:	4b04      	ldr	r3, [pc, #16]	; (8001d28 <__sinit+0x2c>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d1f5      	bne.n	8001d08 <__sinit+0xc>
 8001d1c:	f7ff ffc4 	bl	8001ca8 <global_stdio_init.part.0>
 8001d20:	e7f2      	b.n	8001d08 <__sinit+0xc>
 8001d22:	bf00      	nop
 8001d24:	08001c69 	.word	0x08001c69
 8001d28:	2000020c 	.word	0x2000020c

08001d2c <_fwalk_sglue>:
 8001d2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001d30:	4607      	mov	r7, r0
 8001d32:	4688      	mov	r8, r1
 8001d34:	4614      	mov	r4, r2
 8001d36:	2600      	movs	r6, #0
 8001d38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001d3c:	f1b9 0901 	subs.w	r9, r9, #1
 8001d40:	d505      	bpl.n	8001d4e <_fwalk_sglue+0x22>
 8001d42:	6824      	ldr	r4, [r4, #0]
 8001d44:	2c00      	cmp	r4, #0
 8001d46:	d1f7      	bne.n	8001d38 <_fwalk_sglue+0xc>
 8001d48:	4630      	mov	r0, r6
 8001d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001d4e:	89ab      	ldrh	r3, [r5, #12]
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d907      	bls.n	8001d64 <_fwalk_sglue+0x38>
 8001d54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	d003      	beq.n	8001d64 <_fwalk_sglue+0x38>
 8001d5c:	4629      	mov	r1, r5
 8001d5e:	4638      	mov	r0, r7
 8001d60:	47c0      	blx	r8
 8001d62:	4306      	orrs	r6, r0
 8001d64:	3568      	adds	r5, #104	; 0x68
 8001d66:	e7e9      	b.n	8001d3c <_fwalk_sglue+0x10>

08001d68 <iprintf>:
 8001d68:	b40f      	push	{r0, r1, r2, r3}
 8001d6a:	b507      	push	{r0, r1, r2, lr}
 8001d6c:	4906      	ldr	r1, [pc, #24]	; (8001d88 <iprintf+0x20>)
 8001d6e:	ab04      	add	r3, sp, #16
 8001d70:	6808      	ldr	r0, [r1, #0]
 8001d72:	f853 2b04 	ldr.w	r2, [r3], #4
 8001d76:	6881      	ldr	r1, [r0, #8]
 8001d78:	9301      	str	r3, [sp, #4]
 8001d7a:	f000 f9e9 	bl	8002150 <_vfiprintf_r>
 8001d7e:	b003      	add	sp, #12
 8001d80:	f85d eb04 	ldr.w	lr, [sp], #4
 8001d84:	b004      	add	sp, #16
 8001d86:	4770      	bx	lr
 8001d88:	20000064 	.word	0x20000064

08001d8c <__sread>:
 8001d8c:	b510      	push	{r4, lr}
 8001d8e:	460c      	mov	r4, r1
 8001d90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d94:	f000 f868 	bl	8001e68 <_read_r>
 8001d98:	2800      	cmp	r0, #0
 8001d9a:	bfab      	itete	ge
 8001d9c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001d9e:	89a3      	ldrhlt	r3, [r4, #12]
 8001da0:	181b      	addge	r3, r3, r0
 8001da2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001da6:	bfac      	ite	ge
 8001da8:	6563      	strge	r3, [r4, #84]	; 0x54
 8001daa:	81a3      	strhlt	r3, [r4, #12]
 8001dac:	bd10      	pop	{r4, pc}

08001dae <__swrite>:
 8001dae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001db2:	461f      	mov	r7, r3
 8001db4:	898b      	ldrh	r3, [r1, #12]
 8001db6:	05db      	lsls	r3, r3, #23
 8001db8:	4605      	mov	r5, r0
 8001dba:	460c      	mov	r4, r1
 8001dbc:	4616      	mov	r6, r2
 8001dbe:	d505      	bpl.n	8001dcc <__swrite+0x1e>
 8001dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f000 f83c 	bl	8001e44 <_lseek_r>
 8001dcc:	89a3      	ldrh	r3, [r4, #12]
 8001dce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001dd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001dd6:	81a3      	strh	r3, [r4, #12]
 8001dd8:	4632      	mov	r2, r6
 8001dda:	463b      	mov	r3, r7
 8001ddc:	4628      	mov	r0, r5
 8001dde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001de2:	f000 b853 	b.w	8001e8c <_write_r>

08001de6 <__sseek>:
 8001de6:	b510      	push	{r4, lr}
 8001de8:	460c      	mov	r4, r1
 8001dea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001dee:	f000 f829 	bl	8001e44 <_lseek_r>
 8001df2:	1c43      	adds	r3, r0, #1
 8001df4:	89a3      	ldrh	r3, [r4, #12]
 8001df6:	bf15      	itete	ne
 8001df8:	6560      	strne	r0, [r4, #84]	; 0x54
 8001dfa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001dfe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001e02:	81a3      	strheq	r3, [r4, #12]
 8001e04:	bf18      	it	ne
 8001e06:	81a3      	strhne	r3, [r4, #12]
 8001e08:	bd10      	pop	{r4, pc}

08001e0a <__sclose>:
 8001e0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e0e:	f000 b809 	b.w	8001e24 <_close_r>

08001e12 <memset>:
 8001e12:	4402      	add	r2, r0
 8001e14:	4603      	mov	r3, r0
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d100      	bne.n	8001e1c <memset+0xa>
 8001e1a:	4770      	bx	lr
 8001e1c:	f803 1b01 	strb.w	r1, [r3], #1
 8001e20:	e7f9      	b.n	8001e16 <memset+0x4>
	...

08001e24 <_close_r>:
 8001e24:	b538      	push	{r3, r4, r5, lr}
 8001e26:	4d06      	ldr	r5, [pc, #24]	; (8001e40 <_close_r+0x1c>)
 8001e28:	2300      	movs	r3, #0
 8001e2a:	4604      	mov	r4, r0
 8001e2c:	4608      	mov	r0, r1
 8001e2e:	602b      	str	r3, [r5, #0]
 8001e30:	f7fe fd77 	bl	8000922 <_close>
 8001e34:	1c43      	adds	r3, r0, #1
 8001e36:	d102      	bne.n	8001e3e <_close_r+0x1a>
 8001e38:	682b      	ldr	r3, [r5, #0]
 8001e3a:	b103      	cbz	r3, 8001e3e <_close_r+0x1a>
 8001e3c:	6023      	str	r3, [r4, #0]
 8001e3e:	bd38      	pop	{r3, r4, r5, pc}
 8001e40:	20000210 	.word	0x20000210

08001e44 <_lseek_r>:
 8001e44:	b538      	push	{r3, r4, r5, lr}
 8001e46:	4d07      	ldr	r5, [pc, #28]	; (8001e64 <_lseek_r+0x20>)
 8001e48:	4604      	mov	r4, r0
 8001e4a:	4608      	mov	r0, r1
 8001e4c:	4611      	mov	r1, r2
 8001e4e:	2200      	movs	r2, #0
 8001e50:	602a      	str	r2, [r5, #0]
 8001e52:	461a      	mov	r2, r3
 8001e54:	f7fe fd8c 	bl	8000970 <_lseek>
 8001e58:	1c43      	adds	r3, r0, #1
 8001e5a:	d102      	bne.n	8001e62 <_lseek_r+0x1e>
 8001e5c:	682b      	ldr	r3, [r5, #0]
 8001e5e:	b103      	cbz	r3, 8001e62 <_lseek_r+0x1e>
 8001e60:	6023      	str	r3, [r4, #0]
 8001e62:	bd38      	pop	{r3, r4, r5, pc}
 8001e64:	20000210 	.word	0x20000210

08001e68 <_read_r>:
 8001e68:	b538      	push	{r3, r4, r5, lr}
 8001e6a:	4d07      	ldr	r5, [pc, #28]	; (8001e88 <_read_r+0x20>)
 8001e6c:	4604      	mov	r4, r0
 8001e6e:	4608      	mov	r0, r1
 8001e70:	4611      	mov	r1, r2
 8001e72:	2200      	movs	r2, #0
 8001e74:	602a      	str	r2, [r5, #0]
 8001e76:	461a      	mov	r2, r3
 8001e78:	f7fe fd1a 	bl	80008b0 <_read>
 8001e7c:	1c43      	adds	r3, r0, #1
 8001e7e:	d102      	bne.n	8001e86 <_read_r+0x1e>
 8001e80:	682b      	ldr	r3, [r5, #0]
 8001e82:	b103      	cbz	r3, 8001e86 <_read_r+0x1e>
 8001e84:	6023      	str	r3, [r4, #0]
 8001e86:	bd38      	pop	{r3, r4, r5, pc}
 8001e88:	20000210 	.word	0x20000210

08001e8c <_write_r>:
 8001e8c:	b538      	push	{r3, r4, r5, lr}
 8001e8e:	4d07      	ldr	r5, [pc, #28]	; (8001eac <_write_r+0x20>)
 8001e90:	4604      	mov	r4, r0
 8001e92:	4608      	mov	r0, r1
 8001e94:	4611      	mov	r1, r2
 8001e96:	2200      	movs	r2, #0
 8001e98:	602a      	str	r2, [r5, #0]
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	f7fe fd25 	bl	80008ea <_write>
 8001ea0:	1c43      	adds	r3, r0, #1
 8001ea2:	d102      	bne.n	8001eaa <_write_r+0x1e>
 8001ea4:	682b      	ldr	r3, [r5, #0]
 8001ea6:	b103      	cbz	r3, 8001eaa <_write_r+0x1e>
 8001ea8:	6023      	str	r3, [r4, #0]
 8001eaa:	bd38      	pop	{r3, r4, r5, pc}
 8001eac:	20000210 	.word	0x20000210

08001eb0 <__errno>:
 8001eb0:	4b01      	ldr	r3, [pc, #4]	; (8001eb8 <__errno+0x8>)
 8001eb2:	6818      	ldr	r0, [r3, #0]
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	20000064 	.word	0x20000064

08001ebc <__libc_init_array>:
 8001ebc:	b570      	push	{r4, r5, r6, lr}
 8001ebe:	4d0d      	ldr	r5, [pc, #52]	; (8001ef4 <__libc_init_array+0x38>)
 8001ec0:	4c0d      	ldr	r4, [pc, #52]	; (8001ef8 <__libc_init_array+0x3c>)
 8001ec2:	1b64      	subs	r4, r4, r5
 8001ec4:	10a4      	asrs	r4, r4, #2
 8001ec6:	2600      	movs	r6, #0
 8001ec8:	42a6      	cmp	r6, r4
 8001eca:	d109      	bne.n	8001ee0 <__libc_init_array+0x24>
 8001ecc:	4d0b      	ldr	r5, [pc, #44]	; (8001efc <__libc_init_array+0x40>)
 8001ece:	4c0c      	ldr	r4, [pc, #48]	; (8001f00 <__libc_init_array+0x44>)
 8001ed0:	f000 fdc0 	bl	8002a54 <_init>
 8001ed4:	1b64      	subs	r4, r4, r5
 8001ed6:	10a4      	asrs	r4, r4, #2
 8001ed8:	2600      	movs	r6, #0
 8001eda:	42a6      	cmp	r6, r4
 8001edc:	d105      	bne.n	8001eea <__libc_init_array+0x2e>
 8001ede:	bd70      	pop	{r4, r5, r6, pc}
 8001ee0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ee4:	4798      	blx	r3
 8001ee6:	3601      	adds	r6, #1
 8001ee8:	e7ee      	b.n	8001ec8 <__libc_init_array+0xc>
 8001eea:	f855 3b04 	ldr.w	r3, [r5], #4
 8001eee:	4798      	blx	r3
 8001ef0:	3601      	adds	r6, #1
 8001ef2:	e7f2      	b.n	8001eda <__libc_init_array+0x1e>
 8001ef4:	08002ad8 	.word	0x08002ad8
 8001ef8:	08002ad8 	.word	0x08002ad8
 8001efc:	08002ad8 	.word	0x08002ad8
 8001f00:	08002adc 	.word	0x08002adc

08001f04 <__retarget_lock_init_recursive>:
 8001f04:	4770      	bx	lr

08001f06 <__retarget_lock_acquire_recursive>:
 8001f06:	4770      	bx	lr

08001f08 <__retarget_lock_release_recursive>:
 8001f08:	4770      	bx	lr
	...

08001f0c <_free_r>:
 8001f0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001f0e:	2900      	cmp	r1, #0
 8001f10:	d044      	beq.n	8001f9c <_free_r+0x90>
 8001f12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001f16:	9001      	str	r0, [sp, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	f1a1 0404 	sub.w	r4, r1, #4
 8001f1e:	bfb8      	it	lt
 8001f20:	18e4      	addlt	r4, r4, r3
 8001f22:	f000 f8df 	bl	80020e4 <__malloc_lock>
 8001f26:	4a1e      	ldr	r2, [pc, #120]	; (8001fa0 <_free_r+0x94>)
 8001f28:	9801      	ldr	r0, [sp, #4]
 8001f2a:	6813      	ldr	r3, [r2, #0]
 8001f2c:	b933      	cbnz	r3, 8001f3c <_free_r+0x30>
 8001f2e:	6063      	str	r3, [r4, #4]
 8001f30:	6014      	str	r4, [r2, #0]
 8001f32:	b003      	add	sp, #12
 8001f34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001f38:	f000 b8da 	b.w	80020f0 <__malloc_unlock>
 8001f3c:	42a3      	cmp	r3, r4
 8001f3e:	d908      	bls.n	8001f52 <_free_r+0x46>
 8001f40:	6825      	ldr	r5, [r4, #0]
 8001f42:	1961      	adds	r1, r4, r5
 8001f44:	428b      	cmp	r3, r1
 8001f46:	bf01      	itttt	eq
 8001f48:	6819      	ldreq	r1, [r3, #0]
 8001f4a:	685b      	ldreq	r3, [r3, #4]
 8001f4c:	1949      	addeq	r1, r1, r5
 8001f4e:	6021      	streq	r1, [r4, #0]
 8001f50:	e7ed      	b.n	8001f2e <_free_r+0x22>
 8001f52:	461a      	mov	r2, r3
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	b10b      	cbz	r3, 8001f5c <_free_r+0x50>
 8001f58:	42a3      	cmp	r3, r4
 8001f5a:	d9fa      	bls.n	8001f52 <_free_r+0x46>
 8001f5c:	6811      	ldr	r1, [r2, #0]
 8001f5e:	1855      	adds	r5, r2, r1
 8001f60:	42a5      	cmp	r5, r4
 8001f62:	d10b      	bne.n	8001f7c <_free_r+0x70>
 8001f64:	6824      	ldr	r4, [r4, #0]
 8001f66:	4421      	add	r1, r4
 8001f68:	1854      	adds	r4, r2, r1
 8001f6a:	42a3      	cmp	r3, r4
 8001f6c:	6011      	str	r1, [r2, #0]
 8001f6e:	d1e0      	bne.n	8001f32 <_free_r+0x26>
 8001f70:	681c      	ldr	r4, [r3, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	6053      	str	r3, [r2, #4]
 8001f76:	440c      	add	r4, r1
 8001f78:	6014      	str	r4, [r2, #0]
 8001f7a:	e7da      	b.n	8001f32 <_free_r+0x26>
 8001f7c:	d902      	bls.n	8001f84 <_free_r+0x78>
 8001f7e:	230c      	movs	r3, #12
 8001f80:	6003      	str	r3, [r0, #0]
 8001f82:	e7d6      	b.n	8001f32 <_free_r+0x26>
 8001f84:	6825      	ldr	r5, [r4, #0]
 8001f86:	1961      	adds	r1, r4, r5
 8001f88:	428b      	cmp	r3, r1
 8001f8a:	bf04      	itt	eq
 8001f8c:	6819      	ldreq	r1, [r3, #0]
 8001f8e:	685b      	ldreq	r3, [r3, #4]
 8001f90:	6063      	str	r3, [r4, #4]
 8001f92:	bf04      	itt	eq
 8001f94:	1949      	addeq	r1, r1, r5
 8001f96:	6021      	streq	r1, [r4, #0]
 8001f98:	6054      	str	r4, [r2, #4]
 8001f9a:	e7ca      	b.n	8001f32 <_free_r+0x26>
 8001f9c:	b003      	add	sp, #12
 8001f9e:	bd30      	pop	{r4, r5, pc}
 8001fa0:	20000218 	.word	0x20000218

08001fa4 <sbrk_aligned>:
 8001fa4:	b570      	push	{r4, r5, r6, lr}
 8001fa6:	4e0e      	ldr	r6, [pc, #56]	; (8001fe0 <sbrk_aligned+0x3c>)
 8001fa8:	460c      	mov	r4, r1
 8001faa:	6831      	ldr	r1, [r6, #0]
 8001fac:	4605      	mov	r5, r0
 8001fae:	b911      	cbnz	r1, 8001fb6 <sbrk_aligned+0x12>
 8001fb0:	f000 fcbc 	bl	800292c <_sbrk_r>
 8001fb4:	6030      	str	r0, [r6, #0]
 8001fb6:	4621      	mov	r1, r4
 8001fb8:	4628      	mov	r0, r5
 8001fba:	f000 fcb7 	bl	800292c <_sbrk_r>
 8001fbe:	1c43      	adds	r3, r0, #1
 8001fc0:	d00a      	beq.n	8001fd8 <sbrk_aligned+0x34>
 8001fc2:	1cc4      	adds	r4, r0, #3
 8001fc4:	f024 0403 	bic.w	r4, r4, #3
 8001fc8:	42a0      	cmp	r0, r4
 8001fca:	d007      	beq.n	8001fdc <sbrk_aligned+0x38>
 8001fcc:	1a21      	subs	r1, r4, r0
 8001fce:	4628      	mov	r0, r5
 8001fd0:	f000 fcac 	bl	800292c <_sbrk_r>
 8001fd4:	3001      	adds	r0, #1
 8001fd6:	d101      	bne.n	8001fdc <sbrk_aligned+0x38>
 8001fd8:	f04f 34ff 	mov.w	r4, #4294967295
 8001fdc:	4620      	mov	r0, r4
 8001fde:	bd70      	pop	{r4, r5, r6, pc}
 8001fe0:	2000021c 	.word	0x2000021c

08001fe4 <_malloc_r>:
 8001fe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001fe8:	1ccd      	adds	r5, r1, #3
 8001fea:	f025 0503 	bic.w	r5, r5, #3
 8001fee:	3508      	adds	r5, #8
 8001ff0:	2d0c      	cmp	r5, #12
 8001ff2:	bf38      	it	cc
 8001ff4:	250c      	movcc	r5, #12
 8001ff6:	2d00      	cmp	r5, #0
 8001ff8:	4607      	mov	r7, r0
 8001ffa:	db01      	blt.n	8002000 <_malloc_r+0x1c>
 8001ffc:	42a9      	cmp	r1, r5
 8001ffe:	d905      	bls.n	800200c <_malloc_r+0x28>
 8002000:	230c      	movs	r3, #12
 8002002:	603b      	str	r3, [r7, #0]
 8002004:	2600      	movs	r6, #0
 8002006:	4630      	mov	r0, r6
 8002008:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800200c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80020e0 <_malloc_r+0xfc>
 8002010:	f000 f868 	bl	80020e4 <__malloc_lock>
 8002014:	f8d8 3000 	ldr.w	r3, [r8]
 8002018:	461c      	mov	r4, r3
 800201a:	bb5c      	cbnz	r4, 8002074 <_malloc_r+0x90>
 800201c:	4629      	mov	r1, r5
 800201e:	4638      	mov	r0, r7
 8002020:	f7ff ffc0 	bl	8001fa4 <sbrk_aligned>
 8002024:	1c43      	adds	r3, r0, #1
 8002026:	4604      	mov	r4, r0
 8002028:	d155      	bne.n	80020d6 <_malloc_r+0xf2>
 800202a:	f8d8 4000 	ldr.w	r4, [r8]
 800202e:	4626      	mov	r6, r4
 8002030:	2e00      	cmp	r6, #0
 8002032:	d145      	bne.n	80020c0 <_malloc_r+0xdc>
 8002034:	2c00      	cmp	r4, #0
 8002036:	d048      	beq.n	80020ca <_malloc_r+0xe6>
 8002038:	6823      	ldr	r3, [r4, #0]
 800203a:	4631      	mov	r1, r6
 800203c:	4638      	mov	r0, r7
 800203e:	eb04 0903 	add.w	r9, r4, r3
 8002042:	f000 fc73 	bl	800292c <_sbrk_r>
 8002046:	4581      	cmp	r9, r0
 8002048:	d13f      	bne.n	80020ca <_malloc_r+0xe6>
 800204a:	6821      	ldr	r1, [r4, #0]
 800204c:	1a6d      	subs	r5, r5, r1
 800204e:	4629      	mov	r1, r5
 8002050:	4638      	mov	r0, r7
 8002052:	f7ff ffa7 	bl	8001fa4 <sbrk_aligned>
 8002056:	3001      	adds	r0, #1
 8002058:	d037      	beq.n	80020ca <_malloc_r+0xe6>
 800205a:	6823      	ldr	r3, [r4, #0]
 800205c:	442b      	add	r3, r5
 800205e:	6023      	str	r3, [r4, #0]
 8002060:	f8d8 3000 	ldr.w	r3, [r8]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d038      	beq.n	80020da <_malloc_r+0xf6>
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	42a2      	cmp	r2, r4
 800206c:	d12b      	bne.n	80020c6 <_malloc_r+0xe2>
 800206e:	2200      	movs	r2, #0
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	e00f      	b.n	8002094 <_malloc_r+0xb0>
 8002074:	6822      	ldr	r2, [r4, #0]
 8002076:	1b52      	subs	r2, r2, r5
 8002078:	d41f      	bmi.n	80020ba <_malloc_r+0xd6>
 800207a:	2a0b      	cmp	r2, #11
 800207c:	d917      	bls.n	80020ae <_malloc_r+0xca>
 800207e:	1961      	adds	r1, r4, r5
 8002080:	42a3      	cmp	r3, r4
 8002082:	6025      	str	r5, [r4, #0]
 8002084:	bf18      	it	ne
 8002086:	6059      	strne	r1, [r3, #4]
 8002088:	6863      	ldr	r3, [r4, #4]
 800208a:	bf08      	it	eq
 800208c:	f8c8 1000 	streq.w	r1, [r8]
 8002090:	5162      	str	r2, [r4, r5]
 8002092:	604b      	str	r3, [r1, #4]
 8002094:	4638      	mov	r0, r7
 8002096:	f104 060b 	add.w	r6, r4, #11
 800209a:	f000 f829 	bl	80020f0 <__malloc_unlock>
 800209e:	f026 0607 	bic.w	r6, r6, #7
 80020a2:	1d23      	adds	r3, r4, #4
 80020a4:	1af2      	subs	r2, r6, r3
 80020a6:	d0ae      	beq.n	8002006 <_malloc_r+0x22>
 80020a8:	1b9b      	subs	r3, r3, r6
 80020aa:	50a3      	str	r3, [r4, r2]
 80020ac:	e7ab      	b.n	8002006 <_malloc_r+0x22>
 80020ae:	42a3      	cmp	r3, r4
 80020b0:	6862      	ldr	r2, [r4, #4]
 80020b2:	d1dd      	bne.n	8002070 <_malloc_r+0x8c>
 80020b4:	f8c8 2000 	str.w	r2, [r8]
 80020b8:	e7ec      	b.n	8002094 <_malloc_r+0xb0>
 80020ba:	4623      	mov	r3, r4
 80020bc:	6864      	ldr	r4, [r4, #4]
 80020be:	e7ac      	b.n	800201a <_malloc_r+0x36>
 80020c0:	4634      	mov	r4, r6
 80020c2:	6876      	ldr	r6, [r6, #4]
 80020c4:	e7b4      	b.n	8002030 <_malloc_r+0x4c>
 80020c6:	4613      	mov	r3, r2
 80020c8:	e7cc      	b.n	8002064 <_malloc_r+0x80>
 80020ca:	230c      	movs	r3, #12
 80020cc:	603b      	str	r3, [r7, #0]
 80020ce:	4638      	mov	r0, r7
 80020d0:	f000 f80e 	bl	80020f0 <__malloc_unlock>
 80020d4:	e797      	b.n	8002006 <_malloc_r+0x22>
 80020d6:	6025      	str	r5, [r4, #0]
 80020d8:	e7dc      	b.n	8002094 <_malloc_r+0xb0>
 80020da:	605b      	str	r3, [r3, #4]
 80020dc:	deff      	udf	#255	; 0xff
 80020de:	bf00      	nop
 80020e0:	20000218 	.word	0x20000218

080020e4 <__malloc_lock>:
 80020e4:	4801      	ldr	r0, [pc, #4]	; (80020ec <__malloc_lock+0x8>)
 80020e6:	f7ff bf0e 	b.w	8001f06 <__retarget_lock_acquire_recursive>
 80020ea:	bf00      	nop
 80020ec:	20000214 	.word	0x20000214

080020f0 <__malloc_unlock>:
 80020f0:	4801      	ldr	r0, [pc, #4]	; (80020f8 <__malloc_unlock+0x8>)
 80020f2:	f7ff bf09 	b.w	8001f08 <__retarget_lock_release_recursive>
 80020f6:	bf00      	nop
 80020f8:	20000214 	.word	0x20000214

080020fc <__sfputc_r>:
 80020fc:	6893      	ldr	r3, [r2, #8]
 80020fe:	3b01      	subs	r3, #1
 8002100:	2b00      	cmp	r3, #0
 8002102:	b410      	push	{r4}
 8002104:	6093      	str	r3, [r2, #8]
 8002106:	da08      	bge.n	800211a <__sfputc_r+0x1e>
 8002108:	6994      	ldr	r4, [r2, #24]
 800210a:	42a3      	cmp	r3, r4
 800210c:	db01      	blt.n	8002112 <__sfputc_r+0x16>
 800210e:	290a      	cmp	r1, #10
 8002110:	d103      	bne.n	800211a <__sfputc_r+0x1e>
 8002112:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002116:	f000 bb73 	b.w	8002800 <__swbuf_r>
 800211a:	6813      	ldr	r3, [r2, #0]
 800211c:	1c58      	adds	r0, r3, #1
 800211e:	6010      	str	r0, [r2, #0]
 8002120:	7019      	strb	r1, [r3, #0]
 8002122:	4608      	mov	r0, r1
 8002124:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002128:	4770      	bx	lr

0800212a <__sfputs_r>:
 800212a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800212c:	4606      	mov	r6, r0
 800212e:	460f      	mov	r7, r1
 8002130:	4614      	mov	r4, r2
 8002132:	18d5      	adds	r5, r2, r3
 8002134:	42ac      	cmp	r4, r5
 8002136:	d101      	bne.n	800213c <__sfputs_r+0x12>
 8002138:	2000      	movs	r0, #0
 800213a:	e007      	b.n	800214c <__sfputs_r+0x22>
 800213c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002140:	463a      	mov	r2, r7
 8002142:	4630      	mov	r0, r6
 8002144:	f7ff ffda 	bl	80020fc <__sfputc_r>
 8002148:	1c43      	adds	r3, r0, #1
 800214a:	d1f3      	bne.n	8002134 <__sfputs_r+0xa>
 800214c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002150 <_vfiprintf_r>:
 8002150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002154:	460d      	mov	r5, r1
 8002156:	b09d      	sub	sp, #116	; 0x74
 8002158:	4614      	mov	r4, r2
 800215a:	4698      	mov	r8, r3
 800215c:	4606      	mov	r6, r0
 800215e:	b118      	cbz	r0, 8002168 <_vfiprintf_r+0x18>
 8002160:	6a03      	ldr	r3, [r0, #32]
 8002162:	b90b      	cbnz	r3, 8002168 <_vfiprintf_r+0x18>
 8002164:	f7ff fdca 	bl	8001cfc <__sinit>
 8002168:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800216a:	07d9      	lsls	r1, r3, #31
 800216c:	d405      	bmi.n	800217a <_vfiprintf_r+0x2a>
 800216e:	89ab      	ldrh	r3, [r5, #12]
 8002170:	059a      	lsls	r2, r3, #22
 8002172:	d402      	bmi.n	800217a <_vfiprintf_r+0x2a>
 8002174:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002176:	f7ff fec6 	bl	8001f06 <__retarget_lock_acquire_recursive>
 800217a:	89ab      	ldrh	r3, [r5, #12]
 800217c:	071b      	lsls	r3, r3, #28
 800217e:	d501      	bpl.n	8002184 <_vfiprintf_r+0x34>
 8002180:	692b      	ldr	r3, [r5, #16]
 8002182:	b99b      	cbnz	r3, 80021ac <_vfiprintf_r+0x5c>
 8002184:	4629      	mov	r1, r5
 8002186:	4630      	mov	r0, r6
 8002188:	f000 fb78 	bl	800287c <__swsetup_r>
 800218c:	b170      	cbz	r0, 80021ac <_vfiprintf_r+0x5c>
 800218e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002190:	07dc      	lsls	r4, r3, #31
 8002192:	d504      	bpl.n	800219e <_vfiprintf_r+0x4e>
 8002194:	f04f 30ff 	mov.w	r0, #4294967295
 8002198:	b01d      	add	sp, #116	; 0x74
 800219a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800219e:	89ab      	ldrh	r3, [r5, #12]
 80021a0:	0598      	lsls	r0, r3, #22
 80021a2:	d4f7      	bmi.n	8002194 <_vfiprintf_r+0x44>
 80021a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80021a6:	f7ff feaf 	bl	8001f08 <__retarget_lock_release_recursive>
 80021aa:	e7f3      	b.n	8002194 <_vfiprintf_r+0x44>
 80021ac:	2300      	movs	r3, #0
 80021ae:	9309      	str	r3, [sp, #36]	; 0x24
 80021b0:	2320      	movs	r3, #32
 80021b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80021b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80021ba:	2330      	movs	r3, #48	; 0x30
 80021bc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002370 <_vfiprintf_r+0x220>
 80021c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80021c4:	f04f 0901 	mov.w	r9, #1
 80021c8:	4623      	mov	r3, r4
 80021ca:	469a      	mov	sl, r3
 80021cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80021d0:	b10a      	cbz	r2, 80021d6 <_vfiprintf_r+0x86>
 80021d2:	2a25      	cmp	r2, #37	; 0x25
 80021d4:	d1f9      	bne.n	80021ca <_vfiprintf_r+0x7a>
 80021d6:	ebba 0b04 	subs.w	fp, sl, r4
 80021da:	d00b      	beq.n	80021f4 <_vfiprintf_r+0xa4>
 80021dc:	465b      	mov	r3, fp
 80021de:	4622      	mov	r2, r4
 80021e0:	4629      	mov	r1, r5
 80021e2:	4630      	mov	r0, r6
 80021e4:	f7ff ffa1 	bl	800212a <__sfputs_r>
 80021e8:	3001      	adds	r0, #1
 80021ea:	f000 80a9 	beq.w	8002340 <_vfiprintf_r+0x1f0>
 80021ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80021f0:	445a      	add	r2, fp
 80021f2:	9209      	str	r2, [sp, #36]	; 0x24
 80021f4:	f89a 3000 	ldrb.w	r3, [sl]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f000 80a1 	beq.w	8002340 <_vfiprintf_r+0x1f0>
 80021fe:	2300      	movs	r3, #0
 8002200:	f04f 32ff 	mov.w	r2, #4294967295
 8002204:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002208:	f10a 0a01 	add.w	sl, sl, #1
 800220c:	9304      	str	r3, [sp, #16]
 800220e:	9307      	str	r3, [sp, #28]
 8002210:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002214:	931a      	str	r3, [sp, #104]	; 0x68
 8002216:	4654      	mov	r4, sl
 8002218:	2205      	movs	r2, #5
 800221a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800221e:	4854      	ldr	r0, [pc, #336]	; (8002370 <_vfiprintf_r+0x220>)
 8002220:	f7fd ffd6 	bl	80001d0 <memchr>
 8002224:	9a04      	ldr	r2, [sp, #16]
 8002226:	b9d8      	cbnz	r0, 8002260 <_vfiprintf_r+0x110>
 8002228:	06d1      	lsls	r1, r2, #27
 800222a:	bf44      	itt	mi
 800222c:	2320      	movmi	r3, #32
 800222e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002232:	0713      	lsls	r3, r2, #28
 8002234:	bf44      	itt	mi
 8002236:	232b      	movmi	r3, #43	; 0x2b
 8002238:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800223c:	f89a 3000 	ldrb.w	r3, [sl]
 8002240:	2b2a      	cmp	r3, #42	; 0x2a
 8002242:	d015      	beq.n	8002270 <_vfiprintf_r+0x120>
 8002244:	9a07      	ldr	r2, [sp, #28]
 8002246:	4654      	mov	r4, sl
 8002248:	2000      	movs	r0, #0
 800224a:	f04f 0c0a 	mov.w	ip, #10
 800224e:	4621      	mov	r1, r4
 8002250:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002254:	3b30      	subs	r3, #48	; 0x30
 8002256:	2b09      	cmp	r3, #9
 8002258:	d94d      	bls.n	80022f6 <_vfiprintf_r+0x1a6>
 800225a:	b1b0      	cbz	r0, 800228a <_vfiprintf_r+0x13a>
 800225c:	9207      	str	r2, [sp, #28]
 800225e:	e014      	b.n	800228a <_vfiprintf_r+0x13a>
 8002260:	eba0 0308 	sub.w	r3, r0, r8
 8002264:	fa09 f303 	lsl.w	r3, r9, r3
 8002268:	4313      	orrs	r3, r2
 800226a:	9304      	str	r3, [sp, #16]
 800226c:	46a2      	mov	sl, r4
 800226e:	e7d2      	b.n	8002216 <_vfiprintf_r+0xc6>
 8002270:	9b03      	ldr	r3, [sp, #12]
 8002272:	1d19      	adds	r1, r3, #4
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	9103      	str	r1, [sp, #12]
 8002278:	2b00      	cmp	r3, #0
 800227a:	bfbb      	ittet	lt
 800227c:	425b      	neglt	r3, r3
 800227e:	f042 0202 	orrlt.w	r2, r2, #2
 8002282:	9307      	strge	r3, [sp, #28]
 8002284:	9307      	strlt	r3, [sp, #28]
 8002286:	bfb8      	it	lt
 8002288:	9204      	strlt	r2, [sp, #16]
 800228a:	7823      	ldrb	r3, [r4, #0]
 800228c:	2b2e      	cmp	r3, #46	; 0x2e
 800228e:	d10c      	bne.n	80022aa <_vfiprintf_r+0x15a>
 8002290:	7863      	ldrb	r3, [r4, #1]
 8002292:	2b2a      	cmp	r3, #42	; 0x2a
 8002294:	d134      	bne.n	8002300 <_vfiprintf_r+0x1b0>
 8002296:	9b03      	ldr	r3, [sp, #12]
 8002298:	1d1a      	adds	r2, r3, #4
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	9203      	str	r2, [sp, #12]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	bfb8      	it	lt
 80022a2:	f04f 33ff 	movlt.w	r3, #4294967295
 80022a6:	3402      	adds	r4, #2
 80022a8:	9305      	str	r3, [sp, #20]
 80022aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8002380 <_vfiprintf_r+0x230>
 80022ae:	7821      	ldrb	r1, [r4, #0]
 80022b0:	2203      	movs	r2, #3
 80022b2:	4650      	mov	r0, sl
 80022b4:	f7fd ff8c 	bl	80001d0 <memchr>
 80022b8:	b138      	cbz	r0, 80022ca <_vfiprintf_r+0x17a>
 80022ba:	9b04      	ldr	r3, [sp, #16]
 80022bc:	eba0 000a 	sub.w	r0, r0, sl
 80022c0:	2240      	movs	r2, #64	; 0x40
 80022c2:	4082      	lsls	r2, r0
 80022c4:	4313      	orrs	r3, r2
 80022c6:	3401      	adds	r4, #1
 80022c8:	9304      	str	r3, [sp, #16]
 80022ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80022ce:	4829      	ldr	r0, [pc, #164]	; (8002374 <_vfiprintf_r+0x224>)
 80022d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80022d4:	2206      	movs	r2, #6
 80022d6:	f7fd ff7b 	bl	80001d0 <memchr>
 80022da:	2800      	cmp	r0, #0
 80022dc:	d03f      	beq.n	800235e <_vfiprintf_r+0x20e>
 80022de:	4b26      	ldr	r3, [pc, #152]	; (8002378 <_vfiprintf_r+0x228>)
 80022e0:	bb1b      	cbnz	r3, 800232a <_vfiprintf_r+0x1da>
 80022e2:	9b03      	ldr	r3, [sp, #12]
 80022e4:	3307      	adds	r3, #7
 80022e6:	f023 0307 	bic.w	r3, r3, #7
 80022ea:	3308      	adds	r3, #8
 80022ec:	9303      	str	r3, [sp, #12]
 80022ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80022f0:	443b      	add	r3, r7
 80022f2:	9309      	str	r3, [sp, #36]	; 0x24
 80022f4:	e768      	b.n	80021c8 <_vfiprintf_r+0x78>
 80022f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80022fa:	460c      	mov	r4, r1
 80022fc:	2001      	movs	r0, #1
 80022fe:	e7a6      	b.n	800224e <_vfiprintf_r+0xfe>
 8002300:	2300      	movs	r3, #0
 8002302:	3401      	adds	r4, #1
 8002304:	9305      	str	r3, [sp, #20]
 8002306:	4619      	mov	r1, r3
 8002308:	f04f 0c0a 	mov.w	ip, #10
 800230c:	4620      	mov	r0, r4
 800230e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002312:	3a30      	subs	r2, #48	; 0x30
 8002314:	2a09      	cmp	r2, #9
 8002316:	d903      	bls.n	8002320 <_vfiprintf_r+0x1d0>
 8002318:	2b00      	cmp	r3, #0
 800231a:	d0c6      	beq.n	80022aa <_vfiprintf_r+0x15a>
 800231c:	9105      	str	r1, [sp, #20]
 800231e:	e7c4      	b.n	80022aa <_vfiprintf_r+0x15a>
 8002320:	fb0c 2101 	mla	r1, ip, r1, r2
 8002324:	4604      	mov	r4, r0
 8002326:	2301      	movs	r3, #1
 8002328:	e7f0      	b.n	800230c <_vfiprintf_r+0x1bc>
 800232a:	ab03      	add	r3, sp, #12
 800232c:	9300      	str	r3, [sp, #0]
 800232e:	462a      	mov	r2, r5
 8002330:	4b12      	ldr	r3, [pc, #72]	; (800237c <_vfiprintf_r+0x22c>)
 8002332:	a904      	add	r1, sp, #16
 8002334:	4630      	mov	r0, r6
 8002336:	f3af 8000 	nop.w
 800233a:	4607      	mov	r7, r0
 800233c:	1c78      	adds	r0, r7, #1
 800233e:	d1d6      	bne.n	80022ee <_vfiprintf_r+0x19e>
 8002340:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002342:	07d9      	lsls	r1, r3, #31
 8002344:	d405      	bmi.n	8002352 <_vfiprintf_r+0x202>
 8002346:	89ab      	ldrh	r3, [r5, #12]
 8002348:	059a      	lsls	r2, r3, #22
 800234a:	d402      	bmi.n	8002352 <_vfiprintf_r+0x202>
 800234c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800234e:	f7ff fddb 	bl	8001f08 <__retarget_lock_release_recursive>
 8002352:	89ab      	ldrh	r3, [r5, #12]
 8002354:	065b      	lsls	r3, r3, #25
 8002356:	f53f af1d 	bmi.w	8002194 <_vfiprintf_r+0x44>
 800235a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800235c:	e71c      	b.n	8002198 <_vfiprintf_r+0x48>
 800235e:	ab03      	add	r3, sp, #12
 8002360:	9300      	str	r3, [sp, #0]
 8002362:	462a      	mov	r2, r5
 8002364:	4b05      	ldr	r3, [pc, #20]	; (800237c <_vfiprintf_r+0x22c>)
 8002366:	a904      	add	r1, sp, #16
 8002368:	4630      	mov	r0, r6
 800236a:	f000 f879 	bl	8002460 <_printf_i>
 800236e:	e7e4      	b.n	800233a <_vfiprintf_r+0x1ea>
 8002370:	08002a9c 	.word	0x08002a9c
 8002374:	08002aa6 	.word	0x08002aa6
 8002378:	00000000 	.word	0x00000000
 800237c:	0800212b 	.word	0x0800212b
 8002380:	08002aa2 	.word	0x08002aa2

08002384 <_printf_common>:
 8002384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002388:	4616      	mov	r6, r2
 800238a:	4699      	mov	r9, r3
 800238c:	688a      	ldr	r2, [r1, #8]
 800238e:	690b      	ldr	r3, [r1, #16]
 8002390:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002394:	4293      	cmp	r3, r2
 8002396:	bfb8      	it	lt
 8002398:	4613      	movlt	r3, r2
 800239a:	6033      	str	r3, [r6, #0]
 800239c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80023a0:	4607      	mov	r7, r0
 80023a2:	460c      	mov	r4, r1
 80023a4:	b10a      	cbz	r2, 80023aa <_printf_common+0x26>
 80023a6:	3301      	adds	r3, #1
 80023a8:	6033      	str	r3, [r6, #0]
 80023aa:	6823      	ldr	r3, [r4, #0]
 80023ac:	0699      	lsls	r1, r3, #26
 80023ae:	bf42      	ittt	mi
 80023b0:	6833      	ldrmi	r3, [r6, #0]
 80023b2:	3302      	addmi	r3, #2
 80023b4:	6033      	strmi	r3, [r6, #0]
 80023b6:	6825      	ldr	r5, [r4, #0]
 80023b8:	f015 0506 	ands.w	r5, r5, #6
 80023bc:	d106      	bne.n	80023cc <_printf_common+0x48>
 80023be:	f104 0a19 	add.w	sl, r4, #25
 80023c2:	68e3      	ldr	r3, [r4, #12]
 80023c4:	6832      	ldr	r2, [r6, #0]
 80023c6:	1a9b      	subs	r3, r3, r2
 80023c8:	42ab      	cmp	r3, r5
 80023ca:	dc26      	bgt.n	800241a <_printf_common+0x96>
 80023cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80023d0:	1e13      	subs	r3, r2, #0
 80023d2:	6822      	ldr	r2, [r4, #0]
 80023d4:	bf18      	it	ne
 80023d6:	2301      	movne	r3, #1
 80023d8:	0692      	lsls	r2, r2, #26
 80023da:	d42b      	bmi.n	8002434 <_printf_common+0xb0>
 80023dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80023e0:	4649      	mov	r1, r9
 80023e2:	4638      	mov	r0, r7
 80023e4:	47c0      	blx	r8
 80023e6:	3001      	adds	r0, #1
 80023e8:	d01e      	beq.n	8002428 <_printf_common+0xa4>
 80023ea:	6823      	ldr	r3, [r4, #0]
 80023ec:	6922      	ldr	r2, [r4, #16]
 80023ee:	f003 0306 	and.w	r3, r3, #6
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	bf02      	ittt	eq
 80023f6:	68e5      	ldreq	r5, [r4, #12]
 80023f8:	6833      	ldreq	r3, [r6, #0]
 80023fa:	1aed      	subeq	r5, r5, r3
 80023fc:	68a3      	ldr	r3, [r4, #8]
 80023fe:	bf0c      	ite	eq
 8002400:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002404:	2500      	movne	r5, #0
 8002406:	4293      	cmp	r3, r2
 8002408:	bfc4      	itt	gt
 800240a:	1a9b      	subgt	r3, r3, r2
 800240c:	18ed      	addgt	r5, r5, r3
 800240e:	2600      	movs	r6, #0
 8002410:	341a      	adds	r4, #26
 8002412:	42b5      	cmp	r5, r6
 8002414:	d11a      	bne.n	800244c <_printf_common+0xc8>
 8002416:	2000      	movs	r0, #0
 8002418:	e008      	b.n	800242c <_printf_common+0xa8>
 800241a:	2301      	movs	r3, #1
 800241c:	4652      	mov	r2, sl
 800241e:	4649      	mov	r1, r9
 8002420:	4638      	mov	r0, r7
 8002422:	47c0      	blx	r8
 8002424:	3001      	adds	r0, #1
 8002426:	d103      	bne.n	8002430 <_printf_common+0xac>
 8002428:	f04f 30ff 	mov.w	r0, #4294967295
 800242c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002430:	3501      	adds	r5, #1
 8002432:	e7c6      	b.n	80023c2 <_printf_common+0x3e>
 8002434:	18e1      	adds	r1, r4, r3
 8002436:	1c5a      	adds	r2, r3, #1
 8002438:	2030      	movs	r0, #48	; 0x30
 800243a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800243e:	4422      	add	r2, r4
 8002440:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002444:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002448:	3302      	adds	r3, #2
 800244a:	e7c7      	b.n	80023dc <_printf_common+0x58>
 800244c:	2301      	movs	r3, #1
 800244e:	4622      	mov	r2, r4
 8002450:	4649      	mov	r1, r9
 8002452:	4638      	mov	r0, r7
 8002454:	47c0      	blx	r8
 8002456:	3001      	adds	r0, #1
 8002458:	d0e6      	beq.n	8002428 <_printf_common+0xa4>
 800245a:	3601      	adds	r6, #1
 800245c:	e7d9      	b.n	8002412 <_printf_common+0x8e>
	...

08002460 <_printf_i>:
 8002460:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002464:	7e0f      	ldrb	r7, [r1, #24]
 8002466:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002468:	2f78      	cmp	r7, #120	; 0x78
 800246a:	4691      	mov	r9, r2
 800246c:	4680      	mov	r8, r0
 800246e:	460c      	mov	r4, r1
 8002470:	469a      	mov	sl, r3
 8002472:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002476:	d807      	bhi.n	8002488 <_printf_i+0x28>
 8002478:	2f62      	cmp	r7, #98	; 0x62
 800247a:	d80a      	bhi.n	8002492 <_printf_i+0x32>
 800247c:	2f00      	cmp	r7, #0
 800247e:	f000 80d4 	beq.w	800262a <_printf_i+0x1ca>
 8002482:	2f58      	cmp	r7, #88	; 0x58
 8002484:	f000 80c0 	beq.w	8002608 <_printf_i+0x1a8>
 8002488:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800248c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002490:	e03a      	b.n	8002508 <_printf_i+0xa8>
 8002492:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002496:	2b15      	cmp	r3, #21
 8002498:	d8f6      	bhi.n	8002488 <_printf_i+0x28>
 800249a:	a101      	add	r1, pc, #4	; (adr r1, 80024a0 <_printf_i+0x40>)
 800249c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80024a0:	080024f9 	.word	0x080024f9
 80024a4:	0800250d 	.word	0x0800250d
 80024a8:	08002489 	.word	0x08002489
 80024ac:	08002489 	.word	0x08002489
 80024b0:	08002489 	.word	0x08002489
 80024b4:	08002489 	.word	0x08002489
 80024b8:	0800250d 	.word	0x0800250d
 80024bc:	08002489 	.word	0x08002489
 80024c0:	08002489 	.word	0x08002489
 80024c4:	08002489 	.word	0x08002489
 80024c8:	08002489 	.word	0x08002489
 80024cc:	08002611 	.word	0x08002611
 80024d0:	08002539 	.word	0x08002539
 80024d4:	080025cb 	.word	0x080025cb
 80024d8:	08002489 	.word	0x08002489
 80024dc:	08002489 	.word	0x08002489
 80024e0:	08002633 	.word	0x08002633
 80024e4:	08002489 	.word	0x08002489
 80024e8:	08002539 	.word	0x08002539
 80024ec:	08002489 	.word	0x08002489
 80024f0:	08002489 	.word	0x08002489
 80024f4:	080025d3 	.word	0x080025d3
 80024f8:	682b      	ldr	r3, [r5, #0]
 80024fa:	1d1a      	adds	r2, r3, #4
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	602a      	str	r2, [r5, #0]
 8002500:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002504:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002508:	2301      	movs	r3, #1
 800250a:	e09f      	b.n	800264c <_printf_i+0x1ec>
 800250c:	6820      	ldr	r0, [r4, #0]
 800250e:	682b      	ldr	r3, [r5, #0]
 8002510:	0607      	lsls	r7, r0, #24
 8002512:	f103 0104 	add.w	r1, r3, #4
 8002516:	6029      	str	r1, [r5, #0]
 8002518:	d501      	bpl.n	800251e <_printf_i+0xbe>
 800251a:	681e      	ldr	r6, [r3, #0]
 800251c:	e003      	b.n	8002526 <_printf_i+0xc6>
 800251e:	0646      	lsls	r6, r0, #25
 8002520:	d5fb      	bpl.n	800251a <_printf_i+0xba>
 8002522:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002526:	2e00      	cmp	r6, #0
 8002528:	da03      	bge.n	8002532 <_printf_i+0xd2>
 800252a:	232d      	movs	r3, #45	; 0x2d
 800252c:	4276      	negs	r6, r6
 800252e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002532:	485a      	ldr	r0, [pc, #360]	; (800269c <_printf_i+0x23c>)
 8002534:	230a      	movs	r3, #10
 8002536:	e012      	b.n	800255e <_printf_i+0xfe>
 8002538:	682b      	ldr	r3, [r5, #0]
 800253a:	6820      	ldr	r0, [r4, #0]
 800253c:	1d19      	adds	r1, r3, #4
 800253e:	6029      	str	r1, [r5, #0]
 8002540:	0605      	lsls	r5, r0, #24
 8002542:	d501      	bpl.n	8002548 <_printf_i+0xe8>
 8002544:	681e      	ldr	r6, [r3, #0]
 8002546:	e002      	b.n	800254e <_printf_i+0xee>
 8002548:	0641      	lsls	r1, r0, #25
 800254a:	d5fb      	bpl.n	8002544 <_printf_i+0xe4>
 800254c:	881e      	ldrh	r6, [r3, #0]
 800254e:	4853      	ldr	r0, [pc, #332]	; (800269c <_printf_i+0x23c>)
 8002550:	2f6f      	cmp	r7, #111	; 0x6f
 8002552:	bf0c      	ite	eq
 8002554:	2308      	moveq	r3, #8
 8002556:	230a      	movne	r3, #10
 8002558:	2100      	movs	r1, #0
 800255a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800255e:	6865      	ldr	r5, [r4, #4]
 8002560:	60a5      	str	r5, [r4, #8]
 8002562:	2d00      	cmp	r5, #0
 8002564:	bfa2      	ittt	ge
 8002566:	6821      	ldrge	r1, [r4, #0]
 8002568:	f021 0104 	bicge.w	r1, r1, #4
 800256c:	6021      	strge	r1, [r4, #0]
 800256e:	b90e      	cbnz	r6, 8002574 <_printf_i+0x114>
 8002570:	2d00      	cmp	r5, #0
 8002572:	d04b      	beq.n	800260c <_printf_i+0x1ac>
 8002574:	4615      	mov	r5, r2
 8002576:	fbb6 f1f3 	udiv	r1, r6, r3
 800257a:	fb03 6711 	mls	r7, r3, r1, r6
 800257e:	5dc7      	ldrb	r7, [r0, r7]
 8002580:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002584:	4637      	mov	r7, r6
 8002586:	42bb      	cmp	r3, r7
 8002588:	460e      	mov	r6, r1
 800258a:	d9f4      	bls.n	8002576 <_printf_i+0x116>
 800258c:	2b08      	cmp	r3, #8
 800258e:	d10b      	bne.n	80025a8 <_printf_i+0x148>
 8002590:	6823      	ldr	r3, [r4, #0]
 8002592:	07de      	lsls	r6, r3, #31
 8002594:	d508      	bpl.n	80025a8 <_printf_i+0x148>
 8002596:	6923      	ldr	r3, [r4, #16]
 8002598:	6861      	ldr	r1, [r4, #4]
 800259a:	4299      	cmp	r1, r3
 800259c:	bfde      	ittt	le
 800259e:	2330      	movle	r3, #48	; 0x30
 80025a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80025a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80025a8:	1b52      	subs	r2, r2, r5
 80025aa:	6122      	str	r2, [r4, #16]
 80025ac:	f8cd a000 	str.w	sl, [sp]
 80025b0:	464b      	mov	r3, r9
 80025b2:	aa03      	add	r2, sp, #12
 80025b4:	4621      	mov	r1, r4
 80025b6:	4640      	mov	r0, r8
 80025b8:	f7ff fee4 	bl	8002384 <_printf_common>
 80025bc:	3001      	adds	r0, #1
 80025be:	d14a      	bne.n	8002656 <_printf_i+0x1f6>
 80025c0:	f04f 30ff 	mov.w	r0, #4294967295
 80025c4:	b004      	add	sp, #16
 80025c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025ca:	6823      	ldr	r3, [r4, #0]
 80025cc:	f043 0320 	orr.w	r3, r3, #32
 80025d0:	6023      	str	r3, [r4, #0]
 80025d2:	4833      	ldr	r0, [pc, #204]	; (80026a0 <_printf_i+0x240>)
 80025d4:	2778      	movs	r7, #120	; 0x78
 80025d6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80025da:	6823      	ldr	r3, [r4, #0]
 80025dc:	6829      	ldr	r1, [r5, #0]
 80025de:	061f      	lsls	r7, r3, #24
 80025e0:	f851 6b04 	ldr.w	r6, [r1], #4
 80025e4:	d402      	bmi.n	80025ec <_printf_i+0x18c>
 80025e6:	065f      	lsls	r7, r3, #25
 80025e8:	bf48      	it	mi
 80025ea:	b2b6      	uxthmi	r6, r6
 80025ec:	07df      	lsls	r7, r3, #31
 80025ee:	bf48      	it	mi
 80025f0:	f043 0320 	orrmi.w	r3, r3, #32
 80025f4:	6029      	str	r1, [r5, #0]
 80025f6:	bf48      	it	mi
 80025f8:	6023      	strmi	r3, [r4, #0]
 80025fa:	b91e      	cbnz	r6, 8002604 <_printf_i+0x1a4>
 80025fc:	6823      	ldr	r3, [r4, #0]
 80025fe:	f023 0320 	bic.w	r3, r3, #32
 8002602:	6023      	str	r3, [r4, #0]
 8002604:	2310      	movs	r3, #16
 8002606:	e7a7      	b.n	8002558 <_printf_i+0xf8>
 8002608:	4824      	ldr	r0, [pc, #144]	; (800269c <_printf_i+0x23c>)
 800260a:	e7e4      	b.n	80025d6 <_printf_i+0x176>
 800260c:	4615      	mov	r5, r2
 800260e:	e7bd      	b.n	800258c <_printf_i+0x12c>
 8002610:	682b      	ldr	r3, [r5, #0]
 8002612:	6826      	ldr	r6, [r4, #0]
 8002614:	6961      	ldr	r1, [r4, #20]
 8002616:	1d18      	adds	r0, r3, #4
 8002618:	6028      	str	r0, [r5, #0]
 800261a:	0635      	lsls	r5, r6, #24
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	d501      	bpl.n	8002624 <_printf_i+0x1c4>
 8002620:	6019      	str	r1, [r3, #0]
 8002622:	e002      	b.n	800262a <_printf_i+0x1ca>
 8002624:	0670      	lsls	r0, r6, #25
 8002626:	d5fb      	bpl.n	8002620 <_printf_i+0x1c0>
 8002628:	8019      	strh	r1, [r3, #0]
 800262a:	2300      	movs	r3, #0
 800262c:	6123      	str	r3, [r4, #16]
 800262e:	4615      	mov	r5, r2
 8002630:	e7bc      	b.n	80025ac <_printf_i+0x14c>
 8002632:	682b      	ldr	r3, [r5, #0]
 8002634:	1d1a      	adds	r2, r3, #4
 8002636:	602a      	str	r2, [r5, #0]
 8002638:	681d      	ldr	r5, [r3, #0]
 800263a:	6862      	ldr	r2, [r4, #4]
 800263c:	2100      	movs	r1, #0
 800263e:	4628      	mov	r0, r5
 8002640:	f7fd fdc6 	bl	80001d0 <memchr>
 8002644:	b108      	cbz	r0, 800264a <_printf_i+0x1ea>
 8002646:	1b40      	subs	r0, r0, r5
 8002648:	6060      	str	r0, [r4, #4]
 800264a:	6863      	ldr	r3, [r4, #4]
 800264c:	6123      	str	r3, [r4, #16]
 800264e:	2300      	movs	r3, #0
 8002650:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002654:	e7aa      	b.n	80025ac <_printf_i+0x14c>
 8002656:	6923      	ldr	r3, [r4, #16]
 8002658:	462a      	mov	r2, r5
 800265a:	4649      	mov	r1, r9
 800265c:	4640      	mov	r0, r8
 800265e:	47d0      	blx	sl
 8002660:	3001      	adds	r0, #1
 8002662:	d0ad      	beq.n	80025c0 <_printf_i+0x160>
 8002664:	6823      	ldr	r3, [r4, #0]
 8002666:	079b      	lsls	r3, r3, #30
 8002668:	d413      	bmi.n	8002692 <_printf_i+0x232>
 800266a:	68e0      	ldr	r0, [r4, #12]
 800266c:	9b03      	ldr	r3, [sp, #12]
 800266e:	4298      	cmp	r0, r3
 8002670:	bfb8      	it	lt
 8002672:	4618      	movlt	r0, r3
 8002674:	e7a6      	b.n	80025c4 <_printf_i+0x164>
 8002676:	2301      	movs	r3, #1
 8002678:	4632      	mov	r2, r6
 800267a:	4649      	mov	r1, r9
 800267c:	4640      	mov	r0, r8
 800267e:	47d0      	blx	sl
 8002680:	3001      	adds	r0, #1
 8002682:	d09d      	beq.n	80025c0 <_printf_i+0x160>
 8002684:	3501      	adds	r5, #1
 8002686:	68e3      	ldr	r3, [r4, #12]
 8002688:	9903      	ldr	r1, [sp, #12]
 800268a:	1a5b      	subs	r3, r3, r1
 800268c:	42ab      	cmp	r3, r5
 800268e:	dcf2      	bgt.n	8002676 <_printf_i+0x216>
 8002690:	e7eb      	b.n	800266a <_printf_i+0x20a>
 8002692:	2500      	movs	r5, #0
 8002694:	f104 0619 	add.w	r6, r4, #25
 8002698:	e7f5      	b.n	8002686 <_printf_i+0x226>
 800269a:	bf00      	nop
 800269c:	08002aad 	.word	0x08002aad
 80026a0:	08002abe 	.word	0x08002abe

080026a4 <__sflush_r>:
 80026a4:	898a      	ldrh	r2, [r1, #12]
 80026a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026aa:	4605      	mov	r5, r0
 80026ac:	0710      	lsls	r0, r2, #28
 80026ae:	460c      	mov	r4, r1
 80026b0:	d458      	bmi.n	8002764 <__sflush_r+0xc0>
 80026b2:	684b      	ldr	r3, [r1, #4]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	dc05      	bgt.n	80026c4 <__sflush_r+0x20>
 80026b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	dc02      	bgt.n	80026c4 <__sflush_r+0x20>
 80026be:	2000      	movs	r0, #0
 80026c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80026c6:	2e00      	cmp	r6, #0
 80026c8:	d0f9      	beq.n	80026be <__sflush_r+0x1a>
 80026ca:	2300      	movs	r3, #0
 80026cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80026d0:	682f      	ldr	r7, [r5, #0]
 80026d2:	6a21      	ldr	r1, [r4, #32]
 80026d4:	602b      	str	r3, [r5, #0]
 80026d6:	d032      	beq.n	800273e <__sflush_r+0x9a>
 80026d8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80026da:	89a3      	ldrh	r3, [r4, #12]
 80026dc:	075a      	lsls	r2, r3, #29
 80026de:	d505      	bpl.n	80026ec <__sflush_r+0x48>
 80026e0:	6863      	ldr	r3, [r4, #4]
 80026e2:	1ac0      	subs	r0, r0, r3
 80026e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80026e6:	b10b      	cbz	r3, 80026ec <__sflush_r+0x48>
 80026e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80026ea:	1ac0      	subs	r0, r0, r3
 80026ec:	2300      	movs	r3, #0
 80026ee:	4602      	mov	r2, r0
 80026f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80026f2:	6a21      	ldr	r1, [r4, #32]
 80026f4:	4628      	mov	r0, r5
 80026f6:	47b0      	blx	r6
 80026f8:	1c43      	adds	r3, r0, #1
 80026fa:	89a3      	ldrh	r3, [r4, #12]
 80026fc:	d106      	bne.n	800270c <__sflush_r+0x68>
 80026fe:	6829      	ldr	r1, [r5, #0]
 8002700:	291d      	cmp	r1, #29
 8002702:	d82b      	bhi.n	800275c <__sflush_r+0xb8>
 8002704:	4a29      	ldr	r2, [pc, #164]	; (80027ac <__sflush_r+0x108>)
 8002706:	410a      	asrs	r2, r1
 8002708:	07d6      	lsls	r6, r2, #31
 800270a:	d427      	bmi.n	800275c <__sflush_r+0xb8>
 800270c:	2200      	movs	r2, #0
 800270e:	6062      	str	r2, [r4, #4]
 8002710:	04d9      	lsls	r1, r3, #19
 8002712:	6922      	ldr	r2, [r4, #16]
 8002714:	6022      	str	r2, [r4, #0]
 8002716:	d504      	bpl.n	8002722 <__sflush_r+0x7e>
 8002718:	1c42      	adds	r2, r0, #1
 800271a:	d101      	bne.n	8002720 <__sflush_r+0x7c>
 800271c:	682b      	ldr	r3, [r5, #0]
 800271e:	b903      	cbnz	r3, 8002722 <__sflush_r+0x7e>
 8002720:	6560      	str	r0, [r4, #84]	; 0x54
 8002722:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002724:	602f      	str	r7, [r5, #0]
 8002726:	2900      	cmp	r1, #0
 8002728:	d0c9      	beq.n	80026be <__sflush_r+0x1a>
 800272a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800272e:	4299      	cmp	r1, r3
 8002730:	d002      	beq.n	8002738 <__sflush_r+0x94>
 8002732:	4628      	mov	r0, r5
 8002734:	f7ff fbea 	bl	8001f0c <_free_r>
 8002738:	2000      	movs	r0, #0
 800273a:	6360      	str	r0, [r4, #52]	; 0x34
 800273c:	e7c0      	b.n	80026c0 <__sflush_r+0x1c>
 800273e:	2301      	movs	r3, #1
 8002740:	4628      	mov	r0, r5
 8002742:	47b0      	blx	r6
 8002744:	1c41      	adds	r1, r0, #1
 8002746:	d1c8      	bne.n	80026da <__sflush_r+0x36>
 8002748:	682b      	ldr	r3, [r5, #0]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d0c5      	beq.n	80026da <__sflush_r+0x36>
 800274e:	2b1d      	cmp	r3, #29
 8002750:	d001      	beq.n	8002756 <__sflush_r+0xb2>
 8002752:	2b16      	cmp	r3, #22
 8002754:	d101      	bne.n	800275a <__sflush_r+0xb6>
 8002756:	602f      	str	r7, [r5, #0]
 8002758:	e7b1      	b.n	80026be <__sflush_r+0x1a>
 800275a:	89a3      	ldrh	r3, [r4, #12]
 800275c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002760:	81a3      	strh	r3, [r4, #12]
 8002762:	e7ad      	b.n	80026c0 <__sflush_r+0x1c>
 8002764:	690f      	ldr	r7, [r1, #16]
 8002766:	2f00      	cmp	r7, #0
 8002768:	d0a9      	beq.n	80026be <__sflush_r+0x1a>
 800276a:	0793      	lsls	r3, r2, #30
 800276c:	680e      	ldr	r6, [r1, #0]
 800276e:	bf08      	it	eq
 8002770:	694b      	ldreq	r3, [r1, #20]
 8002772:	600f      	str	r7, [r1, #0]
 8002774:	bf18      	it	ne
 8002776:	2300      	movne	r3, #0
 8002778:	eba6 0807 	sub.w	r8, r6, r7
 800277c:	608b      	str	r3, [r1, #8]
 800277e:	f1b8 0f00 	cmp.w	r8, #0
 8002782:	dd9c      	ble.n	80026be <__sflush_r+0x1a>
 8002784:	6a21      	ldr	r1, [r4, #32]
 8002786:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002788:	4643      	mov	r3, r8
 800278a:	463a      	mov	r2, r7
 800278c:	4628      	mov	r0, r5
 800278e:	47b0      	blx	r6
 8002790:	2800      	cmp	r0, #0
 8002792:	dc06      	bgt.n	80027a2 <__sflush_r+0xfe>
 8002794:	89a3      	ldrh	r3, [r4, #12]
 8002796:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800279a:	81a3      	strh	r3, [r4, #12]
 800279c:	f04f 30ff 	mov.w	r0, #4294967295
 80027a0:	e78e      	b.n	80026c0 <__sflush_r+0x1c>
 80027a2:	4407      	add	r7, r0
 80027a4:	eba8 0800 	sub.w	r8, r8, r0
 80027a8:	e7e9      	b.n	800277e <__sflush_r+0xda>
 80027aa:	bf00      	nop
 80027ac:	dfbffffe 	.word	0xdfbffffe

080027b0 <_fflush_r>:
 80027b0:	b538      	push	{r3, r4, r5, lr}
 80027b2:	690b      	ldr	r3, [r1, #16]
 80027b4:	4605      	mov	r5, r0
 80027b6:	460c      	mov	r4, r1
 80027b8:	b913      	cbnz	r3, 80027c0 <_fflush_r+0x10>
 80027ba:	2500      	movs	r5, #0
 80027bc:	4628      	mov	r0, r5
 80027be:	bd38      	pop	{r3, r4, r5, pc}
 80027c0:	b118      	cbz	r0, 80027ca <_fflush_r+0x1a>
 80027c2:	6a03      	ldr	r3, [r0, #32]
 80027c4:	b90b      	cbnz	r3, 80027ca <_fflush_r+0x1a>
 80027c6:	f7ff fa99 	bl	8001cfc <__sinit>
 80027ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d0f3      	beq.n	80027ba <_fflush_r+0xa>
 80027d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80027d4:	07d0      	lsls	r0, r2, #31
 80027d6:	d404      	bmi.n	80027e2 <_fflush_r+0x32>
 80027d8:	0599      	lsls	r1, r3, #22
 80027da:	d402      	bmi.n	80027e2 <_fflush_r+0x32>
 80027dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80027de:	f7ff fb92 	bl	8001f06 <__retarget_lock_acquire_recursive>
 80027e2:	4628      	mov	r0, r5
 80027e4:	4621      	mov	r1, r4
 80027e6:	f7ff ff5d 	bl	80026a4 <__sflush_r>
 80027ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80027ec:	07da      	lsls	r2, r3, #31
 80027ee:	4605      	mov	r5, r0
 80027f0:	d4e4      	bmi.n	80027bc <_fflush_r+0xc>
 80027f2:	89a3      	ldrh	r3, [r4, #12]
 80027f4:	059b      	lsls	r3, r3, #22
 80027f6:	d4e1      	bmi.n	80027bc <_fflush_r+0xc>
 80027f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80027fa:	f7ff fb85 	bl	8001f08 <__retarget_lock_release_recursive>
 80027fe:	e7dd      	b.n	80027bc <_fflush_r+0xc>

08002800 <__swbuf_r>:
 8002800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002802:	460e      	mov	r6, r1
 8002804:	4614      	mov	r4, r2
 8002806:	4605      	mov	r5, r0
 8002808:	b118      	cbz	r0, 8002812 <__swbuf_r+0x12>
 800280a:	6a03      	ldr	r3, [r0, #32]
 800280c:	b90b      	cbnz	r3, 8002812 <__swbuf_r+0x12>
 800280e:	f7ff fa75 	bl	8001cfc <__sinit>
 8002812:	69a3      	ldr	r3, [r4, #24]
 8002814:	60a3      	str	r3, [r4, #8]
 8002816:	89a3      	ldrh	r3, [r4, #12]
 8002818:	071a      	lsls	r2, r3, #28
 800281a:	d525      	bpl.n	8002868 <__swbuf_r+0x68>
 800281c:	6923      	ldr	r3, [r4, #16]
 800281e:	b31b      	cbz	r3, 8002868 <__swbuf_r+0x68>
 8002820:	6823      	ldr	r3, [r4, #0]
 8002822:	6922      	ldr	r2, [r4, #16]
 8002824:	1a98      	subs	r0, r3, r2
 8002826:	6963      	ldr	r3, [r4, #20]
 8002828:	b2f6      	uxtb	r6, r6
 800282a:	4283      	cmp	r3, r0
 800282c:	4637      	mov	r7, r6
 800282e:	dc04      	bgt.n	800283a <__swbuf_r+0x3a>
 8002830:	4621      	mov	r1, r4
 8002832:	4628      	mov	r0, r5
 8002834:	f7ff ffbc 	bl	80027b0 <_fflush_r>
 8002838:	b9e0      	cbnz	r0, 8002874 <__swbuf_r+0x74>
 800283a:	68a3      	ldr	r3, [r4, #8]
 800283c:	3b01      	subs	r3, #1
 800283e:	60a3      	str	r3, [r4, #8]
 8002840:	6823      	ldr	r3, [r4, #0]
 8002842:	1c5a      	adds	r2, r3, #1
 8002844:	6022      	str	r2, [r4, #0]
 8002846:	701e      	strb	r6, [r3, #0]
 8002848:	6962      	ldr	r2, [r4, #20]
 800284a:	1c43      	adds	r3, r0, #1
 800284c:	429a      	cmp	r2, r3
 800284e:	d004      	beq.n	800285a <__swbuf_r+0x5a>
 8002850:	89a3      	ldrh	r3, [r4, #12]
 8002852:	07db      	lsls	r3, r3, #31
 8002854:	d506      	bpl.n	8002864 <__swbuf_r+0x64>
 8002856:	2e0a      	cmp	r6, #10
 8002858:	d104      	bne.n	8002864 <__swbuf_r+0x64>
 800285a:	4621      	mov	r1, r4
 800285c:	4628      	mov	r0, r5
 800285e:	f7ff ffa7 	bl	80027b0 <_fflush_r>
 8002862:	b938      	cbnz	r0, 8002874 <__swbuf_r+0x74>
 8002864:	4638      	mov	r0, r7
 8002866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002868:	4621      	mov	r1, r4
 800286a:	4628      	mov	r0, r5
 800286c:	f000 f806 	bl	800287c <__swsetup_r>
 8002870:	2800      	cmp	r0, #0
 8002872:	d0d5      	beq.n	8002820 <__swbuf_r+0x20>
 8002874:	f04f 37ff 	mov.w	r7, #4294967295
 8002878:	e7f4      	b.n	8002864 <__swbuf_r+0x64>
	...

0800287c <__swsetup_r>:
 800287c:	b538      	push	{r3, r4, r5, lr}
 800287e:	4b2a      	ldr	r3, [pc, #168]	; (8002928 <__swsetup_r+0xac>)
 8002880:	4605      	mov	r5, r0
 8002882:	6818      	ldr	r0, [r3, #0]
 8002884:	460c      	mov	r4, r1
 8002886:	b118      	cbz	r0, 8002890 <__swsetup_r+0x14>
 8002888:	6a03      	ldr	r3, [r0, #32]
 800288a:	b90b      	cbnz	r3, 8002890 <__swsetup_r+0x14>
 800288c:	f7ff fa36 	bl	8001cfc <__sinit>
 8002890:	89a3      	ldrh	r3, [r4, #12]
 8002892:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002896:	0718      	lsls	r0, r3, #28
 8002898:	d422      	bmi.n	80028e0 <__swsetup_r+0x64>
 800289a:	06d9      	lsls	r1, r3, #27
 800289c:	d407      	bmi.n	80028ae <__swsetup_r+0x32>
 800289e:	2309      	movs	r3, #9
 80028a0:	602b      	str	r3, [r5, #0]
 80028a2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80028a6:	81a3      	strh	r3, [r4, #12]
 80028a8:	f04f 30ff 	mov.w	r0, #4294967295
 80028ac:	e034      	b.n	8002918 <__swsetup_r+0x9c>
 80028ae:	0758      	lsls	r0, r3, #29
 80028b0:	d512      	bpl.n	80028d8 <__swsetup_r+0x5c>
 80028b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80028b4:	b141      	cbz	r1, 80028c8 <__swsetup_r+0x4c>
 80028b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80028ba:	4299      	cmp	r1, r3
 80028bc:	d002      	beq.n	80028c4 <__swsetup_r+0x48>
 80028be:	4628      	mov	r0, r5
 80028c0:	f7ff fb24 	bl	8001f0c <_free_r>
 80028c4:	2300      	movs	r3, #0
 80028c6:	6363      	str	r3, [r4, #52]	; 0x34
 80028c8:	89a3      	ldrh	r3, [r4, #12]
 80028ca:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80028ce:	81a3      	strh	r3, [r4, #12]
 80028d0:	2300      	movs	r3, #0
 80028d2:	6063      	str	r3, [r4, #4]
 80028d4:	6923      	ldr	r3, [r4, #16]
 80028d6:	6023      	str	r3, [r4, #0]
 80028d8:	89a3      	ldrh	r3, [r4, #12]
 80028da:	f043 0308 	orr.w	r3, r3, #8
 80028de:	81a3      	strh	r3, [r4, #12]
 80028e0:	6923      	ldr	r3, [r4, #16]
 80028e2:	b94b      	cbnz	r3, 80028f8 <__swsetup_r+0x7c>
 80028e4:	89a3      	ldrh	r3, [r4, #12]
 80028e6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80028ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028ee:	d003      	beq.n	80028f8 <__swsetup_r+0x7c>
 80028f0:	4621      	mov	r1, r4
 80028f2:	4628      	mov	r0, r5
 80028f4:	f000 f850 	bl	8002998 <__smakebuf_r>
 80028f8:	89a0      	ldrh	r0, [r4, #12]
 80028fa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80028fe:	f010 0301 	ands.w	r3, r0, #1
 8002902:	d00a      	beq.n	800291a <__swsetup_r+0x9e>
 8002904:	2300      	movs	r3, #0
 8002906:	60a3      	str	r3, [r4, #8]
 8002908:	6963      	ldr	r3, [r4, #20]
 800290a:	425b      	negs	r3, r3
 800290c:	61a3      	str	r3, [r4, #24]
 800290e:	6923      	ldr	r3, [r4, #16]
 8002910:	b943      	cbnz	r3, 8002924 <__swsetup_r+0xa8>
 8002912:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002916:	d1c4      	bne.n	80028a2 <__swsetup_r+0x26>
 8002918:	bd38      	pop	{r3, r4, r5, pc}
 800291a:	0781      	lsls	r1, r0, #30
 800291c:	bf58      	it	pl
 800291e:	6963      	ldrpl	r3, [r4, #20]
 8002920:	60a3      	str	r3, [r4, #8]
 8002922:	e7f4      	b.n	800290e <__swsetup_r+0x92>
 8002924:	2000      	movs	r0, #0
 8002926:	e7f7      	b.n	8002918 <__swsetup_r+0x9c>
 8002928:	20000064 	.word	0x20000064

0800292c <_sbrk_r>:
 800292c:	b538      	push	{r3, r4, r5, lr}
 800292e:	4d06      	ldr	r5, [pc, #24]	; (8002948 <_sbrk_r+0x1c>)
 8002930:	2300      	movs	r3, #0
 8002932:	4604      	mov	r4, r0
 8002934:	4608      	mov	r0, r1
 8002936:	602b      	str	r3, [r5, #0]
 8002938:	f7fe f828 	bl	800098c <_sbrk>
 800293c:	1c43      	adds	r3, r0, #1
 800293e:	d102      	bne.n	8002946 <_sbrk_r+0x1a>
 8002940:	682b      	ldr	r3, [r5, #0]
 8002942:	b103      	cbz	r3, 8002946 <_sbrk_r+0x1a>
 8002944:	6023      	str	r3, [r4, #0]
 8002946:	bd38      	pop	{r3, r4, r5, pc}
 8002948:	20000210 	.word	0x20000210

0800294c <__swhatbuf_r>:
 800294c:	b570      	push	{r4, r5, r6, lr}
 800294e:	460c      	mov	r4, r1
 8002950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002954:	2900      	cmp	r1, #0
 8002956:	b096      	sub	sp, #88	; 0x58
 8002958:	4615      	mov	r5, r2
 800295a:	461e      	mov	r6, r3
 800295c:	da0d      	bge.n	800297a <__swhatbuf_r+0x2e>
 800295e:	89a3      	ldrh	r3, [r4, #12]
 8002960:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002964:	f04f 0100 	mov.w	r1, #0
 8002968:	bf0c      	ite	eq
 800296a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800296e:	2340      	movne	r3, #64	; 0x40
 8002970:	2000      	movs	r0, #0
 8002972:	6031      	str	r1, [r6, #0]
 8002974:	602b      	str	r3, [r5, #0]
 8002976:	b016      	add	sp, #88	; 0x58
 8002978:	bd70      	pop	{r4, r5, r6, pc}
 800297a:	466a      	mov	r2, sp
 800297c:	f000 f848 	bl	8002a10 <_fstat_r>
 8002980:	2800      	cmp	r0, #0
 8002982:	dbec      	blt.n	800295e <__swhatbuf_r+0x12>
 8002984:	9901      	ldr	r1, [sp, #4]
 8002986:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800298a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800298e:	4259      	negs	r1, r3
 8002990:	4159      	adcs	r1, r3
 8002992:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002996:	e7eb      	b.n	8002970 <__swhatbuf_r+0x24>

08002998 <__smakebuf_r>:
 8002998:	898b      	ldrh	r3, [r1, #12]
 800299a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800299c:	079d      	lsls	r5, r3, #30
 800299e:	4606      	mov	r6, r0
 80029a0:	460c      	mov	r4, r1
 80029a2:	d507      	bpl.n	80029b4 <__smakebuf_r+0x1c>
 80029a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80029a8:	6023      	str	r3, [r4, #0]
 80029aa:	6123      	str	r3, [r4, #16]
 80029ac:	2301      	movs	r3, #1
 80029ae:	6163      	str	r3, [r4, #20]
 80029b0:	b002      	add	sp, #8
 80029b2:	bd70      	pop	{r4, r5, r6, pc}
 80029b4:	ab01      	add	r3, sp, #4
 80029b6:	466a      	mov	r2, sp
 80029b8:	f7ff ffc8 	bl	800294c <__swhatbuf_r>
 80029bc:	9900      	ldr	r1, [sp, #0]
 80029be:	4605      	mov	r5, r0
 80029c0:	4630      	mov	r0, r6
 80029c2:	f7ff fb0f 	bl	8001fe4 <_malloc_r>
 80029c6:	b948      	cbnz	r0, 80029dc <__smakebuf_r+0x44>
 80029c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80029cc:	059a      	lsls	r2, r3, #22
 80029ce:	d4ef      	bmi.n	80029b0 <__smakebuf_r+0x18>
 80029d0:	f023 0303 	bic.w	r3, r3, #3
 80029d4:	f043 0302 	orr.w	r3, r3, #2
 80029d8:	81a3      	strh	r3, [r4, #12]
 80029da:	e7e3      	b.n	80029a4 <__smakebuf_r+0xc>
 80029dc:	89a3      	ldrh	r3, [r4, #12]
 80029de:	6020      	str	r0, [r4, #0]
 80029e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029e4:	81a3      	strh	r3, [r4, #12]
 80029e6:	9b00      	ldr	r3, [sp, #0]
 80029e8:	6163      	str	r3, [r4, #20]
 80029ea:	9b01      	ldr	r3, [sp, #4]
 80029ec:	6120      	str	r0, [r4, #16]
 80029ee:	b15b      	cbz	r3, 8002a08 <__smakebuf_r+0x70>
 80029f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80029f4:	4630      	mov	r0, r6
 80029f6:	f000 f81d 	bl	8002a34 <_isatty_r>
 80029fa:	b128      	cbz	r0, 8002a08 <__smakebuf_r+0x70>
 80029fc:	89a3      	ldrh	r3, [r4, #12]
 80029fe:	f023 0303 	bic.w	r3, r3, #3
 8002a02:	f043 0301 	orr.w	r3, r3, #1
 8002a06:	81a3      	strh	r3, [r4, #12]
 8002a08:	89a3      	ldrh	r3, [r4, #12]
 8002a0a:	431d      	orrs	r5, r3
 8002a0c:	81a5      	strh	r5, [r4, #12]
 8002a0e:	e7cf      	b.n	80029b0 <__smakebuf_r+0x18>

08002a10 <_fstat_r>:
 8002a10:	b538      	push	{r3, r4, r5, lr}
 8002a12:	4d07      	ldr	r5, [pc, #28]	; (8002a30 <_fstat_r+0x20>)
 8002a14:	2300      	movs	r3, #0
 8002a16:	4604      	mov	r4, r0
 8002a18:	4608      	mov	r0, r1
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	602b      	str	r3, [r5, #0]
 8002a1e:	f7fd ff8c 	bl	800093a <_fstat>
 8002a22:	1c43      	adds	r3, r0, #1
 8002a24:	d102      	bne.n	8002a2c <_fstat_r+0x1c>
 8002a26:	682b      	ldr	r3, [r5, #0]
 8002a28:	b103      	cbz	r3, 8002a2c <_fstat_r+0x1c>
 8002a2a:	6023      	str	r3, [r4, #0]
 8002a2c:	bd38      	pop	{r3, r4, r5, pc}
 8002a2e:	bf00      	nop
 8002a30:	20000210 	.word	0x20000210

08002a34 <_isatty_r>:
 8002a34:	b538      	push	{r3, r4, r5, lr}
 8002a36:	4d06      	ldr	r5, [pc, #24]	; (8002a50 <_isatty_r+0x1c>)
 8002a38:	2300      	movs	r3, #0
 8002a3a:	4604      	mov	r4, r0
 8002a3c:	4608      	mov	r0, r1
 8002a3e:	602b      	str	r3, [r5, #0]
 8002a40:	f7fd ff8b 	bl	800095a <_isatty>
 8002a44:	1c43      	adds	r3, r0, #1
 8002a46:	d102      	bne.n	8002a4e <_isatty_r+0x1a>
 8002a48:	682b      	ldr	r3, [r5, #0]
 8002a4a:	b103      	cbz	r3, 8002a4e <_isatty_r+0x1a>
 8002a4c:	6023      	str	r3, [r4, #0]
 8002a4e:	bd38      	pop	{r3, r4, r5, pc}
 8002a50:	20000210 	.word	0x20000210

08002a54 <_init>:
 8002a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a56:	bf00      	nop
 8002a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a5a:	bc08      	pop	{r3}
 8002a5c:	469e      	mov	lr, r3
 8002a5e:	4770      	bx	lr

08002a60 <_fini>:
 8002a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a62:	bf00      	nop
 8002a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a66:	bc08      	pop	{r3}
 8002a68:	469e      	mov	lr, r3
 8002a6a:	4770      	bx	lr
