read_verilog -sv ../top.v
proc
design -save first
design -reset
design -copy-from first top
