

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Thu Oct 23 23:42:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      203|      203|  2.030 us|  2.030 us|  200|  200|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |      201|      201|        12|         10|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    173|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     553|   1101|    -|
|Memory           |        0|    -|      64|     20|    -|
|Multiplexer      |        -|    -|       0|    224|    -|
|Register         |        -|    -|     406|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|    1023|   1518|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U2  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   7|  553| 1101|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                            Module                           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Kvalues_U  |cordiccart2pol_Pipeline_VITIS_LOOP_44_1_Kvalues_ROM_AUTO_1R  |        0|  32|  10|    0|    20|   32|     1|          640|
    |angles_U   |cordiccart2pol_Pipeline_VITIS_LOOP_44_1_angles_ROM_AUTO_1R   |        0|  32|  10|    0|    20|   32|     1|          640|
    +-----------+-------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                                             |        0|  64|  20|    0|    40|   64|     2|         1280|
    +-----------+-------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_fu_188_p2                |         +|   0|  0|  13|           5|           1|
    |and_ln47_fu_253_p2         |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_194_p2        |      icmp|   0|  0|  13|           5|           5|
    |icmp_ln47_1_fu_241_p2      |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln47_fu_235_p2        |      icmp|   0|  0|  15|           8|           2|
    |or_ln47_fu_247_p2          |        or|   0|  0|   2|           1|           1|
    |current_theta_1_fu_259_p3  |    select|   0|  0|  32|           1|          32|
    |current_x_fu_271_p3        |    select|   0|  0|  32|           1|          32|
    |current_y_fu_279_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 173|          47|         109|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  59|         11|    1|         11|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i4_load          |   9|          2|    5|         10|
    |current_theta_15_fu_60            |   9|          2|   32|         64|
    |current_x_17_fu_64                |   9|          2|   32|         64|
    |current_y_19_fu_68                |   9|          2|   32|         64|
    |grp_fu_130_opcode                 |  14|          3|    2|          6|
    |grp_fu_130_p0                     |  14|          3|   32|         96|
    |grp_fu_130_p1                     |  14|          3|   32|         96|
    |grp_fu_134_opcode                 |  14|          3|    2|          6|
    |grp_fu_134_p0                     |  14|          3|   32|         96|
    |grp_fu_134_p1                     |  14|          3|   32|         96|
    |i4_fu_56                          |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 224|         47|  243|        627|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Kvalues_load_reg_338              |  32|   0|   32|          0|
    |and_ln47_reg_370                  |   1|   0|    1|          0|
    |angles_load_reg_344               |  32|   0|   32|          0|
    |ap_CS_fsm                         |  10|   0|   10|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |current_theta_15_fu_60            |  32|   0|   32|          0|
    |current_theta_1_reg_387           |  32|   0|   32|          0|
    |current_x_17_fu_64                |  32|   0|   32|          0|
    |current_x_17_load_reg_356         |  32|   0|   32|          0|
    |current_y_19_fu_68                |  32|   0|   32|          0|
    |current_y_19_load_reg_362         |  32|   0|   32|          0|
    |i4_fu_56                          |   5|   0|    5|          0|
    |icmp_ln44_reg_334                 |   1|   0|    1|          0|
    |icmp_ln44_reg_334_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul1_reg_377                      |  32|   0|   32|          0|
    |mul2_reg_382                      |  32|   0|   32|          0|
    |reg_151                           |  32|   0|   32|          0|
    |reg_155                           |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 406|   0|  406|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|grp_fu_109_p_din0           |  out|   32|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|grp_fu_109_p_din1           |  out|   32|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|grp_fu_109_p_dout0          |   in|   32|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|grp_fu_109_p_ce             |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|grp_fu_114_p_din0           |  out|   32|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|grp_fu_114_p_din1           |  out|   32|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|grp_fu_114_p_opcode         |  out|    5|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|grp_fu_114_p_dout0          |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|grp_fu_114_p_ce             |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_44_1|  return value|
|y_new_5                     |   in|   32|     ap_none|                                  y_new_5|        scalar|
|x_new_5                     |   in|   32|     ap_none|                                  x_new_5|        scalar|
|current_theta               |   in|   32|     ap_none|                            current_theta|        scalar|
|current_theta_2_out         |  out|   32|      ap_vld|                      current_theta_2_out|       pointer|
|current_theta_2_out_ap_vld  |  out|    1|      ap_vld|                      current_theta_2_out|       pointer|
|x_new_6_out                 |  out|   32|      ap_vld|                              x_new_6_out|       pointer|
|x_new_6_out_ap_vld          |  out|    1|      ap_vld|                              x_new_6_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

