<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/kvm/x86_cpu.cc File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_7d4a63de74ade5b71efa0d7754886aba.html">kvm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">x86_cpu.cc File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="x86__cpu_8hh_source.html">cpu/kvm/x86_cpu.hh</a>&quot;</code><br />
<code>#include &lt;linux/kvm.h&gt;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;cerrno&gt;</code><br />
<code>#include &lt;memory&gt;</code><br />
<code>#include &quot;arch/registers.hh&quot;</code><br />
<code>#include &quot;<a class="el" href="cpuid_8hh_source.html">arch/x86/cpuid.hh</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="arch_2x86_2faults_8hh_source.html">arch/x86/faults.hh</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="x86_2interrupts_8hh_source.html">arch/x86/interrupts.hh</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="msr_8hh_source.html">arch/x86/regs/msr.hh</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="x86_2utility_8hh_source.html">arch/x86/utility.hh</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cpu_2kvm_2base_8hh_source.html">cpu/kvm/base.hh</a>&quot;</code><br />
<code>#include &quot;debug/Drain.hh&quot;</code><br />
<code>#include &quot;debug/Kvm.hh&quot;</code><br />
<code>#include &quot;debug/KvmContext.hh&quot;</code><br />
<code>#include &quot;debug/KvmIO.hh&quot;</code><br />
<code>#include &quot;debug/KvmInt.hh&quot;</code><br />
</div>
<p><a href="x86__cpu_8cc_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFXSave.html">FXSave</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a48a07da9eda1a7054027cbbd5701f7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a48a07da9eda1a7054027cbbd5701f7cc">MSR_TSC</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a48a07da9eda1a7054027cbbd5701f7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa249f80ee7382ea304af9e36af7e7b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#aa249f80ee7382ea304af9e36af7e7b36">IO_PCI_CONF_ADDR</a>&#160;&#160;&#160;0xCF8</td></tr>
<tr class="separator:aa249f80ee7382ea304af9e36af7e7b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5242fcbaf586dae287efe4163b97c019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a5242fcbaf586dae287efe4163b97c019">IO_PCI_CONF_DATA_BASE</a>&#160;&#160;&#160;0xCFC</td></tr>
<tr class="separator:a5242fcbaf586dae287efe4163b97c019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab981dfcf0b109de1740a5684d6eed5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#ab981dfcf0b109de1740a5684d6eed5d8">SEG_SYS_TYPE_TSS_AVAILABLE</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ab981dfcf0b109de1740a5684d6eed5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dbae927888360923f7d7dbb529a3668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a7dbae927888360923f7d7dbb529a3668">SEG_SYS_TYPE_TSS_BUSY</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a7dbae927888360923f7d7dbb529a3668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a17e8eb656d44e302e42eaad4ed7d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a4a17e8eb656d44e302e42eaad4ed7d55">SEG_CS_TYPE_ACCESSED</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a4a17e8eb656d44e302e42eaad4ed7d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64546b78e0c66406e0c585251017e97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a64546b78e0c66406e0c585251017e97d">SEG_CS_TYPE_READ_ACCESSED</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a64546b78e0c66406e0c585251017e97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4061bc93950e881300fc67c076eebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a4d4061bc93950e881300fc67c076eebd">SEG_TYPE_BIT_ACCESSED</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a4d4061bc93950e881300fc67c076eebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b70a9e03d3e57124b5ec691a3de8720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a1b70a9e03d3e57124b5ec691a3de8720">FOREACH_IREG</a>()</td></tr>
<tr class="separator:a1b70a9e03d3e57124b5ec691a3de8720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90701ca0a4e8e76a8fe2e712b1435a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#aa90701ca0a4e8e76a8fe2e712b1435a2">FOREACH_SREG</a>()</td></tr>
<tr class="separator:aa90701ca0a4e8e76a8fe2e712b1435a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a356ecb0e240862ff8435fda6237e8cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a356ecb0e240862ff8435fda6237e8cc9">FOREACH_DREG</a>()</td></tr>
<tr class="separator:a356ecb0e240862ff8435fda6237e8cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9687b0de58e7126c4e4bfa5396205bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a9687b0de58e7126c4e4bfa5396205bfe">FOREACH_SEGMENT</a>()</td></tr>
<tr class="separator:a9687b0de58e7126c4e4bfa5396205bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8b16766eca6fa646fa2cc82fbd44cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#ad8b16766eca6fa646fa2cc82fbd44cb7">FOREACH_DTABLE</a>()</td></tr>
<tr class="separator:ad8b16766eca6fa646fa2cc82fbd44cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd661b64526a8ecbee8a9930ebd7b0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(kreg,  mreg)&#160;&#160;&#160;<a class="el" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, regs.kreg)</td></tr>
<tr class="separator:acd661b64526a8ecbee8a9930ebd7b0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0388026cca60eb03b28dec28749123c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a0388026cca60eb03b28dec28749123c7">APPLY_SREG</a>(kreg,  mreg)&#160;&#160;&#160;<a class="el" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, sregs.kreg);</td></tr>
<tr class="separator:a0388026cca60eb03b28dec28749123c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63320c6620c2a08acd1dd9338417ec95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(kreg,  idx)&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#afbf85fdc9a68b6997ea5f91a0c17ec10">dumpKvm</a>(# kreg, sregs.kreg);</td></tr>
<tr class="separator:a63320c6620c2a08acd1dd9338417ec95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8cb1b1518fbda6abb37867aa6b8af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#aba8cb1b1518fbda6abb37867aa6b8af2">APPLY_DTABLE</a>(kreg,  idx)&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#afbf85fdc9a68b6997ea5f91a0c17ec10">dumpKvm</a>(# kreg, sregs.kreg);</td></tr>
<tr class="separator:aba8cb1b1518fbda6abb37867aa6b8af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd661b64526a8ecbee8a9930ebd7b0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(kreg,  mreg)&#160;&#160;&#160;regs.kreg = tc-&gt;readIntReg(mreg)</td></tr>
<tr class="separator:acd661b64526a8ecbee8a9930ebd7b0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0388026cca60eb03b28dec28749123c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a0388026cca60eb03b28dec28749123c7">APPLY_SREG</a>(kreg,  mreg)&#160;&#160;&#160;sregs.kreg = tc-&gt;readMiscRegNoEffect(mreg)</td></tr>
<tr class="separator:a0388026cca60eb03b28dec28749123c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63320c6620c2a08acd1dd9338417ec95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(kreg,  idx)&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#a05127157d55aca2814725c2e283a2d19">setKvmSegmentReg</a>(tc, sregs.kreg, idx)</td></tr>
<tr class="separator:a63320c6620c2a08acd1dd9338417ec95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8cb1b1518fbda6abb37867aa6b8af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#aba8cb1b1518fbda6abb37867aa6b8af2">APPLY_DTABLE</a>(kreg,  idx)&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#a51d8093baee27ba8789bb1af7af824a2">setKvmDTableReg</a>(tc, sregs.kreg, idx)</td></tr>
<tr class="separator:aba8cb1b1518fbda6abb37867aa6b8af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63320c6620c2a08acd1dd9338417ec95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(kreg,  idx)&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#a7174d4d5d8e57f423f727d67beaa463d">checkSeg</a>(# kreg, idx + MISCREG_SEG_SEL_BASE, sregs.kreg, sregs)</td></tr>
<tr class="separator:a63320c6620c2a08acd1dd9338417ec95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd661b64526a8ecbee8a9930ebd7b0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#acd661b64526a8ecbee8a9930ebd7b0be">APPLY_IREG</a>(kreg,  mreg)&#160;&#160;&#160;tc-&gt;setIntReg(mreg, regs.kreg)</td></tr>
<tr class="separator:acd661b64526a8ecbee8a9930ebd7b0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0388026cca60eb03b28dec28749123c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a0388026cca60eb03b28dec28749123c7">APPLY_SREG</a>(kreg,  mreg)&#160;&#160;&#160;tc-&gt;setMiscRegNoEffect(mreg, sregs.kreg)</td></tr>
<tr class="separator:a0388026cca60eb03b28dec28749123c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63320c6620c2a08acd1dd9338417ec95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a63320c6620c2a08acd1dd9338417ec95">APPLY_SEGMENT</a>(kreg,  idx)&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#ada916424bb12b00a7176788153a7a2f4">setContextSegment</a>(tc, sregs.kreg, idx)</td></tr>
<tr class="separator:a63320c6620c2a08acd1dd9338417ec95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8cb1b1518fbda6abb37867aa6b8af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#aba8cb1b1518fbda6abb37867aa6b8af2">APPLY_DTABLE</a>(kreg,  idx)&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#ada916424bb12b00a7176788153a7a2f4">setContextSegment</a>(tc, sregs.kreg, idx)</td></tr>
<tr class="separator:aba8cb1b1518fbda6abb37867aa6b8af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a4d7c66991f8604e79b58f14f7a1d6306"><td class="memTemplParams" colspan="2">template&lt;typename STRUCT , typename ENTRY &gt; </td></tr>
<tr class="memitem:a4d7c66991f8604e79b58f14f7a1d6306"><td class="memTemplItemLeft" align="right" valign="top">static STRUCT *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a4d7c66991f8604e79b58f14f7a1d6306">newVarStruct</a> (size_t entries)</td></tr>
<tr class="separator:a4d7c66991f8604e79b58f14f7a1d6306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac071f56204bac6717fe834e758908929"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a> (const struct kvm_regs &amp;regs)</td></tr>
<tr class="separator:ac071f56204bac6717fe834e758908929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ec3b8549e1f3e742423b0ec38bb9de"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a74ec3b8549e1f3e742423b0ec38bb9de">dumpKvm</a> (const char *reg_name, const struct kvm_segment &amp;seg)</td></tr>
<tr class="separator:a74ec3b8549e1f3e742423b0ec38bb9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fa7ec6c7399ac8aa29df5e7bfa9efc"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a69fa7ec6c7399ac8aa29df5e7bfa9efc">dumpKvm</a> (const char *reg_name, const struct kvm_dtable &amp;dtable)</td></tr>
<tr class="separator:a69fa7ec6c7399ac8aa29df5e7bfa9efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36910f19c3862f43565434410f6d211b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a36910f19c3862f43565434410f6d211b">dumpKvm</a> (const struct kvm_sregs &amp;sregs)</td></tr>
<tr class="separator:a36910f19c3862f43565434410f6d211b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf41008a4447459acb9f919d51a2805b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#adf41008a4447459acb9f919d51a2805b">dumpFpuSpec</a> (const struct <a class="el" href="structFXSave.html">FXSave</a> &amp;xs)</td></tr>
<tr class="separator:adf41008a4447459acb9f919d51a2805b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c7b9de0f3bb8c466dd0b8d4fb3567b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a66c7b9de0f3bb8c466dd0b8d4fb3567b">dumpFpuSpec</a> (const struct kvm_fpu &amp;fpu)</td></tr>
<tr class="separator:a66c7b9de0f3bb8c466dd0b8d4fb3567b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4029d97a751adf09992b4b1688fca84b"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a4029d97a751adf09992b4b1688fca84b"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a4029d97a751adf09992b4b1688fca84b">dumpFpuCommon</a> (const T &amp;fpu)</td></tr>
<tr class="separator:a4029d97a751adf09992b4b1688fca84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97136c2e8a5ac2deba6e38795d3b5053"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a97136c2e8a5ac2deba6e38795d3b5053">dumpKvm</a> (const struct kvm_fpu &amp;fpu)</td></tr>
<tr class="separator:a97136c2e8a5ac2deba6e38795d3b5053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865009cd8e167f82ccbd8cdca9eb143c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a865009cd8e167f82ccbd8cdca9eb143c">dumpKvm</a> (const struct kvm_xsave &amp;xsave)</td></tr>
<tr class="separator:a865009cd8e167f82ccbd8cdca9eb143c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1337a353229bd0870744e1043623ff4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#ae1337a353229bd0870744e1043623ff4">dumpKvm</a> (const struct kvm_msrs &amp;msrs)</td></tr>
<tr class="separator:ae1337a353229bd0870744e1043623ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af915161a847a8b42b652e6196c97d13f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#af915161a847a8b42b652e6196c97d13f">dumpKvm</a> (const struct kvm_xcrs &amp;regs)</td></tr>
<tr class="separator:af915161a847a8b42b652e6196c97d13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf85fdc9a68b6997ea5f91a0c17ec10"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#afbf85fdc9a68b6997ea5f91a0c17ec10">dumpKvm</a> (const struct kvm_vcpu_events &amp;events)</td></tr>
<tr class="separator:afbf85fdc9a68b6997ea5f91a0c17ec10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897edaa2f5ac7a67d3897d65908e8522"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a897edaa2f5ac7a67d3897d65908e8522">isCanonicalAddress</a> (uint64_t <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</td></tr>
<tr class="separator:a897edaa2f5ac7a67d3897d65908e8522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7174d4d5d8e57f423f727d67beaa463d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a7174d4d5d8e57f423f727d67beaa463d">checkSeg</a> (const char *<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>, const int idx, const struct kvm_segment &amp;seg, struct kvm_sregs sregs)</td></tr>
<tr class="separator:a7174d4d5d8e57f423f727d67beaa463d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05127157d55aca2814725c2e283a2d19"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a05127157d55aca2814725c2e283a2d19">setKvmSegmentReg</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, struct kvm_segment &amp;kvm_seg, const int index)</td></tr>
<tr class="separator:a05127157d55aca2814725c2e283a2d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d8093baee27ba8789bb1af7af824a2"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a51d8093baee27ba8789bb1af7af824a2">setKvmDTableReg</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, struct kvm_dtable &amp;kvm_dtable, const int index)</td></tr>
<tr class="separator:a51d8093baee27ba8789bb1af7af824a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd1c17ee1639164887df8dae4a46861"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a> (struct kvm_segment &amp;seg)</td></tr>
<tr class="separator:a0dd1c17ee1639164887df8dae4a46861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff77eeeeb2117a40ab232d9cf134530"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:a9ff77eeeeb2117a40ab232d9cf134530"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a9ff77eeeeb2117a40ab232d9cf134530">updateKvmStateFPUCommon</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, T &amp;fpu)</td></tr>
<tr class="separator:a9ff77eeeeb2117a40ab232d9cf134530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c05cceb7cdce6304fb8ebe174bf300"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a95c05cceb7cdce6304fb8ebe174bf300">setContextSegment</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, const struct kvm_segment &amp;kvm_seg, const int index)</td></tr>
<tr class="separator:a95c05cceb7cdce6304fb8ebe174bf300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada916424bb12b00a7176788153a7a2f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#ada916424bb12b00a7176788153a7a2f4">setContextSegment</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, const struct kvm_dtable &amp;kvm_dtable, const int index)</td></tr>
<tr class="separator:ada916424bb12b00a7176788153a7a2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef738411dd04ee04e0dd34b256cd3c15"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:aef738411dd04ee04e0dd34b256cd3c15"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#aef738411dd04ee04e0dd34b256cd3c15">updateThreadContextFPUCommon</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, const T &amp;fpu)</td></tr>
<tr class="separator:aef738411dd04ee04e0dd34b256cd3c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e529a8d690941d970b53028ee411ec2"><td class="memItemLeft" align="right" valign="top">static struct kvm_cpuid_entry2&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a8e529a8d690941d970b53028ee411ec2">makeKvmCpuid</a> (uint32_t function, uint32_t index, <a class="el" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> &amp;result)</td></tr>
<tr class="separator:a8e529a8d690941d970b53028ee411ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a71c71aceb8fa2a663f6ac608a6df0b08"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structFXSave.html">FXSave</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__cpu_8cc.html#a71c71aceb8fa2a663f6ac608a6df0b08">M5_ATTR_PACKED</a></td></tr>
<tr class="separator:a71c71aceb8fa2a663f6ac608a6df0b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aba8cb1b1518fbda6abb37867aa6b8af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8cb1b1518fbda6abb37867aa6b8af2">&#9670;&nbsp;</a></span>APPLY_DTABLE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_DTABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#afbf85fdc9a68b6997ea5f91a0c17ec10">dumpKvm</a>(# kreg, sregs.kreg);</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba8cb1b1518fbda6abb37867aa6b8af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8cb1b1518fbda6abb37867aa6b8af2">&#9670;&nbsp;</a></span>APPLY_DTABLE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_DTABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#a51d8093baee27ba8789bb1af7af824a2">setKvmDTableReg</a>(tc, sregs.kreg, idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba8cb1b1518fbda6abb37867aa6b8af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8cb1b1518fbda6abb37867aa6b8af2">&#9670;&nbsp;</a></span>APPLY_DTABLE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_DTABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#ada916424bb12b00a7176788153a7a2f4">setContextSegment</a>(tc, sregs.kreg, idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd661b64526a8ecbee8a9930ebd7b0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd661b64526a8ecbee8a9930ebd7b0be">&#9670;&nbsp;</a></span>APPLY_IREG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_IREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mreg&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, regs.kreg)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd661b64526a8ecbee8a9930ebd7b0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd661b64526a8ecbee8a9930ebd7b0be">&#9670;&nbsp;</a></span>APPLY_IREG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_IREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mreg&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;regs.kreg = tc-&gt;readIntReg(mreg)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd661b64526a8ecbee8a9930ebd7b0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd661b64526a8ecbee8a9930ebd7b0be">&#9670;&nbsp;</a></span>APPLY_IREG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_IREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mreg&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;tc-&gt;setIntReg(mreg, regs.kreg)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63320c6620c2a08acd1dd9338417ec95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63320c6620c2a08acd1dd9338417ec95">&#9670;&nbsp;</a></span>APPLY_SEGMENT <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SEGMENT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#afbf85fdc9a68b6997ea5f91a0c17ec10">dumpKvm</a>(# kreg, sregs.kreg);</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63320c6620c2a08acd1dd9338417ec95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63320c6620c2a08acd1dd9338417ec95">&#9670;&nbsp;</a></span>APPLY_SEGMENT <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SEGMENT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#a05127157d55aca2814725c2e283a2d19">setKvmSegmentReg</a>(tc, sregs.kreg, idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63320c6620c2a08acd1dd9338417ec95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63320c6620c2a08acd1dd9338417ec95">&#9670;&nbsp;</a></span>APPLY_SEGMENT <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SEGMENT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#a7174d4d5d8e57f423f727d67beaa463d">checkSeg</a>(# kreg, idx + MISCREG_SEG_SEL_BASE, sregs.kreg, sregs)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63320c6620c2a08acd1dd9338417ec95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63320c6620c2a08acd1dd9338417ec95">&#9670;&nbsp;</a></span>APPLY_SEGMENT <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SEGMENT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="x86__cpu_8cc.html#ada916424bb12b00a7176788153a7a2f4">setContextSegment</a>(tc, sregs.kreg, idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0388026cca60eb03b28dec28749123c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0388026cca60eb03b28dec28749123c7">&#9670;&nbsp;</a></span>APPLY_SREG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mreg&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, sregs.kreg);</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0388026cca60eb03b28dec28749123c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0388026cca60eb03b28dec28749123c7">&#9670;&nbsp;</a></span>APPLY_SREG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mreg&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;sregs.kreg = tc-&gt;readMiscRegNoEffect(mreg)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0388026cca60eb03b28dec28749123c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0388026cca60eb03b28dec28749123c7">&#9670;&nbsp;</a></span>APPLY_SREG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APPLY_SREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">kreg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mreg&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;tc-&gt;setMiscRegNoEffect(mreg, sregs.kreg)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a356ecb0e240862ff8435fda6237e8cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a356ecb0e240862ff8435fda6237e8cc9">&#9670;&nbsp;</a></span>FOREACH_DREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FOREACH_DREG</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                        \</div><div class="line">        APPLY_DREG(db[0], <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795">MISCREG_DR0</a>);         \</div><div class="line">        APPLY_DREG(db[1], <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e">MISCREG_DR1</a>);         \</div><div class="line">        APPLY_DREG(db[2], <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d">MISCREG_DR2</a>);         \</div><div class="line">        APPLY_DREG(db[3], <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3">MISCREG_DR3</a>);         \</div><div class="line">        APPLY_DREG(dr6, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0">MISCREG_DR6</a>);           \</div><div class="line">        APPLY_DREG(dr7, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726">MISCREG_DR7</a>);           \</div><div class="line">    } <span class="keywordflow">while</span> (0)</div><div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726">X86ISA::MISCREG_DR7</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00133">misc.hh:133</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3">X86ISA::MISCREG_DR3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00129">misc.hh:129</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e">X86ISA::MISCREG_DR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00127">misc.hh:127</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0">X86ISA::MISCREG_DR6</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00132">misc.hh:132</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d">X86ISA::MISCREG_DR2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00128">misc.hh:128</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795">X86ISA::MISCREG_DR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00126">misc.hh:126</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00137">137</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00205">dumpKvm()</a>.</p>

</div>
</div>
<a id="ad8b16766eca6fa646fa2cc82fbd44cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8b16766eca6fa646fa2cc82fbd44cb7">&#9670;&nbsp;</a></span>FOREACH_DTABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FOREACH_DTABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                        \</div><div class="line">        APPLY_DTABLE(gdt, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faff64ab471e0b0dcb390c1dca8d77a82e">MISCREG_TSG</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);  \</div><div class="line">        APPLY_DTABLE(idt, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0cee3be6730369447fde6e4c402fbc8f">MISCREG_IDTR</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>); \</div><div class="line">    } <span class="keywordflow">while</span> (0)</div><div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">X86ISA::MISCREG_SEG_SEL_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00297">misc.hh:297</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa0cee3be6730369447fde6e4c402fbc8f"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0cee3be6730369447fde6e4c402fbc8f">X86ISA::MISCREG_IDTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00310">misc.hh:310</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faff64ab471e0b0dcb390c1dca8d77a82e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faff64ab471e0b0dcb390c1dca8d77a82e">X86ISA::MISCREG_TSG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00306">misc.hh:306</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00159">159</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00205">dumpKvm()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00757">X86KvmCPU::updateKvmStateSRegs()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01028">X86KvmCPU::updateThreadContextSRegs()</a>.</p>

</div>
</div>
<a id="a1b70a9e03d3e57124b5ec691a3de8720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b70a9e03d3e57124b5ec691a3de8720">&#9670;&nbsp;</a></span>FOREACH_IREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FOREACH_IREG</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                        \</div><div class="line">        APPLY_IREG(rax, INTREG_RAX);            \</div><div class="line">        APPLY_IREG(rbx, INTREG_RBX);            \</div><div class="line">        APPLY_IREG(rcx, INTREG_RCX);            \</div><div class="line">        APPLY_IREG(rdx, INTREG_RDX);            \</div><div class="line">        APPLY_IREG(rsi, INTREG_RSI);            \</div><div class="line">        APPLY_IREG(rdi, INTREG_RDI);            \</div><div class="line">        APPLY_IREG(rsp, INTREG_RSP);            \</div><div class="line">        APPLY_IREG(rbp, INTREG_RBP);            \</div><div class="line">        APPLY_IREG(r8, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">INTREG_R8</a>);              \</div><div class="line">        APPLY_IREG(r9, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">INTREG_R9</a>);              \</div><div class="line">        APPLY_IREG(r10, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42">INTREG_R10</a>);            \</div><div class="line">        APPLY_IREG(r11, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1">INTREG_R11</a>);            \</div><div class="line">        APPLY_IREG(r12, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">INTREG_R12</a>);            \</div><div class="line">        APPLY_IREG(r13, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072">INTREG_R13</a>);            \</div><div class="line">        APPLY_IREG(r14, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3">INTREG_R14</a>);            \</div><div class="line">        APPLY_IREG(r15, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa65067348a53e65a155ca20d07fd6ef40">INTREG_R15</a>);            \</div><div class="line">    } <span class="keywordflow">while</span> (0)</div><div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fac775e2c9b04247028c487f7a1c17dcf7">ArmISA::INTREG_R9</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00065">intregs.hh:65</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0f08e8c1819f191e46de90d44365e072">ArmISA::INTREG_R13</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00069">intregs.hh:69</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fad10819b6bd885a49f7137cf51757b538">ArmISA::INTREG_R8</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00064">intregs.hh:64</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa30d0654f15d5bc84f2c3bf5c86cacbe3">ArmISA::INTREG_R14</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00071">intregs.hh:71</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa0804f8af4744d137a629e639236cbb42">ArmISA::INTREG_R10</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00066">intregs.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faa87fdb5d229712c6bccdf7760a80df25">ArmISA::INTREG_R12</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00068">intregs.hh:68</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa65067348a53e65a155ca20d07fd6ef40"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa65067348a53e65a155ca20d07fd6ef40">ArmISA::INTREG_R15</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00073">intregs.hh:73</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa3df97295c35e7422970c64a3425976c1">ArmISA::INTREG_R11</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00067">intregs.hh:67</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00106">106</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00172">dumpKvm()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00690">X86KvmCPU::updateKvmStateRegs()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00974">X86KvmCPU::updateThreadContextRegs()</a>.</p>

</div>
</div>
<a id="a9687b0de58e7126c4e4bfa5396205bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9687b0de58e7126c4e4bfa5396205bfe">&#9670;&nbsp;</a></span>FOREACH_SEGMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FOREACH_SEGMENT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                        \</div><div class="line">        APPLY_SEGMENT(cs, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \</div><div class="line">        APPLY_SEGMENT(<a class="code" href="namespaceMipsISA.html#af759a62a7aa431017a1a62fc14f4e14b">ds</a>, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \</div><div class="line">        APPLY_SEGMENT(<a class="code" href="namespaceMipsISA.html#a305ea1c0b2b2915dc3da18ba67e6280e">es</a>, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \</div><div class="line">        APPLY_SEGMENT(<a class="code" href="namespaceRiscvISA.html#a8df0eeb8633ef4628f83d07d67e8c603">fs</a>, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \</div><div class="line">        APPLY_SEGMENT(<a class="code" href="namespaceMipsISA.html#a97c7cde062332e426a2ba3e6e4ef4279">gs</a>, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \</div><div class="line">        APPLY_SEGMENT(<a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \</div><div class="line">        APPLY_SEGMENT(tr, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>);   \</div><div class="line">        APPLY_SEGMENT(ldt, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a> - <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">MISCREG_SEG_SEL_BASE</a>); \</div><div class="line">    } <span class="keywordflow">while</span> (0)</div><div class="ttc" id="namespaceMipsISA_html_a97c7cde062332e426a2ba3e6e4ef4279"><div class="ttname"><a href="namespaceMipsISA.html#a97c7cde062332e426a2ba3e6e4ef4279">MipsISA::gs</a></div><div class="ttdeci">Bitfield&lt; 28 &gt; gs</div><div class="ttdef"><b>Definition:</b> <a href="mt__constants_8hh_source.html#l00051">mt_constants.hh:51</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">X86ISA::MISCREG_CS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00299">misc.hh:299</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">X86ISA::MISCREG_TSL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00305">misc.hh:305</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">X86ISA::MISCREG_FS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00302">misc.hh:302</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa234be28628736265b15b45d8248a9ef5">X86ISA::MISCREG_SEG_SEL_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00297">misc.hh:297</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a305ea1c0b2b2915dc3da18ba67e6280e"><div class="ttname"><a href="namespaceMipsISA.html#a305ea1c0b2b2915dc3da18ba67e6280e">MipsISA::es</a></div><div class="ttdeci">Bitfield&lt; 27 &gt; es</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00312">pra_constants.hh:312</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">X86ISA::MISCREG_TR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00309">misc.hh:309</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a8df0eeb8633ef4628f83d07d67e8c603"><div class="ttname"><a href="namespaceRiscvISA.html#a8df0eeb8633ef4628f83d07d67e8c603">RiscvISA::fs</a></div><div class="ttdeci">Bitfield&lt; 14, 13 &gt; fs</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00620">registers.hh:620</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">X86ISA::MISCREG_ES</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00298">misc.hh:298</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab1b18e0fb80cdb5c2246e2ebcfb325db"><div class="ttname"><a href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ArmISA::ss</a></div><div class="ttdeci">Bitfield&lt; 21 &gt; ss</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00059">miscregs_types.hh:59</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">X86ISA::MISCREG_SS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00300">misc.hh:300</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">X86ISA::MISCREG_DS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00301">misc.hh:301</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">X86ISA::MISCREG_GS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00303">misc.hh:303</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_af759a62a7aa431017a1a62fc14f4e14b"><div class="ttname"><a href="namespaceMipsISA.html#af759a62a7aa431017a1a62fc14f4e14b">MipsISA::ds</a></div><div class="ttdeci">Bitfield&lt; 15, 13 &gt; ds</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00237">pra_constants.hh:237</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00147">147</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00205">dumpKvm()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00757">X86KvmCPU::updateKvmStateSRegs()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01028">X86KvmCPU::updateThreadContextSRegs()</a>.</p>

</div>
</div>
<a id="aa90701ca0a4e8e76a8fe2e712b1435a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90701ca0a4e8e76a8fe2e712b1435a2">&#9670;&nbsp;</a></span>FOREACH_SREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FOREACH_SREG</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                \</div><div class="line">        APPLY_SREG(cr0, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>);                   \</div><div class="line">        APPLY_SREG(cr2, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">MISCREG_CR2</a>);                   \</div><div class="line">        APPLY_SREG(cr3, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">MISCREG_CR3</a>);                   \</div><div class="line">        APPLY_SREG(cr4, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a>);                   \</div><div class="line">        APPLY_SREG(cr8, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>);                   \</div><div class="line">        APPLY_SREG(efer, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>);                 \</div><div class="line">        APPLY_SREG(apic_base, <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>);       \</div><div class="line">    } <span class="keywordflow">while</span> (0)</div><div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">X86ISA::MISCREG_CR8</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00115">misc.hh:115</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">X86ISA::MISCREG_CR2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00109">misc.hh:109</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">X86ISA::MISCREG_CR4</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00111">misc.hh:111</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">X86ISA::MISCREG_EFER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00247">misc.hh:247</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">X86ISA::MISCREG_APIC_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00395">misc.hh:395</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">X86ISA::MISCREG_CR3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00110">misc.hh:110</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">X86ISA::MISCREG_CR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00107">misc.hh:107</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00126">126</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00205">dumpKvm()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00757">X86KvmCPU::updateKvmStateSRegs()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01028">X86KvmCPU::updateThreadContextSRegs()</a>.</p>

</div>
</div>
<a id="aa249f80ee7382ea304af9e36af7e7b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa249f80ee7382ea304af9e36af7e7b36">&#9670;&nbsp;</a></span>IO_PCI_CONF_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_PCI_CONF_ADDR&#160;&#160;&#160;0xCF8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00056">56</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l01309">X86KvmCPU::handleKvmExitIO()</a>.</p>

</div>
</div>
<a id="a5242fcbaf586dae287efe4163b97c019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5242fcbaf586dae287efe4163b97c019">&#9670;&nbsp;</a></span>IO_PCI_CONF_DATA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_PCI_CONF_DATA_BASE&#160;&#160;&#160;0xCFC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00057">57</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l01309">X86KvmCPU::handleKvmExitIO()</a>.</p>

</div>
</div>
<a id="a48a07da9eda1a7054027cbbd5701f7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a07da9eda1a7054027cbbd5701f7cc">&#9670;&nbsp;</a></span>MSR_TSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_TSC&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00054">54</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l01278">X86KvmCPU::getHostCycles()</a>.</p>

</div>
</div>
<a id="a4a17e8eb656d44e302e42eaad4ed7d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a17e8eb656d44e302e42eaad4ed7d55">&#9670;&nbsp;</a></span>SEG_CS_TYPE_ACCESSED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEG_CS_TYPE_ACCESSED&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00065">65</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00757">X86KvmCPU::updateKvmStateSRegs()</a>.</p>

</div>
</div>
<a id="a64546b78e0c66406e0c585251017e97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64546b78e0c66406e0c585251017e97d">&#9670;&nbsp;</a></span>SEG_CS_TYPE_READ_ACCESSED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEG_CS_TYPE_READ_ACCESSED&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00067">67</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00757">X86KvmCPU::updateKvmStateSRegs()</a>.</p>

</div>
</div>
<a id="ab981dfcf0b109de1740a5684d6eed5d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab981dfcf0b109de1740a5684d6eed5d8">&#9670;&nbsp;</a></span>SEG_SYS_TYPE_TSS_AVAILABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEG_SYS_TYPE_TSS_AVAILABLE&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00060">60</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00757">X86KvmCPU::updateKvmStateSRegs()</a>.</p>

</div>
</div>
<a id="a7dbae927888360923f7d7dbb529a3668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dbae927888360923f7d7dbb529a3668">&#9670;&nbsp;</a></span>SEG_SYS_TYPE_TSS_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEG_SYS_TYPE_TSS_BUSY&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00062">62</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00757">X86KvmCPU::updateKvmStateSRegs()</a>.</p>

</div>
</div>
<a id="a4d4061bc93950e881300fc67c076eebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4061bc93950e881300fc67c076eebd">&#9670;&nbsp;</a></span>SEG_TYPE_BIT_ACCESSED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEG_TYPE_BIT_ACCESSED&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00071">71</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00745">forceSegAccessed()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a7174d4d5d8e57f423f727d67beaa463d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7174d4d5d8e57f423f727d67beaa463d">&#9670;&nbsp;</a></span>checkSeg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void checkSeg </td>
          <td>(</td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct kvm_segment &amp;&#160;</td>
          <td class="paramname"><em>seg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct kvm_sregs&#160;</td>
          <td class="paramname"><em>sregs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00383">383</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="x86__cpu_8cc_source.html#l00372">isCanonicalAddress()</a>, <a class="el" href="compiler_8hh_source.html#l00086">M5_FALLTHROUGH</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00299">X86ISA::MISCREG_CS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00301">X86ISA::MISCREG_DS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00298">X86ISA::MISCREG_ES</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00302">X86ISA::MISCREG_FS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00303">X86ISA::MISCREG_GS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00300">X86ISA::MISCREG_SS</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00309">X86ISA::MISCREG_TR</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00305">X86ISA::MISCREG_TSL</a>, and <a class="el" href="logging_8hh_source.html#l00212">warn</a>.</p>

</div>
</div>
<a id="a4029d97a751adf09992b4b1688fca84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4029d97a751adf09992b4b1688fca84b">&#9670;&nbsp;</a></span>dumpFpuCommon()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpFpuCommon </td>
          <td>(</td>
          <td class="paramtype">const T &amp;&#160;</td>
          <td class="paramname"><em>fpu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00262">262</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00099">X86ISA::BusyBit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00095">X86ISA::CC0Bit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00096">X86ISA::CC1Bit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00097">X86ISA::CC2Bit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00098">X86ISA::CC3Bit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00086">X86ISA::DEBit</a>, <a class="el" href="x86__cpu_8cc_source.html#l00246">dumpFpuSpec()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00094">X86ISA::ErrSummaryBit</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00085">X86ISA::IEBit</a>, <a class="el" href="logging_8hh_source.html#l00213">inform</a>, <a class="el" href="miscregs__types_8hh_source.html#l00057">ArmISA::j</a>, <a class="el" href="x86_2utility_8cc_source.html#l00355">X86ISA::loadFloat80()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00088">X86ISA::OEBit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00090">X86ISA::PEBit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00093">X86ISA::StackFaultBit</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00089">X86ISA::UEBit</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00087">X86ISA::ZEBit</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00312">dumpKvm()</a>.</p>

</div>
</div>
<a id="adf41008a4447459acb9f919d51a2805b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf41008a4447459acb9f919d51a2805b">&#9670;&nbsp;</a></span>dumpFpuSpec() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpFpuSpec </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structFXSave.html">FXSave</a> &amp;&#160;</td>
          <td class="paramname"><em>xs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00246">246</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="structFXSave.html#a50cd7294f9c426472b5180cf6484b7b3">FXSave::ctrl64</a>, <a class="el" href="logging_8hh_source.html#l00213">inform</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00096">FXSave::mxcsr_mask</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00262">dumpFpuCommon()</a>.</p>

</div>
</div>
<a id="a66c7b9de0f3bb8c466dd0b8d4fb3567b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66c7b9de0f3bb8c466dd0b8d4fb3567b">&#9670;&nbsp;</a></span>dumpFpuSpec() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpFpuSpec </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_fpu &amp;&#160;</td>
          <td class="paramname"><em>fpu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00254">254</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00213">inform</a>.</p>

</div>
</div>
<a id="ac071f56204bac6717fe834e758908929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac071f56204bac6717fe834e758908929">&#9670;&nbsp;</a></span>dumpKvm() <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_regs &amp;&#160;</td>
          <td class="paramname"><em>regs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00172">172</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="x86__cpu_8cc_source.html#l00106">FOREACH_IREG</a>, and <a class="el" href="logging_8hh_source.html#l00213">inform</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00611">X86KvmCPU::dumpDebugRegs()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00587">X86KvmCPU::dumpFpuRegs()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00595">X86KvmCPU::dumpIntRegs()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00205">dumpKvm()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00657">X86KvmCPU::dumpMSRs()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00603">X86KvmCPU::dumpSpecRegs()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00649">X86KvmCPU::dumpVCpuEvents()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00625">X86KvmCPU::dumpXCRs()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00637">X86KvmCPU::dumpXSave()</a>.</p>

</div>
</div>
<a id="a74ec3b8549e1f3e742423b0ec38bb9de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74ec3b8549e1f3e742423b0ec38bb9de">&#9670;&nbsp;</a></span>dumpKvm() <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>reg_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct kvm_segment &amp;&#160;</td>
          <td class="paramname"><em>seg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00188">188</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00213">inform</a>.</p>

</div>
</div>
<a id="a69fa7ec6c7399ac8aa29df5e7bfa9efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69fa7ec6c7399ac8aa29df5e7bfa9efc">&#9670;&nbsp;</a></span>dumpKvm() <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>reg_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct kvm_dtable &amp;&#160;</td>
          <td class="paramname"><em>dtable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00198">198</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00213">inform</a>.</p>

</div>
</div>
<a id="a36910f19c3862f43565434410f6d211b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36910f19c3862f43565434410f6d211b">&#9670;&nbsp;</a></span>dumpKvm() <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_sregs &amp;&#160;</td>
          <td class="paramname"><em>sregs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00205">205</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="x86__cpu_8cc_source.html#l00172">dumpKvm()</a>, <a class="el" href="x86__cpu_8cc_source.html#l00137">FOREACH_DREG</a>, <a class="el" href="x86__cpu_8cc_source.html#l00159">FOREACH_DTABLE</a>, <a class="el" href="x86__cpu_8cc_source.html#l00147">FOREACH_SEGMENT</a>, <a class="el" href="x86__cpu_8cc_source.html#l00126">FOREACH_SREG</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, and <a class="el" href="logging_8hh_source.html#l00213">inform</a>.</p>

</div>
</div>
<a id="a97136c2e8a5ac2deba6e38795d3b5053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97136c2e8a5ac2deba6e38795d3b5053">&#9670;&nbsp;</a></span>dumpKvm() <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_fpu &amp;&#160;</td>
          <td class="paramname"><em>fpu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00312">312</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="x86__cpu_8cc_source.html#l00262">dumpFpuCommon()</a>, and <a class="el" href="logging_8hh_source.html#l00213">inform</a>.</p>

</div>
</div>
<a id="a865009cd8e167f82ccbd8cdca9eb143c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a865009cd8e167f82ccbd8cdca9eb143c">&#9670;&nbsp;</a></span>dumpKvm() <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_xsave &amp;&#160;</td>
          <td class="paramname"><em>xsave</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00319">319</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="x86__cpu_8cc_source.html#l00262">dumpFpuCommon()</a>, and <a class="el" href="logging_8hh_source.html#l00213">inform</a>.</p>

</div>
</div>
<a id="ae1337a353229bd0870744e1043623ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1337a353229bd0870744e1043623ff4">&#9670;&nbsp;</a></span>dumpKvm() <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_msrs &amp;&#160;</td>
          <td class="paramname"><em>msrs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00326">326</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00755">X86ISA::e</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, and <a class="el" href="logging_8hh_source.html#l00213">inform</a>.</p>

</div>
</div>
<a id="af915161a847a8b42b652e6196c97d13f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af915161a847a8b42b652e6196c97d13f">&#9670;&nbsp;</a></span>dumpKvm() <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_xcrs &amp;&#160;</td>
          <td class="paramname"><em>regs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00338">338</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, and <a class="el" href="logging_8hh_source.html#l00213">inform</a>.</p>

</div>
</div>
<a id="afbf85fdc9a68b6997ea5f91a0c17ec10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbf85fdc9a68b6997ea5f91a0c17ec10">&#9670;&nbsp;</a></span>dumpKvm() <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dumpKvm </td>
          <td>(</td>
          <td class="paramtype">const struct kvm_vcpu_events &amp;&#160;</td>
          <td class="paramname"><em>events</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00351">351</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00213">inform</a>.</p>

</div>
</div>
<a id="a0dd1c17ee1639164887df8dae4a46861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd1c17ee1639164887df8dae4a46861">&#9670;&nbsp;</a></span>forceSegAccessed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void forceSegAccessed </td>
          <td>(</td>
          <td class="paramtype">struct kvm_segment &amp;&#160;</td>
          <td class="paramname"><em>seg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00745">745</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="x86__cpu_8cc_source.html#l00071">SEG_TYPE_BIT_ACCESSED</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00757">X86KvmCPU::updateKvmStateSRegs()</a>.</p>

</div>
</div>
<a id="a897edaa2f5ac7a67d3897d65908e8522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897edaa2f5ac7a67d3897d65908e8522">&#9670;&nbsp;</a></span>isCanonicalAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isCanonicalAddress </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00372">372</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00383">checkSeg()</a>.</p>

</div>
</div>
<a id="a8e529a8d690941d970b53028ee411ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e529a8d690941d970b53028ee411ec2">&#9670;&nbsp;</a></span>makeKvmCpuid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static struct kvm_cpuid_entry2 makeKvmCpuid </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>function</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> &amp;&#160;</td>
          <td class="paramname"><em>result</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l01410">1410</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00064">ArmISA::e</a>, and <a class="el" href="mips_2pra__constants_8hh_source.html#l00046">MipsISA::index</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l01426">X86KvmCPU::updateCPUID()</a>.</p>

</div>
</div>
<a id="a4d7c66991f8604e79b58f14f7a1d6306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d7c66991f8604e79b58f14f7a1d6306">&#9670;&nbsp;</a></span>newVarStruct()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename STRUCT , typename ENTRY &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static STRUCT* newVarStruct </td>
          <td>(</td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>entries</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00166">166</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

</div>
</div>
<a id="a95c05cceb7cdce6304fb8ebe174bf300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c05cceb7cdce6304fb8ebe174bf300">&#9670;&nbsp;</a></span>setContextSegment() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void setContextSegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct kvm_segment &amp;&#160;</td>
          <td class="paramname"><em>kvm_seg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00992">992</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00625">ArmISA::attr</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00535">X86ISA::MISCREG_SEG_ATTR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00514">X86ISA::MISCREG_SEG_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00528">X86ISA::MISCREG_SEG_LIMIT()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00507">X86ISA::MISCREG_SEG_SEL()</a>, and <a class="el" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg()</a>.</p>

</div>
</div>
<a id="ada916424bb12b00a7176788153a7a2f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada916424bb12b00a7176788153a7a2f4">&#9670;&nbsp;</a></span>setContextSegment() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void setContextSegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct kvm_dtable &amp;&#160;</td>
          <td class="paramname"><em>kvm_dtable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l01017">1017</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00514">X86ISA::MISCREG_SEG_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00528">X86ISA::MISCREG_SEG_LIMIT()</a>, and <a class="el" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg()</a>.</p>

</div>
</div>
<a id="a51d8093baee27ba8789bb1af7af824a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d8093baee27ba8789bb1af7af824a2">&#9670;&nbsp;</a></span>setKvmDTableReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void setKvmDTableReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct kvm_dtable &amp;&#160;</td>
          <td class="paramname"><em>kvm_dtable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00737">737</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00514">X86ISA::MISCREG_SEG_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00528">X86ISA::MISCREG_SEG_LIMIT()</a>, and <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>.</p>

</div>
</div>
<a id="a05127157d55aca2814725c2e283a2d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05127157d55aca2814725c2e283a2d19">&#9670;&nbsp;</a></span>setKvmSegmentReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void setKvmSegmentReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct kvm_segment &amp;&#160;</td>
          <td class="paramname"><em>kvm_seg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&#160;</td>
          <td class="paramname"><em>index</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00712">712</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00625">ArmISA::attr</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00535">X86ISA::MISCREG_SEG_ATTR()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00514">X86ISA::MISCREG_SEG_BASE()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00528">X86ISA::MISCREG_SEG_LIMIT()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00507">X86ISA::MISCREG_SEG_SEL()</a>, and <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>.</p>

</div>
</div>
<a id="a9ff77eeeeb2117a40ab232d9cf134530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff77eeeeb2117a40ab232d9cf134530">&#9670;&nbsp;</a></span>updateKvmStateFPUCommon()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void updateKvmStateFPUCommon </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T &amp;&#160;</td>
          <td class="paramname"><em>fpu</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l00826">826</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="base_2types_8hh_source.html#l00210">bitsToFloat64()</a>, <a class="el" href="x86_2utility_8cc_source.html#l00289">X86ISA::convX87TagsToXTags()</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="float_8hh_source.html#l00125">X86ISA::FLOATREG_FPR()</a>, <a class="el" href="float_8hh_source.html#l00137">X86ISA::FLOATREG_XMM_HIGH()</a>, <a class="el" href="float_8hh_source.html#l00131">X86ISA::FLOATREG_XMM_LOW()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00383">X86ISA::MISCREG_FCW</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00391">X86ISA::MISCREG_FOP</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00384">X86ISA::MISCREG_FSW</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00385">X86ISA::MISCREG_FTW</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00382">X86ISA::MISCREG_MXCSR</a>, <a class="el" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">ThreadContext::readFloatReg()</a>, <a class="el" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg()</a>, <a class="el" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect()</a>, and <a class="el" href="x86_2utility_8cc_source.html#l00364">X86ISA::storeFloat80()</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l00860">X86KvmCPU::updateKvmStateFPULegacy()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l00884">X86KvmCPU::updateKvmStateFPUXSave()</a>.</p>

</div>
</div>
<a id="aef738411dd04ee04e0dd34b256cd3c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef738411dd04ee04e0dd34b256cd3c15">&#9670;&nbsp;</a></span>updateThreadContextFPUCommon()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void updateThreadContextFPUCommon </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const T &amp;&#160;</td>
          <td class="paramname"><em>fpu</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="x86__cpu_8cc_source.html#l01046">1046</a> of file <a class="el" href="x86__cpu_8cc_source.html">x86_cpu.cc</a>.</p>

<p class="reference">References <a class="el" href="x86_2utility_8cc_source.html#l00314">X86ISA::convX87XTagsToTags()</a>, <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="float_8hh_source.html#l00125">X86ISA::FLOATREG_FPR()</a>, <a class="el" href="float_8hh_source.html#l00137">X86ISA::FLOATREG_XMM_HIGH()</a>, <a class="el" href="float_8hh_source.html#l00131">X86ISA::FLOATREG_XMM_LOW()</a>, <a class="el" href="base_2types_8hh_source.html#l00183">floatToBits64()</a>, <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>, <a class="el" href="x86_2utility_8cc_source.html#l00355">X86ISA::loadFloat80()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00383">X86ISA::MISCREG_FCW</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00391">X86ISA::MISCREG_FOP</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00384">X86ISA::MISCREG_FSW</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00386">X86ISA::MISCREG_FTAG</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00385">X86ISA::MISCREG_FTW</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00382">X86ISA::MISCREG_MXCSR</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00379">X86ISA::MISCREG_X87_TOP</a>, <a class="el" href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">ThreadContext::setFloatReg()</a>, and <a class="el" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="x86__cpu_8cc_source.html#l01079">X86KvmCPU::updateThreadContextFPU()</a>, and <a class="el" href="x86__cpu_8cc_source.html#l01090">X86KvmCPU::updateThreadContextXSave()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a71c71aceb8fa2a663f6ac608a6df0b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71c71aceb8fa2a663f6ac608a6df0b08">&#9670;&nbsp;</a></span>M5_ATTR_PACKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structFXSave.html">FXSave</a>  M5_ATTR_PACKED</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:13 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
