{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 19:03:49 2018 " "Info: Processing started: Wed Apr 25 19:03:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/mux_2_1_32bits.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/mux_2_1_32bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_1_32Bits " "Info: Found entity 1: Mux_2_1_32Bits" {  } { { "Componentes do Projeto/Mux_2_1_32Bits.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Mux_2_1_32Bits.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/controle.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/controle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Componentes do Projeto/Controle.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Controle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file componentes do projeto/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mips " "Info: Found entity 1: Mips" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/extensor_sinal.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/extensor_sinal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_Sinal " "Info: Found entity 1: Extensor_Sinal" {  } { { "Componentes do Projeto/Extensor_Sinal.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Extensor_Sinal.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/mux_4_1_32bits.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/mux_4_1_32bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4_1_32Bits " "Info: Found entity 1: Mux_4_1_32Bits" {  } { { "Componentes do Projeto/Mux_4_1_32Bits.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Mux_4_1_32Bits.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/mux_2_1_5bits.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/mux_2_1_5bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_1_5Bits " "Info: Found entity 1: Mux_2_1_5Bits" {  } { { "Componentes do Projeto/Mux_2_1_5Bits.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Mux_2_1_5Bits.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/shift_left_26_28.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/shift_left_26_28.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_26_28 " "Info: Found entity 1: Shift_Left_26_28" {  } { { "Componentes do Projeto/Shift_Left_26_28.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Shift_Left_26_28.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/shift_left_32_32.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file componentes do projeto/shift_left_32_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_32_32 " "Info: Found entity 1: Shift_Left_32_32" {  } { { "Componentes do Projeto/Shift_Left_32_32.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Shift_Left_32_32.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips " "Info: Elaborating entity \"Mips\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Instr5_0_S Mips.sv(37) " "Warning (10036): Verilog HDL or VHDL warning at Mips.sv(37): object \"Instr5_0_S\" assigned a value but never read" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "Mips.sv" "PC" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1_32Bits Mux_2_1_32Bits:MUX_MEMORIA " "Info: Elaborating entity \"Mux_2_1_32Bits\" for hierarchy \"Mux_2_1_32Bits:MUX_MEMORIA\"" {  } { { "Mips.sv" "MUX_MEMORIA" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:MEMORIA " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:MEMORIA\"" {  } { { "Mips.sv" "MEMORIA" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:MEMORIA\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\"" {  } { { "Componentes do Projeto/Memoria.vhd" "MEM" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:MEMORIA\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:MEMORIA\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 18 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram Memoria:MEMORIA\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:MEMORIA\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1a1 " "Info: Found entity 1: altsyncram_e1a1" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1a1 Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated " "Info: Elaborating entity \"altsyncram_e1a1\" for hierarchy \"Memoria:MEMORIA\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:REG_INST " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:REG_INST\"" {  } { { "Mips.sv" "REG_INST" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1_5Bits Mux_2_1_5Bits:MUX_SEL_REG " "Info: Elaborating entity \"Mux_2_1_5Bits\" for hierarchy \"Mux_2_1_5Bits:MUX_SEL_REG\"" {  } { { "Mips.sv" "MUX_SEL_REG" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_Sinal Extensor_Sinal:EXTENSOR_SINAL " "Info: Elaborating entity \"Extensor_Sinal\" for hierarchy \"Extensor_Sinal:EXTENSOR_SINAL\"" {  } { { "Mips.sv" "EXTENSOR_SINAL" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left_32_32 Shift_Left_32_32:SL_EXTENSOR " "Info: Elaborating entity \"Shift_Left_32_32\" for hierarchy \"Shift_Left_32_32:SL_EXTENSOR\"" {  } { { "Mips.sv" "SL_EXTENSOR" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:BANCO_REG " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:BANCO_REG\"" {  } { { "Mips.sv" "BANCO_REG" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4_1_32Bits Mux_4_1_32Bits:MUX_ULA_B " "Info: Elaborating entity \"Mux_4_1_32Bits\" for hierarchy \"Mux_4_1_32Bits:MUX_ULA_B\"" {  } { { "Mips.sv" "MUX_ULA_B" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Left_26_28 Shift_Left_26_28:SL_JUMP " "Info: Elaborating entity \"Shift_Left_26_28\" for hierarchy \"Shift_Left_26_28:SL_JUMP\"" {  } { { "Mips.sv" "SL_JUMP" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ULA " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ULA\"" {  } { { "Mips.sv" "ULA" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 156 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 156 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 156 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 156 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 156 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 156 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 156 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 156 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 152 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 152 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 152 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 152 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 152 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 152 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 152 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 152 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 148 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 148 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 148 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 148 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 148 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 148 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 148 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 148 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:MEMORIA\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/db/altsyncram_e1a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/gabriel alves/documents/infrahard/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Componentes do Projeto/Memoria.vhd" 144 0 0 } } { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 32 " "Info: 32 registers lost all their fanouts during netlist optimizations. The first 32 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[0\] " "Info: Register \"Registrador:PC\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[1\] " "Info: Register \"Registrador:PC\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[2\] " "Info: Register \"Registrador:PC\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[3\] " "Info: Register \"Registrador:PC\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[4\] " "Info: Register \"Registrador:PC\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[5\] " "Info: Register \"Registrador:PC\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[6\] " "Info: Register \"Registrador:PC\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[7\] " "Info: Register \"Registrador:PC\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[8\] " "Info: Register \"Registrador:PC\|Saida\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[9\] " "Info: Register \"Registrador:PC\|Saida\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[10\] " "Info: Register \"Registrador:PC\|Saida\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[11\] " "Info: Register \"Registrador:PC\|Saida\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[12\] " "Info: Register \"Registrador:PC\|Saida\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[13\] " "Info: Register \"Registrador:PC\|Saida\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[14\] " "Info: Register \"Registrador:PC\|Saida\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[15\] " "Info: Register \"Registrador:PC\|Saida\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[16\] " "Info: Register \"Registrador:PC\|Saida\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[17\] " "Info: Register \"Registrador:PC\|Saida\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[18\] " "Info: Register \"Registrador:PC\|Saida\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[19\] " "Info: Register \"Registrador:PC\|Saida\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[20\] " "Info: Register \"Registrador:PC\|Saida\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[21\] " "Info: Register \"Registrador:PC\|Saida\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[22\] " "Info: Register \"Registrador:PC\|Saida\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[23\] " "Info: Register \"Registrador:PC\|Saida\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[24\] " "Info: Register \"Registrador:PC\|Saida\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[25\] " "Info: Register \"Registrador:PC\|Saida\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[26\] " "Info: Register \"Registrador:PC\|Saida\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[27\] " "Info: Register \"Registrador:PC\|Saida\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[28\] " "Info: Register \"Registrador:PC\|Saida\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[29\] " "Info: Register \"Registrador:PC\|Saida\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[30\] " "Info: Register \"Registrador:PC\|Saida\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:PC\|Saida\[31\] " "Info: Register \"Registrador:PC\|Saida\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "Mips.sv" "" { Text "C:/Users/Gabriel Alves/Documents/InfraHard/projeto/Mips.sv" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Info: Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Info: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 25 19:03:51 2018 " "Info: Processing ended: Wed Apr 25 19:03:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
