ARM GAS  /tmp/ccFo0cY8.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_lms_norm_q31.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_lms_norm_q31,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_lms_norm_q31
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_lms_norm_q31:
  27              	.LVL0:
  28              	.LFB145:
  29              		.file 1 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c"
   1:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Title:        arm_lms_norm_q31.c
   4:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Description:  Processing function for the Q31 NLMS filter
   5:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  *
   6:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  *
   9:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** /*
  12:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  *
  14:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  *
  16:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  *
  20:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  *
  22:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  */
  28:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  29:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #include "arm_math.h"
ARM GAS  /tmp/ccFo0cY8.s 			page 2


  30:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  31:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** /**
  32:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   @ingroup groupFilters
  33:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  */
  34:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  35:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** /**
  36:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   @addtogroup LMS_NORM
  37:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   @{
  38:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  */
  39:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  40:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** /**
  41:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   @brief         Processing function for Q31 normalized LMS filter.
  42:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   @param[in]     S         points to an instance of the Q31 normalized LMS filter structure
  43:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   @param[in]     pSrc      points to the block of input data
  44:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   @param[in]     pRef      points to the block of reference data
  45:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   @param[out]    pOut      points to the block of output data
  46:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   @param[out]    pErr      points to the block of error data
  47:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   @param[in]     blockSize number of samples to process
  48:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   @return        none
  49:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  50:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   @par           Scaling and Overflow Behavior
  51:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                    The function is implemented using an internal 64-bit accumulator.
  52:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                    The accumulator has a 2.62 format and maintains full precision of the intermedia
  53:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                    multiplication results but provides only a single guard bit.
  54:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                    Thus, if the accumulator result overflows it wraps around rather than clip.
  55:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                    In order to avoid overflows completely the input signal must be scaled down by
  56:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                    log2(numTaps) bits. The reference signal should not be scaled down.
  57:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                    After all multiply-accumulates are performed, the 2.62 accumulator is shifted
  58:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                    and saturated to 1.31 format to yield the final result.
  59:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                    The output signal and error signal are in 1.31 format.
  60:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  @par
  61:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   	               In this filter, filter coefficients are updated for each sample and the
  62:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****                    updation of filter cofficients are saturted.
  63:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****  */
  64:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  65:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** void arm_lms_norm_q31(
  66:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         arm_lms_norm_instance_q31 * S,
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   const q31_t * pSrc,
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t * pRef,
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t * pOut,
  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t * pErr,
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t blockSize)
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** {
  30              		.loc 1 72 1 view -0
  31              		.cfi_startproc
  32              		@ args = 8, pretend = 0, frame = 48
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 72 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
ARM GAS  /tmp/ccFo0cY8.s 			page 3


  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 8DB0     		sub	sp, sp, #52
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 88
  50              		.loc 1 72 1 view .LVU2
  51 0006 0546     		mov	r5, r0
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *pState = S->pState;                     /* State pointer */
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *pStateCurnt;                            /* Points to the current sample of the state
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *px, *pb;                                /* Temporary pointers for state and coeffici
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t mu = S->mu;                              /* Adaptive factor */
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filt
  52              		.loc 1 78 18 view .LVU3
  53 0008 B0F800E0 		ldrh	lr, [r0]
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t tapCnt, blkCnt;                       /* Loop counters */
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q63_t acc;                                     /* Accumulator */
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q63_t energy;                                  /* Energy of the input */
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t e = 0;                                   /* Error data sample */
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t w = 0, in;                               /* Weight factor and state */
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t x0;                                      /* Temporary variable to hold input sample *
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t errorXmu, oneByEnergy;                   /* Temporary variables to store error and mu
  86:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t postShift;                               /* Post shift to be applied to weight after 
  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t coef;                                    /* Temporary variable for coef */
  88:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t acc_l, acc_h;                            /* Temporary input */
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t uShift = ((uint32_t) S->postShift + 1U);
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t lShift = 32U - uShift;                /*  Shift to be applied to the output */
  91:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  92:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   energy = S->energy;
  93:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   x0 = S->x0;
  94:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  95:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
  96:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* pStateCurnt points to the location where the new input data should be written */
  97:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   pStateCurnt = &(S->pState[(numTaps - 1U)]);
  54              		.loc 1 97 28 view .LVU4
  55 000c 6FF04044 		mvn	r4, #-1073741824
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *pState = S->pState;                     /* State pointer */
  56              		.loc 1 72 1 view .LVU5
  57 0010 0B90     		str	r0, [sp, #44]
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *pState = S->pState;                     /* State pointer */
  58              		.loc 1 73 9 is_stmt 1 view .LVU6
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *pState = S->pState;                     /* State pointer */
  59              		.loc 1 72 1 is_stmt 0 view .LVU7
  60 0012 9346     		mov	fp, r2
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t lShift = 32U - uShift;                /*  Shift to be applied to the output */
  61              		.loc 1 89 28 view .LVU8
  62 0014 007C     		ldrb	r0, [r0, #16]	@ zero_extendqisi2
  63              	.LVL1:
  64              		.loc 1 97 28 view .LVU9
  65 0016 7444     		add	r4, r4, lr
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *pState = S->pState;                     /* State pointer */
  66              		.loc 1 72 1 view .LVU10
  67 0018 0193     		str	r3, [sp, #4]
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t lShift = 32U - uShift;                /*  Shift to be applied to the output */
  68              		.loc 1 89 18 view .LVU11
  69 001a 431C     		adds	r3, r0, #1
ARM GAS  /tmp/ccFo0cY8.s 			page 4


  70              	.LVL2:
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
  71              		.loc 1 73 16 view .LVU12
  72 001c 6E68     		ldr	r6, [r5, #4]
  92:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   x0 = S->x0;
  73              		.loc 1 92 13 view .LVU13
  74 001e AA69     		ldr	r2, [r5, #24]
  75              	.LVL3:
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t lShift = 32U - uShift;                /*  Shift to be applied to the output */
  76              		.loc 1 89 18 view .LVU14
  77 0020 0893     		str	r3, [sp, #32]
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  78              		.loc 1 90 18 view .LVU15
  79 0022 C0F11F03 		rsb	r3, r0, #31
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
  80              		.loc 1 73 16 view .LVU16
  81 0026 2846     		mov	r0, r5
  82 0028 0A96     		str	r6, [sp, #40]
  83              	.LVL4:
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *pStateCurnt;                            /* Points to the current sample of the state
  84              		.loc 1 74 9 is_stmt 1 view .LVU17
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  85              		.loc 1 90 18 is_stmt 0 view .LVU18
  86 002a 0993     		str	r3, [sp, #36]
  87              		.loc 1 97 28 view .LVU19
  88 002c A300     		lsls	r3, r4, #2
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *pStateCurnt;                            /* Points to the current sample of the state
  89              		.loc 1 74 16 view .LVU20
  90 002e AC68     		ldr	r4, [r5, #8]
  91 0030 0594     		str	r4, [sp, #20]
  92              	.LVL5:
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *px, *pb;                                /* Temporary pointers for state and coeffici
  93              		.loc 1 75 9 is_stmt 1 view .LVU21
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t mu = S->mu;                              /* Adaptive factor */
  94              		.loc 1 76 9 view .LVU22
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filt
  95              		.loc 1 77 9 view .LVU23
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filt
  96              		.loc 1 77 15 is_stmt 0 view .LVU24
  97 0032 EC68     		ldr	r4, [r5, #12]
  98              	.LVL6:
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filt
  99              		.loc 1 77 15 view .LVU25
 100 0034 0694     		str	r4, [sp, #24]
 101              	.LVL7:
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t tapCnt, blkCnt;                       /* Loop counters */
 102              		.loc 1 78 9 is_stmt 1 view .LVU26
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q63_t acc;                                     /* Accumulator */
 103              		.loc 1 79 9 view .LVU27
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q63_t energy;                                  /* Energy of the input */
 104              		.loc 1 80 9 view .LVU28
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t e = 0;                                   /* Error data sample */
 105              		.loc 1 81 9 view .LVU29
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t w = 0, in;                               /* Weight factor and state */
 106              		.loc 1 82 9 view .LVU30
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t x0;                                      /* Temporary variable to hold input sample *
 107              		.loc 1 83 9 view .LVU31
ARM GAS  /tmp/ccFo0cY8.s 			page 5


  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t errorXmu, oneByEnergy;                   /* Temporary variables to store error and mu
 108              		.loc 1 84 9 view .LVU32
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t postShift;                               /* Post shift to be applied to weight after 
 109              		.loc 1 85 9 view .LVU33
  86:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t coef;                                    /* Temporary variable for coef */
 110              		.loc 1 86 9 view .LVU34
  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t acc_l, acc_h;                            /* Temporary input */
 111              		.loc 1 87 9 view .LVU35
  88:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t uShift = ((uint32_t) S->postShift + 1U);
 112              		.loc 1 88 9 view .LVU36
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         uint32_t lShift = 32U - uShift;                /*  Shift to be applied to the output */
 113              		.loc 1 89 9 view .LVU37
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 114              		.loc 1 90 9 view .LVU38
  92:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   x0 = S->x0;
 115              		.loc 1 92 3 view .LVU39
  93:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 116              		.loc 1 93 3 view .LVU40
  93:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 117              		.loc 1 93 6 is_stmt 0 view .LVU41
 118 0036 EC69     		ldr	r4, [r5, #28]
 119              	.LVL8:
 120              		.loc 1 97 3 is_stmt 1 view .LVU42
  98:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
  99:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* initialise loop count */
 100:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   blkCnt = blockSize;
 121              		.loc 1 100 3 view .LVU43
 101:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   while (blkCnt > 0U)
 122              		.loc 1 102 3 view .LVU44
 123              		.loc 1 102 9 view .LVU45
 124 0038 179D     		ldr	r5, [sp, #92]
 125              	.LVL9:
 126              		.loc 1 102 9 is_stmt 0 view .LVU46
 127 003a 002D     		cmp	r5, #0
 128 003c 00F0FF80 		beq	.L21
 129 0040 9046     		mov	r8, r2
 130 0042 0A1F     		subs	r2, r1, #4
 131 0044 043B     		subs	r3, r3, #4
 132              	.LVL10:
 133              	.LBB20:
 134              	.LBB21:
 135              		.file 2 "./Libraries/CMSIS/DSP/Include/arm_math.h"
   1:./Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:./Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
ARM GAS  /tmp/ccFo0cY8.s 			page 6


  15:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:./Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  34:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
ARM GAS  /tmp/ccFo0cY8.s 			page 7


  72:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  91:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
ARM GAS  /tmp/ccFo0cY8.s 			page 8


 129:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
 148:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
ARM GAS  /tmp/ccFo0cY8.s 			page 9


 186:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 205:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
ARM GAS  /tmp/ccFo0cY8.s 			page 10


 243:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 262:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
ARM GAS  /tmp/ccFo0cY8.s 			page 11


 300:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 319:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:./Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
ARM GAS  /tmp/ccFo0cY8.s 			page 12


 357:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
 376:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:./Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
ARM GAS  /tmp/ccFo0cY8.s 			page 13


 414:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 433:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 458:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
 460:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 462:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 470:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
ARM GAS  /tmp/ccFo0cY8.s 			page 14


 471:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 473:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 475:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 476:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 478:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 479:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 480:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 481:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and decrement pointer afterwards.
 482:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 483:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 484:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 485:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_da (
 486:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 487:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 488:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 489:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 491:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 492:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 493:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 494:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 495:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 496:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 497:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer and increment pointer afterwards.
 498:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 499:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 500:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 501:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 502:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2_ia (
 503:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 504:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t    value)
 505:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 506:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 507:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (*pQ15, &val, 4);
 509:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 511:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 512:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 513:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer.
 514:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 515:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 516:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 517:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 518:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2 (
 519:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 520:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t   value)
 521:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 522:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 523:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 524:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (pQ15, &val, 4);
 525:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 526:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 527:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccFo0cY8.s 			page 15


 528:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 529:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 4 Q7 from Q7 pointer and increment pointer afterwards.
 530:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ7       points to input value
 531:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 532:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 533:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q7x4_ia (
 534:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q7_t ** pQ7)
 535:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 536:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 537:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 538:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ7, 4);
 539:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ7 += 4;
 540:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 541:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 542:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 543:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 544:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 545:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 4 Q7 from Q7 pointer and decrement pointer afterwards.
 546:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ7       points to input value
 547:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 548:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 549:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q7x4_da (
 550:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q7_t ** pQ7)
 551:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 552:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 553:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 554:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ7, 4);
 555:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ7 -= 4;
 556:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 557:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 558:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 559:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 560:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 561:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 4 Q7 to Q7 pointer and increment pointer afterwards.
 562:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ7       points to input value
 563:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 564:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 565:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 566:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q7x4_ia (
 567:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q7_t ** pQ7,
 568:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t   value)
 569:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 570:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 571:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 572:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (*pQ7, &val, 4);
 573:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ7 += 4;
 574:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 575:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 576:./Libraries/CMSIS/DSP/Include/arm_math.h **** /*
 577:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 578:./Libraries/CMSIS/DSP/Include/arm_math.h **** Normally those kind of definitions are in a compiler file
 579:./Libraries/CMSIS/DSP/Include/arm_math.h **** in Core or Core_A.
 580:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 581:./Libraries/CMSIS/DSP/Include/arm_math.h **** But for MSVC compiler it is a bit special. The goal is very specific
 582:./Libraries/CMSIS/DSP/Include/arm_math.h **** to CMSIS-DSP and only to allow the use of this library from other
 583:./Libraries/CMSIS/DSP/Include/arm_math.h **** systems like Python or Matlab.
 584:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/ccFo0cY8.s 			page 16


 585:./Libraries/CMSIS/DSP/Include/arm_math.h **** MSVC is not going to be used to cross-compile to ARM. So, having a MSVC
 586:./Libraries/CMSIS/DSP/Include/arm_math.h **** compiler file in Core or Core_A would not make sense.
 587:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 588:./Libraries/CMSIS/DSP/Include/arm_math.h **** */
 589:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined ( _MSC_VER )
 590:./Libraries/CMSIS/DSP/Include/arm_math.h ****     __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t data)
 591:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 592:./Libraries/CMSIS/DSP/Include/arm_math.h ****       if (data == 0U) { return 32U; }
 593:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 594:./Libraries/CMSIS/DSP/Include/arm_math.h ****       uint32_t count = 0U;
 595:./Libraries/CMSIS/DSP/Include/arm_math.h ****       uint32_t mask = 0x80000000U;
 596:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 597:./Libraries/CMSIS/DSP/Include/arm_math.h ****       while ((data & mask) == 0U)
 598:./Libraries/CMSIS/DSP/Include/arm_math.h ****       {
 599:./Libraries/CMSIS/DSP/Include/arm_math.h ****         count += 1U;
 600:./Libraries/CMSIS/DSP/Include/arm_math.h ****         mask = mask >> 1U;
 601:./Libraries/CMSIS/DSP/Include/arm_math.h ****       }
 602:./Libraries/CMSIS/DSP/Include/arm_math.h ****       return count;
 603:./Libraries/CMSIS/DSP/Include/arm_math.h ****     }
 604:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 605:./Libraries/CMSIS/DSP/Include/arm_math.h ****   __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 606:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 607:./Libraries/CMSIS/DSP/Include/arm_math.h ****     if ((sat >= 1U) && (sat <= 32U))
 608:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 609:./Libraries/CMSIS/DSP/Include/arm_math.h ****       const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 610:./Libraries/CMSIS/DSP/Include/arm_math.h ****       const int32_t min = -1 - max ;
 611:./Libraries/CMSIS/DSP/Include/arm_math.h ****       if (val > max)
 612:./Libraries/CMSIS/DSP/Include/arm_math.h ****       {
 613:./Libraries/CMSIS/DSP/Include/arm_math.h ****         return max;
 614:./Libraries/CMSIS/DSP/Include/arm_math.h ****       }
 615:./Libraries/CMSIS/DSP/Include/arm_math.h ****       else if (val < min)
 616:./Libraries/CMSIS/DSP/Include/arm_math.h ****       {
 617:./Libraries/CMSIS/DSP/Include/arm_math.h ****         return min;
 618:./Libraries/CMSIS/DSP/Include/arm_math.h ****       }
 619:./Libraries/CMSIS/DSP/Include/arm_math.h ****     }
 620:./Libraries/CMSIS/DSP/Include/arm_math.h ****     return val;
 621:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 622:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 623:./Libraries/CMSIS/DSP/Include/arm_math.h ****   __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 624:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 625:./Libraries/CMSIS/DSP/Include/arm_math.h ****     if (sat <= 31U)
 626:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 627:./Libraries/CMSIS/DSP/Include/arm_math.h ****       const uint32_t max = ((1U << sat) - 1U);
 628:./Libraries/CMSIS/DSP/Include/arm_math.h ****       if (val > (int32_t)max)
 629:./Libraries/CMSIS/DSP/Include/arm_math.h ****       {
 630:./Libraries/CMSIS/DSP/Include/arm_math.h ****         return max;
 631:./Libraries/CMSIS/DSP/Include/arm_math.h ****       }
 632:./Libraries/CMSIS/DSP/Include/arm_math.h ****       else if (val < 0)
 633:./Libraries/CMSIS/DSP/Include/arm_math.h ****       {
 634:./Libraries/CMSIS/DSP/Include/arm_math.h ****         return 0U;
 635:./Libraries/CMSIS/DSP/Include/arm_math.h ****       }
 636:./Libraries/CMSIS/DSP/Include/arm_math.h ****     }
 637:./Libraries/CMSIS/DSP/Include/arm_math.h ****     return (uint32_t)val;
 638:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 639:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 640:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 641:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef ARM_MATH_DSP
ARM GAS  /tmp/ccFo0cY8.s 			page 17


 642:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 643:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief definition to pack two 16 bit values.
 644:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 645:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __PKHBT(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) <<    0) & (int32_t)0x0000FFFF) | \
 646:./Libraries/CMSIS/DSP/Include/arm_math.h ****                                       (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000)  )
 647:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __PKHTB(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) <<    0) & (int32_t)0xFFFF0000) | \
 648:./Libraries/CMSIS/DSP/Include/arm_math.h ****                                       (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF)  )
 649:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 650:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 651:./Libraries/CMSIS/DSP/Include/arm_math.h ****    /**
 652:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief definition to pack four 8 bit values.
 653:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 654:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef ARM_MATH_BIG_ENDIAN
 655:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v0) <<  0) & (int32_t)0x000000FF) | \
 656:./Libraries/CMSIS/DSP/Include/arm_math.h ****                                   (((int32_t)(v1) <<  8) & (int32_t)0x0000FF00) | \
 657:./Libraries/CMSIS/DSP/Include/arm_math.h ****                                   (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | \
 658:./Libraries/CMSIS/DSP/Include/arm_math.h ****                                   (((int32_t)(v3) << 24) & (int32_t)0xFF000000)  )
 659:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 660:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v3) <<  0) & (int32_t)0x000000FF) | \
 661:./Libraries/CMSIS/DSP/Include/arm_math.h ****                                   (((int32_t)(v2) <<  8) & (int32_t)0x0000FF00) | \
 662:./Libraries/CMSIS/DSP/Include/arm_math.h ****                                   (((int32_t)(v1) << 16) & (int32_t)0x00FF0000) | \
 663:./Libraries/CMSIS/DSP/Include/arm_math.h ****                                   (((int32_t)(v0) << 24) & (int32_t)0xFF000000)  )
 664:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 665:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 666:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 667:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 668:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Clips Q63 to Q31 values.
 669:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 670:./Libraries/CMSIS/DSP/Include/arm_math.h ****   __STATIC_FORCEINLINE q31_t clip_q63_to_q31(
 671:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q63_t x)
 672:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 673:./Libraries/CMSIS/DSP/Include/arm_math.h ****     return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
 674:./Libraries/CMSIS/DSP/Include/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 675:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 676:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 677:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 678:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Clips Q63 to Q15 values.
 679:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 680:./Libraries/CMSIS/DSP/Include/arm_math.h ****   __STATIC_FORCEINLINE q15_t clip_q63_to_q15(
 681:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q63_t x)
 682:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 683:./Libraries/CMSIS/DSP/Include/arm_math.h ****     return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
 684:./Libraries/CMSIS/DSP/Include/arm_math.h ****       ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15);
 685:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 686:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 687:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 688:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Clips Q31 to Q7 values.
 689:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 690:./Libraries/CMSIS/DSP/Include/arm_math.h ****   __STATIC_FORCEINLINE q7_t clip_q31_to_q7(
 691:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t x)
 692:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 693:./Libraries/CMSIS/DSP/Include/arm_math.h ****     return ((q31_t) (x >> 24) != ((q31_t) x >> 23)) ?
 694:./Libraries/CMSIS/DSP/Include/arm_math.h ****       ((0x7F ^ ((q7_t) (x >> 31)))) : (q7_t) x;
 695:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 696:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 697:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 698:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Clips Q31 to Q15 values.
ARM GAS  /tmp/ccFo0cY8.s 			page 18


 699:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 700:./Libraries/CMSIS/DSP/Include/arm_math.h ****   __STATIC_FORCEINLINE q15_t clip_q31_to_q15(
 701:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t x)
 702:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 703:./Libraries/CMSIS/DSP/Include/arm_math.h ****     return ((q31_t) (x >> 16) != ((q31_t) x >> 15)) ?
 704:./Libraries/CMSIS/DSP/Include/arm_math.h ****       ((0x7FFF ^ ((q15_t) (x >> 31)))) : (q15_t) x;
 705:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 706:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 707:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 708:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Multiplies 32 X 64 and returns 32 bit result in 2.30 format.
 709:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 710:./Libraries/CMSIS/DSP/Include/arm_math.h ****   __STATIC_FORCEINLINE q63_t mult32x64(
 711:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q63_t x,
 712:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t y)
 713:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 714:./Libraries/CMSIS/DSP/Include/arm_math.h ****     return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 715:./Libraries/CMSIS/DSP/Include/arm_math.h ****             (((q63_t) (x >> 32)                * y)      )  );
 716:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 717:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 718:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 719:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Function to Calculates 1/in (reciprocal) value of Q31 Data type.
 720:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 721:./Libraries/CMSIS/DSP/Include/arm_math.h ****   __STATIC_FORCEINLINE uint32_t arm_recip_q31(
 722:./Libraries/CMSIS/DSP/Include/arm_math.h ****         q31_t in,
 723:./Libraries/CMSIS/DSP/Include/arm_math.h ****         q31_t * dst,
 724:./Libraries/CMSIS/DSP/Include/arm_math.h ****   const q31_t * pRecipTable)
 725:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 726:./Libraries/CMSIS/DSP/Include/arm_math.h ****     q31_t out;
 727:./Libraries/CMSIS/DSP/Include/arm_math.h ****     uint32_t tempVal;
 728:./Libraries/CMSIS/DSP/Include/arm_math.h ****     uint32_t index, i;
 729:./Libraries/CMSIS/DSP/Include/arm_math.h ****     uint32_t signBits;
 730:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 731:./Libraries/CMSIS/DSP/Include/arm_math.h ****     if (in > 0)
 732:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 733:./Libraries/CMSIS/DSP/Include/arm_math.h ****       signBits = ((uint32_t) (__CLZ( in) - 1));
 734:./Libraries/CMSIS/DSP/Include/arm_math.h ****     }
 735:./Libraries/CMSIS/DSP/Include/arm_math.h ****     else
 736:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 737:./Libraries/CMSIS/DSP/Include/arm_math.h ****       signBits = ((uint32_t) (__CLZ(-in) - 1));
 738:./Libraries/CMSIS/DSP/Include/arm_math.h ****     }
 739:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 740:./Libraries/CMSIS/DSP/Include/arm_math.h ****     /* Convert input sample to 1.31 format */
 741:./Libraries/CMSIS/DSP/Include/arm_math.h ****     in = (in << signBits);
 742:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 743:./Libraries/CMSIS/DSP/Include/arm_math.h ****     /* calculation of index for initial approximated Val */
 744:./Libraries/CMSIS/DSP/Include/arm_math.h ****     index = (uint32_t)(in >> 24);
 745:./Libraries/CMSIS/DSP/Include/arm_math.h ****     index = (index & INDEX_MASK);
 746:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 747:./Libraries/CMSIS/DSP/Include/arm_math.h ****     /* 1.31 with exp 1 */
 748:./Libraries/CMSIS/DSP/Include/arm_math.h ****     out = pRecipTable[index];
 749:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 750:./Libraries/CMSIS/DSP/Include/arm_math.h ****     /* calculation of reciprocal value */
 751:./Libraries/CMSIS/DSP/Include/arm_math.h ****     /* running approximation for two iterations */
 752:./Libraries/CMSIS/DSP/Include/arm_math.h ****     for (i = 0U; i < 2U; i++)
 753:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 754:./Libraries/CMSIS/DSP/Include/arm_math.h ****       tempVal = (uint32_t) (((q63_t) in * out) >> 31);
 755:./Libraries/CMSIS/DSP/Include/arm_math.h ****       tempVal = 0x7FFFFFFFu - tempVal;
ARM GAS  /tmp/ccFo0cY8.s 			page 19


 136              		.loc 2 755 15 view .LVU47
 137 0046 7146     		mov	r1, lr
 138              	.LVL11:
 139              		.loc 2 755 15 view .LVU48
 140 0048 0492     		str	r2, [sp, #16]
 141 004a B446     		mov	ip, r6
 142 004c 4269     		ldr	r2, [r0, #20]
 143              	.LVL12:
 144              		.loc 2 755 15 view .LVU49
 145 004e F318     		adds	r3, r6, r3
 146              	.LVL13:
 147              		.loc 2 755 15 view .LVU50
 148 0050 6FF00040 		mvn	r0, #-2147483648
 149              	.LVL14:
 150              		.loc 2 755 15 view .LVU51
 151              	.LBE21:
 152              	.LBE20:
 153              		.loc 1 102 9 view .LVU52
 154 0054 0295     		str	r5, [sp, #8]
 155 0056 0792     		str	r2, [sp, #28]
 156              	.LBB46:
 157              	.LBB38:
 158              		.loc 2 755 15 view .LVU53
 159 0058 2246     		mov	r2, r4
 160 005a 0393     		str	r3, [sp, #12]
 161 005c CDF800B0 		str	fp, [sp]
 162              	.LVL15:
 163              	.L13:
 164              		.loc 2 755 15 view .LVU54
 165              	.LBE38:
 166              	.LBE46:
 103:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 104:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Copy the new input sample into the state buffer */
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pSrc;
 167              		.loc 1 105 5 is_stmt 1 view .LVU55
 168              		.loc 1 105 22 is_stmt 0 view .LVU56
 169 0060 049B     		ldr	r3, [sp, #16]
 106:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 107:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize pState pointer */
 108:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     px = pState;
 109:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 110:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize coefficient pointer */
 111:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     pb = pCoeffs;
 112:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 113:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Read the sample from input buffer */
 114:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     in = *pSrc++;
 115:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 116:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Update the energy calculation */
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy = (q31_t) ((((q63_t) energy << 32) - (((q63_t) x0 * x0) << 1)) >> 32);
 170              		.loc 1 117 62 view .LVU57
 171 0062 82FB0267 		smull	r6, r7, r2, r2
 172              		.loc 1 117 40 view .LVU58
 173 0066 0024     		movs	r4, #0
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 174              		.loc 1 105 22 view .LVU59
 175 0068 53F8045F 		ldr	r5, [r3, #4]!
 176              	.LVL16:
ARM GAS  /tmp/ccFo0cY8.s 			page 20


 177              		.loc 1 117 68 view .LVU60
 178 006c B219     		adds	r2, r6, r6
 179              	.LVL17:
 118:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy = (q31_t) (((((q63_t) in * in) << 1) + (energy << 32)) >> 32);
 180              		.loc 1 118 37 view .LVU61
 181 006e 85FB059A 		smull	r9, r10, r5, r5
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy = (q31_t) (((((q63_t) in * in) << 1) + (energy << 32)) >> 32);
 182              		.loc 1 117 68 view .LVU62
 183 0072 47EB0706 		adc	r6, r7, r7
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy = (q31_t) (((((q63_t) in * in) << 1) + (energy << 32)) >> 32);
 184              		.loc 1 117 47 view .LVU63
 185 0076 A21A     		subs	r2, r4, r2
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 186              		.loc 1 105 22 view .LVU64
 187 0078 0493     		str	r3, [sp, #16]
 188              	.LVL18:
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 189              		.loc 1 105 20 view .LVU65
 190 007a 039B     		ldr	r3, [sp, #12]
 191              	.LVL19:
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy = (q31_t) (((((q63_t) in * in) << 1) + (energy << 32)) >> 32);
 192              		.loc 1 117 47 view .LVU66
 193 007c 68EB0606 		sbc	r6, r8, r6
 194              		.loc 1 118 43 view .LVU67
 195 0080 19EB0902 		adds	r2, r9, r9
 105:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 196              		.loc 1 105 20 view .LVU68
 197 0084 43F8045F 		str	r5, [r3, #4]!
 198 0088 0393     		str	r3, [sp, #12]
 108:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 199              		.loc 1 108 5 is_stmt 1 view .LVU69
 200              	.LVL20:
 111:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 201              		.loc 1 111 5 view .LVU70
 114:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 202              		.loc 1 114 5 view .LVU71
 117:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     energy = (q31_t) (((((q63_t) in * in) << 1) + (energy << 32)) >> 32);
 203              		.loc 1 117 5 view .LVU72
 204              		.loc 1 118 5 view .LVU73
 205              		.loc 1 118 43 is_stmt 0 view .LVU74
 206 008a 4AEB0A03 		adc	r3, r10, r10
 207              		.loc 1 118 49 view .LVU75
 208 008e A418     		adds	r4, r4, r2
 209 0090 43EB0606 		adc	r6, r3, r6
 119:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 120:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Set the accumulator to zero */
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     acc = 0;
 122:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 123:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 124:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 125:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Loop unrolling: Compute 4 taps at a time. */
 126:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt = numTaps >> 2U;
 127:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 128:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     while (tapCnt > 0U)
 129:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 130:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Perform the multiply-accumulate */
 131:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* acc +=  b[N] * x[n-N] */
ARM GAS  /tmp/ccFo0cY8.s 			page 21


 132:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       acc += ((q63_t) (*px++)) * (*pb++);
 133:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 134:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* acc +=  b[N-1] * x[n-N-1] */
 135:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       acc += ((q63_t) (*px++)) * (*pb++);
 136:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 137:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* acc +=  b[N-2] * x[n-N-2] */
 138:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       acc += ((q63_t) (*px++)) * (*pb++);
 139:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 140:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* acc +=  b[N-3] * x[n-N-3] */
 141:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       acc += ((q63_t) (*px++)) * (*pb++);
 142:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 143:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Decrement loop counter */
 144:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       tapCnt--;
 145:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     }
 146:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 147:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Loop unrolling: Compute remaining taps */
 148:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt = numTaps % 0x4U;
 149:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 150:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #else
 151:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 152:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize tapCnt with number of samples */
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt = numTaps;
 154:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 155:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 156:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     while (tapCnt > 0U)
 210              		.loc 1 157 11 view .LVU76
 211 0094 0B46     		mov	r3, r1
 118:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 212              		.loc 1 118 67 view .LVU77
 213 0096 B046     		mov	r8, r6
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 214              		.loc 1 121 5 is_stmt 1 view .LVU78
 215              	.LVL21:
 153:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 216              		.loc 1 153 5 view .LVU79
 217              		.loc 1 157 5 view .LVU80
 218              		.loc 1 157 11 view .LVU81
 219 0098 C1B1     		cbz	r1, .L3
 220              	.LVL22:
 111:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 221              		.loc 1 111 8 is_stmt 0 view .LVU82
 222 009a 059E     		ldr	r6, [sp, #20]
 223              		.loc 1 157 11 view .LVU83
 224 009c 6246     		mov	r2, ip
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 225              		.loc 1 121 9 view .LVU84
 226 009e 0024     		movs	r4, #0
 227 00a0 0025     		movs	r5, #0
 228              	.LVL23:
 121:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 229              		.loc 1 121 9 view .LVU85
 230 00a2 8E46     		mov	lr, r1
 231 00a4 DDF800B0 		ldr	fp, [sp]
 232              	.LVL24:
 233              	.L4:
 158:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
ARM GAS  /tmp/ccFo0cY8.s 			page 22


 159:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Perform the multiply-accumulate */
 160:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       acc += ((q63_t) (*px++)) * (*pb++);
 234              		.loc 1 160 7 is_stmt 1 view .LVU86
 235              		.loc 1 160 11 is_stmt 0 view .LVU87
 236 00a8 52F8041B 		ldr	r1, [r2], #4
 237              	.LVL25:
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 238              		.loc 1 157 11 view .LVU88
 239 00ac 013B     		subs	r3, r3, #1
 240              	.LVL26:
 241              		.loc 1 160 11 view .LVU89
 242 00ae 56F8047B 		ldr	r7, [r6], #4
 243              	.LVL27:
 244              		.loc 1 160 11 view .LVU90
 245 00b2 C7FB0145 		smlal	r4, r5, r7, r1
 246              	.LVL28:
 161:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 162:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Decrement the loop counter */
 163:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       tapCnt--;
 247              		.loc 1 163 7 is_stmt 1 view .LVU91
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 248              		.loc 1 157 11 view .LVU92
 249 00b6 F7D1     		bne	.L4
 250 00b8 089B     		ldr	r3, [sp, #32]
 251 00ba 7146     		mov	r1, lr
 252 00bc CDF800B0 		str	fp, [sp]
 253              	.LVL29:
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 254              		.loc 1 157 11 is_stmt 0 view .LVU93
 255 00c0 05FA03F2 		lsl	r2, r5, r3
 256              	.LVL30:
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 257              		.loc 1 157 11 view .LVU94
 258 00c4 099B     		ldr	r3, [sp, #36]
 259 00c6 DC40     		lsrs	r4, r4, r3
 260              	.LVL31:
 157:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 261              		.loc 1 157 11 view .LVU95
 262 00c8 42EA0403 		orr	r3, r2, r4
 263              	.LVL32:
 264              	.L3:
 164:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     }
 165:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 166:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Converting the result to 1.31 format */
 167:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Calc lower part of acc */
 168:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     acc_l = acc & 0xffffffff;
 265              		.loc 1 168 5 is_stmt 1 view .LVU96
 169:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 170:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Calc upper part of acc */
 171:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     acc_h = (acc >> 32) & 0xffffffff;
 266              		.loc 1 171 5 view .LVU97
 172:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 173:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     acc = (uint32_t) acc_l >> lShift | acc_h << uShift;
 267              		.loc 1 173 5 view .LVU98
 174:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 175:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Store the result from accumulator into the destination buffer. */
 176:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pOut++ = (q31_t) acc;
ARM GAS  /tmp/ccFo0cY8.s 			page 23


 268              		.loc 1 176 5 view .LVU99
 269              		.loc 1 176 13 is_stmt 0 view .LVU100
 270 00cc 019A     		ldr	r2, [sp, #4]
 177:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 178:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Compute and store error */
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     e = *pRef++ - (q31_t) acc;
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pErr++ = e;
 181:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 182:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Calculates the reciprocal of energy */
 183:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     postShift = arm_recip_q31(energy + DELTA_Q31, &oneByEnergy, &S->recipTable[0]);
 271              		.loc 1 183 38 view .LVU101
 272 00ce 08F58074 		add	r4, r8, #256
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pErr++ = e;
 273              		.loc 1 179 7 view .LVU102
 274 00d2 009D     		ldr	r5, [sp]
 176:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 275              		.loc 1 176 13 view .LVU103
 276 00d4 42F8043B 		str	r3, [r2], #4
 277              	.LVL33:
 278              	.LBB47:
 279              	.LBB39:
 731:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 280              		.loc 2 731 8 view .LVU104
 281 00d8 002C     		cmp	r4, #0
 282              	.LBE39:
 283              	.LBE47:
 176:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 284              		.loc 1 176 13 view .LVU105
 285 00da 0192     		str	r2, [sp, #4]
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pErr++ = e;
 286              		.loc 1 179 5 is_stmt 1 view .LVU106
 287              	.LVL34:
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pErr++ = e;
 288              		.loc 1 179 7 is_stmt 0 view .LVU107
 289 00dc 55F8042B 		ldr	r2, [r5], #4
 290              	.LVL35:
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pErr++ = e;
 291              		.loc 1 179 7 view .LVU108
 292 00e0 A2EB0302 		sub	r2, r2, r3
 293              	.LVL36:
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 294              		.loc 1 180 5 is_stmt 1 view .LVU109
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 295              		.loc 1 180 13 is_stmt 0 view .LVU110
 296 00e4 169B     		ldr	r3, [sp, #88]
 179:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pErr++ = e;
 297              		.loc 1 179 7 view .LVU111
 298 00e6 0095     		str	r5, [sp]
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 299              		.loc 1 180 13 view .LVU112
 300 00e8 43F8042B 		str	r2, [r3], #4
 301              	.LVL37:
 180:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 302              		.loc 1 180 13 view .LVU113
 303 00ec 1693     		str	r3, [sp, #88]
 304              		.loc 1 183 5 is_stmt 1 view .LVU114
 305              	.LVL38:
ARM GAS  /tmp/ccFo0cY8.s 			page 24


 306              	.LBB48:
 307              	.LBI20:
 721:./Libraries/CMSIS/DSP/Include/arm_math.h ****         q31_t in,
 308              		.loc 2 721 33 view .LVU115
 309              	.LBB40:
 726:./Libraries/CMSIS/DSP/Include/arm_math.h ****     uint32_t tempVal;
 310              		.loc 2 726 5 view .LVU116
 727:./Libraries/CMSIS/DSP/Include/arm_math.h ****     uint32_t index, i;
 311              		.loc 2 727 5 view .LVU117
 728:./Libraries/CMSIS/DSP/Include/arm_math.h ****     uint32_t signBits;
 312              		.loc 2 728 5 view .LVU118
 729:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 313              		.loc 2 729 5 view .LVU119
 731:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 314              		.loc 2 731 5 view .LVU120
 731:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 315              		.loc 2 731 8 is_stmt 0 view .LVU121
 316 00ee 40F39980 		ble	.L5
 733:./Libraries/CMSIS/DSP/Include/arm_math.h ****     }
 317              		.loc 2 733 7 is_stmt 1 view .LVU122
 318              	.LVL39:
 319              	.LBB22:
 320              	.LBI22:
 321              		.file 3 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccFo0cY8.s 			page 25


  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
ARM GAS  /tmp/ccFo0cY8.s 			page 26


  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
ARM GAS  /tmp/ccFo0cY8.s 			page 27


 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
ARM GAS  /tmp/ccFo0cY8.s 			page 28


 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccFo0cY8.s 			page 29


 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
ARM GAS  /tmp/ccFo0cY8.s 			page 30


 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccFo0cY8.s 			page 31


 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccFo0cY8.s 			page 32


 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
ARM GAS  /tmp/ccFo0cY8.s 			page 33


 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccFo0cY8.s 			page 34


 547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/ccFo0cY8.s 			page 35


 604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccFo0cY8.s 			page 36


 661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccFo0cY8.s 			page 37


 718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccFo0cY8.s 			page 38


 775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
ARM GAS  /tmp/ccFo0cY8.s 			page 39


 832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
ARM GAS  /tmp/ccFo0cY8.s 			page 40


 889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccFo0cY8.s 			page 41


 946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccFo0cY8.s 			page 42


1003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
ARM GAS  /tmp/ccFo0cY8.s 			page 43


1060:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 322              		.loc 3 1078 30 view .LVU123
 323              	.LBB23:
1079:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
 324              		.loc 3 1089 3 view .LVU124
1090:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 325              		.loc 3 1093 3 view .LVU125
 326              		.loc 3 1093 10 is_stmt 0 view .LVU126
 327 00f2 B4FA84F3 		clz	r3, r4
 328              	.LVL40:
 329              		.loc 3 1093 10 view .LVU127
 330              	.LBE23:
 331              	.LBE22:
 733:./Libraries/CMSIS/DSP/Include/arm_math.h ****     }
 332              		.loc 2 733 42 view .LVU128
 333 00f6 5D1E     		subs	r5, r3, #1
 334              	.LVL41:
 733:./Libraries/CMSIS/DSP/Include/arm_math.h ****     }
 335              		.loc 2 733 42 view .LVU129
 336 00f8 C3F11F03 		rsb	r3, r3, #31
 337              	.LVL42:
 338              	.L6:
 741:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 339              		.loc 2 741 5 is_stmt 1 view .LVU130
 741:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340              		.loc 2 741 8 is_stmt 0 view .LVU131
ARM GAS  /tmp/ccFo0cY8.s 			page 44


 341 00fc 04FA05F5 		lsl	r5, r4, r5
 342              	.LVL43:
 744:./Libraries/CMSIS/DSP/Include/arm_math.h ****     index = (index & INDEX_MASK);
 343              		.loc 2 744 5 is_stmt 1 view .LVU132
 745:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 344              		.loc 2 745 5 view .LVU133
 748:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345              		.loc 2 748 5 view .LVU134
 748:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 346              		.loc 2 748 9 is_stmt 0 view .LVU135
 347 0100 079E     		ldr	r6, [sp, #28]
 745:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 348              		.loc 2 745 11 view .LVU136
 349 0102 C5F30564 		ubfx	r4, r5, #24, #6
 748:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 350              		.loc 2 748 9 view .LVU137
 351 0106 56F82440 		ldr	r4, [r6, r4, lsl #2]
 352              	.LVL44:
 752:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 353              		.loc 2 752 5 is_stmt 1 view .LVU138
 752:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 354              		.loc 2 752 18 view .LVU139
 754:./Libraries/CMSIS/DSP/Include/arm_math.h ****       tempVal = 0x7FFFFFFFu - tempVal;
 355              		.loc 2 754 7 view .LVU140
 754:./Libraries/CMSIS/DSP/Include/arm_math.h ****       tempVal = 0x7FFFFFFFu - tempVal;
 356              		.loc 2 754 41 is_stmt 0 view .LVU141
 357 010a 85FB0467 		smull	r6, r7, r5, r4
 358 010e 4FEAE47B 		asr	fp, r4, #31
 754:./Libraries/CMSIS/DSP/Include/arm_math.h ****       tempVal = 0x7FFFFFFFu - tempVal;
 359              		.loc 2 754 48 view .LVU142
 360 0112 4FEAD67E 		lsr	lr, r6, #31
 361 0116 4EEA470E 		orr	lr, lr, r7, lsl #1
 362              	.LVL45:
 363              		.loc 2 755 7 is_stmt 1 view .LVU143
 756:./Libraries/CMSIS/DSP/Include/arm_math.h ****       /*      1.31 with exp 1 */
 757:./Libraries/CMSIS/DSP/Include/arm_math.h ****       /* out = (q31_t) (((q63_t) out * tempVal) >> 30); */
 758:./Libraries/CMSIS/DSP/Include/arm_math.h ****       out = clip_q63_to_q31(((q63_t) out * tempVal) >> 30);
 364              		.loc 2 758 7 view .LVU144
 755:./Libraries/CMSIS/DSP/Include/arm_math.h ****       /*      1.31 with exp 1 */
 365              		.loc 2 755 15 is_stmt 0 view .LVU145
 366 011a A0EB0E0E 		sub	lr, r0, lr
 367              	.LVL46:
 368              		.loc 2 758 42 view .LVU146
 369 011e AEFB0467 		umull	r6, r7, lr, r4
 370              	.LVL47:
 371              		.loc 2 758 42 view .LVU147
 372 0122 0EFB0B77 		mla	r7, lr, fp, r7
 373              	.LVL48:
 374              	.LBB24:
 375              	.LBI24:
 670:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q63_t x)
 376              		.loc 2 670 30 is_stmt 1 view .LVU148
 377              	.LBB25:
 673:./Libraries/CMSIS/DSP/Include/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 378              		.loc 2 673 5 view .LVU149
 673:./Libraries/CMSIS/DSP/Include/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 379              		.loc 2 673 5 is_stmt 0 view .LVU150
ARM GAS  /tmp/ccFo0cY8.s 			page 45


 380              	.LBE25:
 381              	.LBE24:
 382              		.loc 2 758 13 view .LVU151
 383 0126 B40F     		lsrs	r4, r6, #30
 384              	.LVL49:
 385              		.loc 2 758 13 view .LVU152
 386 0128 44EA870E 		orr	lr, r4, r7, lsl #2
 387              	.LBB31:
 388              	.LBB26:
 673:./Libraries/CMSIS/DSP/Include/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 389              		.loc 2 673 45 view .LVU153
 390 012c 4FEAEE74 		asr	r4, lr, #31
 674:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 391              		.loc 2 674 44 view .LVU154
 392 0130 B4EBA77F 		cmp	r4, r7, asr #30
 393 0134 18BF     		it	ne
 394 0136 80EAE77E 		eorne	lr, r0, r7, asr #31
 395              	.LVL50:
 674:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 396              		.loc 2 674 44 view .LVU155
 397              	.LBE26:
 398              	.LBE31:
 752:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 399              		.loc 2 752 26 is_stmt 1 view .LVU156
 752:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 400              		.loc 2 752 18 view .LVU157
 754:./Libraries/CMSIS/DSP/Include/arm_math.h ****       tempVal = 0x7FFFFFFFu - tempVal;
 401              		.loc 2 754 7 view .LVU158
 754:./Libraries/CMSIS/DSP/Include/arm_math.h ****       tempVal = 0x7FFFFFFFu - tempVal;
 402              		.loc 2 754 41 is_stmt 0 view .LVU159
 403 013a 85FB0E45 		smull	r4, r5, r5, lr
 404 013e 7646     		mov	r6, lr
 754:./Libraries/CMSIS/DSP/Include/arm_math.h ****       tempVal = 0x7FFFFFFFu - tempVal;
 405              		.loc 2 754 48 view .LVU160
 406 0140 4FEAD47A 		lsr	r10, r4, #31
 754:./Libraries/CMSIS/DSP/Include/arm_math.h ****       tempVal = 0x7FFFFFFFu - tempVal;
 407              		.loc 2 754 41 view .LVU161
 408 0144 F717     		asrs	r7, r6, #31
 754:./Libraries/CMSIS/DSP/Include/arm_math.h ****       tempVal = 0x7FFFFFFFu - tempVal;
 409              		.loc 2 754 48 view .LVU162
 410 0146 4AEA450A 		orr	r10, r10, r5, lsl #1
 411              	.LVL51:
 755:./Libraries/CMSIS/DSP/Include/arm_math.h ****       /*      1.31 with exp 1 */
 412              		.loc 2 755 7 is_stmt 1 view .LVU163
 413              		.loc 2 758 7 view .LVU164
 755:./Libraries/CMSIS/DSP/Include/arm_math.h ****       /*      1.31 with exp 1 */
 414              		.loc 2 755 15 is_stmt 0 view .LVU165
 415 014a A0EB0A0A 		sub	r10, r0, r10
 416              	.LVL52:
 417              		.loc 2 758 42 view .LVU166
 418 014e AAFB0E45 		umull	r4, r5, r10, lr
 419              	.LVL53:
 420              		.loc 2 758 42 view .LVU167
 421 0152 0AFB0755 		mla	r5, r10, r7, r5
 422              	.LVL54:
 423              	.LBB32:
 670:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q63_t x)
ARM GAS  /tmp/ccFo0cY8.s 			page 46


 424              		.loc 2 670 30 is_stmt 1 view .LVU168
 425              	.LBB27:
 673:./Libraries/CMSIS/DSP/Include/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 426              		.loc 2 673 5 view .LVU169
 427              	.LBE27:
 428              	.LBE32:
 429              		.loc 2 758 13 is_stmt 0 view .LVU170
 430 0156 4FEA947E 		lsr	lr, r4, #30
 431              	.LVL55:
 432              		.loc 2 758 13 view .LVU171
 433              	.LBE40:
 434              	.LBE48:
 184:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 185:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Calculation of product of (e * mu) */
 186:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     errorXmu = (q31_t) (((q63_t) e * mu) >> 31);
 435              		.loc 1 186 36 view .LVU172
 436 015a 069C     		ldr	r4, [sp, #24]
 437              	.LVL56:
 438              	.LBB49:
 439              	.LBB41:
 440              		.loc 2 758 13 view .LVU173
 441 015c 4EEA850E 		orr	lr, lr, r5, lsl #2
 442              	.LBE41:
 443              	.LBE49:
 444              		.loc 1 186 36 view .LVU174
 445 0160 82FB04AB 		smull	r10, fp, r2, r4
 446              	.LVL57:
 187:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 188:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Weighting factor for the normalized version */
 189:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     w = clip_q63_to_q31(((q63_t) errorXmu * oneByEnergy) >> (31 - postShift));
 447              		.loc 1 189 9 view .LVU175
 448 0164 C3F12002 		rsb	r2, r3, #32
 449              	.LVL58:
 450              	.LBB50:
 451              	.LBB42:
 452              	.LBB33:
 453              	.LBB28:
 673:./Libraries/CMSIS/DSP/Include/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 454              		.loc 2 673 45 view .LVU176
 455 0168 4FEAEE76 		asr	r6, lr, #31
 456              	.LVL59:
 673:./Libraries/CMSIS/DSP/Include/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 457              		.loc 2 673 45 view .LVU177
 458              	.LBE28:
 459              	.LBE33:
 460              	.LBE42:
 461              	.LBE50:
 186:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 462              		.loc 1 186 42 view .LVU178
 463 016c 4FEADA74 		lsr	r4, r10, #31
 464              	.LBB51:
 465              	.LBB43:
 466              	.LBB34:
 467              	.LBB29:
 674:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 468              		.loc 2 674 44 view .LVU179
 469 0170 B6EBA57F 		cmp	r6, r5, asr #30
ARM GAS  /tmp/ccFo0cY8.s 			page 47


 674:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 470              		.loc 2 674 44 view .LVU180
 471              	.LBE29:
 472              	.LBE34:
 473              	.LBE43:
 474              	.LBE51:
 186:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 475              		.loc 1 186 42 view .LVU181
 476 0174 44EA4B04 		orr	r4, r4, fp, lsl #1
 477              	.LBB52:
 478              	.LBB44:
 479              	.LBB35:
 480              	.LBB30:
 674:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 481              		.loc 2 674 44 view .LVU182
 482 0178 18BF     		it	ne
 483 017a 80EAE57E 		eorne	lr, r0, r5, asr #31
 484              	.LVL60:
 674:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 485              		.loc 2 674 44 view .LVU183
 486              	.LBE30:
 487              	.LBE35:
 752:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 488              		.loc 2 752 26 is_stmt 1 view .LVU184
 752:./Libraries/CMSIS/DSP/Include/arm_math.h ****     {
 489              		.loc 2 752 18 view .LVU185
 759:./Libraries/CMSIS/DSP/Include/arm_math.h ****     }
 760:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 761:./Libraries/CMSIS/DSP/Include/arm_math.h ****     /* write output */
 762:./Libraries/CMSIS/DSP/Include/arm_math.h ****     *dst = out;
 490              		.loc 2 762 5 view .LVU186
 763:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 764:./Libraries/CMSIS/DSP/Include/arm_math.h ****     /* return num of signbits of out = 1/in value */
 765:./Libraries/CMSIS/DSP/Include/arm_math.h ****     return (signBits + 1U);
 491              		.loc 2 765 5 view .LVU187
 492              		.loc 2 765 5 is_stmt 0 view .LVU188
 493              	.LBE44:
 494              	.LBE52:
 186:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 495              		.loc 1 186 5 is_stmt 1 view .LVU189
 496              		.loc 1 189 5 view .LVU190
 497              		.loc 1 189 9 is_stmt 0 view .LVU191
 498 017e B3F12006 		subs	r6, r3, #32
 499              		.loc 1 189 43 view .LVU192
 500 0182 8EFB0445 		smull	r4, r5, lr, r4
 501              		.loc 1 189 9 view .LVU193
 502 0186 24FA03FA 		lsr	r10, r4, r3
 503 018a 05FA02F2 		lsl	r2, r5, r2
 504 018e 4AEA020A 		orr	r10, r10, r2
 505 0192 03D4     		bmi	.L10
 506 0194 45FA06F6 		asr	r6, r5, r6
 507 0198 4AEA060A 		orr	r10, r10, r6
 508              	.L10:
 509 019c 45FA03F3 		asr	r3, r5, r3
 510              	.LVL61:
 511              	.LBB53:
 512              	.LBI53:
ARM GAS  /tmp/ccFo0cY8.s 			page 48


 670:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q63_t x)
 513              		.loc 2 670 30 is_stmt 1 view .LVU194
 514              	.LBB54:
 673:./Libraries/CMSIS/DSP/Include/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 515              		.loc 2 673 5 view .LVU195
 674:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 516              		.loc 2 674 44 is_stmt 0 view .LVU196
 517 01a0 B3EBEA7F 		cmp	r3, r10, asr #31
 518 01a4 18BF     		it	ne
 519 01a6 80EAE37A 		eorne	r10, r0, r3, asr #31
 520              	.LVL62:
 674:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 521              		.loc 2 674 44 view .LVU197
 522              	.LBE54:
 523              	.LBE53:
 190:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 191:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize pState pointer */
 192:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     px = pState;
 524              		.loc 1 192 5 is_stmt 1 view .LVU198
 193:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 194:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize coefficient pointer */
 195:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     pb = pCoeffs;
 525              		.loc 1 195 5 view .LVU199
 196:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 197:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 198:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 199:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Loop unrolling: Compute 4 taps at a time. */
 200:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt = numTaps >> 2U;
 201:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 202:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Update filter coefficients */
 203:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     while (tapCnt > 0U)
 204:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 205:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Perform the multiply-accumulate */
 206:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 207:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* coef is in 2.30 format */
 208:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
 209:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* get coef in 1.31 format by left shifting */
 210:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 211:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* update coefficient buffer to next coefficient */
 212:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 213:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 214:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
 215:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 216:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 217:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 218:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
 219:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 220:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 221:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 222:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
 223:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 224:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 225:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 226:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Decrement loop counter */
 227:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       tapCnt--;
 228:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     }
 229:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
ARM GAS  /tmp/ccFo0cY8.s 			page 49


 230:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Loop unrolling: Compute remaining taps */
 231:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt = numTaps % 0x4U;
 232:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 233:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #else
 234:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 235:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Initialize tapCnt with number of samples */
 236:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt = numTaps;
 526              		.loc 1 236 5 view .LVU200
 237:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 238:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 239:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 240:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     while (tapCnt > 0U)
 527              		.loc 1 240 5 view .LVU201
 528              		.loc 1 240 11 view .LVU202
 529 01aa D9B1     		cbz	r1, .L17
 530 01ac 059B     		ldr	r3, [sp, #20]
 531 01ae 0E46     		mov	r6, r1
 532 01b0 E646     		mov	lr, ip
 533              	.LVL63:
 534              		.loc 1 240 11 is_stmt 0 view .LVU203
 535 01b2 DDF800B0 		ldr	fp, [sp]
 536 01b6 1F1F     		subs	r7, r3, #4
 537              	.LVL64:
 538              	.L16:
 241:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 242:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Perform the multiply-accumulate */
 243:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       coef = (q31_t) (((q63_t) w * (*px++)) >> (32));
 539              		.loc 1 243 7 is_stmt 1 view .LVU204
 244:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 540              		.loc 1 244 7 view .LVU205
 243:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 541              		.loc 1 243 34 is_stmt 0 view .LVU206
 542 01b8 5EF8044B 		ldr	r4, [lr], #4
 543              	.LVL65:
 544              		.loc 1 244 29 view .LVU207
 545 01bc 57F8042F 		ldr	r2, [r7, #4]!
 243:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       *pb = clip_q63_to_q31((q63_t) * pb + (coef << 1U));
 546              		.loc 1 243 34 view .LVU208
 547 01c0 8AFB0445 		smull	r4, r5, r10, r4
 548              		.loc 1 244 29 view .LVU209
 549 01c4 D317     		asrs	r3, r2, #31
 550              		.loc 1 244 50 view .LVU210
 551 01c6 6C00     		lsls	r4, r5, #1
 552              		.loc 1 244 13 view .LVU211
 553 01c8 1219     		adds	r2, r2, r4
 554 01ca 43EBE473 		adc	r3, r3, r4, asr #31
 555              	.LVL66:
 556              	.LBB55:
 557              	.LBI55:
 670:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q63_t x)
 558              		.loc 2 670 30 is_stmt 1 view .LVU212
 559              	.LBB56:
 673:./Libraries/CMSIS/DSP/Include/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 560              		.loc 2 673 5 view .LVU213
 673:./Libraries/CMSIS/DSP/Include/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 561              		.loc 2 673 35 is_stmt 0 view .LVU214
 562 01ce 1446     		mov	r4, r2
ARM GAS  /tmp/ccFo0cY8.s 			page 50


 674:./Libraries/CMSIS/DSP/Include/arm_math.h ****   }
 563              		.loc 2 674 44 view .LVU215
 564 01d0 B3EBE27F 		cmp	r3, r2, asr #31
 565 01d4 18BF     		it	ne
 566 01d6 80EAE374 		eorne	r4, r0, r3, asr #31
 567              	.LBE56:
 568              	.LBE55:
 240:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 569              		.loc 1 240 11 view .LVU216
 570 01da 013E     		subs	r6, r6, #1
 571              	.LVL67:
 572              		.loc 1 244 11 view .LVU217
 573 01dc 3C60     		str	r4, [r7]
 574              	.LVL68:
 245:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       pb++;
 575              		.loc 1 245 7 is_stmt 1 view .LVU218
 246:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 247:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       /* Decrement loop counter */
 248:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****       tapCnt--;
 576              		.loc 1 248 7 view .LVU219
 240:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     {
 577              		.loc 1 240 11 view .LVU220
 578 01de EBD1     		bne	.L16
 579 01e0 CDF800B0 		str	fp, [sp]
 580              	.LVL69:
 581              	.L17:
 249:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     }
 250:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 251:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Read the sample from state buffer */
 252:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     x0 = *pState;
 582              		.loc 1 252 5 view .LVU221
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 583              		.loc 1 102 9 is_stmt 0 view .LVU222
 584 01e4 029B     		ldr	r3, [sp, #8]
 585              		.loc 1 252 8 view .LVU223
 586 01e6 5CF8042B 		ldr	r2, [ip], #4
 587              	.LVL70:
 253:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 254:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Advance state pointer by 1 for the next sample */
 255:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     pState = pState + 1;
 588              		.loc 1 255 5 is_stmt 1 view .LVU224
 256:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 257:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Decrement loop counter */
 258:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     blkCnt--;
 589              		.loc 1 258 5 view .LVU225
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 590              		.loc 1 102 9 view .LVU226
 591 01ea 013B     		subs	r3, r3, #1
 592              	.LVL71:
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 593              		.loc 1 102 9 is_stmt 0 view .LVU227
 594 01ec 0293     		str	r3, [sp, #8]
 595 01ee 7FF437AF 		bne	.L13
 596 01f2 1446     		mov	r4, r2
 597 01f4 0A9B     		ldr	r3, [sp, #40]
 598              	.LVL72:
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
ARM GAS  /tmp/ccFo0cY8.s 			page 51


 599              		.loc 1 102 9 view .LVU228
 600 01f6 179A     		ldr	r2, [sp, #92]
 601              	.LVL73:
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 602              		.loc 1 102 9 view .LVU229
 603 01f8 8E46     		mov	lr, r1
 604 01fa 03EB8201 		add	r1, r3, r2, lsl #2
 605              	.LVL74:
 102:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 606              		.loc 1 102 9 view .LVU230
 607 01fe 4246     		mov	r2, r8
 608              	.LVL75:
 609              	.L2:
 259:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   }
 260:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 261:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Save energy and x0 values for the next frame */
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   S->energy = (q31_t) energy;
 610              		.loc 1 262 3 is_stmt 1 view .LVU231
 611              		.loc 1 262 13 is_stmt 0 view .LVU232
 612 0200 0B9B     		ldr	r3, [sp, #44]
 263:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   S->x0 = x0;
 264:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 265:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Processing is complete.
 266:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****      Now copy the last numTaps - 1 samples to the start of the state buffer.
 267:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****      This prepares the state buffer for the next function call. */
 268:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 269:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Points to the start of the pState buffer */
 270:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   pStateCurnt = S->pState;
 271:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 272:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* copy data */
 273:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 274:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 275:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Loop unrolling: Compute 4 taps at a time. */
 276:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   tapCnt = (numTaps - 1U) >> 2U;
 277:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 278:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   while (tapCnt > 0U)
 279:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 280:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pState++;
 281:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pState++;
 282:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pState++;
 283:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pState++;
 284:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 285:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Decrement loop counter */
 286:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt--;
 287:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   }
 288:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 289:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Loop unrolling: Compute remaining taps */
 290:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   tapCnt = (numTaps - 1U) % 0x4U;
 291:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 292:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #else
 293:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 294:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   /* Initialize tapCnt with number of samples */
 295:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   tapCnt = (numTaps - 1U);
 296:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 297:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 298:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 299:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   while (tapCnt > 0U)
ARM GAS  /tmp/ccFo0cY8.s 			page 52


 613              		.loc 1 299 9 view .LVU233
 614 0202 BEF1010E 		subs	lr, lr, #1
 615              	.LVL76:
 262:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   S->x0 = x0;
 616              		.loc 1 262 13 view .LVU234
 617 0206 9A61     		str	r2, [r3, #24]
 263:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   S->x0 = x0;
 618              		.loc 1 263 3 is_stmt 1 view .LVU235
 263:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   S->x0 = x0;
 619              		.loc 1 263 9 is_stmt 0 view .LVU236
 620 0208 DC61     		str	r4, [r3, #28]
 270:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 621              		.loc 1 270 3 is_stmt 1 view .LVU237
 622              	.LVL77:
 295:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 623              		.loc 1 295 3 view .LVU238
 624              		.loc 1 299 3 view .LVU239
 625              		.loc 1 299 9 view .LVU240
 626 020a 08D0     		beq	.L1
 627              		.loc 1 299 9 is_stmt 0 view .LVU241
 628 020c 0A9B     		ldr	r3, [sp, #40]
 629 020e 043B     		subs	r3, r3, #4
 630              	.LVL78:
 631              	.L19:
 300:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 301:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     *pStateCurnt++ = *pState++;
 632              		.loc 1 301 5 is_stmt 1 view .LVU242
 633              		.loc 1 301 22 is_stmt 0 view .LVU243
 634 0210 51F8042B 		ldr	r2, [r1], #4
 635              	.LVL79:
 299:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 636              		.loc 1 299 9 view .LVU244
 637 0214 BEF1010E 		subs	lr, lr, #1
 638              	.LVL80:
 639              		.loc 1 301 20 view .LVU245
 640 0218 43F8042F 		str	r2, [r3, #4]!
 302:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 303:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     /* Decrement loop counter */
 304:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****     tapCnt--;
 641              		.loc 1 304 5 is_stmt 1 view .LVU246
 642              	.LVL81:
 299:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   {
 643              		.loc 1 299 9 view .LVU247
 644 021c F8D1     		bne	.L19
 645              	.LVL82:
 646              	.L1:
 305:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****   }
 306:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** 
 307:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c **** }
 647              		.loc 1 307 1 is_stmt 0 view .LVU248
 648 021e 0DB0     		add	sp, sp, #52
 649              	.LCFI2:
 650              		.cfi_remember_state
 651              		.cfi_def_cfa_offset 36
 652              		@ sp needed
 653 0220 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 654              	.LVL83:
ARM GAS  /tmp/ccFo0cY8.s 			page 53


 655              	.L5:
 656              	.LCFI3:
 657              		.cfi_restore_state
 658              	.LBB57:
 659              	.LBB45:
 737:./Libraries/CMSIS/DSP/Include/arm_math.h ****     }
 660              		.loc 2 737 7 is_stmt 1 view .LVU249
 737:./Libraries/CMSIS/DSP/Include/arm_math.h ****     }
 661              		.loc 2 737 37 is_stmt 0 view .LVU250
 662 0224 C4F10003 		rsb	r3, r4, #0
 663              	.LVL84:
 664              	.LBB36:
 665              	.LBI36:
1078:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 666              		.loc 3 1078 30 is_stmt 1 view .LVU251
 667              	.LBB37:
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
 668              		.loc 3 1089 3 view .LVU252
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
 669              		.loc 3 1089 6 is_stmt 0 view .LVU253
 670 0228 05D0     		beq	.L23
 671              		.loc 3 1093 3 is_stmt 1 view .LVU254
 672              		.loc 3 1093 10 is_stmt 0 view .LVU255
 673 022a B3FA83F3 		clz	r3, r3
 674              	.LVL85:
 675              		.loc 3 1093 10 view .LVU256
 676 022e 5D1E     		subs	r5, r3, #1
 677              	.LVL86:
 678              		.loc 3 1093 10 view .LVU257
 679 0230 C3F11F03 		rsb	r3, r3, #31
 680 0234 62E7     		b	.L6
 681              	.LVL87:
 682              	.L23:
 683              		.loc 3 1093 10 view .LVU258
 684 0236 4FF0FF33 		mov	r3, #-1
 685              	.LVL88:
 686              		.loc 3 1093 10 view .LVU259
 687 023a 1F25     		movs	r5, #31
 688              	.LVL89:
 689              		.loc 3 1093 10 view .LVU260
 690 023c 5EE7     		b	.L6
 691              	.LVL90:
 692              	.L21:
 693              		.loc 3 1093 10 view .LVU261
 694              	.LBE37:
 695              	.LBE36:
 696              	.LBE45:
 697              	.LBE57:
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
 698              		.loc 1 73 16 view .LVU262
 699 023e 0A99     		ldr	r1, [sp, #40]
 700              	.LVL91:
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_lms_norm_q31.c ****         q31_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
 701              		.loc 1 73 16 view .LVU263
 702 0240 DEE7     		b	.L2
 703              		.cfi_endproc
 704              	.LFE145:
ARM GAS  /tmp/ccFo0cY8.s 			page 54


 706 0242 00BF     		.text
 707              	.Letext0:
 708              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 709              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 710              		.file 6 "/usr/include/newlib/sys/_types.h"
 711              		.file 7 "/usr/include/newlib/sys/reent.h"
 712              		.file 8 "/usr/include/newlib/sys/lock.h"
 713              		.file 9 "/usr/include/newlib/math.h"
ARM GAS  /tmp/ccFo0cY8.s 			page 55


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_lms_norm_q31.c
     /tmp/ccFo0cY8.s:17     .text.arm_lms_norm_q31:0000000000000000 $t
     /tmp/ccFo0cY8.s:26     .text.arm_lms_norm_q31:0000000000000000 arm_lms_norm_q31

NO UNDEFINED SYMBOLS
