{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539713751063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539713751063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 15:15:50 2018 " "Processing started: Tue Oct 16 15:15:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539713751063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1539713751063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1539713751063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1539713751657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1539713751657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_2_1-fluxo " "Found design unit 1: multiplexer_2_1-fluxo" {  } { { "multiplexer_2_1.vhd" "" { Text "C:/Users/jppc9/Documents/GitHub/MIPS-Pipeline/multiplexer_2_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539713762734 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_2_1 " "Found entity 1: multiplexer_2_1" {  } { { "multiplexer_2_1.vhd" "" { Text "C:/Users/jppc9/Documents/GitHub/MIPS-Pipeline/multiplexer_2_1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539713762734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539713762734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-mux_arch " "Found design unit 1: mux_4_1-mux_arch" {  } { { "multiplexer_4_1.vhd" "" { Text "C:/Users/jppc9/Documents/GitHub/MIPS-Pipeline/multiplexer_4_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539713762734 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "multiplexer_4_1.vhd" "" { Text "C:/Users/jppc9/Documents/GitHub/MIPS-Pipeline/multiplexer_4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539713762734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539713762734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_adder-rtl " "Found design unit 1: Full_adder-rtl" {  } { { "Full_Adder.vhd" "" { Text "C:/Users/jppc9/Documents/GitHub/MIPS-Pipeline/Full_Adder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539713762749 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "Full_Adder.vhd" "" { Text "C:/Users/jppc9/Documents/GitHub/MIPS-Pipeline/Full_Adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539713762749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539713762749 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "y multiplexer_2_1.vhd(26) " "VHDL Interface Declaration error in multiplexer_2_1.vhd(26): interface object \"y\" of mode out cannot be read. Change object mode to buffer." {  } { { "multiplexer_2_1.vhd" "" { Text "C:/Users/jppc9/Documents/GitHub/MIPS-Pipeline/multiplexer_2_1.vhd" 26 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Design Software" 0 -1 1539713762843 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" multiplexer_2_1.vhd(26) " "VHDL error at multiplexer_2_1.vhd(26): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "multiplexer_2_1.vhd" "" { Text "C:/Users/jppc9/Documents/GitHub/MIPS-Pipeline/multiplexer_2_1.vhd" 26 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Design Software" 0 -1 1539713762843 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "y multiplexer_2_1.vhd(27) " "VHDL Interface Declaration error in multiplexer_2_1.vhd(27): interface object \"y\" of mode out cannot be read. Change object mode to buffer." {  } { { "multiplexer_2_1.vhd" "" { Text "C:/Users/jppc9/Documents/GitHub/MIPS-Pipeline/multiplexer_2_1.vhd" 27 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Design Software" 0 -1 1539713762843 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" multiplexer_2_1.vhd(27) " "VHDL error at multiplexer_2_1.vhd(27): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "multiplexer_2_1.vhd" "" { Text "C:/Users/jppc9/Documents/GitHub/MIPS-Pipeline/multiplexer_2_1.vhd" 27 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Design Software" 0 -1 1539713762843 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539713762952 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 16 15:16:02 2018 " "Processing ended: Tue Oct 16 15:16:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539713762952 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539713762952 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539713762952 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1539713762952 ""}
