# HDL
Verliog and FPGA clock/stopwatch/timer project
