#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec 13 20:28:07 2017
# Process ID: 31185
# Current directory: /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1
# Command line: vivado -log conv_layer_2_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv_layer_2_tb.tcl
# Log file: /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/conv_layer_2_tb.vds
# Journal file: /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source conv_layer_2_tb.tcl -notrace
Command: synth_design -top conv_layer_2_tb -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1215.555 ; gain = 69.000 ; free physical = 12711 ; free virtual = 59401
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'conv_layer_2_tb' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2_tb.vhd:7]
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'conv_relu_pool' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:9' bound to instance 'conv1' of component 'conv_relu_pool' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2_tb.vhd:69]
INFO: [Synth 8-638] synthesizing module 'conv_relu_pool' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:23]
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'conv_layer_0' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:9' bound to instance 'conv0' of component 'conv_layer_0' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:74]
INFO: [Synth 8-638] synthesizing module 'conv_layer_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:19]
INFO: [Synth 8-3491] module 'conv_0' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:9' bound to instance 'h0' of component 'conv_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'conv_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:18]
INFO: [Synth 8-3491] module 'fir128_0' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-31185-nezin-desktop/realtime/fir128_0_stub.vhdl:5' bound to instance 'F' of component 'fir128_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:42]
INFO: [Synth 8-638] synthesizing module 'fir128_0' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-31185-nezin-desktop/realtime/fir128_0_stub.vhdl:20]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed. 
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'conv_0' (1#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:18]
WARNING: [Synth 8-5640] Port 'data_count' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:34]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-31185-nezin-desktop/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'fifo_128_1' of component 'fifo_generator_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-31185-nezin-desktop/realtime/fifo_generator_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'mux2_1_8' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:9' bound to instance 'mux_0' of component 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mux2_1_8' (2#1) [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:17]
INFO: [Synth 8-3491] module 'mux2_1_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:28' bound to instance 'mux_1' of component 'mux2_1_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'mux2_1_1' [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'mux2_1_1' (3#1) [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element counter_signal_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_0' (4#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:19]
INFO: [Synth 8-3491] module 'conv_layer_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:9' bound to instance 'conv1' of component 'conv_layer_1' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:82]
INFO: [Synth 8-638] synthesizing module 'conv_layer_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:19]
INFO: [Synth 8-3491] module 'conv_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:9' bound to instance 'h1' of component 'conv_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'conv_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:18]
INFO: [Synth 8-3491] module 'fir128_1' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-31185-nezin-desktop/realtime/fir128_1_stub.vhdl:5' bound to instance 'F' of component 'fir128_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'fir128_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-31185-nezin-desktop/realtime/fir128_1_stub.vhdl:20]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed. 
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'conv_1' (5#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:18]
WARNING: [Synth 8-5640] Port 'data_count' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:34]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-31185-nezin-desktop/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'fifo_128_1' of component 'fifo_generator_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:88]
INFO: [Synth 8-3491] module 'mux2_1_8' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:9' bound to instance 'mux_0' of component 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:99]
INFO: [Synth 8-3491] module 'mux2_1_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:28' bound to instance 'mux_1' of component 'mux2_1_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element counter_signal_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_1' (6#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:19]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Relu' declared at '/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:11' bound to instance 'r' of component 'Relu' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Relu' [/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:19]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Relu' (7#1) [/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:19]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'maxpool2' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' bound to instance 'mp' of component 'maxpool2' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:101]
ERROR: [Synth 8-3493] module 'maxpool2' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' does not have matching formal port for component port 'ceclk' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:101]
ERROR: [Synth 8-3493] module 'maxpool2' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' does not have matching formal port for component port 'input_valid' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:101]
ERROR: [Synth 8-3493] module 'maxpool2' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool.vhd:9' does not have matching formal port for component port 'output_valid' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:101]
ERROR: [Synth 8-285] failed synthesizing module 'conv_relu_pool' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:23]
ERROR: [Synth 8-285] failed synthesizing module 'conv_layer_2_tb' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.srcs/sources_1/new/conv_layer_2_tb.vhd:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.055 ; gain = 110.500 ; free physical = 12716 ; free virtual = 59406
---------------------------------------------------------------------------------
RTL Elaboration failed
35 Infos, 8 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 20:28:22 2017...
