dd	,	V_26
parent_name	,	V_40
CLKID_GFX2DAXI	,	V_39
berlin2_div_register	,	F_13
num	,	V_13
parent_np	,	V_3
"cpu"	,	L_3
clk_data	,	V_10
bg2q_pll_map	,	V_19
clk_put	,	F_10
MAX_CLKS	,	V_11
lock	,	V_35
REG_CLKENABLE	,	V_41
clk_hw_register_gate	,	F_14
ret	,	V_9
ARRAY_SIZE	,	F_12
clk	,	V_5
berlin2_gate_data	,	V_37
CPUPLL	,	V_23
SYSPLL	,	V_21
"%s: Unable to map cpupll base\n"	,	L_2
"%s: Unable to register leaf clock %d\n"	,	L_5
of_clk_hw_onecell_get	,	V_45
clk_hw_register_fixed_factor	,	F_15
__clk_get_name	,	F_9
full_name	,	V_15
"twd"	,	L_4
"%s: Unable to map global base\n"	,	L_1
name	,	V_32
pr_err	,	F_5
CLKID_SYS	,	V_30
GFP_KERNEL	,	V_12
bg2q_gates	,	V_36
of_get_parent	,	F_2
iounmap	,	F_6
np	,	V_2
of_clk_get_by_name	,	F_7
hws	,	V_7
REG_SYSPLLCTL0	,	V_20
flags	,	V_34
parent_ids	,	V_29
device_node	,	V_1
CLKID_TWD	,	V_44
kzalloc	,	F_3
bit_idx	,	V_42
CLKID_CPU	,	V_43
cpupll_base	,	V_16
bg2q_divs	,	V_24
berlin2_div_data	,	V_25
map	,	V_31
gd	,	V_38
clk_hw	,	V_6
gbase	,	V_14
clk_names	,	V_17
berlin2q_clock_setup	,	F_1
berlin2_pll_register	,	F_11
k	,	V_27
n	,	V_8
num_parents	,	V_28
parent_names	,	V_4
REFCLK	,	V_18
__init	,	T_1
of_iomap	,	F_4
bg2q_fail	,	V_22
div_flags	,	V_33
of_clk_add_hw_provider	,	F_16
IS_ERR	,	F_8
