########################
# run yosys config
########################

# setup the circuits
circuits_dir=regression_test/benchmark/_VERILOG/syntax

# Add circuits to list to sweep
circuit_list_add=both_ram.v
