/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [2:0] _07_;
  wire [2:0] _08_;
  reg [3:0] _09_;
  wire [7:0] _10_;
  wire [4:0] _11_;
  wire [8:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [19:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [16:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_33z;
  wire [13:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire [9:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [20:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_14z;
  wire [32:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [7:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _13_ <= 8'h00;
    else _13_ <= { in_data[90:84], celloutsig_0_6z };
  assign { _12_[8:4], _07_[2], _02_, _04_ } = _13_;
  assign celloutsig_0_31z = _00_ ? celloutsig_0_30z : 1'h0;
  assign celloutsig_0_42z = celloutsig_0_0z ? _01_ : celloutsig_0_40z;
  assign celloutsig_0_2z = celloutsig_0_0z ? in_data[29] : celloutsig_0_0z;
  assign celloutsig_0_46z = !(celloutsig_0_38z ? celloutsig_0_15z : celloutsig_0_5z);
  assign celloutsig_0_4z = !(celloutsig_0_0z ? celloutsig_0_2z : in_data[80]);
  assign celloutsig_0_12z = !(celloutsig_0_8z ? celloutsig_0_3z : celloutsig_0_4z);
  assign celloutsig_0_24z = !(celloutsig_0_3z ? celloutsig_0_10z : celloutsig_0_23z[3]);
  assign celloutsig_0_39z = ~(celloutsig_0_33z[2] | celloutsig_0_15z);
  assign celloutsig_1_5z = ~(celloutsig_1_2z[14] | in_data[134]);
  assign celloutsig_1_10z = ~(celloutsig_1_8z | celloutsig_1_3z);
  assign celloutsig_0_10z = ~(celloutsig_0_6z | celloutsig_0_3z);
  assign celloutsig_0_14z = ~(celloutsig_0_2z | celloutsig_0_6z);
  assign celloutsig_0_30z = ~(celloutsig_0_21z[1] | celloutsig_0_19z[0]);
  assign celloutsig_1_4z = celloutsig_1_0z[4] | ~(celloutsig_1_0z[1]);
  assign celloutsig_0_8z = in_data[23] | ~(celloutsig_0_5z);
  assign celloutsig_0_38z = _05_ | celloutsig_0_27z[14];
  assign celloutsig_0_40z = celloutsig_0_39z | _06_;
  assign celloutsig_0_25z = celloutsig_0_13z[2] ^ celloutsig_0_6z;
  reg [2:0] _32_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _32_ <= 3'h0;
    else _32_ <= { _07_[2], _02_, _04_ };
  assign { _01_, _08_[1:0] } = _32_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 4'h0;
    else _09_ <= { celloutsig_1_0z[3:1], celloutsig_1_5z };
  reg [7:0] _34_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _34_ <= 8'h00;
    else _34_ <= { in_data[30:24], celloutsig_0_0z };
  assign { _10_[7], _00_, _10_[5:2], celloutsig_0_21z[1], _10_[0] } = _34_;
  reg [4:0] _35_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _35_ <= 5'h00;
    else _35_ <= { celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_25z };
  assign { _05_, _11_[3:2], _06_, _03_ } = _35_;
  assign celloutsig_1_14z = { _09_[3:2], _09_ } & { in_data[106:103], celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_1_15z = { in_data[128:109], celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_14z } & { in_data[142:114], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[3:1] == in_data[95:93];
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } == { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_8z = in_data[169:164] == in_data[140:135];
  assign celloutsig_0_43z = { celloutsig_0_19z[1], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_6z, 1'h0, celloutsig_0_13z, celloutsig_0_2z, _10_[7], _00_, _10_[5:2], celloutsig_0_21z[1], _10_[0], celloutsig_0_16z } > { _12_[5:4], celloutsig_0_12z, celloutsig_0_42z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_39z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_14z, 1'h0, celloutsig_0_2z, celloutsig_0_42z, celloutsig_0_8z, celloutsig_0_42z };
  assign celloutsig_0_16z = { _10_[7], _00_, _10_[5:2], celloutsig_0_21z[1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_12z } > { celloutsig_0_7z[13:7], celloutsig_0_15z, celloutsig_0_10z, 1'h0, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_6z = { _00_, _10_[5:2], celloutsig_0_21z[1], _10_[0] } || { _10_[7], _00_, _10_[5:4], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_7z = celloutsig_1_1z[2:0] * { celloutsig_1_0z[5], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_15z[32:26] * { celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_19z = { celloutsig_0_7z[9], celloutsig_0_13z, celloutsig_0_14z } * { celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_1_2z = in_data[120] ? { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } : { in_data[171:167], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z } !== { _10_[0], celloutsig_0_2z };
  assign celloutsig_0_15z = celloutsig_0_4z & celloutsig_0_2z;
  assign celloutsig_0_18z = celloutsig_0_13z[2] & celloutsig_0_0z;
  assign celloutsig_1_3z = | { celloutsig_1_2z[13], celloutsig_1_1z };
  assign celloutsig_1_18z = | { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z[9:6] };
  assign celloutsig_0_67z = ~^ celloutsig_0_35z[8:1];
  assign celloutsig_0_53z = { celloutsig_0_43z, celloutsig_0_46z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_45z, celloutsig_0_4z } >> { _05_, _11_[3:2], _06_, _03_, celloutsig_0_31z };
  assign celloutsig_0_68z = celloutsig_0_35z[12:3] >> { celloutsig_0_23z[3:1], celloutsig_0_53z, celloutsig_0_39z };
  assign celloutsig_0_17z = { celloutsig_0_7z[20:8], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } >> { celloutsig_0_7z[18:7], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[117:111] >>> in_data[170:164];
  assign celloutsig_0_7z = { _10_[5:3], _10_[7], _00_, _10_[5:2], celloutsig_0_21z[1], _10_[0], celloutsig_0_0z, celloutsig_0_0z, _10_[7], _00_, _10_[5:2], celloutsig_0_21z[1], _10_[0] } >>> { in_data[30], celloutsig_0_5z, celloutsig_0_5z, _10_[7], _00_, _10_[5:2], celloutsig_0_21z[1], _10_[0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z } >>> { in_data[79], celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_11z[4], celloutsig_0_11z[5], celloutsig_0_11z[2], 1'h0 } >>> celloutsig_0_17z[10:7];
  assign celloutsig_0_33z = { _00_, _10_[5:3] } ~^ { _05_, _11_[3:2], _06_ };
  assign celloutsig_1_1z = in_data[152:148] ^ celloutsig_1_0z[4:0];
  assign celloutsig_0_45z = ~((celloutsig_0_0z & celloutsig_0_33z[2]) | celloutsig_0_13z[2]);
  assign celloutsig_0_35z[1] = ~ celloutsig_0_5z;
  assign { celloutsig_0_11z[2], celloutsig_0_11z[4], celloutsig_0_11z[5] } = ~ { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z };
  assign { celloutsig_0_21z[14], celloutsig_0_21z[4:2], celloutsig_0_21z[5], celloutsig_0_21z[0], celloutsig_0_21z[18], celloutsig_0_21z[15], celloutsig_0_21z[19], celloutsig_0_21z[13:6] } = { celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, _10_[7], _00_, _10_[5:2], celloutsig_0_21z[1], _10_[0] } ^ { celloutsig_0_13z[0], _10_[4:2], _10_[5], _10_[0], celloutsig_0_13z[1], celloutsig_0_13z[1], celloutsig_0_13z[2], celloutsig_0_11z[5:4], celloutsig_0_11z[5], celloutsig_0_11z[2], celloutsig_0_11z[5:4], _10_[7], _00_ };
  assign { celloutsig_0_27z[15:11], celloutsig_0_27z[16], celloutsig_0_27z[9], celloutsig_0_27z[7:2], celloutsig_0_27z[0], celloutsig_0_27z[8] } = { _05_, _11_[3:2], _06_, _03_, celloutsig_0_10z, celloutsig_0_3z, _10_[7], _00_, _10_[5:2], _10_[0], celloutsig_0_0z } ~^ { celloutsig_0_21z[15:11], celloutsig_0_13z[2], celloutsig_0_21z[9], celloutsig_0_21z[7:2], celloutsig_0_21z[0], celloutsig_0_21z[8] };
  assign { celloutsig_0_35z[6], celloutsig_0_35z[11], celloutsig_0_35z[5], celloutsig_0_35z[10], celloutsig_0_35z[4], celloutsig_0_35z[9], celloutsig_0_35z[3], celloutsig_0_35z[8], celloutsig_0_35z[2], celloutsig_0_35z[7], celloutsig_0_35z[0], celloutsig_0_35z[12] } = { celloutsig_0_19z[4], celloutsig_0_19z[4:3], celloutsig_0_19z[3:2], celloutsig_0_19z[2:1], celloutsig_0_19z[1:0], celloutsig_0_19z[0], celloutsig_0_2z, celloutsig_0_0z } ~^ { _12_[5], celloutsig_0_18z, _12_[4], celloutsig_0_18z, _07_[2], _12_[8], _02_, _12_[7], _04_, _12_[6], celloutsig_0_10z, celloutsig_0_21z[12] };
  assign _07_[1:0] = { _02_, _04_ };
  assign _08_[2] = _01_;
  assign { _10_[6], _10_[1] } = { _00_, celloutsig_0_21z[1] };
  assign { _11_[4], _11_[1:0] } = { _05_, _06_, _03_ };
  assign _12_[3:0] = { _07_[2], _02_, _04_, 1'h0 };
  assign { celloutsig_0_11z[3], celloutsig_0_11z[1:0] } = { celloutsig_0_11z[5], celloutsig_0_11z[5:4] };
  assign celloutsig_0_21z[17:16] = { celloutsig_0_10z, celloutsig_0_13z[2] };
  assign celloutsig_0_27z[1] = 1'h1;
  assign { out_data[128], out_data[102:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
