Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L v_tc_v6_2_3 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'fsync_out' is not connected on this instance [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:147]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:200]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:201]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:202]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:203]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:204]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:205]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:206]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:207]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:208]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:209]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:210]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:211]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:212]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:213]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:214]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'vid_pData' [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:215]
WARNING: [VRFC 10-3823] variable 'vid_pData' might have multiple concurrent drivers [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:198]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
