module RegisterFile(
    input clk, rst,
    input[3:0] src1, src2, Dest_wb,
    input[31:0] Result_WB,
    input writeBackEn,
    output [31:0] reg1,reg2
);
reg [31:0]register[15:0];
integer i ;
always @(negedge clk, posedge rst) begin 
    if(rst) begin
        for(i = 0; i < 16; i = i + 1)begin
            register[i] = i;
        end
    end
    else if(writeBackEn) begin
        register[Dest_wb] = Result_WB;
    end
end
assign reg1 = register[src1];
assign reg2 = register[src2];

endmodule