

================================================================
== Vitis HLS Report for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6'
================================================================
* Date:           Wed Jan  3 23:38:57 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_624_6  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      22|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      58|    -|
|Register         |        -|    -|      20|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      20|      80|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln627_fu_113_p2   |         +|   0|  0|  10|          10|          10|
    |j_2_fu_103_p2         |         +|   0|  0|   6|           4|           1|
    |icmp_ln624_fu_97_p2   |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln626_fu_124_p2  |      icmp|   0|  0|   4|           8|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  22|          26|          23|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  13|          3|    1|          3|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_77_p4  |   9|          2|    1|          2|
    |ap_return                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1           |   9|          2|    4|          8|
    |j_fu_38                        |   9|          2|    4|          8|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  58|         13|   12|         25|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  2|   0|    2|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_return_preg           |  1|   0|    1|          0|
    |icmp_ln624_reg_145       |  1|   0|    1|          0|
    |j_2_reg_149              |  4|   0|    4|          0|
    |j_fu_38                  |  4|   0|    4|          0|
    |merge_reg_73             |  1|   0|    1|          0|
    |zext_ln608_cast_reg_140  |  6|   0|    8|          2|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 20|   0|   22|          2|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+----------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6|  return value|
|ap_return                               |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6|  return value|
|j_3_reload                              |   in|    4|     ap_none|                                           j_3_reload|        scalar|
|add_ln619                               |   in|   10|     ap_none|                                            add_ln619|        scalar|
|zext_ln608                              |   in|    6|     ap_none|                                           zext_ln608|        scalar|
|dependency_predecessor_values_address0  |  out|   10|   ap_memory|                        dependency_predecessor_values|         array|
|dependency_predecessor_values_ce0       |  out|    1|   ap_memory|                        dependency_predecessor_values|         array|
|dependency_predecessor_values_q0        |   in|    8|   ap_memory|                        dependency_predecessor_values|         array|
+----------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.18>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln608_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln608"   --->   Operation 6 'read' 'zext_ln608_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln619_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln619"   --->   Operation 7 'read' 'add_ln619_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_3_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %j_3_reload"   --->   Operation 8 'read' 'j_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln608_cast = zext i6 %zext_ln608_read"   --->   Operation 9 'zext' 'zext_ln608_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph28"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [DynMap/DynMap_4HLS.cpp:624]   --->   Operation 12 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.96ns)   --->   "%icmp_ln624 = icmp_ult  i4 %j_1, i4 %j_3_reload_read" [DynMap/DynMap_4HLS.cpp:624]   --->   Operation 14 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.99ns)   --->   "%j_2 = add i4 %j_1, i4 1" [DynMap/DynMap_4HLS.cpp:624]   --->   Operation 15 'add' 'j_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%br_ln624 = br i1 %icmp_ln624, void %.critedge.loopexit.exitStub, void %.split10" [DynMap/DynMap_4HLS.cpp:624]   --->   Operation 16 'br' 'br_ln624' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln627 = zext i4 %j_1" [DynMap/DynMap_4HLS.cpp:627]   --->   Operation 17 'zext' 'zext_ln627' <Predicate = (icmp_ln624)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.41ns)   --->   "%add_ln627 = add i10 %add_ln619_read, i10 %zext_ln627" [DynMap/DynMap_4HLS.cpp:627]   --->   Operation 18 'add' 'add_ln627' <Predicate = (icmp_ln624)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln627_1 = zext i10 %add_ln627" [DynMap/DynMap_4HLS.cpp:627]   --->   Operation 19 'zext' 'zext_ln627_1' <Predicate = (icmp_ln624)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%dependency_predecessor_values_addr = getelementptr i8 %dependency_predecessor_values, i64 0, i64 %zext_ln627_1" [DynMap/DynMap_4HLS.cpp:627]   --->   Operation 20 'getelementptr' 'dependency_predecessor_values_addr' <Predicate = (icmp_ln624)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.77ns)   --->   "%dependency_predecessor_values_load = load i10 %dependency_predecessor_values_addr" [DynMap/DynMap_4HLS.cpp:627]   --->   Operation 21 'load' 'dependency_predecessor_values_load' <Predicate = (icmp_ln624)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>

State 2 <SV = 1> <Delay = 5.38>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln624 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [DynMap/DynMap_4HLS.cpp:624]   --->   Operation 22 'specloopname' 'specloopname_ln624' <Predicate = (icmp_ln624)> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (2.77ns)   --->   "%dependency_predecessor_values_load = load i10 %dependency_predecessor_values_addr" [DynMap/DynMap_4HLS.cpp:627]   --->   Operation 23 'load' 'dependency_predecessor_values_load' <Predicate = (icmp_ln624)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_2 : Operation 24 [1/1] (1.31ns)   --->   "%icmp_ln626 = icmp_eq  i8 %zext_ln608_cast, i8 %dependency_predecessor_values_load" [DynMap/DynMap_4HLS.cpp:626]   --->   Operation 24 'icmp' 'icmp_ln626' <Predicate = (icmp_ln624)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.29ns)   --->   "%br_ln626 = br i1 %icmp_ln626, void, void %.critedge.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:626]   --->   Operation 25 'br' 'br_ln626' <Predicate = (icmp_ln624)> <Delay = 1.29>
ST_2 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln624 = store i4 %j_2, i4 %j" [DynMap/DynMap_4HLS.cpp:624]   --->   Operation 26 'store' 'store_ln624' <Predicate = (icmp_ln624 & !icmp_ln626)> <Delay = 1.29>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph28"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln624 & !icmp_ln626)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %.lr.ph28, i1 0, void %.split10"   --->   Operation 28 'phi' 'merge' <Predicate = (icmp_ln626) | (!icmp_ln624)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln626) | (!icmp_ln624)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ j_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln619]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln608]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dependency_predecessor_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                  (alloca       ) [ 011]
zext_ln608_read                    (read         ) [ 000]
add_ln619_read                     (read         ) [ 000]
j_3_reload_read                    (read         ) [ 000]
zext_ln608_cast                    (zext         ) [ 001]
store_ln0                          (store        ) [ 000]
br_ln0                             (br           ) [ 000]
j_1                                (load         ) [ 000]
specpipeline_ln0                   (specpipeline ) [ 000]
icmp_ln624                         (icmp         ) [ 011]
j_2                                (add          ) [ 001]
br_ln624                           (br           ) [ 011]
zext_ln627                         (zext         ) [ 000]
add_ln627                          (add          ) [ 000]
zext_ln627_1                       (zext         ) [ 000]
dependency_predecessor_values_addr (getelementptr) [ 001]
specloopname_ln624                 (specloopname ) [ 000]
dependency_predecessor_values_load (load         ) [ 000]
icmp_ln626                         (icmp         ) [ 001]
br_ln626                           (br           ) [ 000]
store_ln624                        (store        ) [ 000]
br_ln0                             (br           ) [ 000]
merge                              (phi          ) [ 001]
ret_ln0                            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="j_3_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j_3_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln619">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln619"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln608">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln608"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dependency_predecessor_values">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_predecessor_values"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="j_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="zext_ln608_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="6" slack="0"/>
<pin id="44" dir="0" index="1" bw="6" slack="0"/>
<pin id="45" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln608_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="add_ln619_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="10" slack="0"/>
<pin id="50" dir="0" index="1" bw="10" slack="0"/>
<pin id="51" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln619_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="j_3_reload_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_3_reload_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="dependency_predecessor_values_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="10" slack="0"/>
<pin id="64" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dependency_predecessor_values_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dependency_predecessor_values_load/1 "/>
</bind>
</comp>

<comp id="73" class="1005" name="merge_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="merge_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="1" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="zext_ln608_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln608_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_1_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln624_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln624/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="j_2_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln627_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln627/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln627_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln627/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln627_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln627_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln626_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="1"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln626/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln624_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="0" index="1" bw="4" slack="1"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln624/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="j_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="140" class="1005" name="zext_ln608_cast_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="1"/>
<pin id="142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln608_cast "/>
</bind>
</comp>

<comp id="145" class="1005" name="icmp_ln624_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln624 "/>
</bind>
</comp>

<comp id="149" class="1005" name="j_2_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="1"/>
<pin id="151" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="dependency_predecessor_values_addr_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="1"/>
<pin id="156" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dependency_predecessor_values_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="88"><net_src comp="42" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="54" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="94" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="94" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="48" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="109" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="113" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="128"><net_src comp="67" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="38" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="139"><net_src comp="133" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="143"><net_src comp="85" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="148"><net_src comp="97" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="103" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="157"><net_src comp="60" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dependency_predecessor_values | {}
 - Input state : 
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 : j_3_reload | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 : add_ln619 | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 : zext_ln608 | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6 : dependency_predecessor_values | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln624 : 2
		j_2 : 2
		br_ln624 : 3
		zext_ln627 : 2
		add_ln627 : 3
		zext_ln627_1 : 4
		dependency_predecessor_values_addr : 5
		dependency_predecessor_values_load : 6
	State 2
		icmp_ln626 : 1
		br_ln626 : 2
		merge : 3
		ret_ln0 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         j_2_fu_103         |    0    |    6    |
|          |      add_ln627_fu_113      |    0    |    10   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln624_fu_97      |    0    |    2    |
|          |      icmp_ln626_fu_124     |    0    |    4    |
|----------|----------------------------|---------|---------|
|          | zext_ln608_read_read_fu_42 |    0    |    0    |
|   read   |  add_ln619_read_read_fu_48 |    0    |    0    |
|          | j_3_reload_read_read_fu_54 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    zext_ln608_cast_fu_85   |    0    |    0    |
|   zext   |      zext_ln627_fu_109     |    0    |    0    |
|          |     zext_ln627_1_fu_119    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    22   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
|dependency_predecessor_values_addr_reg_154|   10   |
|            icmp_ln624_reg_145            |    1   |
|                j_2_reg_149               |    4   |
|                 j_reg_133                |    4   |
|               merge_reg_73               |    1   |
|          zext_ln608_cast_reg_140         |    8   |
+------------------------------------------+--------+
|                   Total                  |   28   |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   28   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   28   |   31   |
+-----------+--------+--------+--------+
