{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693424242195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693424242196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 16:37:22 2023 " "Processing started: Wed Aug 30 16:37:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693424242196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424242196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424242196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693424242572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693424242572 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ula.v " "Can't analyze file -- file ../quartus/ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693424249382 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ram.v " "Can't analyze file -- file ../quartus/ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693424249383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693424249385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424249385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 3 3 " "Found 3 design units, including 3 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ulaCore " "Found entity 1: ulaCore" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693424249390 ""} { "Info" "ISGN_ENTITY_NAME" "2 ulaIn1Mux " "Found entity 2: ulaIn1Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693424249390 ""} { "Info" "ISGN_ENTITY_NAME" "3 ulaIn2Mux " "Found entity 3: ulaIn2Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693424249390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424249390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 0 0 " "Found 0 design units, including 0 entities, in source file ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424249391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693424249392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424249392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_out_sign_extend " "Found entity 1: dual_out_sign_extend" {  } { { "dual_sign_extend.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dual_sign_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693424249393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424249393 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "aluOP control.v(2) " "Verilog HDL error at control.v(2): object \"aluOP\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1693424249393 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "aluOp control.v(8) " "Verilog HDL Module Declaration error at control.v(8): top module port \"aluOp\" is not found in the port list" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 8 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1693424249393 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Opcode control.v(11) " "Verilog HDL error at control.v(11): object \"Opcode\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1693424249393 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "imm dual_sign_extend.v(3) " "Verilog HDL error at dual_sign_extend.v(3): object \"imm\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "dual_sign_extend.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dual_sign_extend.v" 3 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1693424249394 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "in dual_sign_extend.v(6) " "Verilog HDL Module Declaration error at dual_sign_extend.v(6): top module port \"in\" is not found in the port list" {  } { { "dual_sign_extend.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dual_sign_extend.v" 6 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1693424249394 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "imm dual_sign_extend.v(11) " "Verilog HDL error at dual_sign_extend.v(11): object \"imm\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "dual_sign_extend.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dual_sign_extend.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1693424249394 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "imm dual_sign_extend.v(12) " "Verilog HDL error at dual_sign_extend.v(12): object \"imm\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "dual_sign_extend.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dual_sign_extend.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1693424249394 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693424249455 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 30 16:37:29 2023 " "Processing ended: Wed Aug 30 16:37:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693424249455 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693424249455 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693424249455 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424249455 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424250055 ""}
