<HTML>         <HEAD><TITLE></TITLE>                                   <STYLE TYPE="text/css">                               <!--                                                    body,pre{                                                  font-family:'Courier New', monospace;                 color: #000000;                                         font-size:88%;                                          background-color: #ffffff;                          }                                                       h1 {                                                        font-weight: bold;                                      margin-top: 24px;                                       margin-bottom: 10px;                                    border-bottom: 3px solid #000;    font-size: 1em;   }                                                       h2 {                                                        font-weight: bold;                                      margin-top: 18px;                                       margin-bottom: 5px;                                     font-size: 0.90em;                                  }                                                       h3 {                                                        font-weight: bold;                                      margin-top: 12px;                                       margin-bottom: 5px;                                     font-size: 0.80em;                                       }                                                       p {                                                         font-size:78%;                                      }                                                       P.Table {                                                   margin-top: 4px;                                        margin-bottom: 4px;                                     margin-right: 4px;                                      margin-left: 4px;                                   }                                                       table                                                   {                                                           border-width: 1px 1px 1px 1px;                          border-style: solid solid solid solid;                  border-color: black black black black;                  border-collapse: collapse;                          }                                                       th {                                                        font-weight:bold;                                       padding: 4px;                                           border-width: 1px 1px 1px 1px;                          border-style: solid solid solid solid;                  border-color: black black black black;                  vertical-align:top;                                     text-align:left;                                        font-size:78%;                                           }                                                       td {                                                        padding: 4px;                                           border-width: 1px 1px 1px 1px;                          border-style: solid solid solid solid;                  border-color: black black black black;                  vertical-align:top;                                     font-size:78%;                                      }                                                       a {                                                         color:#013C9A;                                          text-decoration:none;                               }                                                                                                               a:visited {                                                 color:#013C9A;                                      }                                                                                                               a:hover, a:active {                                         text-decoration:underline;                              color:#5BAFD4;                                      }                                                       .pass                                                   {                                                       background-color: #00ff00;                              }                                                                .fail                                                   {                                                       background-color: #ff0000;                              }                                                       .comment                                                {                                                           font-size: 90%;                                         font-style: italic;                                 }                                                                                                               -->                                                     </STYLE>                                                </HEAD>                                                 <BODY>                                                  <PRE>#INFO: (ST-1216) Setting log file to '/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/hdldiagram_gen_hierarchy.html'.
FileList::LoadDesign
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_resync.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/syscon.v
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/syscon.v(141,1-141,1) -- (VERI-1294) empty port in module declaration
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_spi.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_arbiter.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_writebuffer.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/tagmem.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/pll2.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/pll.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/coefficient_blockram.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/lattice_ram_16bit_4kbyte.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/coefficient_memwindow.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/logging_bram.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/lattice_ram_16bit_8kbyte.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/logging_memwindow.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/adc_buffer.v
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/adc_buffer.v(70,17-70,24) ERROR: (VERI-1128) adc_clk is not declared
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/adc_buffer.v(16,1-97,10) ERROR: (VERI-1072) module adc_buffer ignored due to previous errors
#-- (VERI-1483) Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/adc_buffer.v ignored due to errors
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/biquad_filter_32bit.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_biquad_interface_128.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/sigma_delta_buffer_filter.v
#-- (VERI-1482) Analyzing Verilog file /usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/dac_spi_module.v
#--Elaborating Design
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(46,8-46,18) INFO: (VERI-1018) compiling module ts7500_top
#-- (VERI-1482) Analyzing Verilog file /usr/local/diamond/1.2/cae_library/synthesis/verilog/xp2.v
#-- (VERI-1489)       Resolving module OSCE
#-- (VERI-1489)       Resolving module SSPIA
#-- (VERI-1489)       Resolving module VLO
#-- (VERI-1489)       Resolving module EPLLD1
#-- (VERI-1489)       Resolving module INV
#-- (VERI-1489)       Resolving module EHXPLLE1
#-- (VERI-1489)       Resolving module VHI
#-- (VERI-1489)       Resolving module DP16KB
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(46,1-900,10) INFO: (VERI-9000) elaborating module 'ts7500_top'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/pll.v(8,1-96,10) INFO: (VERI-9000) elaborating module 'pll'
#/usr/local/diamond/1.2/cae_library/synthesis/verilog/xp2.v(797,1-800,10) INFO: (VERI-9000) elaborating module 'INV'
#/usr/local/diamond/1.2/cae_library/synthesis/verilog/xp2.v(1274,1-1277,10) INFO: (VERI-9000) elaborating module 'VLO'
#/usr/local/diamond/1.2/cae_library/synthesis/verilog/xp2.v(310,1-334,10) INFO: (VERI-9000) elaborating module 'EHXPLLE1_uniq_1'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/pll2.v(8,1-70,10) INFO: (VERI-9000) elaborating module 'pll2'
#/usr/local/diamond/1.2/cae_library/synthesis/verilog/xp2.v(263,1-282,10) INFO: (VERI-9000) elaborating module 'EPLLD1_uniq_1'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(284,1-437,10) INFO: (VERI-9000) elaborating module 'spi_sbus_resync'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(139,1-281,10) INFO: (VERI-9000) elaborating module 'spi_sbus'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_writebuffer.v(21,1-111,10) INFO: (VERI-9000) elaborating module 'wb_writebuffer'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_writebuffer.v(113,1-153,10) INFO: (VERI-9000) elaborating module 'wb_writebuffer_fifo'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_resync.v(21,1-187,10) INFO: (VERI-9000) elaborating module 'wb_resync'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_arbiter.v(21,1-212,10) INFO: (VERI-9000) elaborating module 'wb_arbiter'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_resync.v(189,1-230,10) INFO: (VERI-9000) elaborating module 'resync_fifo'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_spi.v(81,1-339,10) INFO: (VERI-9000) elaborating module 'wb_spi'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/syscon.v(103,1-391,10) INFO: (VERI-9000) elaborating module 'syscon_uniq_1'
#/usr/local/diamond/1.2/cae_library/synthesis/verilog/xp2.v(743,1-746,10) INFO: (VERI-9000) elaborating module 'OSCE_uniq_1'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/tagmem.v(8,1-68,10) INFO: (VERI-9000) elaborating module 'tagmem'
#/usr/local/diamond/1.2/cae_library/synthesis/verilog/xp2.v(777,1-795,10) INFO: (VERI-9000) elaborating module 'SSPIA_uniq_1'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/coefficient_blockram.v(12,1-115,10) INFO: (VERI-9000) elaborating module 'coefficient_blockram'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/lattice_ram_16bit_4kbyte.v(8,1-293,10) INFO: (VERI-9000) elaborating module 'lattice_ram_16bit_4kbyte'
#/usr/local/diamond/1.2/cae_library/synthesis/verilog/xp2.v(1269,1-1272,10) INFO: (VERI-9000) elaborating module 'VHI'
#/usr/local/diamond/1.2/cae_library/synthesis/verilog/xp2.v(1574,1-1679,10) INFO: (VERI-9000) elaborating module 'DP16KB_uniq_1'
#/usr/local/diamond/1.2/cae_library/synthesis/verilog/xp2.v(1574,1-1679,10) INFO: (VERI-9000) elaborating module 'DP16KB_uniq_2'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/logging_bram.v(9,1-111,10) INFO: (VERI-9000) elaborating module 'logging_blockram'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/lattice_ram_16bit_8kbyte.v(8,1-285,10) INFO: (VERI-9000) elaborating module 'lattice_ram_16bit_8kbyte'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/coefficient_memwindow.v(25,1-182,10) INFO: (VERI-9000) elaborating module 'coefficient_memwindow'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/logging_memwindow.v(20,1-122,10) INFO: (VERI-9000) elaborating module 'logging_memwindow'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_biquad_interface_128.v(12,1-236,10) INFO: (VERI-9000) elaborating module 'wb_biquad_interface_128'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/biquad_filter_32bit.v(8,1-219,10) INFO: (VERI-9000) elaborating module 'biquad_filter_32bit_uniq_1'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/sigma_delta_buffer_filter.v(1,1-153,10) INFO: (VERI-9000) elaborating module 'sigma_delta_buffer_filter'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/dac_spi_module.v(1,1-102,10) INFO: (VERI-9000) elaborating module 'dac_spi_module'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(406,1-424,3) -- (VERI-1453) port sck_i is not connected to this instance
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(402,1-435,3) -- (VERI-1453) port wbs2_cyc_i is not connected to this instance
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(355,3-355,27) -- (VERI-1330) actual bit length 5 differs from formal bit length 32 for port wbm_adr_o
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(366,3-366,29) -- (VERI-1330) actual bit length 5 differs from formal bit length 32 for port wbm2_adr_o
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(384,3-384,21) -- (VERI-1330) actual bit length 16 differs from formal bit length 32 for port wb_dat_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(385,3-385,21) -- (VERI-1330) actual bit length 16 differs from formal bit length 32 for port wb_dat_o
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(386,3-386,20) -- (VERI-1330) actual bit length 2 differs from formal bit length 4 for port wb_sel_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(392,3-392,22) -- (VERI-1330) actual bit length 2 differs from formal bit length 4 for port wbm_sel_o
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(393,3-393,23) -- (VERI-1330) actual bit length 16 differs from formal bit length 32 for port wbm_dat_o
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(394,3-394,23) -- (VERI-1330) actual bit length 16 differs from formal bit length 32 for port wbm_dat_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_resync.v(109,1-156,3) -- (VERI-1453) port wb1_cti_i is not connected to this instance
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(419,3-419,24) -- (VERI-1330) actual bit length 16 differs from formal bit length 32 for port wbs1_dat_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(420,3-420,24) -- (VERI-1330) actual bit length 16 differs from formal bit length 32 for port wbs1_dat_o
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(423,3-423,23) -- (VERI-1330) actual bit length 2 differs from formal bit length 4 for port wbs1_sel_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(431,3-431,24) -- (VERI-1330) actual bit length 16 differs from formal bit length 32 for port wbm_dat_o
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(432,3-432,24) -- (VERI-1330) actual bit length 16 differs from formal bit length 32 for port wbm_dat_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/spi_sbus.v(434,3-434,24) -- (VERI-1330) actual bit length 2 differs from formal bit length 4 for port wbm_sel_o
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_resync.v(164,3-164,55) -- (VERI-1330) actual bit length 69 differs from formal bit length 256 for port data_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_resync.v(168,3-168,52) -- (VERI-1330) actual bit length 69 differs from formal bit length 256 for port q_o
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_resync.v(179,3-179,21) -- (VERI-1330) actual bit length 32 differs from formal bit length 256 for port data_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/wb_resync.v(184,3-184,18) -- (VERI-1330) actual bit length 32 differs from formal bit length 256 for port q_o
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(413,3-413,26) -- (VERI-1330) actual bit length 5 differs from formal bit length 32 for port wb_adr_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(481,3-481,27) -- (VERI-1330) actual bit length 5 differs from formal bit length 32 for port wb_adr_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/syscon.v(226,3-226,20) -- (VERI-1330) actual bit length 16 differs from formal bit length 256 for port data_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/syscon.v(230,3-230,17) -- (VERI-1330) actual bit length 16 differs from formal bit length 256 for port q_o
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(547,3-547,38) -- (VERI-1330) actual bit length 8 differs from formal bit length 9 for port biquad_wb_adr_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(550,3-550,38) -- (VERI-1330) actual bit length 128 differs from formal bit length 64 for port biquad_wb_dat_o
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/coefficient_blockram.v(71,3-71,31) -- (VERI-1330) actual bit length 9 differs from formal bit length 8 for port RdAddress
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/coefficient_blockram.v(79,3-79,28) -- (VERI-1330) actual bit length 64 differs from formal bit length 128 for port Q
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(581,3-581,38) -- (VERI-1330) actual bit length 12 differs from formal bit length 11 for port lmemwin_wb_adr_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(587,3-587,36) -- (VERI-1330) actual bit length 12 differs from formal bit length 11 for port biquad_wb_adr_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(614,3-614,31) -- (VERI-1330) actual bit length 5 differs from formal bit length 16 for port sbus_wb_adr_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(650,3-650,31) -- (VERI-1330) actual bit length 5 differs from formal bit length 16 for port sbus_wb_adr_i
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(354,14) WARNING: (ST-5001) Inferring scalar net 'dcs_clk'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(375,10) WARNING: (ST-5001) Inferring scalar net 'wb_rst'
#/usr7/research/dkouba/development/verilog/controlsystem/ts7500/opencore/ts7500_top.v(408,22) WARNING: (ST-5001) Inferring scalar net 'spi_opt'
#-- (ST-1001) Root modules/entities/cells (1):
#-- 	ts7500_top
#Design load finished with (2) errors, and (3) warnings.
</PRE></BODY></HTML>Messaging::ResetHistory
#FileList::Reset
#Project::Reset
#INFO: (ST-1304) Loading BKM file '/usr/local/diamond/1.2/data/hdle/BKM/checkModuleName.tcl'
#INFO: (ST-1304) Loading BKM file '/usr/local/diamond/1.2/data/hdle/BKM/portSize.tcl'
#INFO: (ST-1304) Loading BKM file '/usr/local/diamond/1.2/data/hdle/BKM/checkDefinitionSize.tcl'
#INFO: (ST-1304) Loading BKM file '/usr/local/diamond/1.2/data/hdle/BKM/checkEndian.tcl'
#INFO: (ST-1304) Loading BKM file '/usr/local/diamond/1.2/data/hdle/BKM/vcdTester.tcl'
#