// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "02/14/2025 17:48:13"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processadorPinagem (
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDR,
	LEDG);
input 	[17:0] SW;
output 	[0:6] HEX0;
output 	[0:6] HEX1;
output 	[0:6] HEX2;
output 	[0:6] HEX3;
output 	[0:6] HEX4;
output 	[0:6] HEX5;
output 	[0:6] HEX6;
output 	[0:6] HEX7;
output 	[17:0] LEDR;
output 	[7:0] LEDG;

// Design Ports Information
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processadorPinagem_v_fast.sdo");
// synopsys translate_on

wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a5 ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a24 ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a21 ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a19 ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a18 ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a15 ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a10 ;
wire \Mod0|auto_generated|divider|divider|StageOut[54]~32_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~34_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~37_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~38_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~40_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~43_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~47_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~48_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~37_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~38_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[23]~40_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~42_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~43_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[54]~32_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[53]~35_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[52]~37_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[51]~39_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[50]~40_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[49]~43_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[56]~45_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[61]~47_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[60]~48_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[17]~37_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[23]~40_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[22]~41_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[26]~46_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[48]~53_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[48]~54_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[57]~55_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[54]~33_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[53]~35_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[52]~37_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[51]~39_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[50]~40_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[49]~42_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[62]~46_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[60]~48_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[17]~37_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[15]~39_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[22]~41_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[21]~42_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[58]~51_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[20]~43_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[28]~44_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[57]~52_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[57]~55_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][2]~regout ;
wire \bloco20|bancoRegLeitura|registradores[0][1]~regout ;
wire \bloco20|bancoRegLeitura|Mux29~1_combout ;
wire \bloco20|bancoRegLeitura|Mux57~2_combout ;
wire \bloco20|bancoRegLeitura|Mux57~3_combout ;
wire \bloco20|muxpreULA|saida[6]~8_combout ;
wire \bloco20|blocoula|loopULA[6].bloco|soma|S~combout ;
wire \bloco20|blocoula|WideOr0~4_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][8]~regout ;
wire \bloco20|bancoRegLeitura|Mux23~0_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][9]~regout ;
wire \bloco20|bancoRegLeitura|registradores[8][10]~regout ;
wire \bloco20|bancoRegLeitura|Mux21~0_combout ;
wire \bloco20|blocoula|WideOr0~5_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][11]~regout ;
wire \bloco20|bancoRegLeitura|Mux52~2_combout ;
wire \bloco20|bancoRegLeitura|Mux50~2_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][14]~regout ;
wire \bloco20|blocoula|WideOr0~6_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][15]~regout ;
wire \bloco20|bancoRegLeitura|registradores[0][16]~regout ;
wire \bloco20|bancoRegLeitura|registradores[0][17]~regout ;
wire \bloco20|bancoRegLeitura|Mux14~0_combout ;
wire \bloco20|bancoRegLeitura|Mux14~1_combout ;
wire \bloco20|blocoula|loopULA[17].bloco|soma|S~combout ;
wire \bloco20|muxpreULA|saida[18]~20_combout ;
wire \bloco20|blocoula|WideOr0~7_combout ;
wire \bloco20|blocoula|WideOr0~8_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][19]~regout ;
wire \bloco20|bancoRegLeitura|registradores[8][19]~regout ;
wire \bloco20|bancoRegLeitura|registradores[16][19]~regout ;
wire \bloco20|bancoRegLeitura|registradores[0][19]~regout ;
wire \bloco20|bancoRegLeitura|Mux44~2_combout ;
wire \bloco20|bancoRegLeitura|Mux44~3_combout ;
wire \bloco20|bancoRegLeitura|Mux12~0_combout ;
wire \bloco20|bancoRegLeitura|Mux12~1_combout ;
wire \bloco20|muxpreULA|saida[20]~22_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][21]~regout ;
wire \bloco20|muxpreULA|saida[21]~23_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][22]~regout ;
wire \bloco20|bancoRegLeitura|registradores[8][22]~regout ;
wire \bloco20|bancoRegLeitura|registradores[0][22]~regout ;
wire \bloco20|bancoRegLeitura|Mux41~2_combout ;
wire \bloco20|bancoRegLeitura|Mux41~3_combout ;
wire \bloco20|bancoRegLeitura|Mux9~0_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][23]~regout ;
wire \bloco20|bancoRegLeitura|registradores[0][23]~regout ;
wire \bloco20|bancoRegLeitura|Mux40~2_combout ;
wire \bloco20|bancoRegLeitura|Mux8~0_combout ;
wire \bloco20|bancoRegLeitura|Mux8~1_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][24]~regout ;
wire \bloco20|bancoRegLeitura|registradores[8][24]~regout ;
wire \bloco20|bancoRegLeitura|registradores[16][24]~regout ;
wire \bloco20|bancoRegLeitura|registradores[0][24]~regout ;
wire \bloco20|bancoRegLeitura|Mux39~2_combout ;
wire \bloco20|bancoRegLeitura|Mux39~3_combout ;
wire \bloco20|bancoRegLeitura|Mux7~0_combout ;
wire \bloco20|bancoRegLeitura|Mux7~1_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][27]~regout ;
wire \bloco20|blocoula|loopULA[28].bloco|soma|S~0_combout ;
wire \bloco20|muxpreULA|saida[28]~31_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][29]~regout ;
wire \bloco20|bancoRegLeitura|Mux34~2_combout ;
wire \bloco20|bancoRegLeitura|Mux2~0_combout ;
wire \bloco20|bancoRegLeitura|Mux0~0_combout ;
wire \bloco20|bancoRegLeitura|Mux0~1_combout ;
wire \bloco20|blocoula|bloco31|soma|S~0_combout ;
wire \bloco20|muxpreULA|saida[30]~33_combout ;
wire \bloco20|calculoBranchAddress|somador[2].instancia|S~combout ;
wire \bloco20|finalAddress|saida[4]~4_combout ;
wire \bloco20|incrementaPC|somador[3].instancia|S~combout ;
wire \bloco20|saidaMemoriaDados|saida[2]~0_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][0]~14_combout ;
wire \bloco20|saidaMemoriaDados|saida[1]~1_combout ;
wire \bloco20|saidaMemoriaDados|saida[8]~8_combout ;
wire \bloco20|saidaMemoriaDados|saida[16]~16_combout ;
wire \bloco20|saidaMemoriaDados|saida[17]~17_combout ;
wire \bloco20|bancoRegLeitura|registradores~26_combout ;
wire \bloco20|saidaMemoriaDados|saida[19]~19_combout ;
wire \bloco20|saidaMemoriaDados|saida[21]~21_combout ;
wire \bloco20|saidaMemoriaDados|saida[22]~22_combout ;
wire \bloco20|saidaMemoriaDados|saida[23]~23_combout ;
wire \bloco20|bancoRegLeitura|registradores~31_combout ;
wire \bloco20|saidaMemoriaDados|saida[24]~24_combout ;
wire \bloco20|saidaMemoriaDados|saida[29]~29_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~57_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[28]~59_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[15]~55_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[21]~58_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[28]~59_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[27]~60_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[23]~56_combout ;
wire \bloco20|bancoRegLeitura|Mux61~5_combout ;
wire \bloco20|bancoRegLeitura|Mux57~5_combout ;
wire \bloco20|bancoRegLeitura|Mux55~5_combout ;
wire \bloco20|bancoRegLeitura|Mux52~5_combout ;
wire \bloco20|bancoRegLeitura|Mux50~5_combout ;
wire \bloco20|bancoRegLeitura|Mux46~5_combout ;
wire \bloco20|bancoRegLeitura|Mux44~5_combout ;
wire \bloco20|bancoRegLeitura|Mux41~5_combout ;
wire \bloco20|bancoRegLeitura|Mux40~5_combout ;
wire \bloco20|bancoRegLeitura|Mux39~5_combout ;
wire \bloco20|bancoRegLeitura|Mux35~5_combout ;
wire \bloco20|bancoRegLeitura|Mux34~5_combout ;
wire \bloco20|bancoRegLeitura|Mux33~5_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[62]~56_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[20]~62_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[25]~63_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[61]~57_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][9]~feeder_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][15]~feeder_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][19]~feeder_combout ;
wire \bloco20|incrementaPC|somador[2].instancia|S~combout ;
wire \bloco20|finalAddress|saida[2]~2_combout ;
wire \bloco20|unidadeControle|jump~combout ;
wire \bloco20|blocoinstrucoes|instruction[0]~4_combout ;
wire \bloco20|unidadeControle|AluSrc~0_combout ;
wire \bloco20|muxpreULA|saida[24]~26_combout ;
wire \bloco20|finalAddress|saida[4]~5_combout ;
wire \bloco20|finalAddress|saida[4]~6_combout ;
wire \bloco20|bancoRegLeitura|Mux63~1_combout ;
wire \bloco20|bancoRegLeitura|inicializa~feeder_combout ;
wire \bloco20|bancoRegLeitura|inicializa~regout ;
wire \bloco20|unidadeControle|EscreveMem~0_combout ;
wire \bloco20|blocoinstrucoes|memory~2_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][22]~13_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][0]~regout ;
wire \bloco20|blocoinstrucoes|instruction[26]~6_combout ;
wire \bloco20|muxpreULA|saida[1]~2_combout ;
wire \bloco20|muxpreULA|saida[1]~1_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][1]~regout ;
wire \bloco20|blocoinstrucoes|memory~1_combout ;
wire \bloco20|bancoRegLeitura|Mux62~0_combout ;
wire \bloco20|bancoRegLeitura|Mux63~2_combout ;
wire \bloco20|bancoRegLeitura|Mux62~1_combout ;
wire \bloco20|bancoRegLeitura|Mux62~2_combout ;
wire \bloco20|muxpreULA|saida[1]~3_combout ;
wire \bloco20|controleULA|wAND2~combout ;
wire \bloco20|muxpreULA|saida[0]~4_combout ;
wire \bloco20|blocoula|bloco0|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[1].bloco|soma|Ts~0_combout ;
wire \bloco20|bancoRegLeitura|Mux62~3_combout ;
wire \bloco20|bancoRegLeitura|registradores~12_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][2]~regout ;
wire \bloco20|bancoRegLeitura|registradores[16][2]~regout ;
wire \bloco20|bancoRegLeitura|Mux61~2_combout ;
wire \bloco20|bancoRegLeitura|Mux61~3_combout ;
wire \bloco20|bancoRegLeitura|Mux61~4_combout ;
wire \bloco20|bancoRegLeitura|Mux60~4_combout ;
wire \bloco20|bancoRegLeitura|Mux59~4_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][5]~regout ;
wire \bloco20|bancoRegLeitura|registradores[16][5]~regout ;
wire \bloco20|muxpreULA|saida[5]~7_combout ;
wire \bloco20|blocoinstrucoes|memory~0_combout ;
wire \bloco20|blocoinstrucoes|instruction[5]~7_combout ;
wire \bloco20|bancoRegLeitura|Mux26~0_combout ;
wire \bloco20|bancoRegLeitura|Mux26~1_combout ;
wire \bloco20|saidaMemoriaDados|saida[4]~4_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][0]~39_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][4]~regout ;
wire \bloco20|bancoRegLeitura|registradores[8][5]~3_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][5]~4_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][4]~regout ;
wire \bloco20|bancoRegLeitura|Mux27~0_combout ;
wire \bloco20|bancoRegLeitura|Mux27~1_combout ;
wire \bloco20|saidaMemoriaDados|saida[3]~3_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][3]~regout ;
wire \bloco20|bancoRegLeitura|Mux28~0_combout ;
wire \bloco20|bancoRegLeitura|Mux28~1_combout ;
wire \bloco20|muxpreULA|saida[2]~0_combout ;
wire \bloco20|blocoula|loopULA[2].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[3].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[4].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[5].bloco|soma|S~combout ;
wire \bloco20|saidaMemoriaDados|saida[5]~5_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][5]~regout ;
wire \bloco20|bancoRegLeitura|Mux58~5_combout ;
wire \bloco20|bancoRegLeitura|Mux58~2_combout ;
wire \bloco20|bancoRegLeitura|Mux58~3_combout ;
wire \bloco20|bancoRegLeitura|Mux58~4_combout ;
wire \bloco20|bancoRegLeitura|Mux57~4_combout ;
wire \bloco20|muxpreULA|saida[7]~9_combout ;
wire \bloco20|muxpreULA|saida[8]~10_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][8]~regout ;
wire \bloco20|bancoRegLeitura|Mux23~1_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][10]~regout ;
wire \bloco20|bancoRegLeitura|Mux21~1_combout ;
wire \bloco20|muxpreULA|saida[10]~12_combout ;
wire \bloco20|blocoula|loopULA[10].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~17_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][10]~regout ;
wire \bloco20|saidaMemoriaDados|saida[10]~10_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][10]~regout ;
wire \bloco20|bancoRegLeitura|Mux53~5_combout ;
wire \bloco20|bancoRegLeitura|Mux53~2_combout ;
wire \bloco20|bancoRegLeitura|Mux53~3_combout ;
wire \bloco20|bancoRegLeitura|Mux53~4_combout ;
wire \bloco20|bancoRegLeitura|Mux51~4_combout ;
wire \bloco20|saidaMemoriaDados|saida[15]~15_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][15]~regout ;
wire \bloco20|bancoRegLeitura|Mux16~0_combout ;
wire \bloco20|bancoRegLeitura|Mux16~1_combout ;
wire \bloco20|muxpreULA|saida[15]~17_combout ;
wire \bloco20|muxpreULA|saida[14]~16_combout ;
wire \bloco20|bancoRegLeitura|Mux15~0_combout ;
wire \bloco20|bancoRegLeitura|Mux15~1_combout ;
wire \bloco20|blocoula|loopULA[15].bloco|soma|Ts~0_combout ;
wire \bloco20|muxpreULA|saida[16]~18_combout ;
wire \bloco20|blocoula|loopULA[16].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores[16][18]~regout ;
wire \bloco20|bancoRegLeitura|registradores[8][18]~regout ;
wire \bloco20|bancoRegLeitura|Mux13~0_combout ;
wire \bloco20|bancoRegLeitura|Mux13~1_combout ;
wire \bloco20|blocoula|loopULA[16].bloco|soma|Ts~0_combout ;
wire \bloco20|muxpreULA|saida[17]~19_combout ;
wire \bloco20|blocoula|loopULA[17].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[18].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~25_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][18]~regout ;
wire \bloco20|saidaMemoriaDados|saida[18]~18_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][18]~regout ;
wire \bloco20|bancoRegLeitura|Mux45~5_combout ;
wire \bloco20|bancoRegLeitura|Mux45~2_combout ;
wire \bloco20|bancoRegLeitura|Mux45~3_combout ;
wire \bloco20|bancoRegLeitura|Mux45~4_combout ;
wire \bloco20|bancoRegLeitura|Mux44~4_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][21]~regout ;
wire \bloco20|bancoRegLeitura|Mux10~0_combout ;
wire \bloco20|bancoRegLeitura|Mux10~1_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][20]~regout ;
wire \bloco20|bancoRegLeitura|registradores[8][20]~regout ;
wire \bloco20|muxpreULA|saida[19]~21_combout ;
wire \bloco20|blocoula|loopULA[18].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[19].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[20].bloco|soma|S~combout ;
wire \bloco20|saidaMemoriaDados|saida[20]~20_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][20]~regout ;
wire \bloco20|bancoRegLeitura|Mux11~0_combout ;
wire \bloco20|bancoRegLeitura|Mux11~1_combout ;
wire \bloco20|blocoula|loopULA[20].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[21].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~28_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][21]~regout ;
wire \bloco20|bancoRegLeitura|registradores[10][21]~regout ;
wire \bloco20|bancoRegLeitura|Mux42~5_combout ;
wire \bloco20|bancoRegLeitura|Mux42~2_combout ;
wire \bloco20|bancoRegLeitura|Mux42~3_combout ;
wire \bloco20|bancoRegLeitura|Mux42~4_combout ;
wire \bloco20|bancoRegLeitura|Mux41~4_combout ;
wire \bloco20|bancoRegLeitura|Mux40~4_combout ;
wire \bloco20|bancoRegLeitura|Mux39~4_combout ;
wire \bloco20|muxpreULA|saida[25]~27_combout ;
wire \bloco20|blocoula|loopULA[24].bloco|soma|Ts~0_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][25]~regout ;
wire \bloco20|bancoRegLeitura|registradores[16][26]~regout ;
wire \bloco20|bancoRegLeitura|registradores[0][30]~regout ;
wire \bloco20|bancoRegLeitura|registradores[8][30]~regout ;
wire \bloco20|bancoRegLeitura|Mux1~0_combout ;
wire \bloco20|bancoRegLeitura|Mux1~1_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][29]~regout ;
wire \bloco20|bancoRegLeitura|Mux2~1_combout ;
wire \bloco20|muxpreULA|saida[29]~32_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][28]~regout ;
wire \bloco20|bancoRegLeitura|Mux3~0_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][28]~regout ;
wire \bloco20|bancoRegLeitura|Mux3~1_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][27]~regout ;
wire \bloco20|muxpreULA|saida[26]~28_combout ;
wire \bloco20|blocoula|loopULA[25].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[26].bloco|soma|Ts~0_combout ;
wire \bloco20|muxpreULA|saida[27]~29_combout ;
wire \bloco20|blocoula|loopULA[27].bloco|soma|S~combout ;
wire \bloco20|saidaMemoriaDados|saida[27]~27_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][27]~regout ;
wire \bloco20|bancoRegLeitura|Mux4~0_combout ;
wire \bloco20|bancoRegLeitura|Mux4~1_combout ;
wire \bloco20|blocoula|loopULA[27].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[28].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[29].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[30].bloco|soma|Ts~0_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a31 ;
wire \bloco20|saidaMemoriaDados|saida[31]~31_combout ;
wire \bloco20|bancoRegLeitura|registradores~38_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][31]~regout ;
wire \bloco20|bancoRegLeitura|registradores[10][31]~regout ;
wire \bloco20|bancoRegLeitura|registradores[0][31]~regout ;
wire \bloco20|bancoRegLeitura|Mux32~5_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][31]~feeder_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][31]~regout ;
wire \bloco20|bancoRegLeitura|Mux32~2_combout ;
wire \bloco20|bancoRegLeitura|Mux32~3_combout ;
wire \bloco20|bancoRegLeitura|Mux32~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a30 ;
wire \bloco20|saidaMemoriaDados|saida[30]~30_combout ;
wire \bloco20|bancoRegLeitura|registradores~37_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][30]~regout ;
wire \bloco20|bancoRegLeitura|Mux33~2_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][30]~regout ;
wire \bloco20|bancoRegLeitura|Mux33~3_combout ;
wire \bloco20|bancoRegLeitura|Mux33~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a29 ;
wire \bloco20|blocoula|loopULA[29].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~36_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][29]~regout ;
wire \bloco20|bancoRegLeitura|registradores[8][29]~regout ;
wire \bloco20|bancoRegLeitura|Mux34~3_combout ;
wire \bloco20|bancoRegLeitura|Mux34~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a28 ;
wire \bloco20|saidaMemoriaDados|saida[28]~28_combout ;
wire \bloco20|bancoRegLeitura|registradores~35_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][28]~regout ;
wire \bloco20|bancoRegLeitura|registradores[10][28]~regout ;
wire \bloco20|bancoRegLeitura|Mux35~2_combout ;
wire \bloco20|bancoRegLeitura|Mux35~3_combout ;
wire \bloco20|bancoRegLeitura|Mux35~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a27 ;
wire \bloco20|bancoRegLeitura|registradores~34_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][27]~regout ;
wire \bloco20|bancoRegLeitura|Mux36~5_combout ;
wire \bloco20|bancoRegLeitura|Mux36~2_combout ;
wire \bloco20|bancoRegLeitura|Mux36~3_combout ;
wire \bloco20|bancoRegLeitura|Mux36~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a26 ;
wire \bloco20|saidaMemoriaDados|saida[26]~26_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][26]~regout ;
wire \bloco20|bancoRegLeitura|Mux5~0_combout ;
wire \bloco20|bancoRegLeitura|Mux5~1_combout ;
wire \bloco20|blocoula|loopULA[26].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~33_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][26]~feeder_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][26]~regout ;
wire \bloco20|bancoRegLeitura|registradores[10][26]~regout ;
wire \bloco20|bancoRegLeitura|Mux37~5_combout ;
wire \bloco20|bancoRegLeitura|Mux37~2_combout ;
wire \bloco20|bancoRegLeitura|Mux37~3_combout ;
wire \bloco20|bancoRegLeitura|Mux37~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a25 ;
wire \bloco20|saidaMemoriaDados|saida[25]~25_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][25]~regout ;
wire \bloco20|bancoRegLeitura|Mux6~0_combout ;
wire \bloco20|bancoRegLeitura|Mux6~1_combout ;
wire \bloco20|blocoula|loopULA[25].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~32_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][25]~regout ;
wire \bloco20|bancoRegLeitura|Mux38~5_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][25]~regout ;
wire \bloco20|bancoRegLeitura|Mux38~2_combout ;
wire \bloco20|bancoRegLeitura|Mux38~3_combout ;
wire \bloco20|bancoRegLeitura|Mux38~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a20 ;
wire \bloco20|bancoRegLeitura|registradores~27_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][20]~regout ;
wire \bloco20|bancoRegLeitura|Mux43~5_combout ;
wire \bloco20|bancoRegLeitura|Mux43~2_combout ;
wire \bloco20|bancoRegLeitura|Mux43~3_combout ;
wire \bloco20|bancoRegLeitura|Mux43~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a17 ;
wire \bloco20|bancoRegLeitura|registradores~24_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][17]~regout ;
wire \bloco20|bancoRegLeitura|registradores[10][17]~regout ;
wire \bloco20|bancoRegLeitura|registradores[16][17]~feeder_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][17]~regout ;
wire \bloco20|bancoRegLeitura|Mux46~2_combout ;
wire \bloco20|bancoRegLeitura|Mux46~3_combout ;
wire \bloco20|bancoRegLeitura|Mux46~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a16 ;
wire \bloco20|bancoRegLeitura|registradores~23_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][16]~regout ;
wire \bloco20|bancoRegLeitura|registradores[10][16]~regout ;
wire \bloco20|bancoRegLeitura|registradores[16][16]~regout ;
wire \bloco20|bancoRegLeitura|Mux47~5_combout ;
wire \bloco20|bancoRegLeitura|Mux47~2_combout ;
wire \bloco20|bancoRegLeitura|Mux47~3_combout ;
wire \bloco20|bancoRegLeitura|Mux47~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a12 ;
wire \bloco20|muxpreULA|saida[11]~13_combout ;
wire \bloco20|blocoula|loopULA[8].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[9].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[10].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[11].bloco|soma|Ts~0_combout ;
wire \bloco20|bancoRegLeitura|Mux19~0_combout ;
wire \bloco20|bancoRegLeitura|Mux19~1_combout ;
wire \bloco20|blocoula|loopULA[12].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~19_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][12]~regout ;
wire \bloco20|bancoRegLeitura|registradores[10][12]~regout ;
wire \bloco20|bancoRegLeitura|registradores[16][12]~regout ;
wire \bloco20|saidaMemoriaDados|saida[12]~12_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][12]~regout ;
wire \bloco20|bancoRegLeitura|Mux51~5_combout ;
wire \bloco20|bancoRegLeitura|Mux51~2_combout ;
wire \bloco20|bancoRegLeitura|Mux51~3_combout ;
wire \bloco20|muxpreULA|saida[12]~14_combout ;
wire \bloco20|blocoula|loopULA[12].bloco|soma|Ts~0_combout ;
wire \bloco20|muxpreULA|saida[13]~15_combout ;
wire \bloco20|blocoula|loopULA[13].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[14].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[15].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~22_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][15]~regout ;
wire \bloco20|bancoRegLeitura|registradores[16][15]~regout ;
wire \bloco20|bancoRegLeitura|Mux48~5_combout ;
wire \bloco20|bancoRegLeitura|Mux48~2_combout ;
wire \bloco20|bancoRegLeitura|Mux48~3_combout ;
wire \bloco20|bancoRegLeitura|Mux48~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a14 ;
wire \bloco20|bancoRegLeitura|registradores[8][14]~regout ;
wire \bloco20|saidaMemoriaDados|saida[14]~14_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][14]~regout ;
wire \bloco20|bancoRegLeitura|Mux17~0_combout ;
wire \bloco20|bancoRegLeitura|Mux17~1_combout ;
wire \bloco20|blocoula|loopULA[14].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~21_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][14]~regout ;
wire \bloco20|bancoRegLeitura|Mux49~5_combout ;
wire \bloco20|bancoRegLeitura|Mux49~2_combout ;
wire \bloco20|bancoRegLeitura|Mux49~3_combout ;
wire \bloco20|bancoRegLeitura|Mux49~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a13 ;
wire \bloco20|saidaMemoriaDados|saida[13]~13_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][13]~regout ;
wire \bloco20|bancoRegLeitura|Mux18~0_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][13]~regout ;
wire \bloco20|bancoRegLeitura|Mux18~1_combout ;
wire \bloco20|blocoula|loopULA[13].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~20_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][13]~regout ;
wire \bloco20|bancoRegLeitura|registradores[10][13]~regout ;
wire \bloco20|bancoRegLeitura|Mux50~3_combout ;
wire \bloco20|bancoRegLeitura|Mux50~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a11 ;
wire \bloco20|saidaMemoriaDados|saida[11]~11_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][11]~regout ;
wire \bloco20|bancoRegLeitura|Mux20~0_combout ;
wire \bloco20|bancoRegLeitura|Mux20~1_combout ;
wire \bloco20|blocoula|loopULA[11].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~18_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][11]~regout ;
wire \bloco20|bancoRegLeitura|registradores[10][11]~regout ;
wire \bloco20|bancoRegLeitura|Mux52~3_combout ;
wire \bloco20|bancoRegLeitura|Mux52~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a9 ;
wire \bloco20|saidaMemoriaDados|saida[9]~9_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][9]~regout ;
wire \bloco20|bancoRegLeitura|registradores[8][9]~regout ;
wire \bloco20|bancoRegLeitura|Mux22~0_combout ;
wire \bloco20|bancoRegLeitura|Mux22~1_combout ;
wire \bloco20|muxpreULA|saida[9]~11_combout ;
wire \bloco20|blocoula|loopULA[9].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~16_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][9]~feeder_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][9]~regout ;
wire \bloco20|bancoRegLeitura|Mux54~5_combout ;
wire \bloco20|bancoRegLeitura|Mux54~2_combout ;
wire \bloco20|bancoRegLeitura|Mux54~3_combout ;
wire \bloco20|bancoRegLeitura|Mux54~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a7 ;
wire \bloco20|saidaMemoriaDados|saida[7]~7_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][7]~regout ;
wire \bloco20|bancoRegLeitura|Mux24~0_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][7]~feeder_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][7]~regout ;
wire \bloco20|bancoRegLeitura|Mux24~1_combout ;
wire \bloco20|blocoula|loopULA[7].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[8].bloco|soma|S~combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a8 ;
wire \bloco20|bancoRegLeitura|registradores~15_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][8]~regout ;
wire \bloco20|bancoRegLeitura|registradores[10][8]~regout ;
wire \bloco20|bancoRegLeitura|Mux55~2_combout ;
wire \bloco20|bancoRegLeitura|Mux55~3_combout ;
wire \bloco20|bancoRegLeitura|Mux55~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a6 ;
wire \bloco20|saidaMemoriaDados|saida[6]~6_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][6]~regout ;
wire \bloco20|bancoRegLeitura|registradores~6_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][6]~regout ;
wire \bloco20|bancoRegLeitura|Mux25~0_combout ;
wire \bloco20|bancoRegLeitura|Mux25~1_combout ;
wire \bloco20|blocoula|loopULA[5].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[6].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[7].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~5_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][7]~regout ;
wire \bloco20|bancoRegLeitura|Mux56~5_combout ;
wire \bloco20|bancoRegLeitura|Mux56~2_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][7]~regout ;
wire \bloco20|bancoRegLeitura|Mux56~3_combout ;
wire \bloco20|bancoRegLeitura|Mux56~4_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a4 ;
wire \bloco20|bancoRegLeitura|registradores~8_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][4]~regout ;
wire \bloco20|bancoRegLeitura|registradores[16][4]~regout ;
wire \bloco20|bancoRegLeitura|Mux59~5_combout ;
wire \bloco20|bancoRegLeitura|Mux59~2_combout ;
wire \bloco20|bancoRegLeitura|Mux59~3_combout ;
wire \bloco20|muxpreULA|saida[4]~6_combout ;
wire \bloco20|blocoula|loopULA[4].bloco|soma|S~combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a3 ;
wire \bloco20|bancoRegLeitura|registradores~9_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][3]~regout ;
wire \bloco20|bancoRegLeitura|Mux60~5_combout ;
wire \bloco20|bancoRegLeitura|Mux60~2_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][3]~feeder_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][3]~regout ;
wire \bloco20|bancoRegLeitura|Mux60~3_combout ;
wire \bloco20|muxpreULA|saida[3]~5_combout ;
wire \bloco20|blocoula|loopULA[3].bloco|soma|S~combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a2 ;
wire \bloco20|bancoRegLeitura|registradores~10_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][2]~regout ;
wire \bloco20|bancoRegLeitura|Mux29~0_combout ;
wire \bloco20|bancoRegLeitura|Mux29~2_combout ;
wire \bloco20|blocoula|loopULA[2].bloco|soma|S~0_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a1 ;
wire \bloco20|bancoRegLeitura|registradores~11_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][1]~regout ;
wire \bloco20|bancoRegLeitura|registradores[8][1]~regout ;
wire \bloco20|bancoRegLeitura|Mux30~0_combout ;
wire \bloco20|bancoRegLeitura|Mux30~1_combout ;
wire \bloco20|blocoula|loopULA[1].bloco|soma|S~combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \bloco20|saidaMemoriaDados|saida[0]~2_combout ;
wire \bloco20|bancoRegLeitura|registradores[0][0]~regout ;
wire \bloco20|bancoRegLeitura|Mux31~0_combout ;
wire \bloco20|bancoRegLeitura|Mux31~1_combout ;
wire \bloco20|blocoula|bloco0|soma|S~0_combout ;
wire \bloco20|bancoRegLeitura|registradores~2_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][0]~regout ;
wire \bloco20|bancoRegLeitura|Mux63~3_combout ;
wire \bloco20|bancoRegLeitura|Mux63~4_combout ;
wire \bloco20|bancoRegLeitura|Mux63~5_combout ;
wire \bloco20|bancoRegLeitura|Mux63~6_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a23 ;
wire \bloco20|muxpreULA|saida[22]~24_combout ;
wire \bloco20|blocoula|loopULA[21].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[22].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[23].bloco|soma|S~combout ;
wire \bloco20|bancoRegLeitura|registradores~30_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][23]~regout ;
wire \bloco20|bancoRegLeitura|registradores[8][23]~regout ;
wire \bloco20|bancoRegLeitura|Mux40~3_combout ;
wire \bloco20|muxpreULA|saida[23]~25_combout ;
wire \bloco20|blocoula|loopULA[23].bloco|soma|Ts~0_combout ;
wire \bloco20|blocoula|loopULA[24].bloco|soma|S~combout ;
wire \bloco20|blocoula|WideOr0~10_combout ;
wire \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a22 ;
wire \bloco20|bancoRegLeitura|registradores~29_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][22]~regout ;
wire \bloco20|bancoRegLeitura|Mux9~1_combout ;
wire \bloco20|blocoula|loopULA[22].bloco|soma|S~combout ;
wire \bloco20|blocoula|loopULA[19].bloco|soma|S~combout ;
wire \bloco20|blocoula|WideOr0~9_combout ;
wire \bloco20|blocoula|WideOr0~11_combout ;
wire \bloco20|muxpreULA|saida[4]~30_combout ;
wire \bloco20|blocoula|loopULA[30].bloco|soma|S~0_combout ;
wire \bloco20|blocoula|WideOr0~12_combout ;
wire \bloco20|blocoula|WideOr0~13_combout ;
wire \bloco20|blocoula|WideOr0~15_combout ;
wire \bloco20|blocoula|WideOr0~16_combout ;
wire \bloco20|blocoula|WideOr0~17_combout ;
wire \bloco20|blocoula|WideOr0~14_combout ;
wire \bloco20|finalAddress|saida[0]~8_combout ;
wire \bloco20|unidadeControle|Branch~combout ;
wire \bloco20|selZeroBranch~combout ;
wire \bloco20|finalAddress|saida[2]~3_combout ;
wire \bloco20|calculoBranchAddress|somador[2].instancia|Ts~0_combout ;
wire \bloco20|finalAddress|saida[3]~7_combout ;
wire \bloco20|bancoRegLeitura|Mux63~0_combout ;
wire \bloco20|finalAddress|saida[1]~0_combout ;
wire \bloco20|finalAddress|saida[1]~1_combout ;
wire \bloco20|unidadeControle|MemparaReg~combout ;
wire \bloco20|bancoRegLeitura|registradores~7_combout ;
wire \bloco20|bancoRegLeitura|registradores[8][5]~regout ;
wire \bloco20|bancoRegLeitura|registradores[8][3]~regout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[54]~33_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~35_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~36_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~39_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~41_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~42_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~46_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[61]~57_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[60]~58_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~53_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[62]~56_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~52_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~54_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[59]~49_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[15]~39_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[23]~56_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[22]~41_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[59]~59_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[15]~55_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~58_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~62_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~51_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~50_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~61_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[28]~44_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~60_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~54_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~53_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~63_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~50_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[56]~45_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[56]~44_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[30]~48_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~45_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~55_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~52_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~47_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~49_combout ;
wire \bloco12|WideOr6~0_combout ;
wire \bloco12|WideOr5~0_combout ;
wire \bloco12|WideOr4~0_combout ;
wire \bloco12|WideOr3~0_combout ;
wire \bloco12|WideOr2~0_combout ;
wire \bloco12|WideOr1~0_combout ;
wire \bloco12|WideOr0~0_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][6]~regout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[53]~34_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[52]~36_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[51]~38_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[50]~41_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[49]~42_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[54]~33_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[62]~46_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[61]~57_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[60]~58_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[18]~52_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[17]~53_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[16]~38_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[59]~49_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[59]~59_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[15]~39_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[16]~54_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[22]~57_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[21]~42_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[58]~50_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[58]~51_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[20]~43_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[23]~56_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[28]~44_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[27]~45_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[26]~61_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[57]~52_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[25]~47_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][0]~feeder_combout ;
wire \bloco20|bancoRegLeitura|registradores[10][0]~regout ;
wire \Mod4|auto_generated|divider|divider|StageOut[56]~44_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[30]~48_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[32]~50_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[33]~51_combout ;
wire \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \Mod5|auto_generated|divider|divider|StageOut[31]~49_combout ;
wire \bloco100|WideOr6~0_combout ;
wire \bloco100|WideOr5~0_combout ;
wire \bloco100|WideOr4~0_combout ;
wire \bloco100|WideOr3~0_combout ;
wire \bloco100|WideOr2~0_combout ;
wire \bloco100|WideOr1~0_combout ;
wire \bloco100|WideOr0~0_combout ;
wire \bloco20|bancoRegLeitura|registradores[16][6]~regout ;
wire \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \Mod8|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[52]~36_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[51]~38_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[50]~41_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[49]~43_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[54]~32_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[53]~34_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ;
wire \Mod8|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[62]~56_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[61]~47_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[60]~58_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[17]~53_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[16]~38_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[59]~59_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[15]~55_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[18]~52_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[23]~40_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[16]~54_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[22]~57_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[59]~49_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[21]~58_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[20]~62_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[26]~46_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[58]~50_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[26]~61_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[25]~47_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ;
wire \Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[32]~50_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[56]~45_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[56]~44_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[30]~48_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[27]~60_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[27]~45_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[28]~59_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ;
wire \Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ;
wire \Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout ;
wire \Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ;
wire \Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[48]~53_combout ;
wire \Mod8|auto_generated|divider|divider|StageOut[48]~54_combout ;
wire \Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[25]~63_combout ;
wire \Mod9|auto_generated|divider|divider|StageOut[31]~49_combout ;
wire \bloco16|WideOr6~0_combout ;
wire \bloco16|WideOr5~0_combout ;
wire \bloco16|WideOr4~0_combout ;
wire \bloco16|WideOr3~0_combout ;
wire \bloco16|WideOr2~0_combout ;
wire \bloco16|WideOr1~0_combout ;
wire \bloco16|WideOr0~0_combout ;
wire \bloco20|blocoinstrucoes|instruction[1]~5_combout ;
wire [4:0] \bloco20|alteracaoPC|pcout ;
wire [2:0] \bloco20|controleULA|operation ;
wire [17:0] \SW~combout ;

wire [31:0] \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a1  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a2  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a3  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a4  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a5  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a6  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a7  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a8  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a9  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a10  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a11  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a12  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a13  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a14  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a15  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a16  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a17  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a18  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a19  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a20  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a21  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a22  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a23  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a24  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a25  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a26  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a27  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a28  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a29  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a30  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a31  = \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: LCCOMB_X21_Y10_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\Mod0|auto_generated|divider|divider|StageOut[52]~37_combout  & (((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[52]~37_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[52]~36_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[52]~36_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (GND)))))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[52]~37_combout  & !\Mod0|auto_generated|divider|divider|StageOut[52]~36_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[52]~37_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[60]~48_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[60]~58_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[60]~48_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[60]~58_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[60]~48_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[60]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[62]~56_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[62]~46_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[62]~56_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[62]~46_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~56_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[62]~46_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[62]~56_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[62]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[16]~38_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~54_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[16]~38_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[16]~54_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[16]~38_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[16]~54_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[16]~38_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[17]~37_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[17]~53_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[17]~37_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[17]~53_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[17]~37_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[17]~53_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[17]~37_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[17]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[20]~43_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[20]~62_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[20]~43_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[20]~62_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[20]~43_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[20]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[25]~47_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[25]~63_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[25]~47_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[25]~63_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[25]~47_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[25]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & (((\Mod1|auto_generated|divider|divider|StageOut[27]~45_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[27]~60_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & ((((\Mod1|auto_generated|divider|divider|StageOut[27]~45_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[27]~60_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & ((\Mod1|auto_generated|divider|divider|StageOut[27]~45_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[27]~60_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[27]~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\bloco20|bancoRegLeitura|registradores[10][4]~regout  & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # 
// (!\bloco20|bancoRegLeitura|registradores[10][4]~regout  & (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\bloco20|bancoRegLeitura|registradores[10][4]~regout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[10][4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hC303;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\bloco20|bancoRegLeitura|registradores[10][6]~regout  & (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\bloco20|bancoRegLeitura|registradores[10][6]~regout 
//  & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\bloco20|bancoRegLeitura|registradores[10][6]~regout ))

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[10][6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (((\Mod4|auto_generated|divider|divider|StageOut[50]~40_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[50]~41_combout )))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (!\Mod4|auto_generated|divider|divider|StageOut[50]~40_combout  & 
// (!\Mod4|auto_generated|divider|divider|StageOut[50]~41_combout )))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[50]~40_combout  & (!\Mod4|auto_generated|divider|divider|StageOut[50]~41_combout  & 
// !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1 )))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[50]~40_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & (((\Mod4|auto_generated|divider|divider|StageOut[62]~56_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[62]~46_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & ((((\Mod4|auto_generated|divider|divider|StageOut[62]~56_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[62]~46_combout )))))
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & ((\Mod4|auto_generated|divider|divider|StageOut[62]~56_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[62]~46_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[62]~56_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[62]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod5|auto_generated|divider|divider|StageOut[16]~54_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[16]~38_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod5|auto_generated|divider|divider|StageOut[16]~54_combout  & 
// (!\Mod5|auto_generated|divider|divider|StageOut[16]~38_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[16]~54_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[16]~38_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[16]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod5|auto_generated|divider|divider|StageOut[17]~37_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[17]~53_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod5|auto_generated|divider|divider|StageOut[17]~37_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[17]~53_combout )))))
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod5|auto_generated|divider|divider|StageOut[17]~37_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[17]~53_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[17]~37_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[17]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod5|auto_generated|divider|divider|StageOut[20]~62_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[20]~43_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod5|auto_generated|divider|divider|StageOut[20]~62_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[20]~43_combout ))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[20]~62_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[20]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  = (\Mod4|auto_generated|divider|divider|StageOut[48]~54_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[48]~53_combout )

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[48]~54_combout ),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[48]~53_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .lut_mask = 16'hFFCC;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\bloco20|bancoRegLeitura|registradores[16][4]~regout  & (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # 
// (!\bloco20|bancoRegLeitura|registradores[16][4]~regout  & (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\bloco20|bancoRegLeitura|registradores[16][4]~regout  & !\Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hA505;
defparam \Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\bloco20|bancoRegLeitura|registradores[16][5]~regout  & ((GND) # (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # 
// (!\bloco20|bancoRegLeitura|registradores[16][5]~regout  & (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\bloco20|bancoRegLeitura|registradores[16][5]~regout ) # (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[16][5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h3CCF;
defparam \Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\bloco20|bancoRegLeitura|registradores[16][6]~regout  & (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\bloco20|bancoRegLeitura|registradores[16][6]~regout 
//  & ((\Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\bloco20|bancoRegLeitura|registradores[16][6]~regout ))

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[16][6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\bloco20|bancoRegLeitura|registradores[16][7]~regout  & (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # 
// (!\bloco20|bancoRegLeitura|registradores[16][7]~regout  & (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \Mod8|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\bloco20|bancoRegLeitura|registradores[16][7]~regout  & !\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[16][7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \Mod8|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = (((\Mod8|auto_generated|divider|divider|StageOut[49]~42_combout ) # (\Mod8|auto_generated|divider|divider|StageOut[49]~43_combout )))
// \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY((\Mod8|auto_generated|divider|divider|StageOut[49]~42_combout ) # (\Mod8|auto_generated|divider|divider|StageOut[49]~43_combout ))

	.dataa(\Mod8|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.datab(\Mod8|auto_generated|divider|divider|StageOut[49]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & (((\Mod8|auto_generated|divider|divider|StageOut[61]~57_combout ) # 
// (\Mod8|auto_generated|divider|divider|StageOut[61]~47_combout )))) # (!\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & (!\Mod8|auto_generated|divider|divider|StageOut[61]~57_combout  & 
// (!\Mod8|auto_generated|divider|divider|StageOut[61]~47_combout )))
// \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\Mod8|auto_generated|divider|divider|StageOut[61]~57_combout  & (!\Mod8|auto_generated|divider|divider|StageOut[61]~47_combout  & 
// !\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1 )))

	.dataa(\Mod8|auto_generated|divider|divider|StageOut[61]~57_combout ),
	.datab(\Mod8|auto_generated|divider|divider|StageOut[61]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & (((\Mod8|auto_generated|divider|divider|StageOut[62]~46_combout ) # 
// (\Mod8|auto_generated|divider|divider|StageOut[62]~56_combout )))) # (!\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & ((((\Mod8|auto_generated|divider|divider|StageOut[62]~46_combout ) # 
// (\Mod8|auto_generated|divider|divider|StageOut[62]~56_combout )))))
// \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((!\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & ((\Mod8|auto_generated|divider|divider|StageOut[62]~46_combout ) # 
// (\Mod8|auto_generated|divider|divider|StageOut[62]~56_combout ))))

	.dataa(\Mod8|auto_generated|divider|divider|StageOut[62]~46_combout ),
	.datab(\Mod8|auto_generated|divider|divider|StageOut[62]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod9|auto_generated|divider|divider|StageOut[15]~39_combout ) # (\Mod9|auto_generated|divider|divider|StageOut[15]~55_combout )))
// \Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod9|auto_generated|divider|divider|StageOut[15]~39_combout ) # (\Mod9|auto_generated|divider|divider|StageOut[15]~55_combout ))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[15]~39_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[15]~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod9|auto_generated|divider|divider|StageOut[22]~41_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[22]~57_combout )))) # (!\Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod9|auto_generated|divider|divider|StageOut[22]~41_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[22]~57_combout )))))
// \Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod9|auto_generated|divider|divider|StageOut[22]~41_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[22]~57_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[22]~41_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[22]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N14
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_5_result_int[0]~10 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout  = (\Mod8|auto_generated|divider|divider|StageOut[57]~52_combout ) # (\Mod8|auto_generated|divider|divider|StageOut[57]~55_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod8|auto_generated|divider|divider|StageOut[57]~52_combout ),
	.datad(\Mod8|auto_generated|divider|divider|StageOut[57]~55_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_5_result_int[0]~10 .lut_mask = 16'hFFF0;
defparam \Mod9|auto_generated|divider|divider|add_sub_5_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & (((\Mod9|auto_generated|divider|divider|StageOut[27]~45_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[27]~60_combout )))) # (!\Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & ((((\Mod9|auto_generated|divider|divider|StageOut[27]~45_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[27]~60_combout )))))
// \Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((!\Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & ((\Mod9|auto_generated|divider|divider|StageOut[27]~45_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[27]~60_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[27]~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'hE10E;
defparam \Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X13_Y12
cycloneii_ram_block \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\bloco20|unidadeControle|EscreveMem~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\SW~combout [17]),
	.clk1(!\SW~combout [17]),
	.ena0(\bloco20|unidadeControle|EscreveMem~0_combout ),
	.ena1(\bloco20|unidadeControle|MemparaReg~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\bloco20|bancoRegLeitura|Mux32~4_combout ,\bloco20|bancoRegLeitura|Mux33~4_combout ,\bloco20|bancoRegLeitura|Mux34~4_combout ,\bloco20|bancoRegLeitura|Mux35~4_combout ,\bloco20|bancoRegLeitura|Mux36~4_combout ,\bloco20|bancoRegLeitura|Mux37~4_combout ,
\bloco20|bancoRegLeitura|Mux38~4_combout ,\bloco20|bancoRegLeitura|Mux39~4_combout ,\bloco20|bancoRegLeitura|Mux40~4_combout ,\bloco20|bancoRegLeitura|Mux41~4_combout ,\bloco20|bancoRegLeitura|Mux42~4_combout ,\bloco20|bancoRegLeitura|Mux43~4_combout ,
\bloco20|bancoRegLeitura|Mux44~4_combout ,\bloco20|bancoRegLeitura|Mux45~4_combout ,\bloco20|bancoRegLeitura|Mux46~4_combout ,\bloco20|bancoRegLeitura|Mux47~4_combout ,\bloco20|bancoRegLeitura|Mux48~4_combout ,\bloco20|bancoRegLeitura|Mux49~4_combout ,
\bloco20|bancoRegLeitura|Mux50~4_combout ,\bloco20|bancoRegLeitura|Mux51~4_combout ,\bloco20|bancoRegLeitura|Mux52~4_combout ,\bloco20|bancoRegLeitura|Mux53~4_combout ,\bloco20|bancoRegLeitura|Mux54~4_combout ,\bloco20|bancoRegLeitura|Mux55~4_combout ,
\bloco20|bancoRegLeitura|Mux56~4_combout ,\bloco20|bancoRegLeitura|Mux57~4_combout ,\bloco20|bancoRegLeitura|Mux58~4_combout ,\bloco20|bancoRegLeitura|Mux59~4_combout ,\bloco20|bancoRegLeitura|Mux60~4_combout ,\bloco20|bancoRegLeitura|Mux61~4_combout ,
\bloco20|bancoRegLeitura|Mux62~3_combout ,\bloco20|bancoRegLeitura|Mux63~6_combout }),
	.portaaddr({\bloco20|blocoula|loopULA[4].bloco|soma|S~combout ,\bloco20|blocoula|loopULA[3].bloco|soma|S~combout ,\bloco20|blocoula|loopULA[2].bloco|soma|S~0_combout ,\bloco20|blocoula|loopULA[1].bloco|soma|S~combout ,\bloco20|blocoula|bloco0|soma|S~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\bloco20|blocoula|loopULA[4].bloco|soma|S~combout ,\bloco20|blocoula|loopULA[3].bloco|soma|S~combout ,\bloco20|blocoula|loopULA[2].bloco|soma|S~0_combout ,\bloco20|blocoula|loopULA[1].bloco|soma|S~combout ,\bloco20|blocoula|bloco0|soma|S~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/processadorPinagem.ram0_memoriaDados_79ea699b.hdl.mif";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "processador:bloco20|memoriaDados:bancoMemoria|altsyncram:memory_rtl_0|altsyncram_2uj1:auto_generated|ALTSYNCRAM";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000020000000400000007;
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[54]~32 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[54]~32_combout  = (\bloco20|bancoRegLeitura|registradores[8][7]~regout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\bloco20|bancoRegLeitura|registradores[8][7]~regout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[54]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~32 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~34 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~34_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \bloco20|bancoRegLeitura|registradores[8][6]~regout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[8][6]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~34 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[52]~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~37_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~37 .lut_mask = 16'h5500;
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~38_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \bloco20|bancoRegLeitura|registradores[8][4]~regout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[8][4]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~38 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~40 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~40_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \bloco20|bancoRegLeitura|registradores[8][3]~regout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores[8][3]~regout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~40 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~43 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~43_combout  = (\bloco20|bancoRegLeitura|registradores[8][2]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[8][2]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~43 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~47 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~47_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~47 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~48 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~48_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~48 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~36_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~37 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~37_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~37 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~38 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~38_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~38 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[23]~40 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[23]~40_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[23]~40 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~42 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~42_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~42 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~43 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~43_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~43 .lut_mask = 16'h5500;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~46 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~46_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~46 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[54]~32 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[54]~32_combout  = (\bloco20|bancoRegLeitura|registradores[10][7]~regout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[10][7]~regout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[54]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[54]~32 .lut_mask = 16'hF000;
defparam \Mod4|auto_generated|divider|divider|StageOut[54]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[53]~35 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[53]~35_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[53]~35 .lut_mask = 16'h00AA;
defparam \Mod4|auto_generated|divider|divider|StageOut[53]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[52]~37 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[52]~37_combout  = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[52]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[52]~37 .lut_mask = 16'h0F00;
defparam \Mod4|auto_generated|divider|divider|StageOut[52]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[51]~39 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[51]~39_combout  = (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[51]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[51]~39 .lut_mask = 16'h0F00;
defparam \Mod4|auto_generated|divider|divider|StageOut[51]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[50]~40 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[50]~40_combout  = (\bloco20|bancoRegLeitura|registradores[10][3]~regout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\bloco20|bancoRegLeitura|registradores[10][3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[50]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[50]~40 .lut_mask = 16'hAA00;
defparam \Mod4|auto_generated|divider|divider|StageOut[50]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[49]~43 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[49]~43_combout  = (\bloco20|bancoRegLeitura|registradores[10][2]~regout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\bloco20|bancoRegLeitura|registradores[10][2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[49]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[49]~43 .lut_mask = 16'h00AA;
defparam \Mod4|auto_generated|divider|divider|StageOut[49]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[56]~45 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[56]~45_combout  = (\bloco20|bancoRegLeitura|registradores[10][0]~regout  & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[10][0]~regout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[56]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[56]~45 .lut_mask = 16'h00F0;
defparam \Mod4|auto_generated|divider|divider|StageOut[56]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[61]~47 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[61]~47_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[61]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[61]~47 .lut_mask = 16'h00F0;
defparam \Mod4|auto_generated|divider|divider|StageOut[61]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[60]~48 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[60]~48_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[60]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[60]~48 .lut_mask = 16'h00CC;
defparam \Mod4|auto_generated|divider|divider|StageOut[60]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[18]~36_combout  = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'h00F0;
defparam \Mod5|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[17]~37 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[17]~37_combout  = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[17]~37 .lut_mask = 16'h00F0;
defparam \Mod5|auto_generated|divider|divider|StageOut[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[23]~40 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[23]~40_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[23]~40 .lut_mask = 16'h00F0;
defparam \Mod5|auto_generated|divider|divider|StageOut[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[22]~41 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[22]~41_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[22]~41 .lut_mask = 16'h0A0A;
defparam \Mod5|auto_generated|divider|divider|StageOut[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[26]~46 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[26]~46_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[26]~46 .lut_mask = 16'h00CC;
defparam \Mod5|auto_generated|divider|divider|StageOut[26]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[48]~53 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[48]~53_combout  = (\bloco20|bancoRegLeitura|registradores[10][1]~regout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[10][1]~regout ),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[48]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[48]~53 .lut_mask = 16'hCC00;
defparam \Mod4|auto_generated|divider|divider|StageOut[48]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[48]~54 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[48]~54_combout  = (\bloco20|bancoRegLeitura|registradores[10][1]~regout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[10][1]~regout ),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[48]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[48]~54 .lut_mask = 16'h00CC;
defparam \Mod4|auto_generated|divider|divider|StageOut[48]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[57]~55 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[57]~55_combout  = (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[57]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[57]~55 .lut_mask = 16'h0F00;
defparam \Mod4|auto_generated|divider|divider|StageOut[57]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[54]~33 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[54]~33_combout  = (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & !\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[54]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[54]~33 .lut_mask = 16'h00F0;
defparam \Mod8|auto_generated|divider|divider|StageOut[54]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[53]~35 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[53]~35_combout  = (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[53]~35 .lut_mask = 16'h00F0;
defparam \Mod8|auto_generated|divider|divider|StageOut[53]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[52]~37 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[52]~37_combout  = (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[52]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[52]~37 .lut_mask = 16'h00CC;
defparam \Mod8|auto_generated|divider|divider|StageOut[52]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[51]~39 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[51]~39_combout  = (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  & !\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[51]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[51]~39 .lut_mask = 16'h00F0;
defparam \Mod8|auto_generated|divider|divider|StageOut[51]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[50]~40 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[50]~40_combout  = (\bloco20|bancoRegLeitura|registradores[16][3]~regout  & \Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[16][3]~regout ),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[50]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[50]~40 .lut_mask = 16'hCC00;
defparam \Mod8|auto_generated|divider|divider|StageOut[50]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[49]~42 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[49]~42_combout  = (\bloco20|bancoRegLeitura|registradores[16][2]~regout  & \Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[16][2]~regout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[49]~42 .lut_mask = 16'hF000;
defparam \Mod8|auto_generated|divider|divider|StageOut[49]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[62]~46 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[62]~46_combout  = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  & !\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[62]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[62]~46 .lut_mask = 16'h00CC;
defparam \Mod8|auto_generated|divider|divider|StageOut[62]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[60]~48 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[60]~48_combout  = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[60]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[60]~48 .lut_mask = 16'h00CC;
defparam \Mod8|auto_generated|divider|divider|StageOut[60]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[18]~36_combout  = (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'h0C0C;
defparam \Mod9|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[17]~37 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[17]~37_combout  = (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[17]~37 .lut_mask = 16'h0C0C;
defparam \Mod9|auto_generated|divider|divider|StageOut[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[15]~39 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[15]~39_combout  = (!\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[15]~39 .lut_mask = 16'h0F00;
defparam \Mod9|auto_generated|divider|divider|StageOut[15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[22]~41 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[22]~41_combout  = (\Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[22]~41 .lut_mask = 16'h00F0;
defparam \Mod9|auto_generated|divider|divider|StageOut[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[21]~42 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[21]~42_combout  = (\Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[21]~42 .lut_mask = 16'h00AA;
defparam \Mod9|auto_generated|divider|divider|StageOut[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[58]~51 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[58]~51_combout  = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  & !\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[58]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[58]~51 .lut_mask = 16'h00AA;
defparam \Mod8|auto_generated|divider|divider|StageOut[58]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[20]~43 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[20]~43_combout  = (!\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout )

	.dataa(vcc),
	.datab(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[20]~43 .lut_mask = 16'h3030;
defparam \Mod9|auto_generated|divider|divider|StageOut[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[28]~44 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[28]~44_combout  = (\Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[28]~44 .lut_mask = 16'h0C0C;
defparam \Mod9|auto_generated|divider|divider|StageOut[28]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N16
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[57]~52 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[57]~52_combout  = (\bloco20|bancoRegLeitura|registradores[16][1]~regout  & \Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[16][1]~regout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[57]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[57]~52 .lut_mask = 16'hF000;
defparam \Mod8|auto_generated|divider|divider|StageOut[57]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N10
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[57]~55 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[57]~55_combout  = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  & !\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[57]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[57]~55 .lut_mask = 16'h00CC;
defparam \Mod8|auto_generated|divider|divider|StageOut[57]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N19
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][2] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][2]~regout ));

// Location: LCFF_X18_Y10_N1
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][1] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][1]~regout ));

// Location: LCCOMB_X17_Y9_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux29~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux29~1_combout  = (\bloco20|blocoinstrucoes|memory~0_combout  & ((\bloco20|bancoRegLeitura|Mux63~0_combout  & ((\bloco20|bancoRegLeitura|registradores[16][2]~regout ))) # (!\bloco20|bancoRegLeitura|Mux63~0_combout  & 
// (\bloco20|bancoRegLeitura|registradores[0][2]~regout )))) # (!\bloco20|blocoinstrucoes|memory~0_combout  & (\bloco20|bancoRegLeitura|registradores[0][2]~regout ))

	.dataa(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][2]~regout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[16][2]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux29~1 .lut_mask = 16'hEC4C;
defparam \bloco20|bancoRegLeitura|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux57~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux57~2_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & (((!\bloco20|bancoRegLeitura|Mux63~2_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[16][6]~regout )) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & ((\bloco20|bancoRegLeitura|Mux57~5_combout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][6]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux57~5_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux57~2 .lut_mask = 16'h0AFC;
defparam \bloco20|bancoRegLeitura|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux57~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux57~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux57~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][6]~regout )) # (!\bloco20|bancoRegLeitura|Mux57~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][6]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux57~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][6]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][6]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux57~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux57~3 .lut_mask = 16'hDDA0;
defparam \bloco20|bancoRegLeitura|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneii_lcell_comb \bloco20|muxpreULA|saida[6]~8 (
// Equation(s):
// \bloco20|muxpreULA|saida[6]~8_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & (\bloco20|bancoRegLeitura|Mux57~3_combout  & !\bloco20|unidadeControle|AluSrc~0_combout ))

	.dataa(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|Mux57~3_combout ),
	.datad(\bloco20|unidadeControle|AluSrc~0_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[6]~8 .lut_mask = 16'h00A0;
defparam \bloco20|muxpreULA|saida[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneii_lcell_comb \bloco20|blocoula|loopULA[6].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[6].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[6]~8_combout  $ (\bloco20|blocoula|loopULA[5].bloco|soma|Ts~0_combout  $ (\bloco20|bancoRegLeitura|Mux25~1_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[6]~8_combout ),
	.datac(\bloco20|blocoula|loopULA[5].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux25~1_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[6].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[6].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[6].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~4 (
// Equation(s):
// \bloco20|blocoula|WideOr0~4_combout  = (\bloco20|blocoula|loopULA[6].bloco|soma|S~combout ) # ((\bloco20|blocoula|loopULA[5].bloco|soma|S~combout ) # ((\bloco20|blocoula|loopULA[4].bloco|soma|S~combout ) # 
// (\bloco20|blocoula|loopULA[3].bloco|soma|S~combout )))

	.dataa(\bloco20|blocoula|loopULA[6].bloco|soma|S~combout ),
	.datab(\bloco20|blocoula|loopULA[5].bloco|soma|S~combout ),
	.datac(\bloco20|blocoula|loopULA[4].bloco|soma|S~combout ),
	.datad(\bloco20|blocoula|loopULA[3].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \bloco20|blocoula|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N23
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][8] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][8]~regout ));

// Location: LCCOMB_X18_Y10_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux23~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux23~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][8]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][8]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][8]~regout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][8]~regout ),
	.datac(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datad(\bloco20|muxpreULA|saida[1]~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux23~0 .lut_mask = 16'hC0A0;
defparam \bloco20|bancoRegLeitura|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N13
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][9] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores[16][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][9]~regout ));

// Location: LCFF_X17_Y9_N1
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][10] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][10]~regout ));

// Location: LCCOMB_X17_Y9_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux21~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux21~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][10]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][10]~regout )))))

	.dataa(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][10]~regout ),
	.datac(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[8][10]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux21~0 .lut_mask = 16'hD080;
defparam \bloco20|bancoRegLeitura|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N20
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~5 (
// Equation(s):
// \bloco20|blocoula|WideOr0~5_combout  = (\bloco20|blocoula|loopULA[7].bloco|soma|S~combout ) # ((\bloco20|blocoula|loopULA[9].bloco|soma|S~combout ) # ((\bloco20|blocoula|loopULA[10].bloco|soma|S~combout ) # 
// (\bloco20|blocoula|loopULA[8].bloco|soma|S~combout )))

	.dataa(\bloco20|blocoula|loopULA[7].bloco|soma|S~combout ),
	.datab(\bloco20|blocoula|loopULA[9].bloco|soma|S~combout ),
	.datac(\bloco20|blocoula|loopULA[10].bloco|soma|S~combout ),
	.datad(\bloco20|blocoula|loopULA[8].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~5 .lut_mask = 16'hFFFE;
defparam \bloco20|blocoula|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N25
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][11] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][11]~regout ));

// Location: LCCOMB_X18_Y12_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux52~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux52~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (\bloco20|bancoRegLeitura|registradores[16][11]~regout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|Mux63~1_combout ) # ((\bloco20|bancoRegLeitura|Mux52~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][11]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux52~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux52~2 .lut_mask = 16'h7564;
defparam \bloco20|bancoRegLeitura|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux50~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux50~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|registradores[16][13]~regout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (((\bloco20|bancoRegLeitura|Mux63~1_combout ) # (\bloco20|bancoRegLeitura|Mux50~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][13]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux50~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux50~2 .lut_mask = 16'h3B38;
defparam \bloco20|bancoRegLeitura|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N17
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][14] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][14]~regout ));

// Location: LCCOMB_X15_Y9_N4
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~6 (
// Equation(s):
// \bloco20|blocoula|WideOr0~6_combout  = (\bloco20|blocoula|loopULA[12].bloco|soma|S~combout ) # ((\bloco20|blocoula|loopULA[14].bloco|soma|S~combout ) # ((\bloco20|blocoula|loopULA[13].bloco|soma|S~combout ) # 
// (\bloco20|blocoula|loopULA[11].bloco|soma|S~combout )))

	.dataa(\bloco20|blocoula|loopULA[12].bloco|soma|S~combout ),
	.datab(\bloco20|blocoula|loopULA[14].bloco|soma|S~combout ),
	.datac(\bloco20|blocoula|loopULA[13].bloco|soma|S~combout ),
	.datad(\bloco20|blocoula|loopULA[11].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~6 .lut_mask = 16'hFFFE;
defparam \bloco20|blocoula|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N1
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][15] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores[8][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][15]~regout ));

// Location: LCFF_X17_Y12_N21
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][16] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][16]~regout ));

// Location: LCFF_X15_Y9_N19
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][17] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][17]~regout ));

// Location: LCCOMB_X14_Y9_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux14~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux14~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][17]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][17]~regout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][17]~regout ),
	.datab(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[8][17]~regout ),
	.datad(\bloco20|muxpreULA|saida[1]~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux14~0 .lut_mask = 16'h88C0;
defparam \bloco20|bancoRegLeitura|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux14~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux14~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux14~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][17]~regout ))))

	.dataa(\bloco20|controleULA|wAND2~combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][17]~regout ),
	.datac(\bloco20|bancoRegLeitura|Mux14~0_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux14~1 .lut_mask = 16'hF800;
defparam \bloco20|bancoRegLeitura|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N16
cycloneii_lcell_comb \bloco20|blocoula|loopULA[17].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[17].bloco|soma|S~combout  = \bloco20|bancoRegLeitura|Mux14~1_combout  $ (\bloco20|blocoula|loopULA[16].bloco|soma|Ts~0_combout  $ (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[17]~19_combout )))

	.dataa(\bloco20|bancoRegLeitura|Mux14~1_combout ),
	.datab(\bloco20|blocoula|loopULA[16].bloco|soma|Ts~0_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|muxpreULA|saida[17]~19_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[17].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[17].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[17].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N24
cycloneii_lcell_comb \bloco20|muxpreULA|saida[18]~20 (
// Equation(s):
// \bloco20|muxpreULA|saida[18]~20_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|bancoRegLeitura|Mux45~3_combout ))

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux45~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[18]~20 .lut_mask = 16'h0C00;
defparam \bloco20|muxpreULA|saida[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N14
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~7 (
// Equation(s):
// \bloco20|blocoula|WideOr0~7_combout  = (\bloco20|blocoula|loopULA[17].bloco|soma|S~combout ) # ((\bloco20|blocoula|loopULA[15].bloco|soma|S~combout ) # ((\bloco20|blocoula|loopULA[18].bloco|soma|S~combout ) # 
// (\bloco20|blocoula|loopULA[16].bloco|soma|S~combout )))

	.dataa(\bloco20|blocoula|loopULA[17].bloco|soma|S~combout ),
	.datab(\bloco20|blocoula|loopULA[15].bloco|soma|S~combout ),
	.datac(\bloco20|blocoula|loopULA[18].bloco|soma|S~combout ),
	.datad(\bloco20|blocoula|loopULA[16].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~7 .lut_mask = 16'hFFFE;
defparam \bloco20|blocoula|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N8
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~8 (
// Equation(s):
// \bloco20|blocoula|WideOr0~8_combout  = (\bloco20|blocoula|WideOr0~5_combout ) # ((\bloco20|blocoula|WideOr0~6_combout ) # ((\bloco20|blocoula|WideOr0~7_combout ) # (\bloco20|blocoula|WideOr0~4_combout )))

	.dataa(\bloco20|blocoula|WideOr0~5_combout ),
	.datab(\bloco20|blocoula|WideOr0~6_combout ),
	.datac(\bloco20|blocoula|WideOr0~7_combout ),
	.datad(\bloco20|blocoula|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~8 .lut_mask = 16'hFFFE;
defparam \bloco20|blocoula|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N21
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][19] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][19]~regout ));

// Location: LCFF_X16_Y9_N7
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][19] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][19]~regout ));

// Location: LCFF_X15_Y9_N31
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][19] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores[16][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][19]~regout ));

// Location: LCFF_X16_Y8_N27
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][19] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][19]~regout ));

// Location: LCCOMB_X16_Y9_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux44~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux44~2_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & (((!\bloco20|bancoRegLeitura|Mux63~2_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[16][19]~regout )) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & ((\bloco20|bancoRegLeitura|Mux44~5_combout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][19]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux44~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux44~2 .lut_mask = 16'h2F2C;
defparam \bloco20|bancoRegLeitura|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux44~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux44~3_combout  = (\bloco20|bancoRegLeitura|Mux44~2_combout  & ((\bloco20|bancoRegLeitura|registradores[8][19]~regout ) # ((!\bloco20|bancoRegLeitura|Mux63~1_combout )))) # (!\bloco20|bancoRegLeitura|Mux44~2_combout  & 
// (((\bloco20|bancoRegLeitura|registradores[10][19]~regout  & \bloco20|bancoRegLeitura|Mux63~1_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][19]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux44~2_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][19]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux44~3 .lut_mask = 16'hB8CC;
defparam \bloco20|bancoRegLeitura|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux12~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux12~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][19]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][19]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][19]~regout ),
	.datab(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datac(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[0][19]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux12~0 .lut_mask = 16'hC808;
defparam \bloco20|bancoRegLeitura|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux12~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux12~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux12~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][19]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][19]~regout ),
	.datab(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux12~0_combout ),
	.datad(\bloco20|controleULA|wAND2~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux12~1 .lut_mask = 16'hC8C0;
defparam \bloco20|bancoRegLeitura|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N10
cycloneii_lcell_comb \bloco20|muxpreULA|saida[20]~22 (
// Equation(s):
// \bloco20|muxpreULA|saida[20]~22_combout  = (!\bloco20|unidadeControle|AluSrc~0_combout  & (\bloco20|bancoRegLeitura|Mux43~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout ))

	.dataa(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux43~3_combout ),
	.datac(vcc),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[20]~22 .lut_mask = 16'h4400;
defparam \bloco20|muxpreULA|saida[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N3
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][21] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][21]~regout ));

// Location: LCCOMB_X14_Y9_N20
cycloneii_lcell_comb \bloco20|muxpreULA|saida[21]~23 (
// Equation(s):
// \bloco20|muxpreULA|saida[21]~23_combout  = (!\bloco20|unidadeControle|AluSrc~0_combout  & (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux42~3_combout ))

	.dataa(vcc),
	.datab(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datac(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux42~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[21]~23 .lut_mask = 16'h3000;
defparam \bloco20|muxpreULA|saida[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N5
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][22] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][22]~regout ));

// Location: LCFF_X14_Y11_N27
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][22] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][22]~regout ));

// Location: LCFF_X14_Y10_N25
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][22] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][22]~regout ));

// Location: LCCOMB_X14_Y11_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux41~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux41~2_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & (((!\bloco20|bancoRegLeitura|Mux63~2_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[16][22]~regout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|Mux41~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux41~5_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[16][22]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux41~2 .lut_mask = 16'h3E0E;
defparam \bloco20|bancoRegLeitura|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux41~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux41~3_combout  = (\bloco20|bancoRegLeitura|Mux41~2_combout  & (((\bloco20|bancoRegLeitura|registradores[8][22]~regout )) # (!\bloco20|bancoRegLeitura|Mux63~1_combout ))) # (!\bloco20|bancoRegLeitura|Mux41~2_combout  & 
// (\bloco20|bancoRegLeitura|Mux63~1_combout  & (\bloco20|bancoRegLeitura|registradores[10][22]~regout )))

	.dataa(\bloco20|bancoRegLeitura|Mux41~2_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][22]~regout ),
	.datad(\bloco20|bancoRegLeitura|registradores[8][22]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux41~3 .lut_mask = 16'hEA62;
defparam \bloco20|bancoRegLeitura|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux9~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux9~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][22]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][22]~regout ))))

	.dataa(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datab(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[8][22]~regout ),
	.datad(\bloco20|bancoRegLeitura|registradores[0][22]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux9~0 .lut_mask = 16'hC840;
defparam \bloco20|bancoRegLeitura|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N7
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][23] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][23]~regout ));

// Location: LCFF_X15_Y10_N25
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][23] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][23]~regout ));

// Location: LCCOMB_X14_Y8_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux40~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux40~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|registradores[16][23]~regout  & ((!\bloco20|bancoRegLeitura|Mux63~1_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (((\bloco20|bancoRegLeitura|Mux40~5_combout ) # (\bloco20|bancoRegLeitura|Mux63~1_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][23]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux40~5_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux40~2 .lut_mask = 16'h0FAC;
defparam \bloco20|bancoRegLeitura|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux8~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux8~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][23]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][23]~regout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][23]~regout ),
	.datab(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datac(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[8][23]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux8~0 .lut_mask = 16'h8C80;
defparam \bloco20|bancoRegLeitura|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux8~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux8~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux8~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][23]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][23]~regout ),
	.datab(\bloco20|controleULA|wAND2~combout ),
	.datac(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux8~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux8~1 .lut_mask = 16'hF080;
defparam \bloco20|bancoRegLeitura|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N7
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][24] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][24]~regout ));

// Location: LCFF_X15_Y10_N5
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][24] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][24]~regout ));

// Location: LCFF_X14_Y10_N3
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][24] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][24]~regout ));

// Location: LCFF_X14_Y10_N29
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][24] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][24]~regout ));

// Location: LCCOMB_X14_Y11_N20
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux39~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux39~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (\bloco20|bancoRegLeitura|registradores[16][24]~regout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|Mux63~1_combout ) # ((\bloco20|bancoRegLeitura|Mux39~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][24]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux39~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux39~2 .lut_mask = 16'h7564;
defparam \bloco20|bancoRegLeitura|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux39~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux39~3_combout  = (\bloco20|bancoRegLeitura|Mux39~2_combout  & (((\bloco20|bancoRegLeitura|registradores[8][24]~regout )) # (!\bloco20|bancoRegLeitura|Mux63~1_combout ))) # (!\bloco20|bancoRegLeitura|Mux39~2_combout  & 
// (\bloco20|bancoRegLeitura|Mux63~1_combout  & (\bloco20|bancoRegLeitura|registradores[10][24]~regout )))

	.dataa(\bloco20|bancoRegLeitura|Mux39~2_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][24]~regout ),
	.datad(\bloco20|bancoRegLeitura|registradores[8][24]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux39~3 .lut_mask = 16'hEA62;
defparam \bloco20|bancoRegLeitura|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux7~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux7~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][24]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][24]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][24]~regout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][24]~regout ),
	.datac(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datad(\bloco20|muxpreULA|saida[1]~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux7~0 .lut_mask = 16'hC0A0;
defparam \bloco20|bancoRegLeitura|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux7~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux7~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux7~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][24]~regout ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux7~0_combout ),
	.datac(\bloco20|controleULA|wAND2~combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[16][24]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux7~1 .lut_mask = 16'hA888;
defparam \bloco20|bancoRegLeitura|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N21
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][27] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][27]~regout ));

// Location: LCCOMB_X19_Y12_N16
cycloneii_lcell_comb \bloco20|blocoula|loopULA[28].bloco|soma|S~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[28].bloco|soma|S~0_combout  = \bloco20|bancoRegLeitura|Mux3~1_combout  $ (\bloco20|controleULA|operation [2] $ (((\bloco20|bancoRegLeitura|Mux35~3_combout  & !\bloco20|muxpreULA|saida[4]~30_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux35~3_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux3~1_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|muxpreULA|saida[4]~30_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[28].bloco|soma|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[28].bloco|soma|S~0 .lut_mask = 16'h3C96;
defparam \bloco20|blocoula|loopULA[28].bloco|soma|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneii_lcell_comb \bloco20|muxpreULA|saida[28]~31 (
// Equation(s):
// \bloco20|muxpreULA|saida[28]~31_combout  = (!\bloco20|unidadeControle|AluSrc~0_combout  & (\bloco20|bancoRegLeitura|Mux35~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout ))

	.dataa(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux35~3_combout ),
	.datac(vcc),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[28]~31_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[28]~31 .lut_mask = 16'h4400;
defparam \bloco20|muxpreULA|saida[28]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N21
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][29] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][29]~regout ));

// Location: LCCOMB_X16_Y12_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux34~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux34~2_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & (((!\bloco20|bancoRegLeitura|Mux63~2_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[16][29]~regout )) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & ((\bloco20|bancoRegLeitura|Mux34~5_combout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][29]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux34~5_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux34~2 .lut_mask = 16'h0AFC;
defparam \bloco20|bancoRegLeitura|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux2~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux2~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][29]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][29]~regout )))))

	.dataa(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][29]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[8][29]~regout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux2~0 .lut_mask = 16'hD800;
defparam \bloco20|bancoRegLeitura|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux0~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux0~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][31]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][31]~regout ))))

	.dataa(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][31]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[0][31]~regout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux0~0 .lut_mask = 16'hE400;
defparam \bloco20|bancoRegLeitura|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux0~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux0~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux0~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][31]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][31]~regout ),
	.datab(\bloco20|controleULA|wAND2~combout ),
	.datac(\bloco20|bancoRegLeitura|Mux0~0_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux0~1 .lut_mask = 16'hF800;
defparam \bloco20|bancoRegLeitura|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneii_lcell_comb \bloco20|blocoula|bloco31|soma|S~0 (
// Equation(s):
// \bloco20|blocoula|bloco31|soma|S~0_combout  = \bloco20|bancoRegLeitura|Mux0~1_combout  $ (\bloco20|controleULA|operation [2] $ (((\bloco20|bancoRegLeitura|Mux32~3_combout  & !\bloco20|muxpreULA|saida[4]~30_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux0~1_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux32~3_combout ),
	.datac(\bloco20|muxpreULA|saida[4]~30_combout ),
	.datad(\bloco20|controleULA|operation [2]),
	.cin(gnd),
	.combout(\bloco20|blocoula|bloco31|soma|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|bloco31|soma|S~0 .lut_mask = 16'h59A6;
defparam \bloco20|blocoula|bloco31|soma|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cycloneii_lcell_comb \bloco20|muxpreULA|saida[30]~33 (
// Equation(s):
// \bloco20|muxpreULA|saida[30]~33_combout  = (\bloco20|bancoRegLeitura|Mux33~3_combout  & !\bloco20|muxpreULA|saida[4]~30_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|Mux33~3_combout ),
	.datad(\bloco20|muxpreULA|saida[4]~30_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[30]~33 .lut_mask = 16'h00F0;
defparam \bloco20|muxpreULA|saida[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneii_lcell_comb \bloco20|calculoBranchAddress|somador[2].instancia|S (
// Equation(s):
// \bloco20|calculoBranchAddress|somador[2].instancia|S~combout  = (\bloco20|alteracaoPC|pcout [2] & (\bloco20|alteracaoPC|pcout [0] & ((\bloco20|alteracaoPC|pcout [1]) # (\bloco20|bancoRegLeitura|Mux63~0_combout )))) # (!\bloco20|alteracaoPC|pcout [2] & 
// (((!\bloco20|alteracaoPC|pcout [0] & !\bloco20|bancoRegLeitura|Mux63~0_combout )) # (!\bloco20|alteracaoPC|pcout [1])))

	.dataa(\bloco20|alteracaoPC|pcout [0]),
	.datab(\bloco20|alteracaoPC|pcout [2]),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|calculoBranchAddress|somador[2].instancia|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|calculoBranchAddress|somador[2].instancia|S .lut_mask = 16'h8B93;
defparam \bloco20|calculoBranchAddress|somador[2].instancia|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneii_lcell_comb \bloco20|finalAddress|saida[4]~4 (
// Equation(s):
// \bloco20|finalAddress|saida[4]~4_combout  = (\bloco20|alteracaoPC|pcout [0] & (\bloco20|alteracaoPC|pcout [1] & \bloco20|alteracaoPC|pcout [2]))

	.dataa(\bloco20|alteracaoPC|pcout [0]),
	.datab(vcc),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|alteracaoPC|pcout [2]),
	.cin(gnd),
	.combout(\bloco20|finalAddress|saida[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|finalAddress|saida[4]~4 .lut_mask = 16'hA000;
defparam \bloco20|finalAddress|saida[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneii_lcell_comb \bloco20|incrementaPC|somador[3].instancia|S (
// Equation(s):
// \bloco20|incrementaPC|somador[3].instancia|S~combout  = \bloco20|alteracaoPC|pcout [3] $ (((\bloco20|alteracaoPC|pcout [2] & (\bloco20|alteracaoPC|pcout [1] & \bloco20|alteracaoPC|pcout [0]))))

	.dataa(\bloco20|alteracaoPC|pcout [3]),
	.datab(\bloco20|alteracaoPC|pcout [2]),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|alteracaoPC|pcout [0]),
	.cin(gnd),
	.combout(\bloco20|incrementaPC|somador[3].instancia|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|incrementaPC|somador[3].instancia|S .lut_mask = 16'h6AAA;
defparam \bloco20|incrementaPC|somador[3].instancia|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[2]~0 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[2]~0_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a2 ))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|loopULA[2].bloco|soma|S~0_combout ))

	.dataa(\bloco20|blocoula|loopULA[2].bloco|soma|S~0_combout ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[2]~0 .lut_mask = 16'hE2E2;
defparam \bloco20|saidaMemoriaDados|saida[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[0][0]~14 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[0][0]~14_combout  = (\bloco20|alteracaoPC|pcout [0] & (\bloco20|alteracaoPC|pcout [2] & (\bloco20|alteracaoPC|pcout [1]))) # (!\bloco20|alteracaoPC|pcout [0] & (!\bloco20|alteracaoPC|pcout [1] & 
// ((!\bloco20|bancoRegLeitura|Mux63~0_combout ) # (!\bloco20|alteracaoPC|pcout [2]))))

	.dataa(\bloco20|alteracaoPC|pcout [0]),
	.datab(\bloco20|alteracaoPC|pcout [2]),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[0][0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[0][0]~14 .lut_mask = 16'h8185;
defparam \bloco20|bancoRegLeitura|registradores[0][0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[1]~1 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[1]~1_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a1 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[1].bloco|soma|S~combout )))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a1 ),
	.datac(vcc),
	.datad(\bloco20|blocoula|loopULA[1].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[1]~1 .lut_mask = 16'hDD88;
defparam \bloco20|saidaMemoriaDados|saida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[8]~8 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[8]~8_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a8 ))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|loopULA[8].bloco|soma|S~combout ))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(vcc),
	.datac(\bloco20|blocoula|loopULA[8].bloco|soma|S~combout ),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[8]~8 .lut_mask = 16'hFA50;
defparam \bloco20|saidaMemoriaDados|saida[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[16]~16 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[16]~16_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a16 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[16].bloco|soma|S~combout )))

	.dataa(vcc),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\bloco20|blocoula|loopULA[16].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[16]~16 .lut_mask = 16'hF3C0;
defparam \bloco20|saidaMemoriaDados|saida[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N18
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[17]~17 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[17]~17_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a17 ))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|loopULA[17].bloco|soma|S~combout ))

	.dataa(\bloco20|blocoula|loopULA[17].bloco|soma|S~combout ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a17 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[17]~17 .lut_mask = 16'hE2E2;
defparam \bloco20|saidaMemoriaDados|saida[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~26 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~26_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a19 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[19].bloco|soma|S~combout )))))

	.dataa(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datab(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\bloco20|unidadeControle|MemparaReg~combout ),
	.datad(\bloco20|blocoula|loopULA[19].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~26_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~26 .lut_mask = 16'h8A80;
defparam \bloco20|bancoRegLeitura|registradores~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[19]~19 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[19]~19_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a19 ))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|loopULA[19].bloco|soma|S~combout ))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(vcc),
	.datac(\bloco20|blocoula|loopULA[19].bloco|soma|S~combout ),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[19]~19 .lut_mask = 16'hFA50;
defparam \bloco20|saidaMemoriaDados|saida[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N2
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[21]~21 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[21]~21_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a21 ))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|loopULA[21].bloco|soma|S~combout ))

	.dataa(vcc),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|blocoula|loopULA[21].bloco|soma|S~combout ),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[21]~21 .lut_mask = 16'hFC30;
defparam \bloco20|saidaMemoriaDados|saida[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[22]~22 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[22]~22_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a22 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[22].bloco|soma|S~combout )))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(vcc),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\bloco20|blocoula|loopULA[22].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[22]~22 .lut_mask = 16'hF5A0;
defparam \bloco20|saidaMemoriaDados|saida[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N24
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[23]~23 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[23]~23_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a23 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[23].bloco|soma|S~combout )))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(vcc),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\bloco20|blocoula|loopULA[23].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[23]~23 .lut_mask = 16'hF5A0;
defparam \bloco20|saidaMemoriaDados|saida[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~31 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~31_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a24 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[24].bloco|soma|S~combout )))))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|unidadeControle|MemparaReg~combout ),
	.datad(\bloco20|blocoula|loopULA[24].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~31_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~31 .lut_mask = 16'h8C80;
defparam \bloco20|bancoRegLeitura|registradores~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[24]~24 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[24]~24_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a24 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[24].bloco|soma|S~combout )))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a24 ),
	.datab(vcc),
	.datac(\bloco20|unidadeControle|MemparaReg~combout ),
	.datad(\bloco20|blocoula|loopULA[24].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[24]~24 .lut_mask = 16'hAFA0;
defparam \bloco20|saidaMemoriaDados|saida[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[29]~29 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[29]~29_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a29 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[29].bloco|soma|S~combout )))

	.dataa(vcc),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\bloco20|blocoula|loopULA[29].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[29]~29 .lut_mask = 16'hF3C0;
defparam \bloco20|saidaMemoriaDados|saida[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~57 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~57_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[16]~54_combout ) # 
// ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~57 .lut_mask = 16'hF020;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[28]~59 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[28]~59_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[22]~57_combout ) # 
// ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[22]~57_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~59 .lut_mask = 16'hC0C8;
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[15]~55 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[15]~55_combout  = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[59]~59_combout ) # 
// ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[59]~59_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[15]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[15]~55 .lut_mask = 16'hCC08;
defparam \Mod5|auto_generated|divider|divider|StageOut[15]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[21]~58 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[21]~58_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[15]~55_combout ) # 
// ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout  & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[15]~55_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[21]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[21]~58 .lut_mask = 16'hA0E0;
defparam \Mod5|auto_generated|divider|divider|StageOut[21]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[28]~59 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[28]~59_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[22]~57_combout ) # 
// ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[22]~57_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[28]~59 .lut_mask = 16'hCE00;
defparam \Mod5|auto_generated|divider|divider|StageOut[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[27]~60 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[27]~60_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[21]~58_combout ) # 
// ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[21]~58_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[27]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[27]~60 .lut_mask = 16'hAE00;
defparam \Mod5|auto_generated|divider|divider|StageOut[27]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[23]~56 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[23]~56_combout  = (\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[17]~53_combout ) # 
// ((!\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\Mod9|auto_generated|divider|divider|StageOut[17]~53_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[23]~56 .lut_mask = 16'hCC40;
defparam \Mod9|auto_generated|divider|divider|StageOut[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux61~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux61~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][2]~regout  & ((\bloco20|alteracaoPC|pcout [3]) # ((\bloco20|alteracaoPC|pcout [4]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [3]),
	.datab(\bloco20|alteracaoPC|pcout [4]),
	.datac(\bloco20|bancoRegLeitura|registradores[0][2]~regout ),
	.datad(\bloco20|blocoinstrucoes|memory~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux61~5 .lut_mask = 16'hE0F0;
defparam \bloco20|bancoRegLeitura|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux57~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux57~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][6]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][6]~regout ),
	.datab(\bloco20|alteracaoPC|pcout [4]),
	.datac(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datad(\bloco20|alteracaoPC|pcout [3]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux57~5 .lut_mask = 16'hAA8A;
defparam \bloco20|bancoRegLeitura|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux55~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux55~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][8]~regout  & (((\bloco20|alteracaoPC|pcout [3]) # (\bloco20|alteracaoPC|pcout [4])) # (!\bloco20|blocoinstrucoes|memory~0_combout )))

	.dataa(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][8]~regout ),
	.datac(\bloco20|alteracaoPC|pcout [3]),
	.datad(\bloco20|alteracaoPC|pcout [4]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux55~5 .lut_mask = 16'hCCC4;
defparam \bloco20|bancoRegLeitura|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux52~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux52~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][11]~regout  & (((\bloco20|alteracaoPC|pcout [3]) # (\bloco20|alteracaoPC|pcout [4])) # (!\bloco20|blocoinstrucoes|memory~0_combout )))

	.dataa(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][11]~regout ),
	.datac(\bloco20|alteracaoPC|pcout [3]),
	.datad(\bloco20|alteracaoPC|pcout [4]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux52~5 .lut_mask = 16'hCCC4;
defparam \bloco20|bancoRegLeitura|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux50~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux50~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][13]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [4]),
	.datab(\bloco20|bancoRegLeitura|registradores[0][13]~regout ),
	.datac(\bloco20|alteracaoPC|pcout [3]),
	.datad(\bloco20|blocoinstrucoes|memory~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux50~5 .lut_mask = 16'hC8CC;
defparam \bloco20|bancoRegLeitura|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux46~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux46~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][17]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [4]),
	.datab(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datac(\bloco20|alteracaoPC|pcout [3]),
	.datad(\bloco20|bancoRegLeitura|registradores[0][17]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux46~5 .lut_mask = 16'hFB00;
defparam \bloco20|bancoRegLeitura|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux44~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux44~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][19]~regout  & ((\bloco20|alteracaoPC|pcout [3]) # ((\bloco20|alteracaoPC|pcout [4]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [3]),
	.datab(\bloco20|bancoRegLeitura|registradores[0][19]~regout ),
	.datac(\bloco20|alteracaoPC|pcout [4]),
	.datad(\bloco20|blocoinstrucoes|memory~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux44~5 .lut_mask = 16'hC8CC;
defparam \bloco20|bancoRegLeitura|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux41~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux41~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][22]~regout  & ((\bloco20|alteracaoPC|pcout [3]) # ((\bloco20|alteracaoPC|pcout [4]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [3]),
	.datab(\bloco20|alteracaoPC|pcout [4]),
	.datac(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[0][22]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux41~5 .lut_mask = 16'hEF00;
defparam \bloco20|bancoRegLeitura|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux40~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux40~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][23]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [4]),
	.datab(\bloco20|bancoRegLeitura|registradores[0][23]~regout ),
	.datac(\bloco20|alteracaoPC|pcout [3]),
	.datad(\bloco20|blocoinstrucoes|memory~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux40~5 .lut_mask = 16'hC8CC;
defparam \bloco20|bancoRegLeitura|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux39~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux39~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][24]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][24]~regout ),
	.datab(\bloco20|alteracaoPC|pcout [4]),
	.datac(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datad(\bloco20|alteracaoPC|pcout [3]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux39~5 .lut_mask = 16'hAA8A;
defparam \bloco20|bancoRegLeitura|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux35~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux35~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][28]~regout  & (((\bloco20|alteracaoPC|pcout [3]) # (\bloco20|alteracaoPC|pcout [4])) # (!\bloco20|blocoinstrucoes|memory~0_combout )))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][28]~regout ),
	.datab(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datac(\bloco20|alteracaoPC|pcout [3]),
	.datad(\bloco20|alteracaoPC|pcout [4]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux35~5 .lut_mask = 16'hAAA2;
defparam \bloco20|bancoRegLeitura|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux34~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux34~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][29]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [4]),
	.datab(\bloco20|bancoRegLeitura|registradores[0][29]~regout ),
	.datac(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datad(\bloco20|alteracaoPC|pcout [3]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux34~5 .lut_mask = 16'hCC8C;
defparam \bloco20|bancoRegLeitura|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux33~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux33~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][30]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [4]),
	.datab(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[0][30]~regout ),
	.datad(\bloco20|alteracaoPC|pcout [3]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux33~5 .lut_mask = 16'hF0B0;
defparam \bloco20|bancoRegLeitura|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[62]~56 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[62]~56_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][6]~regout ))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][6]~regout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[62]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[62]~56 .lut_mask = 16'hC088;
defparam \Mod4|auto_generated|divider|divider|StageOut[62]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[20]~62 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[20]~62_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\bloco20|bancoRegLeitura|registradores[10][2]~regout )) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout )))))

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[10][2]~regout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[20]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[20]~62 .lut_mask = 16'hD080;
defparam \Mod5|auto_generated|divider|divider|StageOut[20]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[25]~63 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[25]~63_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][1]~regout ))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][1]~regout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[25]~63 .lut_mask = 16'hE200;
defparam \Mod5|auto_generated|divider|divider|StageOut[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[61]~57 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[61]~57_combout  = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[16][5]~regout ))) # (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ))))

	.dataa(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][5]~regout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[61]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[61]~57 .lut_mask = 16'hA088;
defparam \Mod8|auto_generated|divider|divider|StageOut[61]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[16][9]~feeder (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[16][9]~feeder_combout  = \bloco20|bancoRegLeitura|registradores~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores~16_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[16][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[16][9]~feeder .lut_mask = 16'hFF00;
defparam \bloco20|bancoRegLeitura|registradores[16][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[8][15]~feeder (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[8][15]~feeder_combout  = \bloco20|bancoRegLeitura|registradores~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores~22_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[8][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[8][15]~feeder .lut_mask = 16'hFF00;
defparam \bloco20|bancoRegLeitura|registradores[8][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[16][19]~feeder (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[16][19]~feeder_combout  = \bloco20|bancoRegLeitura|registradores~26_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores~26_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[16][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[16][19]~feeder .lut_mask = 16'hFF00;
defparam \bloco20|bancoRegLeitura|registradores[16][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneii_lcell_comb \bloco20|incrementaPC|somador[2].instancia|S (
// Equation(s):
// \bloco20|incrementaPC|somador[2].instancia|S~combout  = \bloco20|alteracaoPC|pcout [2] $ (((!\bloco20|alteracaoPC|pcout [1]) # (!\bloco20|alteracaoPC|pcout [0])))

	.dataa(\bloco20|alteracaoPC|pcout [0]),
	.datab(vcc),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|alteracaoPC|pcout [2]),
	.cin(gnd),
	.combout(\bloco20|incrementaPC|somador[2].instancia|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|incrementaPC|somador[2].instancia|S .lut_mask = 16'hA05F;
defparam \bloco20|incrementaPC|somador[2].instancia|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneii_lcell_comb \bloco20|finalAddress|saida[2]~2 (
// Equation(s):
// \bloco20|finalAddress|saida[2]~2_combout  = (\bloco20|alteracaoPC|pcout [0]) # (((!\bloco20|bancoRegLeitura|Mux63~0_combout ) # (!\bloco20|alteracaoPC|pcout [1])) # (!\bloco20|alteracaoPC|pcout [2]))

	.dataa(\bloco20|alteracaoPC|pcout [0]),
	.datab(\bloco20|alteracaoPC|pcout [2]),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|finalAddress|saida[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|finalAddress|saida[2]~2 .lut_mask = 16'hBFFF;
defparam \bloco20|finalAddress|saida[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneii_lcell_comb \bloco20|unidadeControle|jump (
// Equation(s):
// \bloco20|unidadeControle|jump~combout  = (!\bloco20|alteracaoPC|pcout [0] & (\bloco20|alteracaoPC|pcout [2] & (\bloco20|alteracaoPC|pcout [1] & \bloco20|bancoRegLeitura|Mux63~0_combout )))

	.dataa(\bloco20|alteracaoPC|pcout [0]),
	.datab(\bloco20|alteracaoPC|pcout [2]),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|unidadeControle|jump~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|unidadeControle|jump .lut_mask = 16'h4000;
defparam \bloco20|unidadeControle|jump .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneii_lcell_comb \bloco20|blocoinstrucoes|instruction[0]~4 (
// Equation(s):
// \bloco20|blocoinstrucoes|instruction[0]~4_combout  = (\bloco20|alteracaoPC|pcout [1]) # ((\bloco20|alteracaoPC|pcout [2]) # ((!\bloco20|bancoRegLeitura|Mux63~0_combout ) # (!\bloco20|alteracaoPC|pcout [0])))

	.dataa(\bloco20|alteracaoPC|pcout [1]),
	.datab(\bloco20|alteracaoPC|pcout [2]),
	.datac(\bloco20|alteracaoPC|pcout [0]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoinstrucoes|instruction[0]~4 .lut_mask = 16'hEFFF;
defparam \bloco20|blocoinstrucoes|instruction[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneii_lcell_comb \bloco20|unidadeControle|AluSrc~0 (
// Equation(s):
// \bloco20|unidadeControle|AluSrc~0_combout  = (\bloco20|bancoRegLeitura|Mux63~0_combout  & ((\bloco20|alteracaoPC|pcout [1] & (!\bloco20|alteracaoPC|pcout [2])) # (!\bloco20|alteracaoPC|pcout [1] & (\bloco20|alteracaoPC|pcout [2] & 
// !\bloco20|alteracaoPC|pcout [0]))))

	.dataa(\bloco20|alteracaoPC|pcout [1]),
	.datab(\bloco20|alteracaoPC|pcout [2]),
	.datac(\bloco20|alteracaoPC|pcout [0]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|unidadeControle|AluSrc~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|unidadeControle|AluSrc~0 .lut_mask = 16'h2600;
defparam \bloco20|unidadeControle|AluSrc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneii_lcell_comb \bloco20|muxpreULA|saida[24]~26 (
// Equation(s):
// \bloco20|muxpreULA|saida[24]~26_combout  = (\bloco20|bancoRegLeitura|Mux39~3_combout  & (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & !\bloco20|unidadeControle|AluSrc~0_combout ))

	.dataa(\bloco20|bancoRegLeitura|Mux39~3_combout ),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(vcc),
	.datad(\bloco20|unidadeControle|AluSrc~0_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[24]~26 .lut_mask = 16'h0088;
defparam \bloco20|muxpreULA|saida[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneii_lcell_comb \bloco20|finalAddress|saida[4]~5 (
// Equation(s):
// \bloco20|finalAddress|saida[4]~5_combout  = (\bloco20|unidadeControle|Branch~combout  & (\bloco20|calculoBranchAddress|somador[2].instancia|Ts~0_combout  & !\bloco20|blocoula|WideOr0~14_combout ))

	.dataa(\bloco20|unidadeControle|Branch~combout ),
	.datab(vcc),
	.datac(\bloco20|calculoBranchAddress|somador[2].instancia|Ts~0_combout ),
	.datad(\bloco20|blocoula|WideOr0~14_combout ),
	.cin(gnd),
	.combout(\bloco20|finalAddress|saida[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|finalAddress|saida[4]~5 .lut_mask = 16'h00A0;
defparam \bloco20|finalAddress|saida[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneii_lcell_comb \bloco20|finalAddress|saida[4]~6 (
// Equation(s):
// \bloco20|finalAddress|saida[4]~6_combout  = \bloco20|alteracaoPC|pcout [4] $ (((\bloco20|finalAddress|saida[4]~4_combout  & ((\bloco20|alteracaoPC|pcout [3]) # (\bloco20|finalAddress|saida[4]~5_combout ))) # (!\bloco20|finalAddress|saida[4]~4_combout  & 
// (\bloco20|alteracaoPC|pcout [3] & \bloco20|finalAddress|saida[4]~5_combout ))))

	.dataa(\bloco20|finalAddress|saida[4]~4_combout ),
	.datab(\bloco20|alteracaoPC|pcout [3]),
	.datac(\bloco20|alteracaoPC|pcout [4]),
	.datad(\bloco20|finalAddress|saida[4]~5_combout ),
	.cin(gnd),
	.combout(\bloco20|finalAddress|saida[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|finalAddress|saida[4]~6 .lut_mask = 16'h1E78;
defparam \bloco20|finalAddress|saida[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X16_Y11_N27
cycloneii_lcell_ff \bloco20|alteracaoPC|pcout[4] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|finalAddress|saida[4]~6_combout ),
	.sdata(gnd),
	.aclr(\SW~combout [16]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|alteracaoPC|pcout [4]));

// Location: LCCOMB_X17_Y11_N6
cycloneii_lcell_comb \bloco20|controleULA|operation[2] (
// Equation(s):
// \bloco20|controleULA|operation [2] = (!\bloco20|alteracaoPC|pcout [3] & (!\bloco20|alteracaoPC|pcout [4] & (\bloco20|alteracaoPC|pcout [0] & !\bloco20|alteracaoPC|pcout [1])))

	.dataa(\bloco20|alteracaoPC|pcout [3]),
	.datab(\bloco20|alteracaoPC|pcout [4]),
	.datac(\bloco20|alteracaoPC|pcout [0]),
	.datad(\bloco20|alteracaoPC|pcout [1]),
	.cin(gnd),
	.combout(\bloco20|controleULA|operation [2]),
	.cout());
// synopsys translate_off
defparam \bloco20|controleULA|operation[2] .lut_mask = 16'h0010;
defparam \bloco20|controleULA|operation[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux63~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux63~1_combout  = (\bloco20|bancoRegLeitura|Mux63~0_combout  & ((\bloco20|alteracaoPC|pcout [1] & (!\bloco20|alteracaoPC|pcout [2])) # (!\bloco20|alteracaoPC|pcout [1] & ((\bloco20|alteracaoPC|pcout [0])))))

	.dataa(\bloco20|alteracaoPC|pcout [2]),
	.datab(\bloco20|alteracaoPC|pcout [1]),
	.datac(\bloco20|alteracaoPC|pcout [0]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux63~1 .lut_mask = 16'h7400;
defparam \bloco20|bancoRegLeitura|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|inicializa~feeder (
// Equation(s):
// \bloco20|bancoRegLeitura|inicializa~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|inicializa~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|inicializa~feeder .lut_mask = 16'hFFFF;
defparam \bloco20|bancoRegLeitura|inicializa~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N17
cycloneii_lcell_ff \bloco20|bancoRegLeitura|inicializa (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|inicializa~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|inicializa~regout ));

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneii_lcell_comb \bloco20|unidadeControle|EscreveMem~0 (
// Equation(s):
// \bloco20|unidadeControle|EscreveMem~0_combout  = (\bloco20|alteracaoPC|pcout [0] & (!\bloco20|alteracaoPC|pcout [2] & (\bloco20|alteracaoPC|pcout [1] & \bloco20|bancoRegLeitura|Mux63~0_combout )))

	.dataa(\bloco20|alteracaoPC|pcout [0]),
	.datab(\bloco20|alteracaoPC|pcout [2]),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|unidadeControle|EscreveMem~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|unidadeControle|EscreveMem~0 .lut_mask = 16'h2000;
defparam \bloco20|unidadeControle|EscreveMem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneii_lcell_comb \bloco20|blocoinstrucoes|memory~2 (
// Equation(s):
// \bloco20|blocoinstrucoes|memory~2_combout  = (!\bloco20|alteracaoPC|pcout [1] & \bloco20|alteracaoPC|pcout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|alteracaoPC|pcout [2]),
	.cin(gnd),
	.combout(\bloco20|blocoinstrucoes|memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoinstrucoes|memory~2 .lut_mask = 16'h0F00;
defparam \bloco20|blocoinstrucoes|memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[16][22]~13 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[16][22]~13_combout  = ((\bloco20|bancoRegLeitura|Mux63~0_combout  & (\bloco20|blocoinstrucoes|memory~2_combout  & !\bloco20|alteracaoPC|pcout [0]))) # (!\bloco20|bancoRegLeitura|inicializa~regout )

	.dataa(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.datab(\bloco20|blocoinstrucoes|memory~2_combout ),
	.datac(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datad(\bloco20|alteracaoPC|pcout [0]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[16][22]~13 .lut_mask = 16'h0F8F;
defparam \bloco20|bancoRegLeitura|registradores[16][22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N9
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][0] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][0]~regout ));

// Location: LCCOMB_X17_Y9_N8
cycloneii_lcell_comb \bloco20|blocoinstrucoes|instruction[26]~6 (
// Equation(s):
// \bloco20|blocoinstrucoes|instruction[26]~6_combout  = ((\bloco20|alteracaoPC|pcout [2] & ((\bloco20|alteracaoPC|pcout [1]) # (\bloco20|alteracaoPC|pcout [0]))) # (!\bloco20|alteracaoPC|pcout [2] & ((!\bloco20|alteracaoPC|pcout [0]) # 
// (!\bloco20|alteracaoPC|pcout [1])))) # (!\bloco20|bancoRegLeitura|Mux63~0_combout )

	.dataa(\bloco20|alteracaoPC|pcout [2]),
	.datab(\bloco20|alteracaoPC|pcout [1]),
	.datac(\bloco20|alteracaoPC|pcout [0]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoinstrucoes|instruction[26]~6 .lut_mask = 16'hBDFF;
defparam \bloco20|blocoinstrucoes|instruction[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneii_lcell_comb \bloco20|muxpreULA|saida[1]~2 (
// Equation(s):
// \bloco20|muxpreULA|saida[1]~2_combout  = (\bloco20|alteracaoPC|pcout [2] $ (((!\bloco20|alteracaoPC|pcout [1] & !\bloco20|alteracaoPC|pcout [0])))) # (!\bloco20|bancoRegLeitura|Mux63~0_combout )

	.dataa(\bloco20|alteracaoPC|pcout [2]),
	.datab(\bloco20|alteracaoPC|pcout [1]),
	.datac(\bloco20|alteracaoPC|pcout [0]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[1]~2 .lut_mask = 16'hA9FF;
defparam \bloco20|muxpreULA|saida[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneii_lcell_comb \bloco20|muxpreULA|saida[1]~1 (
// Equation(s):
// \bloco20|muxpreULA|saida[1]~1_combout  = (\bloco20|bancoRegLeitura|Mux63~0_combout  & (\bloco20|alteracaoPC|pcout [1] & (!\bloco20|alteracaoPC|pcout [0] & !\bloco20|alteracaoPC|pcout [2])))

	.dataa(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.datab(\bloco20|alteracaoPC|pcout [1]),
	.datac(\bloco20|alteracaoPC|pcout [0]),
	.datad(\bloco20|alteracaoPC|pcout [2]),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[1]~1 .lut_mask = 16'h0008;
defparam \bloco20|muxpreULA|saida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N7
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][1] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][1]~regout ));

// Location: LCCOMB_X18_Y11_N4
cycloneii_lcell_comb \bloco20|blocoinstrucoes|memory~1 (
// Equation(s):
// \bloco20|blocoinstrucoes|memory~1_combout  = (\bloco20|alteracaoPC|pcout [1] & (!\bloco20|alteracaoPC|pcout [2])) # (!\bloco20|alteracaoPC|pcout [1] & ((\bloco20|alteracaoPC|pcout [0])))

	.dataa(vcc),
	.datab(\bloco20|alteracaoPC|pcout [2]),
	.datac(\bloco20|alteracaoPC|pcout [0]),
	.datad(\bloco20|alteracaoPC|pcout [1]),
	.cin(gnd),
	.combout(\bloco20|blocoinstrucoes|memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoinstrucoes|memory~1 .lut_mask = 16'h33F0;
defparam \bloco20|blocoinstrucoes|memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux62~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux62~0_combout  = (\bloco20|bancoRegLeitura|registradores[16][1]~regout  & (((!\bloco20|blocoinstrucoes|memory~0_combout  & !\bloco20|blocoinstrucoes|memory~1_combout )) # (!\bloco20|bancoRegLeitura|Mux63~0_combout )))

	.dataa(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datab(\bloco20|blocoinstrucoes|memory~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][1]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux62~0 .lut_mask = 16'h10F0;
defparam \bloco20|bancoRegLeitura|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux63~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux63~2_combout  = (\bloco20|alteracaoPC|pcout [2] & (!\bloco20|alteracaoPC|pcout [4] & (!\bloco20|alteracaoPC|pcout [3] & !\bloco20|alteracaoPC|pcout [1])))

	.dataa(\bloco20|alteracaoPC|pcout [2]),
	.datab(\bloco20|alteracaoPC|pcout [4]),
	.datac(\bloco20|alteracaoPC|pcout [3]),
	.datad(\bloco20|alteracaoPC|pcout [1]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux63~2 .lut_mask = 16'h0002;
defparam \bloco20|bancoRegLeitura|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux62~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux62~1_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux63~2_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|Mux62~0_combout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][1]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][1]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux62~0_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux62~1 .lut_mask = 16'hFC22;
defparam \bloco20|bancoRegLeitura|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux62~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux62~2_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux62~1_combout  & ((\bloco20|bancoRegLeitura|registradores[10][1]~regout ))) # (!\bloco20|bancoRegLeitura|Mux62~1_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][1]~regout )))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux62~1_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][1]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][1]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux62~1_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux62~2 .lut_mask = 16'hF388;
defparam \bloco20|bancoRegLeitura|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneii_lcell_comb \bloco20|muxpreULA|saida[1]~3 (
// Equation(s):
// \bloco20|muxpreULA|saida[1]~3_combout  = (\bloco20|muxpreULA|saida[1]~1_combout ) # ((\bloco20|muxpreULA|saida[1]~2_combout  & \bloco20|bancoRegLeitura|Mux62~2_combout ))

	.dataa(vcc),
	.datab(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datac(\bloco20|muxpreULA|saida[1]~1_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux62~2_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[1]~3 .lut_mask = 16'hFCF0;
defparam \bloco20|muxpreULA|saida[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneii_lcell_comb \bloco20|controleULA|wAND2 (
// Equation(s):
// \bloco20|controleULA|wAND2~combout  = (\bloco20|bancoRegLeitura|Mux63~0_combout  & (!\bloco20|alteracaoPC|pcout [1] & (\bloco20|alteracaoPC|pcout [0] & \bloco20|alteracaoPC|pcout [2])))

	.dataa(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.datab(\bloco20|alteracaoPC|pcout [1]),
	.datac(\bloco20|alteracaoPC|pcout [0]),
	.datad(\bloco20|alteracaoPC|pcout [2]),
	.cin(gnd),
	.combout(\bloco20|controleULA|wAND2~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|controleULA|wAND2 .lut_mask = 16'h2000;
defparam \bloco20|controleULA|wAND2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneii_lcell_comb \bloco20|muxpreULA|saida[0]~4 (
// Equation(s):
// \bloco20|muxpreULA|saida[0]~4_combout  = (!\bloco20|unidadeControle|AluSrc~0_combout  & ((\bloco20|unidadeControle|Branch~combout ) # ((\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux63~5_combout ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datab(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datac(\bloco20|unidadeControle|Branch~combout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~5_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[0]~4 .lut_mask = 16'h3230;
defparam \bloco20|muxpreULA|saida[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneii_lcell_comb \bloco20|blocoula|bloco0|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|bloco0|soma|Ts~0_combout  = (\bloco20|muxpreULA|saida[0]~4_combout  & (((\bloco20|bancoRegLeitura|Mux31~1_combout )))) # (!\bloco20|muxpreULA|saida[0]~4_combout  & ((\bloco20|unidadeControle|Branch~combout ) # 
// ((\bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|unidadeControle|Branch~combout ),
	.datab(\bloco20|controleULA|wAND2~combout ),
	.datac(\bloco20|bancoRegLeitura|Mux31~1_combout ),
	.datad(\bloco20|muxpreULA|saida[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|bloco0|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|bloco0|soma|Ts~0 .lut_mask = 16'hF0EE;
defparam \bloco20|blocoula|bloco0|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneii_lcell_comb \bloco20|blocoula|loopULA[1].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[1].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux30~1_combout  & ((\bloco20|blocoula|bloco0|soma|Ts~0_combout ) # (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[1]~3_combout )))) # 
// (!\bloco20|bancoRegLeitura|Mux30~1_combout  & (\bloco20|blocoula|bloco0|soma|Ts~0_combout  & (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[1]~3_combout ))))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|bancoRegLeitura|Mux30~1_combout ),
	.datac(\bloco20|muxpreULA|saida[1]~3_combout ),
	.datad(\bloco20|blocoula|bloco0|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[1].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[1].bloco|soma|Ts~0 .lut_mask = 16'hDE48;
defparam \bloco20|blocoula|loopULA[1].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux62~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux62~3_combout  = (\bloco20|bancoRegLeitura|Mux62~2_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|Mux62~2_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux62~3 .lut_mask = 16'hF000;
defparam \bloco20|bancoRegLeitura|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~12 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~12_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a2 ))) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|blocoula|loopULA[2].bloco|soma|S~0_combout ))))

	.dataa(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datab(\bloco20|blocoula|loopULA[2].bloco|soma|S~0_combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\bloco20|unidadeControle|MemparaReg~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~12_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~12 .lut_mask = 16'hA088;
defparam \bloco20|bancoRegLeitura|registradores~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N13
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][2] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][2]~regout ));

// Location: LCFF_X18_Y11_N19
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][2] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][2]~regout ));

// Location: LCCOMB_X18_Y11_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux61~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux61~2_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & (((!\bloco20|bancoRegLeitura|Mux63~2_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[16][2]~regout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|Mux61~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux61~5_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][2]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux61~2 .lut_mask = 16'h30EE;
defparam \bloco20|bancoRegLeitura|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux61~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux61~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux61~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][2]~regout )) # (!\bloco20|bancoRegLeitura|Mux61~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][2]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux61~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][2]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][2]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux61~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux61~3 .lut_mask = 16'hBBC0;
defparam \bloco20|bancoRegLeitura|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux61~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux61~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & ((\bloco20|bancoRegLeitura|Mux61~3_combout ))) # (!\bloco20|blocoinstrucoes|instruction[0]~4_combout  & (\bloco20|blocoinstrucoes|memory~1_combout ))

	.dataa(\bloco20|blocoinstrucoes|memory~1_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux61~3_combout ),
	.datac(vcc),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux61~4 .lut_mask = 16'hCCAA;
defparam \bloco20|bancoRegLeitura|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux60~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux60~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux60~3_combout )

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux60~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux60~4 .lut_mask = 16'hCC00;
defparam \bloco20|bancoRegLeitura|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux59~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux59~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux59~3_combout )

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux59~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux59~4 .lut_mask = 16'hCC00;
defparam \bloco20|bancoRegLeitura|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N29
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][5] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][5]~regout ));

// Location: LCFF_X17_Y10_N15
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][5] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][5]~regout ));

// Location: LCCOMB_X17_Y10_N18
cycloneii_lcell_comb \bloco20|muxpreULA|saida[5]~7 (
// Equation(s):
// \bloco20|muxpreULA|saida[5]~7_combout  = (\bloco20|muxpreULA|saida[1]~2_combout  & \bloco20|bancoRegLeitura|Mux58~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux58~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[5]~7 .lut_mask = 16'hF000;
defparam \bloco20|muxpreULA|saida[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneii_lcell_comb \bloco20|blocoinstrucoes|memory~0 (
// Equation(s):
// \bloco20|blocoinstrucoes|memory~0_combout  = (!\bloco20|alteracaoPC|pcout [1] & (\bloco20|alteracaoPC|pcout [0] & \bloco20|alteracaoPC|pcout [2]))

	.dataa(\bloco20|alteracaoPC|pcout [1]),
	.datab(vcc),
	.datac(\bloco20|alteracaoPC|pcout [0]),
	.datad(\bloco20|alteracaoPC|pcout [2]),
	.cin(gnd),
	.combout(\bloco20|blocoinstrucoes|memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoinstrucoes|memory~0 .lut_mask = 16'h5000;
defparam \bloco20|blocoinstrucoes|memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneii_lcell_comb \bloco20|blocoinstrucoes|instruction[5]~7 (
// Equation(s):
// \bloco20|blocoinstrucoes|instruction[5]~7_combout  = (\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))

	.dataa(vcc),
	.datab(\bloco20|alteracaoPC|pcout [4]),
	.datac(\bloco20|alteracaoPC|pcout [3]),
	.datad(\bloco20|blocoinstrucoes|memory~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoinstrucoes|instruction[5]~7 .lut_mask = 16'hFCFF;
defparam \bloco20|blocoinstrucoes|instruction[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux26~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux26~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][5]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][5]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][5]~regout ),
	.datab(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datac(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[0][5]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux26~0 .lut_mask = 16'hC808;
defparam \bloco20|bancoRegLeitura|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux26~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux26~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux26~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][5]~regout ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datab(\bloco20|controleULA|wAND2~combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][5]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux26~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux26~1 .lut_mask = 16'hAA80;
defparam \bloco20|bancoRegLeitura|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[4]~4 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[4]~4_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a4 ))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|loopULA[4].bloco|soma|S~combout ))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(vcc),
	.datac(\bloco20|blocoula|loopULA[4].bloco|soma|S~combout ),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[4]~4 .lut_mask = 16'hFA50;
defparam \bloco20|saidaMemoriaDados|saida[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[0][0]~39 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[0][0]~39_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|bancoRegLeitura|registradores[0][0]~14_combout ) # ((\bloco20|alteracaoPC|pcout [3]) # (\bloco20|alteracaoPC|pcout [4]))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][0]~14_combout ),
	.datab(\bloco20|alteracaoPC|pcout [3]),
	.datac(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datad(\bloco20|alteracaoPC|pcout [4]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[0][0]~39 .lut_mask = 16'hF0E0;
defparam \bloco20|bancoRegLeitura|registradores[0][0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y8_N17
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][4] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|saidaMemoriaDados|saida[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][4]~regout ));

// Location: LCCOMB_X21_Y11_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[8][5]~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[8][5]~3_combout  = ((\bloco20|alteracaoPC|pcout [0] & ((\bloco20|alteracaoPC|pcout [1]) # (!\bloco20|alteracaoPC|pcout [2]))) # (!\bloco20|alteracaoPC|pcout [0] & ((\bloco20|alteracaoPC|pcout [2]) # 
// (!\bloco20|alteracaoPC|pcout [1])))) # (!\bloco20|bancoRegLeitura|Mux63~0_combout )

	.dataa(\bloco20|alteracaoPC|pcout [0]),
	.datab(\bloco20|alteracaoPC|pcout [2]),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[8][5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[8][5]~3 .lut_mask = 16'hE7FF;
defparam \bloco20|bancoRegLeitura|registradores[8][5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[8][5]~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[8][5]~4_combout  = (!\bloco20|bancoRegLeitura|inicializa~regout ) # (!\bloco20|bancoRegLeitura|registradores[8][5]~3_combout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[8][5]~3_combout ),
	.datac(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[8][5]~4 .lut_mask = 16'h3F3F;
defparam \bloco20|bancoRegLeitura|registradores[8][5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N9
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][4] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][4]~regout ));

// Location: LCCOMB_X17_Y8_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux27~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux27~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][4]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][4]~regout )))))

	.dataa(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][4]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[8][4]~regout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux27~0 .lut_mask = 16'hD800;
defparam \bloco20|bancoRegLeitura|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux27~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux27~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux27~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][4]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][4]~regout ),
	.datab(\bloco20|controleULA|wAND2~combout ),
	.datac(\bloco20|bancoRegLeitura|Mux27~0_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux27~1 .lut_mask = 16'hF800;
defparam \bloco20|bancoRegLeitura|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[3]~3 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[3]~3_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a3 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[3].bloco|soma|S~combout )))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(vcc),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\bloco20|blocoula|loopULA[3].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[3]~3 .lut_mask = 16'hF5A0;
defparam \bloco20|saidaMemoriaDados|saida[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N31
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][3] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][3]~regout ));

// Location: LCCOMB_X18_Y10_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux28~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux28~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][3]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][3]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][3]~regout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][3]~regout ),
	.datac(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux28~0 .lut_mask = 16'hCA00;
defparam \bloco20|bancoRegLeitura|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux28~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux28~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux28~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][3]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux28~0_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][3]~regout ),
	.datad(\bloco20|controleULA|wAND2~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux28~1 .lut_mask = 16'hA888;
defparam \bloco20|bancoRegLeitura|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneii_lcell_comb \bloco20|muxpreULA|saida[2]~0 (
// Equation(s):
// \bloco20|muxpreULA|saida[2]~0_combout  = (!\bloco20|unidadeControle|AluSrc~0_combout  & ((\bloco20|blocoinstrucoes|instruction[0]~4_combout  & ((\bloco20|bancoRegLeitura|Mux61~3_combout ))) # (!\bloco20|blocoinstrucoes|instruction[0]~4_combout  & 
// (\bloco20|blocoinstrucoes|memory~1_combout ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datab(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datac(\bloco20|blocoinstrucoes|memory~1_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux61~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[2]~0 .lut_mask = 16'h3210;
defparam \bloco20|muxpreULA|saida[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneii_lcell_comb \bloco20|blocoula|loopULA[2].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[2].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux29~2_combout  & ((\bloco20|blocoula|loopULA[1].bloco|soma|Ts~0_combout ) # (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[2]~0_combout )))) # 
// (!\bloco20|bancoRegLeitura|Mux29~2_combout  & (\bloco20|blocoula|loopULA[1].bloco|soma|Ts~0_combout  & (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[2]~0_combout ))))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[2]~0_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux29~2_combout ),
	.datad(\bloco20|blocoula|loopULA[1].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[2].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[2].bloco|soma|Ts~0 .lut_mask = 16'hF660;
defparam \bloco20|blocoula|loopULA[2].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneii_lcell_comb \bloco20|blocoula|loopULA[3].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[3].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux28~1_combout  & ((\bloco20|blocoula|loopULA[2].bloco|soma|Ts~0_combout ) # (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[3]~5_combout )))) # 
// (!\bloco20|bancoRegLeitura|Mux28~1_combout  & (\bloco20|blocoula|loopULA[2].bloco|soma|Ts~0_combout  & (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[3]~5_combout ))))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[3]~5_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux28~1_combout ),
	.datad(\bloco20|blocoula|loopULA[2].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[3].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[3].bloco|soma|Ts~0 .lut_mask = 16'hF660;
defparam \bloco20|blocoula|loopULA[3].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneii_lcell_comb \bloco20|blocoula|loopULA[4].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[4].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux27~1_combout  & ((\bloco20|blocoula|loopULA[3].bloco|soma|Ts~0_combout ) # (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[4]~6_combout )))) # 
// (!\bloco20|bancoRegLeitura|Mux27~1_combout  & (\bloco20|blocoula|loopULA[3].bloco|soma|Ts~0_combout  & (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[4]~6_combout ))))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|bancoRegLeitura|Mux27~1_combout ),
	.datac(\bloco20|muxpreULA|saida[4]~6_combout ),
	.datad(\bloco20|blocoula|loopULA[3].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[4].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[4].bloco|soma|Ts~0 .lut_mask = 16'hDE48;
defparam \bloco20|blocoula|loopULA[4].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneii_lcell_comb \bloco20|blocoula|loopULA[5].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[5].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[5]~7_combout  $ (\bloco20|bancoRegLeitura|Mux26~1_combout  $ (\bloco20|blocoula|loopULA[4].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[5]~7_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux26~1_combout ),
	.datad(\bloco20|blocoula|loopULA[4].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[5].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[5].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[5].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[5]~5 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[5]~5_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a5 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[5].bloco|soma|S~combout )))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(vcc),
	.datad(\bloco20|blocoula|loopULA[5].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[5]~5 .lut_mask = 16'hBB88;
defparam \bloco20|saidaMemoriaDados|saida[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y12_N5
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][5] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][5]~regout ));

// Location: LCCOMB_X17_Y10_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux58~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux58~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][5]~regout  & ((\bloco20|alteracaoPC|pcout [3]) # ((\bloco20|alteracaoPC|pcout [4]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [3]),
	.datab(\bloco20|bancoRegLeitura|registradores[0][5]~regout ),
	.datac(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datad(\bloco20|alteracaoPC|pcout [4]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux58~5 .lut_mask = 16'hCC8C;
defparam \bloco20|bancoRegLeitura|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux58~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux58~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (\bloco20|bancoRegLeitura|registradores[16][5]~regout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|Mux63~1_combout ) # ((\bloco20|bancoRegLeitura|Mux58~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][5]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux58~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux58~2 .lut_mask = 16'h7564;
defparam \bloco20|bancoRegLeitura|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux58~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux58~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux58~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][5]~regout )) # (!\bloco20|bancoRegLeitura|Mux58~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][5]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux58~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][5]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][5]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux58~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux58~3 .lut_mask = 16'hBBC0;
defparam \bloco20|bancoRegLeitura|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux58~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux58~4_combout  = (\bloco20|bancoRegLeitura|Mux58~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|Mux58~3_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux58~4 .lut_mask = 16'hF000;
defparam \bloco20|bancoRegLeitura|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux57~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux57~4_combout  = (\bloco20|bancoRegLeitura|Mux57~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout )

	.dataa(\bloco20|bancoRegLeitura|Mux57~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux57~4 .lut_mask = 16'hAA00;
defparam \bloco20|bancoRegLeitura|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneii_lcell_comb \bloco20|muxpreULA|saida[7]~9 (
// Equation(s):
// \bloco20|muxpreULA|saida[7]~9_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|bancoRegLeitura|Mux56~3_combout ))

	.dataa(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datab(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux56~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[7]~9 .lut_mask = 16'h2200;
defparam \bloco20|muxpreULA|saida[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
cycloneii_lcell_comb \bloco20|muxpreULA|saida[8]~10 (
// Equation(s):
// \bloco20|muxpreULA|saida[8]~10_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|bancoRegLeitura|Mux55~3_combout ))

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux55~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[8]~10 .lut_mask = 16'h0C00;
defparam \bloco20|muxpreULA|saida[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N27
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][8] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][8]~regout ));

// Location: LCCOMB_X17_Y9_N20
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux23~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux23~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux23~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][8]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux23~0_combout ),
	.datab(\bloco20|controleULA|wAND2~combout ),
	.datac(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[16][8]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux23~1 .lut_mask = 16'hE0A0;
defparam \bloco20|bancoRegLeitura|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N15
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][10] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][10]~regout ));

// Location: LCCOMB_X17_Y9_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux21~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux21~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux21~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][10]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux21~0_combout ),
	.datab(\bloco20|controleULA|wAND2~combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][10]~regout ),
	.datad(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux21~1 .lut_mask = 16'hEA00;
defparam \bloco20|bancoRegLeitura|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneii_lcell_comb \bloco20|muxpreULA|saida[10]~12 (
// Equation(s):
// \bloco20|muxpreULA|saida[10]~12_combout  = (!\bloco20|unidadeControle|AluSrc~0_combout  & (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux53~3_combout ))

	.dataa(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datab(vcc),
	.datac(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux53~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[10]~12 .lut_mask = 16'h5000;
defparam \bloco20|muxpreULA|saida[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneii_lcell_comb \bloco20|blocoula|loopULA[10].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[10].bloco|soma|S~combout  = \bloco20|blocoula|loopULA[9].bloco|soma|Ts~0_combout  $ (\bloco20|controleULA|operation [2] $ (\bloco20|bancoRegLeitura|Mux21~1_combout  $ (\bloco20|muxpreULA|saida[10]~12_combout )))

	.dataa(\bloco20|blocoula|loopULA[9].bloco|soma|Ts~0_combout ),
	.datab(\bloco20|controleULA|operation [2]),
	.datac(\bloco20|bancoRegLeitura|Mux21~1_combout ),
	.datad(\bloco20|muxpreULA|saida[10]~12_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[10].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[10].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[10].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~17 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~17_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a10 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[10].bloco|soma|S~combout )))))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|blocoula|loopULA[10].bloco|soma|S~combout ),
	.datad(\bloco20|bancoRegLeitura|inicializa~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~17_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~17 .lut_mask = 16'hB800;
defparam \bloco20|bancoRegLeitura|registradores~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N21
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][10] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][10]~regout ));

// Location: LCCOMB_X17_Y9_N2
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[10]~10 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[10]~10_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a10 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[10].bloco|soma|S~combout )))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|blocoula|loopULA[10].bloco|soma|S~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[10]~10 .lut_mask = 16'hB8B8;
defparam \bloco20|saidaMemoriaDados|saida[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N3
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][10] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][10]~regout ));

// Location: LCCOMB_X16_Y9_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux53~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux53~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][10]~regout  & ((\bloco20|alteracaoPC|pcout [3]) # ((\bloco20|alteracaoPC|pcout [4]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [3]),
	.datab(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datac(\bloco20|alteracaoPC|pcout [4]),
	.datad(\bloco20|bancoRegLeitura|registradores[0][10]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux53~5 .lut_mask = 16'hFB00;
defparam \bloco20|bancoRegLeitura|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux53~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux53~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|registradores[16][10]~regout  & ((!\bloco20|bancoRegLeitura|Mux63~1_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (((\bloco20|bancoRegLeitura|Mux53~5_combout ) # (\bloco20|bancoRegLeitura|Mux63~1_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][10]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux53~5_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux53~2 .lut_mask = 16'h33B8;
defparam \bloco20|bancoRegLeitura|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux53~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux53~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux53~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][10]~regout )) # (!\bloco20|bancoRegLeitura|Mux53~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][10]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux53~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][10]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][10]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux53~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux53~3 .lut_mask = 16'hBBC0;
defparam \bloco20|bancoRegLeitura|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux53~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux53~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux53~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux53~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux53~4 .lut_mask = 16'hF000;
defparam \bloco20|bancoRegLeitura|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux51~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux51~4_combout  = (\bloco20|bancoRegLeitura|Mux51~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout )

	.dataa(\bloco20|bancoRegLeitura|Mux51~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux51~4 .lut_mask = 16'hAA00;
defparam \bloco20|bancoRegLeitura|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[15]~15 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[15]~15_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a15 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[15].bloco|soma|S~combout )))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(vcc),
	.datad(\bloco20|blocoula|loopULA[15].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[15]~15 .lut_mask = 16'hBB88;
defparam \bloco20|saidaMemoriaDados|saida[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y8_N7
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][15] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][15]~regout ));

// Location: LCCOMB_X14_Y12_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux16~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux16~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][15]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][15]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][15]~regout ),
	.datab(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[0][15]~regout ),
	.datad(\bloco20|muxpreULA|saida[1]~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux16~0 .lut_mask = 16'hC088;
defparam \bloco20|bancoRegLeitura|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux16~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux16~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux16~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][15]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][15]~regout ),
	.datab(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux16~0_combout ),
	.datad(\bloco20|controleULA|wAND2~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux16~1 .lut_mask = 16'hC8C0;
defparam \bloco20|bancoRegLeitura|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneii_lcell_comb \bloco20|muxpreULA|saida[15]~17 (
// Equation(s):
// \bloco20|muxpreULA|saida[15]~17_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|bancoRegLeitura|Mux48~3_combout ))

	.dataa(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datab(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux48~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[15]~17 .lut_mask = 16'h2200;
defparam \bloco20|muxpreULA|saida[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N4
cycloneii_lcell_comb \bloco20|muxpreULA|saida[14]~16 (
// Equation(s):
// \bloco20|muxpreULA|saida[14]~16_combout  = (\bloco20|muxpreULA|saida[1]~2_combout  & \bloco20|bancoRegLeitura|Mux49~3_combout )

	.dataa(vcc),
	.datab(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux49~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[14]~16 .lut_mask = 16'hCC00;
defparam \bloco20|muxpreULA|saida[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux15~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux15~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][16]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][16]~regout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][16]~regout ),
	.datab(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[8][16]~regout ),
	.datad(\bloco20|muxpreULA|saida[1]~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux15~0 .lut_mask = 16'h88C0;
defparam \bloco20|bancoRegLeitura|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux15~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux15~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux15~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][16]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][16]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux15~0_combout ),
	.datac(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datad(\bloco20|controleULA|wAND2~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux15~1 .lut_mask = 16'hE0C0;
defparam \bloco20|bancoRegLeitura|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneii_lcell_comb \bloco20|blocoula|loopULA[15].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[15].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux16~1_combout  & ((\bloco20|blocoula|loopULA[14].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[15]~17_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux16~1_combout  & (\bloco20|blocoula|loopULA[14].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[15]~17_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|bancoRegLeitura|Mux16~1_combout ),
	.datab(\bloco20|muxpreULA|saida[15]~17_combout ),
	.datac(\bloco20|blocoula|loopULA[14].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|controleULA|operation [2]),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[15].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[15].bloco|soma|Ts~0 .lut_mask = 16'hB2E8;
defparam \bloco20|blocoula|loopULA[15].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N18
cycloneii_lcell_comb \bloco20|muxpreULA|saida[16]~18 (
// Equation(s):
// \bloco20|muxpreULA|saida[16]~18_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|bancoRegLeitura|Mux47~3_combout ))

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux47~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[16]~18 .lut_mask = 16'h0C00;
defparam \bloco20|muxpreULA|saida[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
cycloneii_lcell_comb \bloco20|blocoula|loopULA[16].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[16].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|bancoRegLeitura|Mux15~1_combout  $ (\bloco20|blocoula|loopULA[15].bloco|soma|Ts~0_combout  $ (\bloco20|muxpreULA|saida[16]~18_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|bancoRegLeitura|Mux15~1_combout ),
	.datac(\bloco20|blocoula|loopULA[15].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|muxpreULA|saida[16]~18_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[16].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[16].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[16].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y12_N19
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][18] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][18]~regout ));

// Location: LCFF_X17_Y12_N15
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][18] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][18]~regout ));

// Location: LCCOMB_X17_Y12_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux13~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux13~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][18]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][18]~regout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][18]~regout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][18]~regout ),
	.datac(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux13~0 .lut_mask = 16'hAC00;
defparam \bloco20|bancoRegLeitura|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux13~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux13~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux13~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][18]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][18]~regout ),
	.datac(\bloco20|controleULA|wAND2~combout ),
	.datad(\bloco20|bancoRegLeitura|Mux13~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux13~1 .lut_mask = 16'hAA80;
defparam \bloco20|bancoRegLeitura|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneii_lcell_comb \bloco20|blocoula|loopULA[16].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[16].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux15~1_combout  & ((\bloco20|blocoula|loopULA[15].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[16]~18_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux15~1_combout  & (\bloco20|blocoula|loopULA[15].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[16]~18_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|muxpreULA|saida[16]~18_combout ),
	.datab(\bloco20|controleULA|operation [2]),
	.datac(\bloco20|bancoRegLeitura|Mux15~1_combout ),
	.datad(\bloco20|blocoula|loopULA[15].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[16].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[16].bloco|soma|Ts~0 .lut_mask = 16'hF660;
defparam \bloco20|blocoula|loopULA[16].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneii_lcell_comb \bloco20|muxpreULA|saida[17]~19 (
// Equation(s):
// \bloco20|muxpreULA|saida[17]~19_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|bancoRegLeitura|Mux46~3_combout ))

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux46~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[17]~19 .lut_mask = 16'h0C00;
defparam \bloco20|muxpreULA|saida[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneii_lcell_comb \bloco20|blocoula|loopULA[17].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[17].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux14~1_combout  & ((\bloco20|blocoula|loopULA[16].bloco|soma|Ts~0_combout ) # (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[17]~19_combout )))) # 
// (!\bloco20|bancoRegLeitura|Mux14~1_combout  & (\bloco20|blocoula|loopULA[16].bloco|soma|Ts~0_combout  & (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[17]~19_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux14~1_combout ),
	.datab(\bloco20|controleULA|operation [2]),
	.datac(\bloco20|blocoula|loopULA[16].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|muxpreULA|saida[17]~19_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[17].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[17].bloco|soma|Ts~0 .lut_mask = 16'hB2E8;
defparam \bloco20|blocoula|loopULA[17].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneii_lcell_comb \bloco20|blocoula|loopULA[18].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[18].bloco|soma|S~combout  = \bloco20|muxpreULA|saida[18]~20_combout  $ (\bloco20|bancoRegLeitura|Mux13~1_combout  $ (\bloco20|blocoula|loopULA[17].bloco|soma|Ts~0_combout  $ (\bloco20|controleULA|operation [2])))

	.dataa(\bloco20|muxpreULA|saida[18]~20_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux13~1_combout ),
	.datac(\bloco20|blocoula|loopULA[17].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|controleULA|operation [2]),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[18].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[18].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[18].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~25 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~25_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a18 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[18].bloco|soma|S~combout )))))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datad(\bloco20|blocoula|loopULA[18].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~25_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~25 .lut_mask = 16'hB080;
defparam \bloco20|bancoRegLeitura|registradores~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y12_N25
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][18] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][18]~regout ));

// Location: LCCOMB_X17_Y12_N16
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[18]~18 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[18]~18_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a18 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[18].bloco|soma|S~combout )))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(vcc),
	.datad(\bloco20|blocoula|loopULA[18].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[18]~18 .lut_mask = 16'hBB88;
defparam \bloco20|saidaMemoriaDados|saida[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y12_N17
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][18] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][18]~regout ));

// Location: LCCOMB_X16_Y12_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux45~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux45~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][18]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [4]),
	.datab(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[0][18]~regout ),
	.datad(\bloco20|alteracaoPC|pcout [3]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux45~5 .lut_mask = 16'hF0B0;
defparam \bloco20|bancoRegLeitura|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux45~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux45~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (\bloco20|bancoRegLeitura|registradores[16][18]~regout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|Mux63~1_combout ) # ((\bloco20|bancoRegLeitura|Mux45~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][18]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux45~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux45~2 .lut_mask = 16'h7564;
defparam \bloco20|bancoRegLeitura|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux45~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux45~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux45~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][18]~regout )) # (!\bloco20|bancoRegLeitura|Mux45~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][18]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux45~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][18]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][18]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux45~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux45~3 .lut_mask = 16'hBBC0;
defparam \bloco20|bancoRegLeitura|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N22
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux45~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux45~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux45~3_combout )

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux45~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux45~4 .lut_mask = 16'hCC00;
defparam \bloco20|bancoRegLeitura|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux44~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux44~4_combout  = (\bloco20|bancoRegLeitura|Mux44~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout )

	.dataa(\bloco20|bancoRegLeitura|Mux44~3_combout ),
	.datab(vcc),
	.datac(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux44~4 .lut_mask = 16'hA0A0;
defparam \bloco20|bancoRegLeitura|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N25
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][21] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][21]~regout ));

// Location: LCCOMB_X14_Y9_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux10~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux10~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][21]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][21]~regout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][21]~regout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][21]~regout ),
	.datac(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datad(\bloco20|muxpreULA|saida[1]~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux10~0 .lut_mask = 16'hA0C0;
defparam \bloco20|bancoRegLeitura|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux10~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux10~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux10~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][21]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][21]~regout ),
	.datac(\bloco20|controleULA|wAND2~combout ),
	.datad(\bloco20|bancoRegLeitura|Mux10~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux10~1 .lut_mask = 16'hAA80;
defparam \bloco20|bancoRegLeitura|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N21
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][20] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][20]~regout ));

// Location: LCFF_X15_Y8_N5
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][20] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][20]~regout ));

// Location: LCCOMB_X16_Y9_N30
cycloneii_lcell_comb \bloco20|muxpreULA|saida[19]~21 (
// Equation(s):
// \bloco20|muxpreULA|saida[19]~21_combout  = (\bloco20|bancoRegLeitura|Mux44~3_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout ))

	.dataa(\bloco20|bancoRegLeitura|Mux44~3_combout ),
	.datab(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datac(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[19]~21 .lut_mask = 16'h2020;
defparam \bloco20|muxpreULA|saida[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneii_lcell_comb \bloco20|blocoula|loopULA[18].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[18].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux13~1_combout  & ((\bloco20|blocoula|loopULA[17].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[18]~20_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux13~1_combout  & (\bloco20|blocoula|loopULA[17].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[18]~20_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|muxpreULA|saida[18]~20_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux13~1_combout ),
	.datac(\bloco20|blocoula|loopULA[17].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|controleULA|operation [2]),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[18].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[18].bloco|soma|Ts~0 .lut_mask = 16'hD4E8;
defparam \bloco20|blocoula|loopULA[18].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneii_lcell_comb \bloco20|blocoula|loopULA[19].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[19].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux12~1_combout  & ((\bloco20|blocoula|loopULA[18].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[19]~21_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux12~1_combout  & (\bloco20|blocoula|loopULA[18].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[19]~21_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|bancoRegLeitura|Mux12~1_combout ),
	.datab(\bloco20|muxpreULA|saida[19]~21_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[18].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[19].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[19].bloco|soma|Ts~0 .lut_mask = 16'hBE28;
defparam \bloco20|blocoula|loopULA[19].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N10
cycloneii_lcell_comb \bloco20|blocoula|loopULA[20].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[20].bloco|soma|S~combout  = \bloco20|muxpreULA|saida[20]~22_combout  $ (\bloco20|bancoRegLeitura|Mux11~1_combout  $ (\bloco20|controleULA|operation [2] $ (\bloco20|blocoula|loopULA[19].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|muxpreULA|saida[20]~22_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux11~1_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[19].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[20].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[20].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[20].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[20]~20 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[20]~20_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a20 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[20].bloco|soma|S~combout )))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(vcc),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\bloco20|blocoula|loopULA[20].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[20]~20 .lut_mask = 16'hF5A0;
defparam \bloco20|saidaMemoriaDados|saida[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y8_N7
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][20] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][20]~regout ));

// Location: LCCOMB_X15_Y8_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux11~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux11~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][20]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][20]~regout ))))

	.dataa(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datab(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[8][20]~regout ),
	.datad(\bloco20|bancoRegLeitura|registradores[0][20]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux11~0 .lut_mask = 16'hC840;
defparam \bloco20|bancoRegLeitura|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux11~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux11~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux11~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][20]~regout ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datab(\bloco20|controleULA|wAND2~combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][20]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux11~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux11~1 .lut_mask = 16'hAA80;
defparam \bloco20|bancoRegLeitura|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N8
cycloneii_lcell_comb \bloco20|blocoula|loopULA[20].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[20].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux11~1_combout  & ((\bloco20|blocoula|loopULA[19].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[20]~22_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux11~1_combout  & (\bloco20|blocoula|loopULA[19].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[20]~22_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|muxpreULA|saida[20]~22_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux11~1_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[19].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[20].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[20].bloco|soma|Ts~0 .lut_mask = 16'hDE48;
defparam \bloco20|blocoula|loopULA[20].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N22
cycloneii_lcell_comb \bloco20|blocoula|loopULA[21].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[21].bloco|soma|S~combout  = \bloco20|muxpreULA|saida[21]~23_combout  $ (\bloco20|bancoRegLeitura|Mux10~1_combout  $ (\bloco20|controleULA|operation [2] $ (\bloco20|blocoula|loopULA[20].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|muxpreULA|saida[21]~23_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux10~1_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[20].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[21].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[21].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[21].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~28 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~28_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a21 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[21].bloco|soma|S~combout )))))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datad(\bloco20|blocoula|loopULA[21].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~28_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~28 .lut_mask = 16'hB080;
defparam \bloco20|bancoRegLeitura|registradores~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N5
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][21] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][21]~regout ));

// Location: LCFF_X14_Y9_N7
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][21] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][21]~regout ));

// Location: LCCOMB_X14_Y9_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux42~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux42~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][21]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][21]~regout ),
	.datab(\bloco20|alteracaoPC|pcout [4]),
	.datac(\bloco20|alteracaoPC|pcout [3]),
	.datad(\bloco20|blocoinstrucoes|memory~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux42~5 .lut_mask = 16'hA8AA;
defparam \bloco20|bancoRegLeitura|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux42~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux42~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|registradores[16][21]~regout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (((\bloco20|bancoRegLeitura|Mux63~1_combout ) # (\bloco20|bancoRegLeitura|Mux42~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][21]~regout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux42~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux42~2 .lut_mask = 16'h5D58;
defparam \bloco20|bancoRegLeitura|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux42~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux42~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux42~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][21]~regout )) # (!\bloco20|bancoRegLeitura|Mux42~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][21]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux42~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][21]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][21]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux42~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux42~3 .lut_mask = 16'hDDA0;
defparam \bloco20|bancoRegLeitura|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux42~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux42~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux42~3_combout )

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux42~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux42~4 .lut_mask = 16'hCC00;
defparam \bloco20|bancoRegLeitura|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux41~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux41~4_combout  = (\bloco20|bancoRegLeitura|Mux41~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout )

	.dataa(\bloco20|bancoRegLeitura|Mux41~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux41~4 .lut_mask = 16'hAA00;
defparam \bloco20|bancoRegLeitura|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux40~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux40~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux40~3_combout )

	.dataa(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux40~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux40~4 .lut_mask = 16'hAA00;
defparam \bloco20|bancoRegLeitura|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux39~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux39~4_combout  = (\bloco20|bancoRegLeitura|Mux39~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout )

	.dataa(\bloco20|bancoRegLeitura|Mux39~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux39~4 .lut_mask = 16'hAA00;
defparam \bloco20|bancoRegLeitura|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N10
cycloneii_lcell_comb \bloco20|muxpreULA|saida[25]~27 (
// Equation(s):
// \bloco20|muxpreULA|saida[25]~27_combout  = (!\bloco20|unidadeControle|AluSrc~0_combout  & (\bloco20|bancoRegLeitura|Mux38~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout ))

	.dataa(vcc),
	.datab(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux38~3_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[25]~27_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[25]~27 .lut_mask = 16'h3000;
defparam \bloco20|muxpreULA|saida[25]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N20
cycloneii_lcell_comb \bloco20|blocoula|loopULA[24].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[24].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux7~1_combout  & ((\bloco20|blocoula|loopULA[23].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[24]~26_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux7~1_combout  & (\bloco20|blocoula|loopULA[23].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[24]~26_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|bancoRegLeitura|Mux7~1_combout ),
	.datab(\bloco20|muxpreULA|saida[24]~26_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[23].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[24].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[24].bloco|soma|Ts~0 .lut_mask = 16'hBE28;
defparam \bloco20|blocoula|loopULA[24].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N15
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][25] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][25]~regout ));

// Location: LCFF_X17_Y8_N1
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][26] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][26]~regout ));

// Location: LCFF_X15_Y11_N31
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][30] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][30]~regout ));

// Location: LCFF_X19_Y11_N1
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][30] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][30]~regout ));

// Location: LCCOMB_X19_Y11_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux1~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux1~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][30]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][30]~regout )))))

	.dataa(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][30]~regout ),
	.datac(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[8][30]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux1~0 .lut_mask = 16'hD080;
defparam \bloco20|bancoRegLeitura|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux1~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux1~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux1~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][30]~regout ))))

	.dataa(\bloco20|controleULA|wAND2~combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][30]~regout ),
	.datac(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux1~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux1~1 .lut_mask = 16'hF080;
defparam \bloco20|bancoRegLeitura|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y12_N7
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][29] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][29]~regout ));

// Location: LCCOMB_X15_Y12_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux2~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux2~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux2~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][29]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux2~0_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][29]~regout ),
	.datac(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datad(\bloco20|controleULA|wAND2~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux2~1 .lut_mask = 16'hE0A0;
defparam \bloco20|bancoRegLeitura|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N6
cycloneii_lcell_comb \bloco20|muxpreULA|saida[29]~32 (
// Equation(s):
// \bloco20|muxpreULA|saida[29]~32_combout  = (\bloco20|bancoRegLeitura|Mux34~3_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout ))

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|Mux34~3_combout ),
	.datac(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[29]~32_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[29]~32 .lut_mask = 16'h0C00;
defparam \bloco20|muxpreULA|saida[29]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y12_N13
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][28] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[28]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][28]~regout ));

// Location: LCCOMB_X19_Y12_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux3~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux3~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][28]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][28]~regout ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][28]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[0][28]~regout ),
	.datad(\bloco20|muxpreULA|saida[1]~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux3~0 .lut_mask = 16'hA088;
defparam \bloco20|bancoRegLeitura|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N21
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][28] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][28]~regout ));

// Location: LCCOMB_X19_Y12_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux3~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux3~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux3~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][28]~regout ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datab(\bloco20|controleULA|wAND2~combout ),
	.datac(\bloco20|bancoRegLeitura|Mux3~0_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[16][28]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux3~1 .lut_mask = 16'hA8A0;
defparam \bloco20|bancoRegLeitura|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N17
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][27] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][27]~regout ));

// Location: LCCOMB_X15_Y12_N16
cycloneii_lcell_comb \bloco20|muxpreULA|saida[26]~28 (
// Equation(s):
// \bloco20|muxpreULA|saida[26]~28_combout  = (\bloco20|bancoRegLeitura|Mux37~3_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout ))

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|Mux37~3_combout ),
	.datac(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[26]~28 .lut_mask = 16'h0C00;
defparam \bloco20|muxpreULA|saida[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneii_lcell_comb \bloco20|blocoula|loopULA[25].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[25].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux6~1_combout  & ((\bloco20|blocoula|loopULA[24].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[25]~27_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux6~1_combout  & (\bloco20|blocoula|loopULA[24].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[25]~27_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|bancoRegLeitura|Mux6~1_combout ),
	.datab(\bloco20|muxpreULA|saida[25]~27_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[24].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[25].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[25].bloco|soma|Ts~0 .lut_mask = 16'hBE28;
defparam \bloco20|blocoula|loopULA[25].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneii_lcell_comb \bloco20|blocoula|loopULA[26].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[26].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux5~1_combout  & ((\bloco20|blocoula|loopULA[25].bloco|soma|Ts~0_combout ) # (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[26]~28_combout )))) # 
// (!\bloco20|bancoRegLeitura|Mux5~1_combout  & (\bloco20|blocoula|loopULA[25].bloco|soma|Ts~0_combout  & (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[26]~28_combout ))))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|bancoRegLeitura|Mux5~1_combout ),
	.datac(\bloco20|muxpreULA|saida[26]~28_combout ),
	.datad(\bloco20|blocoula|loopULA[25].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[26].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[26].bloco|soma|Ts~0 .lut_mask = 16'hDE48;
defparam \bloco20|blocoula|loopULA[26].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneii_lcell_comb \bloco20|muxpreULA|saida[27]~29 (
// Equation(s):
// \bloco20|muxpreULA|saida[27]~29_combout  = (!\bloco20|unidadeControle|AluSrc~0_combout  & (\bloco20|bancoRegLeitura|Mux36~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout ))

	.dataa(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux36~3_combout ),
	.datac(vcc),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[27]~29_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[27]~29 .lut_mask = 16'h4400;
defparam \bloco20|muxpreULA|saida[27]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
cycloneii_lcell_comb \bloco20|blocoula|loopULA[27].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[27].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|bancoRegLeitura|Mux4~1_combout  $ (\bloco20|blocoula|loopULA[26].bloco|soma|Ts~0_combout  $ (\bloco20|muxpreULA|saida[27]~29_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|bancoRegLeitura|Mux4~1_combout ),
	.datac(\bloco20|blocoula|loopULA[26].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|muxpreULA|saida[27]~29_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[27].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[27].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[27].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[27]~27 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[27]~27_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a27 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[27].bloco|soma|S~combout )))

	.dataa(vcc),
	.datab(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\bloco20|unidadeControle|MemparaReg~combout ),
	.datad(\bloco20|blocoula|loopULA[27].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[27]~27 .lut_mask = 16'hCFC0;
defparam \bloco20|saidaMemoriaDados|saida[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N29
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][27] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[27]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][27]~regout ));

// Location: LCCOMB_X19_Y11_N22
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux4~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux4~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][27]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][27]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][27]~regout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][27]~regout ),
	.datac(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux4~0 .lut_mask = 16'hCA00;
defparam \bloco20|bancoRegLeitura|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux4~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux4~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux4~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][27]~regout ))))

	.dataa(\bloco20|controleULA|wAND2~combout ),
	.datab(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][27]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux4~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux4~1 .lut_mask = 16'hCC80;
defparam \bloco20|bancoRegLeitura|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneii_lcell_comb \bloco20|blocoula|loopULA[27].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[27].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux4~1_combout  & ((\bloco20|blocoula|loopULA[26].bloco|soma|Ts~0_combout ) # (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[27]~29_combout )))) # 
// (!\bloco20|bancoRegLeitura|Mux4~1_combout  & (\bloco20|blocoula|loopULA[26].bloco|soma|Ts~0_combout  & (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[27]~29_combout ))))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|bancoRegLeitura|Mux4~1_combout ),
	.datac(\bloco20|muxpreULA|saida[27]~29_combout ),
	.datad(\bloco20|blocoula|loopULA[26].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[27].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[27].bloco|soma|Ts~0 .lut_mask = 16'hDE48;
defparam \bloco20|blocoula|loopULA[27].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
cycloneii_lcell_comb \bloco20|blocoula|loopULA[28].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[28].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux3~1_combout  & ((\bloco20|blocoula|loopULA[27].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[28]~31_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux3~1_combout  & (\bloco20|blocoula|loopULA[27].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[28]~31_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|muxpreULA|saida[28]~31_combout ),
	.datab(\bloco20|controleULA|operation [2]),
	.datac(\bloco20|bancoRegLeitura|Mux3~1_combout ),
	.datad(\bloco20|blocoula|loopULA[27].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[28].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[28].bloco|soma|Ts~0 .lut_mask = 16'hF660;
defparam \bloco20|blocoula|loopULA[28].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
cycloneii_lcell_comb \bloco20|blocoula|loopULA[29].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[29].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux2~1_combout  & ((\bloco20|blocoula|loopULA[28].bloco|soma|Ts~0_combout ) # (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[29]~32_combout )))) # 
// (!\bloco20|bancoRegLeitura|Mux2~1_combout  & (\bloco20|blocoula|loopULA[28].bloco|soma|Ts~0_combout  & (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[29]~32_combout ))))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|bancoRegLeitura|Mux2~1_combout ),
	.datac(\bloco20|muxpreULA|saida[29]~32_combout ),
	.datad(\bloco20|blocoula|loopULA[28].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[29].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[29].bloco|soma|Ts~0 .lut_mask = 16'hDE48;
defparam \bloco20|blocoula|loopULA[29].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N4
cycloneii_lcell_comb \bloco20|blocoula|loopULA[30].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[30].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux1~1_combout  & ((\bloco20|blocoula|loopULA[29].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[30]~33_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux1~1_combout  & (\bloco20|blocoula|loopULA[29].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[30]~33_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|muxpreULA|saida[30]~33_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux1~1_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[29].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[30].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[30].bloco|soma|Ts~0 .lut_mask = 16'hDE48;
defparam \bloco20|blocoula|loopULA[30].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[31]~31 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[31]~31_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a31 )))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|bloco31|soma|S~0_combout  $ ((\bloco20|blocoula|loopULA[30].bloco|soma|Ts~0_combout ))))

	.dataa(\bloco20|blocoula|bloco31|soma|S~0_combout ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|blocoula|loopULA[30].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[31]~31 .lut_mask = 16'hDE12;
defparam \bloco20|saidaMemoriaDados|saida[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~38 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~38_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & \bloco20|saidaMemoriaDados|saida[31]~31_combout )

	.dataa(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|saidaMemoriaDados|saida[31]~31_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~38_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~38 .lut_mask = 16'hAA00;
defparam \bloco20|bancoRegLeitura|registradores~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N27
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][31] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][31]~regout ));

// Location: LCFF_X14_Y11_N3
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][31] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][31]~regout ));

// Location: LCFF_X15_Y11_N1
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][31] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][31]~regout ));

// Location: LCCOMB_X19_Y10_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux32~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux32~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][31]~regout  & (((\bloco20|alteracaoPC|pcout [3]) # (\bloco20|alteracaoPC|pcout [4])) # (!\bloco20|blocoinstrucoes|memory~0_combout )))

	.dataa(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datab(\bloco20|alteracaoPC|pcout [3]),
	.datac(\bloco20|bancoRegLeitura|registradores[0][31]~regout ),
	.datad(\bloco20|alteracaoPC|pcout [4]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux32~5 .lut_mask = 16'hF0D0;
defparam \bloco20|bancoRegLeitura|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[16][31]~feeder (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[16][31]~feeder_combout  = \bloco20|bancoRegLeitura|registradores~38_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores~38_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[16][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[16][31]~feeder .lut_mask = 16'hFF00;
defparam \bloco20|bancoRegLeitura|registradores[16][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N1
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][31] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores[16][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][31]~regout ));

// Location: LCCOMB_X18_Y12_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux32~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux32~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (((\bloco20|bancoRegLeitura|registradores[16][31]~regout  & !\bloco20|bancoRegLeitura|Mux63~1_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|Mux32~5_combout ) # ((\bloco20|bancoRegLeitura|Mux63~1_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux32~5_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][31]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux32~2 .lut_mask = 16'h55E4;
defparam \bloco20|bancoRegLeitura|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux32~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux32~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux32~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][31]~regout )) # (!\bloco20|bancoRegLeitura|Mux32~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][31]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux32~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][31]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][31]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux32~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux32~3 .lut_mask = 16'hDDA0;
defparam \bloco20|bancoRegLeitura|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux32~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux32~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux32~3_combout )

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux32~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux32~4 .lut_mask = 16'hCC00;
defparam \bloco20|bancoRegLeitura|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N30
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[30]~30 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[30]~30_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a30 )))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|loopULA[30].bloco|soma|S~0_combout  $ (((\bloco20|blocoula|loopULA[29].bloco|soma|Ts~0_combout )))))

	.dataa(\bloco20|blocoula|loopULA[30].bloco|soma|S~0_combout ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\bloco20|blocoula|loopULA[29].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[30]~30 .lut_mask = 16'hD1E2;
defparam \bloco20|saidaMemoriaDados|saida[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~37 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~37_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & \bloco20|saidaMemoriaDados|saida[30]~30_combout )

	.dataa(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|saidaMemoriaDados|saida[30]~30_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~37_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~37 .lut_mask = 16'hAA00;
defparam \bloco20|bancoRegLeitura|registradores~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N25
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][30] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][30]~regout ));

// Location: LCCOMB_X20_Y11_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux33~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux33~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (((!\bloco20|bancoRegLeitura|Mux63~1_combout  & \bloco20|bancoRegLeitura|registradores[16][30]~regout )))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|Mux33~5_combout ) # ((\bloco20|bancoRegLeitura|Mux63~1_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux33~5_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[16][30]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux33~2 .lut_mask = 16'h3E32;
defparam \bloco20|bancoRegLeitura|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N15
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][30] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][30]~regout ));

// Location: LCCOMB_X20_Y11_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux33~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux33~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux33~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][30]~regout )) # (!\bloco20|bancoRegLeitura|Mux33~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][30]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux33~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][30]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux33~2_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[10][30]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux33~3 .lut_mask = 16'hBCB0;
defparam \bloco20|bancoRegLeitura|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux33~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux33~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux33~3_combout )

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux33~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux33~4 .lut_mask = 16'hCC00;
defparam \bloco20|bancoRegLeitura|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N18
cycloneii_lcell_comb \bloco20|blocoula|loopULA[29].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[29].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|bancoRegLeitura|Mux2~1_combout  $ (\bloco20|muxpreULA|saida[29]~32_combout  $ (\bloco20|blocoula|loopULA[28].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|bancoRegLeitura|Mux2~1_combout ),
	.datac(\bloco20|muxpreULA|saida[29]~32_combout ),
	.datad(\bloco20|blocoula|loopULA[28].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[29].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[29].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[29].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~36 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~36_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a29 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[29].bloco|soma|S~combout )))))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\bloco20|blocoula|loopULA[29].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~36_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~36 .lut_mask = 16'hC480;
defparam \bloco20|bancoRegLeitura|registradores~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y12_N21
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][29] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][29]~regout ));

// Location: LCFF_X17_Y12_N3
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][29] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][29]~regout ));

// Location: LCCOMB_X16_Y12_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux34~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux34~3_combout  = (\bloco20|bancoRegLeitura|Mux34~2_combout  & (((\bloco20|bancoRegLeitura|registradores[8][29]~regout )) # (!\bloco20|bancoRegLeitura|Mux63~1_combout ))) # (!\bloco20|bancoRegLeitura|Mux34~2_combout  & 
// (\bloco20|bancoRegLeitura|Mux63~1_combout  & (\bloco20|bancoRegLeitura|registradores[10][29]~regout )))

	.dataa(\bloco20|bancoRegLeitura|Mux34~2_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][29]~regout ),
	.datad(\bloco20|bancoRegLeitura|registradores[8][29]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux34~3 .lut_mask = 16'hEA62;
defparam \bloco20|bancoRegLeitura|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux34~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux34~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux34~3_combout )

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux34~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux34~4 .lut_mask = 16'hCC00;
defparam \bloco20|bancoRegLeitura|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[28]~28 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[28]~28_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a28 )))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|loopULA[28].bloco|soma|S~0_combout  $ (((\bloco20|blocoula|loopULA[27].bloco|soma|Ts~0_combout )))))

	.dataa(\bloco20|blocoula|loopULA[28].bloco|soma|S~0_combout ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\bloco20|blocoula|loopULA[27].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[28]~28 .lut_mask = 16'hD1E2;
defparam \bloco20|saidaMemoriaDados|saida[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~35 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~35_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & \bloco20|saidaMemoriaDados|saida[28]~28_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datad(\bloco20|saidaMemoriaDados|saida[28]~28_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~35_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~35 .lut_mask = 16'hF000;
defparam \bloco20|bancoRegLeitura|registradores~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y12_N31
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][28] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][28]~regout ));

// Location: LCFF_X18_Y12_N15
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][28] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][28]~regout ));

// Location: LCCOMB_X18_Y12_N22
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux35~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux35~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (((\bloco20|bancoRegLeitura|registradores[16][28]~regout  & !\bloco20|bancoRegLeitura|Mux63~1_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|Mux35~5_combout ) # ((\bloco20|bancoRegLeitura|Mux63~1_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux35~5_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][28]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux35~2 .lut_mask = 16'h33E2;
defparam \bloco20|bancoRegLeitura|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux35~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux35~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux35~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][28]~regout )) # (!\bloco20|bancoRegLeitura|Mux35~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][28]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux35~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][28]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][28]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux35~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux35~3 .lut_mask = 16'hDDA0;
defparam \bloco20|bancoRegLeitura|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux35~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux35~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux35~3_combout )

	.dataa(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux35~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux35~4 .lut_mask = 16'hAA00;
defparam \bloco20|bancoRegLeitura|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~34 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~34_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a27 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[27].bloco|soma|S~combout )))))

	.dataa(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\bloco20|blocoula|loopULA[27].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~34_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~34 .lut_mask = 16'hA280;
defparam \bloco20|bancoRegLeitura|registradores~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N17
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][27] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][27]~regout ));

// Location: LCCOMB_X19_Y11_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux36~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux36~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][27]~regout  & ((\bloco20|alteracaoPC|pcout [3]) # ((\bloco20|alteracaoPC|pcout [4]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [3]),
	.datab(\bloco20|bancoRegLeitura|registradores[0][27]~regout ),
	.datac(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datad(\bloco20|alteracaoPC|pcout [4]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux36~5 .lut_mask = 16'hCC8C;
defparam \bloco20|bancoRegLeitura|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux36~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux36~2_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & (((!\bloco20|bancoRegLeitura|Mux63~2_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[16][27]~regout )) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & ((\bloco20|bancoRegLeitura|Mux36~5_combout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][27]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux36~5_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux36~2 .lut_mask = 16'h22FC;
defparam \bloco20|bancoRegLeitura|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux36~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux36~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux36~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][27]~regout )) # (!\bloco20|bancoRegLeitura|Mux36~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][27]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux36~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][27]~regout ),
	.datab(\bloco20|bancoRegLeitura|registradores[10][27]~regout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux36~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux36~3 .lut_mask = 16'hAFC0;
defparam \bloco20|bancoRegLeitura|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux36~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux36~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux36~3_combout )

	.dataa(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux36~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux36~4 .lut_mask = 16'hAA00;
defparam \bloco20|bancoRegLeitura|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N6
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[26]~26 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[26]~26_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a26 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[26].bloco|soma|S~combout )))

	.dataa(vcc),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\bloco20|blocoula|loopULA[26].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[26]~26 .lut_mask = 16'hF3C0;
defparam \bloco20|saidaMemoriaDados|saida[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N7
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][26] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[26]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][26]~regout ));

// Location: LCCOMB_X17_Y8_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux5~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux5~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][26]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][26]~regout ))))

	.dataa(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][26]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[0][26]~regout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux5~0 .lut_mask = 16'hE400;
defparam \bloco20|bancoRegLeitura|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux5~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux5~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux5~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][26]~regout ))))

	.dataa(\bloco20|controleULA|wAND2~combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][26]~regout ),
	.datac(\bloco20|bancoRegLeitura|Mux5~0_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux5~1 .lut_mask = 16'hF800;
defparam \bloco20|bancoRegLeitura|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneii_lcell_comb \bloco20|blocoula|loopULA[26].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[26].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|bancoRegLeitura|Mux5~1_combout  $ (\bloco20|muxpreULA|saida[26]~28_combout  $ (\bloco20|blocoula|loopULA[25].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|bancoRegLeitura|Mux5~1_combout ),
	.datac(\bloco20|muxpreULA|saida[26]~28_combout ),
	.datad(\bloco20|blocoula|loopULA[25].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[26].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[26].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[26].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~33 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~33_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a26 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[26].bloco|soma|S~combout )))))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|unidadeControle|MemparaReg~combout ),
	.datad(\bloco20|blocoula|loopULA[26].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~33_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~33 .lut_mask = 16'h8C80;
defparam \bloco20|bancoRegLeitura|registradores~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[8][26]~feeder (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[8][26]~feeder_combout  = \bloco20|bancoRegLeitura|registradores~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores~33_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[8][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[8][26]~feeder .lut_mask = 16'hFF00;
defparam \bloco20|bancoRegLeitura|registradores[8][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N31
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][26] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores[8][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][26]~regout ));

// Location: LCFF_X16_Y8_N13
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][26] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][26]~regout ));

// Location: LCCOMB_X17_Y8_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux37~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux37~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][26]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [4]),
	.datab(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[0][26]~regout ),
	.datad(\bloco20|alteracaoPC|pcout [3]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux37~5 .lut_mask = 16'hF0B0;
defparam \bloco20|bancoRegLeitura|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux37~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux37~2_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & (!\bloco20|bancoRegLeitura|Mux63~2_combout )) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[16][26]~regout )) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & ((\bloco20|bancoRegLeitura|Mux37~5_combout )))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][26]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux37~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux37~2 .lut_mask = 16'h7362;
defparam \bloco20|bancoRegLeitura|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux37~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux37~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux37~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][26]~regout )) # (!\bloco20|bancoRegLeitura|Mux37~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][26]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux37~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][26]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][26]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux37~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux37~3 .lut_mask = 16'hDDA0;
defparam \bloco20|bancoRegLeitura|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux37~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux37~4_combout  = (\bloco20|bancoRegLeitura|Mux37~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|Mux37~3_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux37~4 .lut_mask = 16'hF000;
defparam \bloco20|bancoRegLeitura|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N16
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[25]~25 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[25]~25_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a25 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[25].bloco|soma|S~combout )))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(vcc),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\bloco20|blocoula|loopULA[25].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[25]~25 .lut_mask = 16'hF5A0;
defparam \bloco20|saidaMemoriaDados|saida[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N17
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][25] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[25]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][25]~regout ));

// Location: LCCOMB_X17_Y8_N22
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux6~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux6~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][25]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][25]~regout ))))

	.dataa(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][25]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[0][25]~regout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux6~0 .lut_mask = 16'hE400;
defparam \bloco20|bancoRegLeitura|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux6~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux6~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux6~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][25]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][25]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux6~0_combout ),
	.datac(\bloco20|controleULA|wAND2~combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux6~1 .lut_mask = 16'hEC00;
defparam \bloco20|bancoRegLeitura|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N26
cycloneii_lcell_comb \bloco20|blocoula|loopULA[25].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[25].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[25]~27_combout  $ (\bloco20|blocoula|loopULA[24].bloco|soma|Ts~0_combout  $ (\bloco20|bancoRegLeitura|Mux6~1_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[25]~27_combout ),
	.datac(\bloco20|blocoula|loopULA[24].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux6~1_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[25].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[25].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[25].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~32 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~32_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a25 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[25].bloco|soma|S~combout )))))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|unidadeControle|MemparaReg~combout ),
	.datad(\bloco20|blocoula|loopULA[25].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~32_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~32 .lut_mask = 16'h8C80;
defparam \bloco20|bancoRegLeitura|registradores~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N7
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][25] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][25]~regout ));

// Location: LCCOMB_X17_Y8_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux38~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux38~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][25]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [4]),
	.datab(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[0][25]~regout ),
	.datad(\bloco20|alteracaoPC|pcout [3]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux38~5 .lut_mask = 16'hF0B0;
defparam \bloco20|bancoRegLeitura|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N5
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][25] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][25]~regout ));

// Location: LCCOMB_X17_Y8_N20
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux38~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux38~2_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & (!\bloco20|bancoRegLeitura|Mux63~2_combout )) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[16][25]~regout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|Mux38~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux38~5_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[16][25]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux38~2 .lut_mask = 16'h7632;
defparam \bloco20|bancoRegLeitura|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux38~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux38~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux38~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][25]~regout )) # (!\bloco20|bancoRegLeitura|Mux38~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][25]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux38~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][25]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][25]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux38~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux38~3 .lut_mask = 16'hBBC0;
defparam \bloco20|bancoRegLeitura|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux38~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux38~4_combout  = (\bloco20|bancoRegLeitura|Mux38~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|Mux38~3_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux38~4 .lut_mask = 16'hF000;
defparam \bloco20|bancoRegLeitura|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~27 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~27_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a20 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[20].bloco|soma|S~combout )))))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\bloco20|blocoula|loopULA[20].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~27_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~27 .lut_mask = 16'hC480;
defparam \bloco20|bancoRegLeitura|registradores~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y8_N9
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][20] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][20]~regout ));

// Location: LCCOMB_X15_Y8_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux43~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux43~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][20]~regout  & ((\bloco20|alteracaoPC|pcout [3]) # ((\bloco20|alteracaoPC|pcout [4]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][20]~regout ),
	.datab(\bloco20|alteracaoPC|pcout [3]),
	.datac(\bloco20|alteracaoPC|pcout [4]),
	.datad(\bloco20|blocoinstrucoes|memory~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux43~5 .lut_mask = 16'hA8AA;
defparam \bloco20|bancoRegLeitura|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux43~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux43~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|registradores[16][20]~regout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (((\bloco20|bancoRegLeitura|Mux63~1_combout ) # (\bloco20|bancoRegLeitura|Mux43~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][20]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux43~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux43~2 .lut_mask = 16'h3B38;
defparam \bloco20|bancoRegLeitura|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux43~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux43~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux43~2_combout  & ((\bloco20|bancoRegLeitura|registradores[8][20]~regout ))) # (!\bloco20|bancoRegLeitura|Mux43~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[10][20]~regout )))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux43~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[10][20]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[8][20]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux43~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux43~3 .lut_mask = 16'hF588;
defparam \bloco20|bancoRegLeitura|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux43~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux43~4_combout  = (\bloco20|bancoRegLeitura|Mux43~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|Mux43~3_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux43~4 .lut_mask = 16'hF000;
defparam \bloco20|bancoRegLeitura|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~24 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~24_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a17 ))) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|blocoula|loopULA[17].bloco|soma|S~combout ))))

	.dataa(\bloco20|blocoula|loopULA[17].bloco|soma|S~combout ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\bloco20|bancoRegLeitura|inicializa~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~24_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~24 .lut_mask = 16'hE200;
defparam \bloco20|bancoRegLeitura|registradores~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N15
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][17] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][17]~regout ));

// Location: LCFF_X14_Y9_N13
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][17] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][17]~regout ));

// Location: LCCOMB_X15_Y9_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[16][17]~feeder (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[16][17]~feeder_combout  = \bloco20|bancoRegLeitura|registradores~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores~24_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[16][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[16][17]~feeder .lut_mask = 16'hFF00;
defparam \bloco20|bancoRegLeitura|registradores[16][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N29
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][17] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores[16][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][17]~regout ));

// Location: LCCOMB_X14_Y9_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux46~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux46~2_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & (((!\bloco20|bancoRegLeitura|Mux63~2_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[16][17]~regout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|Mux46~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux46~5_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[16][17]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux46~2 .lut_mask = 16'h3E0E;
defparam \bloco20|bancoRegLeitura|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux46~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux46~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux46~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][17]~regout )) # (!\bloco20|bancoRegLeitura|Mux46~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][17]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux46~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][17]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][17]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux46~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux46~3 .lut_mask = 16'hDDA0;
defparam \bloco20|bancoRegLeitura|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux46~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux46~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux46~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux46~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux46~4 .lut_mask = 16'hF000;
defparam \bloco20|bancoRegLeitura|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~23 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~23_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a16 ))) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|blocoula|loopULA[16].bloco|soma|S~combout ))))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|blocoula|loopULA[16].bloco|soma|S~combout ),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~23_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~23 .lut_mask = 16'hC840;
defparam \bloco20|bancoRegLeitura|registradores~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y12_N1
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][16] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][16]~regout ));

// Location: LCFF_X15_Y12_N31
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][16] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][16]~regout ));

// Location: LCFF_X16_Y12_N3
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][16] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][16]~regout ));

// Location: LCCOMB_X16_Y12_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux47~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux47~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][16]~regout  & ((\bloco20|alteracaoPC|pcout [3]) # ((\bloco20|alteracaoPC|pcout [4]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][16]~regout ),
	.datab(\bloco20|alteracaoPC|pcout [3]),
	.datac(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datad(\bloco20|alteracaoPC|pcout [4]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux47~5 .lut_mask = 16'hAA8A;
defparam \bloco20|bancoRegLeitura|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux47~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux47~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (\bloco20|bancoRegLeitura|registradores[16][16]~regout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|Mux63~1_combout ) # ((\bloco20|bancoRegLeitura|Mux47~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][16]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux47~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux47~2 .lut_mask = 16'h7564;
defparam \bloco20|bancoRegLeitura|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux47~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux47~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux47~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][16]~regout )) # (!\bloco20|bancoRegLeitura|Mux47~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][16]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux47~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][16]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][16]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux47~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux47~3 .lut_mask = 16'hDDA0;
defparam \bloco20|bancoRegLeitura|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux47~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux47~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux47~3_combout )

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux47~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux47~4 .lut_mask = 16'hCC00;
defparam \bloco20|bancoRegLeitura|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneii_lcell_comb \bloco20|muxpreULA|saida[11]~13 (
// Equation(s):
// \bloco20|muxpreULA|saida[11]~13_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|bancoRegLeitura|Mux52~3_combout ))

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux52~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[11]~13 .lut_mask = 16'h0C00;
defparam \bloco20|muxpreULA|saida[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneii_lcell_comb \bloco20|blocoula|loopULA[8].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[8].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux23~1_combout  & ((\bloco20|blocoula|loopULA[7].bloco|soma|Ts~0_combout ) # (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[8]~10_combout )))) # 
// (!\bloco20|bancoRegLeitura|Mux23~1_combout  & (\bloco20|blocoula|loopULA[7].bloco|soma|Ts~0_combout  & (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[8]~10_combout ))))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[8]~10_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux23~1_combout ),
	.datad(\bloco20|blocoula|loopULA[7].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[8].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[8].bloco|soma|Ts~0 .lut_mask = 16'hF660;
defparam \bloco20|blocoula|loopULA[8].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneii_lcell_comb \bloco20|blocoula|loopULA[9].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[9].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux22~1_combout  & ((\bloco20|blocoula|loopULA[8].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[9]~11_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux22~1_combout  & (\bloco20|blocoula|loopULA[8].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[9]~11_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|muxpreULA|saida[9]~11_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux22~1_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[8].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[9].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[9].bloco|soma|Ts~0 .lut_mask = 16'hDE48;
defparam \bloco20|blocoula|loopULA[9].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneii_lcell_comb \bloco20|blocoula|loopULA[10].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[10].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux21~1_combout  & ((\bloco20|blocoula|loopULA[9].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[10]~12_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux21~1_combout  & (\bloco20|blocoula|loopULA[9].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[10]~12_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|muxpreULA|saida[10]~12_combout ),
	.datab(\bloco20|controleULA|operation [2]),
	.datac(\bloco20|bancoRegLeitura|Mux21~1_combout ),
	.datad(\bloco20|blocoula|loopULA[9].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[10].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[10].bloco|soma|Ts~0 .lut_mask = 16'hF660;
defparam \bloco20|blocoula|loopULA[10].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneii_lcell_comb \bloco20|blocoula|loopULA[11].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[11].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux20~1_combout  & ((\bloco20|blocoula|loopULA[10].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[11]~13_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux20~1_combout  & (\bloco20|blocoula|loopULA[10].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[11]~13_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|bancoRegLeitura|Mux20~1_combout ),
	.datab(\bloco20|muxpreULA|saida[11]~13_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[10].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[11].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[11].bloco|soma|Ts~0 .lut_mask = 16'hBE28;
defparam \bloco20|blocoula|loopULA[11].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux19~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux19~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][12]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][12]~regout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][12]~regout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][12]~regout ),
	.datac(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux19~0 .lut_mask = 16'hAC00;
defparam \bloco20|bancoRegLeitura|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux19~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux19~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux19~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][12]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][12]~regout ),
	.datab(\bloco20|controleULA|wAND2~combout ),
	.datac(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux19~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux19~1 .lut_mask = 16'hF080;
defparam \bloco20|bancoRegLeitura|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N10
cycloneii_lcell_comb \bloco20|blocoula|loopULA[12].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[12].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[12]~14_combout  $ (\bloco20|blocoula|loopULA[11].bloco|soma|Ts~0_combout  $ (\bloco20|bancoRegLeitura|Mux19~1_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[12]~14_combout ),
	.datac(\bloco20|blocoula|loopULA[11].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux19~1_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[12].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[12].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[12].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~19 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~19_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a12 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[12].bloco|soma|S~combout )))))

	.dataa(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\bloco20|blocoula|loopULA[12].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~19_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~19 .lut_mask = 16'hA280;
defparam \bloco20|bancoRegLeitura|registradores~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N31
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][12] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][12]~regout ));

// Location: LCFF_X18_Y12_N19
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][12] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][12]~regout ));

// Location: LCFF_X18_Y12_N29
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][12] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][12]~regout ));

// Location: LCCOMB_X19_Y12_N24
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[12]~12 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[12]~12_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a12 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[12].bloco|soma|S~combout )))

	.dataa(vcc),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\bloco20|blocoula|loopULA[12].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[12]~12 .lut_mask = 16'hF3C0;
defparam \bloco20|saidaMemoriaDados|saida[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N25
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][12] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][12]~regout ));

// Location: LCCOMB_X18_Y12_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux51~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux51~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][12]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [4]),
	.datab(\bloco20|bancoRegLeitura|registradores[0][12]~regout ),
	.datac(\bloco20|alteracaoPC|pcout [3]),
	.datad(\bloco20|blocoinstrucoes|memory~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux51~5 .lut_mask = 16'hC8CC;
defparam \bloco20|bancoRegLeitura|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux51~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux51~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (\bloco20|bancoRegLeitura|registradores[16][12]~regout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|Mux63~1_combout ) # ((\bloco20|bancoRegLeitura|Mux51~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][12]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux51~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux51~2 .lut_mask = 16'h7564;
defparam \bloco20|bancoRegLeitura|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux51~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux51~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux51~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][12]~regout )) # (!\bloco20|bancoRegLeitura|Mux51~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][12]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux51~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][12]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][12]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux51~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux51~3 .lut_mask = 16'hDDA0;
defparam \bloco20|bancoRegLeitura|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
cycloneii_lcell_comb \bloco20|muxpreULA|saida[12]~14 (
// Equation(s):
// \bloco20|muxpreULA|saida[12]~14_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|bancoRegLeitura|Mux51~3_combout ))

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux51~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[12]~14 .lut_mask = 16'h0C00;
defparam \bloco20|muxpreULA|saida[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneii_lcell_comb \bloco20|blocoula|loopULA[12].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[12].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux19~1_combout  & ((\bloco20|blocoula|loopULA[11].bloco|soma|Ts~0_combout ) # (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[12]~14_combout )))) # 
// (!\bloco20|bancoRegLeitura|Mux19~1_combout  & (\bloco20|blocoula|loopULA[11].bloco|soma|Ts~0_combout  & (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[12]~14_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux19~1_combout ),
	.datab(\bloco20|controleULA|operation [2]),
	.datac(\bloco20|muxpreULA|saida[12]~14_combout ),
	.datad(\bloco20|blocoula|loopULA[11].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[12].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[12].bloco|soma|Ts~0 .lut_mask = 16'hBE28;
defparam \bloco20|blocoula|loopULA[12].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N20
cycloneii_lcell_comb \bloco20|muxpreULA|saida[13]~15 (
// Equation(s):
// \bloco20|muxpreULA|saida[13]~15_combout  = (!\bloco20|unidadeControle|AluSrc~0_combout  & (\bloco20|bancoRegLeitura|Mux50~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout ))

	.dataa(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux50~3_combout ),
	.datac(vcc),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[13]~15 .lut_mask = 16'h4400;
defparam \bloco20|muxpreULA|saida[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneii_lcell_comb \bloco20|blocoula|loopULA[13].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[13].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux18~1_combout  & ((\bloco20|blocoula|loopULA[12].bloco|soma|Ts~0_combout ) # (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[13]~15_combout )))) # 
// (!\bloco20|bancoRegLeitura|Mux18~1_combout  & (\bloco20|blocoula|loopULA[12].bloco|soma|Ts~0_combout  & (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[13]~15_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux18~1_combout ),
	.datab(\bloco20|controleULA|operation [2]),
	.datac(\bloco20|blocoula|loopULA[12].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|muxpreULA|saida[13]~15_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[13].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[13].bloco|soma|Ts~0 .lut_mask = 16'hB2E8;
defparam \bloco20|blocoula|loopULA[13].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneii_lcell_comb \bloco20|blocoula|loopULA[14].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[14].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux17~1_combout  & ((\bloco20|blocoula|loopULA[13].bloco|soma|Ts~0_combout ) # (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[14]~16_combout )))) # 
// (!\bloco20|bancoRegLeitura|Mux17~1_combout  & (\bloco20|blocoula|loopULA[13].bloco|soma|Ts~0_combout  & (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[14]~16_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux17~1_combout ),
	.datab(\bloco20|controleULA|operation [2]),
	.datac(\bloco20|muxpreULA|saida[14]~16_combout ),
	.datad(\bloco20|blocoula|loopULA[13].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[14].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[14].bloco|soma|Ts~0 .lut_mask = 16'hBE28;
defparam \bloco20|blocoula|loopULA[14].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
cycloneii_lcell_comb \bloco20|blocoula|loopULA[15].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[15].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|bancoRegLeitura|Mux16~1_combout  $ (\bloco20|muxpreULA|saida[15]~17_combout  $ (\bloco20|blocoula|loopULA[14].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|bancoRegLeitura|Mux16~1_combout ),
	.datac(\bloco20|muxpreULA|saida[15]~17_combout ),
	.datad(\bloco20|blocoula|loopULA[14].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[15].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[15].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[15].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~22 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~22_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a15 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[15].bloco|soma|S~combout )))))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datad(\bloco20|blocoula|loopULA[15].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~22_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~22 .lut_mask = 16'hB080;
defparam \bloco20|bancoRegLeitura|registradores~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N9
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][15] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][15]~regout ));

// Location: LCFF_X14_Y12_N3
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][15] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][15]~regout ));

// Location: LCCOMB_X14_Y9_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux48~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux48~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][15]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][15]~regout ),
	.datab(\bloco20|alteracaoPC|pcout [4]),
	.datac(\bloco20|alteracaoPC|pcout [3]),
	.datad(\bloco20|blocoinstrucoes|memory~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux48~5 .lut_mask = 16'hA8AA;
defparam \bloco20|bancoRegLeitura|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux48~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux48~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|registradores[16][15]~regout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (((\bloco20|bancoRegLeitura|Mux63~1_combout ) # (\bloco20|bancoRegLeitura|Mux48~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][15]~regout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux48~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux48~2 .lut_mask = 16'h5D58;
defparam \bloco20|bancoRegLeitura|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux48~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux48~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux48~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][15]~regout )) # (!\bloco20|bancoRegLeitura|Mux48~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][15]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux48~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][15]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][15]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux48~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux48~3 .lut_mask = 16'hBBC0;
defparam \bloco20|bancoRegLeitura|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux48~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux48~4_combout  = (\bloco20|bancoRegLeitura|Mux48~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|Mux48~3_combout ),
	.datac(vcc),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux48~4 .lut_mask = 16'hCC00;
defparam \bloco20|bancoRegLeitura|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N15
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][14] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][14]~regout ));

// Location: LCCOMB_X14_Y10_N18
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[14]~14 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[14]~14_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a14 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[14].bloco|soma|S~combout )))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(vcc),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\bloco20|blocoula|loopULA[14].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[14]~14 .lut_mask = 16'hF5A0;
defparam \bloco20|saidaMemoriaDados|saida[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N19
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][14] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][14]~regout ));

// Location: LCCOMB_X14_Y11_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux17~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux17~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][14]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][14]~regout ))))

	.dataa(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][14]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[0][14]~regout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux17~0 .lut_mask = 16'hE400;
defparam \bloco20|bancoRegLeitura|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux17~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux17~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux17~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][14]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][14]~regout ),
	.datab(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datac(\bloco20|controleULA|wAND2~combout ),
	.datad(\bloco20|bancoRegLeitura|Mux17~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux17~1 .lut_mask = 16'hCC80;
defparam \bloco20|bancoRegLeitura|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneii_lcell_comb \bloco20|blocoula|loopULA[14].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[14].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[14]~16_combout  $ (\bloco20|bancoRegLeitura|Mux17~1_combout  $ (\bloco20|blocoula|loopULA[13].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[14]~16_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux17~1_combout ),
	.datad(\bloco20|blocoula|loopULA[13].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[14].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[14].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[14].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~21 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~21_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a14 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[14].bloco|soma|S~combout )))))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\bloco20|blocoula|loopULA[14].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~21_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~21 .lut_mask = 16'hC480;
defparam \bloco20|bancoRegLeitura|registradores~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N1
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][14] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][14]~regout ));

// Location: LCCOMB_X14_Y11_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux49~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux49~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][14]~regout  & ((\bloco20|alteracaoPC|pcout [3]) # ((\bloco20|alteracaoPC|pcout [4]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [3]),
	.datab(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[0][14]~regout ),
	.datad(\bloco20|alteracaoPC|pcout [4]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux49~5 .lut_mask = 16'hF0B0;
defparam \bloco20|bancoRegLeitura|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux49~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux49~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|registradores[16][14]~regout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (((\bloco20|bancoRegLeitura|Mux63~1_combout ) # (\bloco20|bancoRegLeitura|Mux49~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][14]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux49~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux49~2 .lut_mask = 16'h3B38;
defparam \bloco20|bancoRegLeitura|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux49~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux49~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux49~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][14]~regout )) # (!\bloco20|bancoRegLeitura|Mux49~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][14]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux49~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][14]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][14]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux49~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux49~3 .lut_mask = 16'hBBC0;
defparam \bloco20|bancoRegLeitura|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux49~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux49~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux49~3_combout )

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux49~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux49~4 .lut_mask = 16'hCC00;
defparam \bloco20|bancoRegLeitura|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[13]~13 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[13]~13_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a13 ))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|loopULA[13].bloco|soma|S~combout ))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|blocoula|loopULA[13].bloco|soma|S~combout ),
	.datac(vcc),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[13]~13 .lut_mask = 16'hEE44;
defparam \bloco20|saidaMemoriaDados|saida[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y8_N29
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][13] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][13]~regout ));

// Location: LCCOMB_X15_Y8_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux18~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux18~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][13]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][13]~regout )))))

	.dataa(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][13]~regout ),
	.datac(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[8][13]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux18~0 .lut_mask = 16'h8A80;
defparam \bloco20|bancoRegLeitura|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N11
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][13] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][13]~regout ));

// Location: LCCOMB_X15_Y8_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux18~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux18~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux18~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][13]~regout ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux18~0_combout ),
	.datac(\bloco20|controleULA|wAND2~combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[16][13]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux18~1 .lut_mask = 16'hA888;
defparam \bloco20|bancoRegLeitura|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N18
cycloneii_lcell_comb \bloco20|blocoula|loopULA[13].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[13].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[13]~15_combout  $ (\bloco20|bancoRegLeitura|Mux18~1_combout  $ (\bloco20|blocoula|loopULA[12].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[13]~15_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux18~1_combout ),
	.datad(\bloco20|blocoula|loopULA[12].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[13].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[13].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[13].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~20 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~20_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a13 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[13].bloco|soma|S~combout )))))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\bloco20|blocoula|loopULA[13].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~20_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~20 .lut_mask = 16'hC480;
defparam \bloco20|bancoRegLeitura|registradores~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y8_N29
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][13] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][13]~regout ));

// Location: LCFF_X16_Y8_N31
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][13] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][13]~regout ));

// Location: LCCOMB_X15_Y8_N22
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux50~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux50~3_combout  = (\bloco20|bancoRegLeitura|Mux50~2_combout  & ((\bloco20|bancoRegLeitura|registradores[8][13]~regout ) # ((!\bloco20|bancoRegLeitura|Mux63~1_combout )))) # (!\bloco20|bancoRegLeitura|Mux50~2_combout  & 
// (((\bloco20|bancoRegLeitura|Mux63~1_combout  & \bloco20|bancoRegLeitura|registradores[10][13]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux50~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][13]~regout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[10][13]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux50~3 .lut_mask = 16'hDA8A;
defparam \bloco20|bancoRegLeitura|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux50~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux50~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux50~3_combout )

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux50~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux50~4 .lut_mask = 16'hCC00;
defparam \bloco20|bancoRegLeitura|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[11]~11 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[11]~11_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a11 )) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// ((\bloco20|blocoula|loopULA[11].bloco|soma|S~combout )))

	.dataa(vcc),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\bloco20|blocoula|loopULA[11].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[11]~11 .lut_mask = 16'hF3C0;
defparam \bloco20|saidaMemoriaDados|saida[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N19
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][11] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][11]~regout ));

// Location: LCCOMB_X19_Y12_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux20~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux20~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][11]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][11]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][11]~regout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][11]~regout ),
	.datac(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux20~0 .lut_mask = 16'hCA00;
defparam \bloco20|bancoRegLeitura|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux20~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux20~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux20~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][11]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][11]~regout ),
	.datab(\bloco20|controleULA|wAND2~combout ),
	.datac(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux20~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux20~1 .lut_mask = 16'hF080;
defparam \bloco20|bancoRegLeitura|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneii_lcell_comb \bloco20|blocoula|loopULA[11].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[11].bloco|soma|S~combout  = \bloco20|blocoula|loopULA[10].bloco|soma|Ts~0_combout  $ (\bloco20|muxpreULA|saida[11]~13_combout  $ (\bloco20|controleULA|operation [2] $ (\bloco20|bancoRegLeitura|Mux20~1_combout )))

	.dataa(\bloco20|blocoula|loopULA[10].bloco|soma|Ts~0_combout ),
	.datab(\bloco20|muxpreULA|saida[11]~13_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|bancoRegLeitura|Mux20~1_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[11].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[11].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[11].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~18 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~18_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a11 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[11].bloco|soma|S~combout )))))

	.dataa(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\bloco20|blocoula|loopULA[11].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~18_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~18 .lut_mask = 16'hA280;
defparam \bloco20|bancoRegLeitura|registradores~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N9
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][11] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][11]~regout ));

// Location: LCFF_X18_Y12_N31
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][11] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][11]~regout ));

// Location: LCCOMB_X18_Y12_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux52~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux52~3_combout  = (\bloco20|bancoRegLeitura|Mux52~2_combout  & ((\bloco20|bancoRegLeitura|registradores[8][11]~regout ) # ((!\bloco20|bancoRegLeitura|Mux63~1_combout )))) # (!\bloco20|bancoRegLeitura|Mux52~2_combout  & 
// (((\bloco20|bancoRegLeitura|registradores[10][11]~regout  & \bloco20|bancoRegLeitura|Mux63~1_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux52~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][11]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][11]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux52~3 .lut_mask = 16'hD8AA;
defparam \bloco20|bancoRegLeitura|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux52~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux52~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux52~3_combout )

	.dataa(vcc),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux52~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux52~4 .lut_mask = 16'hCC00;
defparam \bloco20|bancoRegLeitura|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[9]~9 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[9]~9_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a9 ))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|loopULA[9].bloco|soma|S~combout ))

	.dataa(\bloco20|blocoula|loopULA[9].bloco|soma|S~combout ),
	.datab(vcc),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\bloco20|unidadeControle|MemparaReg~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[9]~9 .lut_mask = 16'hF0AA;
defparam \bloco20|saidaMemoriaDados|saida[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y8_N25
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][9] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][9]~regout ));

// Location: LCFF_X16_Y9_N15
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][9] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][9]~regout ));

// Location: LCCOMB_X16_Y9_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux22~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux22~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][9]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][9]~regout )))))

	.dataa(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][9]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[8][9]~regout ),
	.datad(\bloco20|muxpreULA|saida[1]~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux22~0 .lut_mask = 16'h88A0;
defparam \bloco20|bancoRegLeitura|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux22~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux22~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux22~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][9]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][9]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux22~0_combout ),
	.datac(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datad(\bloco20|controleULA|wAND2~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux22~1 .lut_mask = 16'hE0C0;
defparam \bloco20|bancoRegLeitura|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneii_lcell_comb \bloco20|muxpreULA|saida[9]~11 (
// Equation(s):
// \bloco20|muxpreULA|saida[9]~11_combout  = (!\bloco20|unidadeControle|AluSrc~0_combout  & (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux54~3_combout ))

	.dataa(vcc),
	.datab(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datac(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux54~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[9]~11 .lut_mask = 16'h3000;
defparam \bloco20|muxpreULA|saida[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneii_lcell_comb \bloco20|blocoula|loopULA[9].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[9].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|bancoRegLeitura|Mux22~1_combout  $ (\bloco20|blocoula|loopULA[8].bloco|soma|Ts~0_combout  $ (\bloco20|muxpreULA|saida[9]~11_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|bancoRegLeitura|Mux22~1_combout ),
	.datac(\bloco20|blocoula|loopULA[8].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|muxpreULA|saida[9]~11_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[9].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[9].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[9].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~16 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~16_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a9 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[9].bloco|soma|S~combout )))))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|unidadeControle|MemparaReg~combout ),
	.datad(\bloco20|blocoula|loopULA[9].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~16_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~16 .lut_mask = 16'h8C80;
defparam \bloco20|bancoRegLeitura|registradores~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[10][9]~feeder (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[10][9]~feeder_combout  = \bloco20|bancoRegLeitura|registradores~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores~16_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[10][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[10][9]~feeder .lut_mask = 16'hFF00;
defparam \bloco20|bancoRegLeitura|registradores[10][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N5
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][9] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores[10][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][9]~regout ));

// Location: LCCOMB_X17_Y8_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux54~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux54~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][9]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [4]),
	.datab(\bloco20|bancoRegLeitura|registradores[0][9]~regout ),
	.datac(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datad(\bloco20|alteracaoPC|pcout [3]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux54~5 .lut_mask = 16'hCC8C;
defparam \bloco20|bancoRegLeitura|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux54~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux54~2_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & (((!\bloco20|bancoRegLeitura|Mux63~2_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[16][9]~regout )) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & ((\bloco20|bancoRegLeitura|Mux54~5_combout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][9]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux54~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux54~2 .lut_mask = 16'h2F2C;
defparam \bloco20|bancoRegLeitura|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux54~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux54~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux54~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][9]~regout )) # (!\bloco20|bancoRegLeitura|Mux54~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][9]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux54~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][9]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][9]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux54~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux54~3 .lut_mask = 16'hBBC0;
defparam \bloco20|bancoRegLeitura|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux54~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux54~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux54~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux54~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux54~4 .lut_mask = 16'hF000;
defparam \bloco20|bancoRegLeitura|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[7]~7 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[7]~7_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a7 ))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|loopULA[7].bloco|soma|S~combout ))

	.dataa(vcc),
	.datab(\bloco20|blocoula|loopULA[7].bloco|soma|S~combout ),
	.datac(\bloco20|unidadeControle|MemparaReg~combout ),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[7]~7 .lut_mask = 16'hFC0C;
defparam \bloco20|saidaMemoriaDados|saida[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N31
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][7] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][7]~regout ));

// Location: LCCOMB_X19_Y11_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux24~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux24~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][7]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][7]~regout ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][7]~regout ),
	.datac(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[0][7]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux24~0 .lut_mask = 16'hA808;
defparam \bloco20|bancoRegLeitura|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[16][7]~feeder (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[16][7]~feeder_combout  = \bloco20|bancoRegLeitura|registradores~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[16][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[16][7]~feeder .lut_mask = 16'hFF00;
defparam \bloco20|bancoRegLeitura|registradores[16][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N27
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][7] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores[16][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][7]~regout ));

// Location: LCCOMB_X17_Y10_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux24~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux24~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux24~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][7]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux24~0_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][7]~regout ),
	.datad(\bloco20|controleULA|wAND2~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux24~1 .lut_mask = 16'hA888;
defparam \bloco20|bancoRegLeitura|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneii_lcell_comb \bloco20|blocoula|loopULA[7].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[7].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux24~1_combout  & ((\bloco20|blocoula|loopULA[6].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[7]~9_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux24~1_combout  & (\bloco20|blocoula|loopULA[6].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[7]~9_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|muxpreULA|saida[7]~9_combout ),
	.datab(\bloco20|controleULA|operation [2]),
	.datac(\bloco20|bancoRegLeitura|Mux24~1_combout ),
	.datad(\bloco20|blocoula|loopULA[6].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[7].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[7].bloco|soma|Ts~0 .lut_mask = 16'hF660;
defparam \bloco20|blocoula|loopULA[7].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneii_lcell_comb \bloco20|blocoula|loopULA[8].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[8].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[8]~10_combout  $ (\bloco20|bancoRegLeitura|Mux23~1_combout  $ (\bloco20|blocoula|loopULA[7].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[8]~10_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux23~1_combout ),
	.datad(\bloco20|blocoula|loopULA[7].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[8].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[8].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[8].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~15 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~15_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a8 ))) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|blocoula|loopULA[8].bloco|soma|S~combout ))))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|blocoula|loopULA[8].bloco|soma|S~combout ),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~15_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~15 .lut_mask = 16'hC840;
defparam \bloco20|bancoRegLeitura|registradores~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N21
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][8] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][8]~regout ));

// Location: LCFF_X18_Y12_N9
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][8] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][8]~regout ));

// Location: LCCOMB_X18_Y12_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux55~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux55~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (((\bloco20|bancoRegLeitura|registradores[16][8]~regout  & !\bloco20|bancoRegLeitura|Mux63~1_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// ((\bloco20|bancoRegLeitura|Mux55~5_combout ) # ((\bloco20|bancoRegLeitura|Mux63~1_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux55~5_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][8]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux55~2 .lut_mask = 16'h33E2;
defparam \bloco20|bancoRegLeitura|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux55~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux55~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux55~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][8]~regout )) # (!\bloco20|bancoRegLeitura|Mux55~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][8]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux55~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][8]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][8]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux55~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux55~3 .lut_mask = 16'hDDA0;
defparam \bloco20|bancoRegLeitura|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux55~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux55~4_combout  = (\bloco20|bancoRegLeitura|Mux55~3_combout  & \bloco20|blocoinstrucoes|instruction[0]~4_combout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|Mux55~3_combout ),
	.datac(vcc),
	.datad(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux55~4 .lut_mask = 16'hCC00;
defparam \bloco20|bancoRegLeitura|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[6]~6 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[6]~6_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a6 ))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|loopULA[6].bloco|soma|S~combout ))

	.dataa(\bloco20|blocoula|loopULA[6].bloco|soma|S~combout ),
	.datab(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a6 ),
	.datac(vcc),
	.datad(\bloco20|unidadeControle|MemparaReg~combout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[6]~6 .lut_mask = 16'hCCAA;
defparam \bloco20|saidaMemoriaDados|saida[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y12_N27
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][6] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][6]~regout ));

// Location: LCCOMB_X17_Y12_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~6 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~6_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a6 ))) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|blocoula|loopULA[6].bloco|soma|S~combout ))))

	.dataa(\bloco20|blocoula|loopULA[6].bloco|soma|S~combout ),
	.datab(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datad(\bloco20|unidadeControle|MemparaReg~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~6_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~6 .lut_mask = 16'hC0A0;
defparam \bloco20|bancoRegLeitura|registradores~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y12_N1
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][6] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][6]~regout ));

// Location: LCCOMB_X17_Y12_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux25~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux25~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][6]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][6]~regout )))))

	.dataa(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][6]~regout ),
	.datac(\bloco20|bancoRegLeitura|registradores[8][6]~regout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux25~0 .lut_mask = 16'hD800;
defparam \bloco20|bancoRegLeitura|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux25~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux25~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux25~0_combout ) # ((\bloco20|bancoRegLeitura|registradores[16][6]~regout  & \bloco20|controleULA|wAND2~combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][6]~regout ),
	.datab(\bloco20|controleULA|wAND2~combout ),
	.datac(\bloco20|bancoRegLeitura|Mux25~0_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux25~1 .lut_mask = 16'hF800;
defparam \bloco20|bancoRegLeitura|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneii_lcell_comb \bloco20|blocoula|loopULA[5].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[5].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux26~1_combout  & ((\bloco20|blocoula|loopULA[4].bloco|soma|Ts~0_combout ) # (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[5]~7_combout )))) # 
// (!\bloco20|bancoRegLeitura|Mux26~1_combout  & (\bloco20|blocoula|loopULA[4].bloco|soma|Ts~0_combout  & (\bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[5]~7_combout ))))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[5]~7_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux26~1_combout ),
	.datad(\bloco20|blocoula|loopULA[4].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[5].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[5].bloco|soma|Ts~0 .lut_mask = 16'hF660;
defparam \bloco20|blocoula|loopULA[5].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneii_lcell_comb \bloco20|blocoula|loopULA[6].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[6].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux25~1_combout  & ((\bloco20|blocoula|loopULA[5].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[6]~8_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux25~1_combout  & (\bloco20|blocoula|loopULA[5].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[6]~8_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|muxpreULA|saida[6]~8_combout ),
	.datab(\bloco20|controleULA|operation [2]),
	.datac(\bloco20|bancoRegLeitura|Mux25~1_combout ),
	.datad(\bloco20|blocoula|loopULA[5].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[6].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[6].bloco|soma|Ts~0 .lut_mask = 16'hF660;
defparam \bloco20|blocoula|loopULA[6].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneii_lcell_comb \bloco20|blocoula|loopULA[7].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[7].bloco|soma|S~combout  = \bloco20|bancoRegLeitura|Mux24~1_combout  $ (\bloco20|muxpreULA|saida[7]~9_combout  $ (\bloco20|controleULA|operation [2] $ (\bloco20|blocoula|loopULA[6].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|bancoRegLeitura|Mux24~1_combout ),
	.datab(\bloco20|muxpreULA|saida[7]~9_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[6].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[7].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[7].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[7].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~5_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a7 ))) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|blocoula|loopULA[7].bloco|soma|S~combout ))))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|blocoula|loopULA[7].bloco|soma|S~combout ),
	.datac(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~5 .lut_mask = 16'hE040;
defparam \bloco20|bancoRegLeitura|registradores~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N29
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][7] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][7]~regout ));

// Location: LCCOMB_X19_Y11_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux56~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux56~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][7]~regout  & ((\bloco20|alteracaoPC|pcout [3]) # ((\bloco20|alteracaoPC|pcout [4]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [3]),
	.datab(\bloco20|alteracaoPC|pcout [4]),
	.datac(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[0][7]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux56~5 .lut_mask = 16'hEF00;
defparam \bloco20|bancoRegLeitura|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux56~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux56~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|registradores[16][7]~regout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (((\bloco20|bancoRegLeitura|Mux63~1_combout ) # (\bloco20|bancoRegLeitura|Mux56~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][7]~regout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux56~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux56~2 .lut_mask = 16'h5D58;
defparam \bloco20|bancoRegLeitura|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N3
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][7] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][7]~regout ));

// Location: LCCOMB_X19_Y11_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux56~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux56~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux56~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][7]~regout )) # (!\bloco20|bancoRegLeitura|Mux56~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][7]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux56~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][7]~regout ),
	.datac(\bloco20|bancoRegLeitura|Mux56~2_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[10][7]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux56~3 .lut_mask = 16'hDAD0;
defparam \bloco20|bancoRegLeitura|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux56~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux56~4_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux56~3_combout )

	.dataa(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux56~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux56~4 .lut_mask = 16'hAA00;
defparam \bloco20|bancoRegLeitura|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~8 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~8_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a4 ))) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|blocoula|loopULA[4].bloco|soma|S~combout ))))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|blocoula|loopULA[4].bloco|soma|S~combout ),
	.datac(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~8_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~8 .lut_mask = 16'hE040;
defparam \bloco20|bancoRegLeitura|registradores~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N27
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][4] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][4]~regout ));

// Location: LCFF_X17_Y8_N7
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][4] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][4]~regout ));

// Location: LCCOMB_X17_Y8_N12
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux59~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux59~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][4]~regout  & ((\bloco20|alteracaoPC|pcout [4]) # ((\bloco20|alteracaoPC|pcout [3]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [4]),
	.datab(\bloco20|bancoRegLeitura|registradores[0][4]~regout ),
	.datac(\bloco20|alteracaoPC|pcout [3]),
	.datad(\bloco20|blocoinstrucoes|memory~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux59~5 .lut_mask = 16'hC8CC;
defparam \bloco20|bancoRegLeitura|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux59~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux59~2_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (\bloco20|bancoRegLeitura|registradores[16][4]~regout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout ))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (((\bloco20|bancoRegLeitura|Mux63~1_combout ) # (\bloco20|bancoRegLeitura|Mux59~5_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][4]~regout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux59~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux59~2 .lut_mask = 16'h5D58;
defparam \bloco20|bancoRegLeitura|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux59~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux59~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux59~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][4]~regout )) # (!\bloco20|bancoRegLeitura|Mux59~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][4]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux59~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][4]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][4]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux59~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux59~3 .lut_mask = 16'hBBC0;
defparam \bloco20|bancoRegLeitura|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneii_lcell_comb \bloco20|muxpreULA|saida[4]~6 (
// Equation(s):
// \bloco20|muxpreULA|saida[4]~6_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|bancoRegLeitura|Mux59~3_combout ))

	.dataa(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datab(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux59~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[4]~6 .lut_mask = 16'h2200;
defparam \bloco20|muxpreULA|saida[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneii_lcell_comb \bloco20|blocoula|loopULA[4].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[4].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[4]~6_combout  $ (\bloco20|bancoRegLeitura|Mux27~1_combout  $ (\bloco20|blocoula|loopULA[3].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[4]~6_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux27~1_combout ),
	.datad(\bloco20|blocoula|loopULA[3].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[4].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[4].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[4].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~9 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~9_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a3 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[3].bloco|soma|S~combout )))))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\bloco20|blocoula|loopULA[3].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~9_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~9 .lut_mask = 16'hC480;
defparam \bloco20|bancoRegLeitura|registradores~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N17
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][3] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][3]~regout ));

// Location: LCCOMB_X17_Y10_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux60~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux60~5_combout  = (\bloco20|bancoRegLeitura|registradores[0][3]~regout  & ((\bloco20|alteracaoPC|pcout [3]) # ((\bloco20|alteracaoPC|pcout [4]) # (!\bloco20|blocoinstrucoes|memory~0_combout ))))

	.dataa(\bloco20|alteracaoPC|pcout [3]),
	.datab(\bloco20|alteracaoPC|pcout [4]),
	.datac(\bloco20|blocoinstrucoes|memory~0_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[0][3]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux60~5 .lut_mask = 16'hEF00;
defparam \bloco20|bancoRegLeitura|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux60~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux60~2_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & (((!\bloco20|bancoRegLeitura|Mux63~2_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[16][3]~regout )) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & ((\bloco20|bancoRegLeitura|Mux60~5_combout )))))

	.dataa(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][3]~regout ),
	.datac(\bloco20|bancoRegLeitura|Mux60~5_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux60~2 .lut_mask = 16'h44FA;
defparam \bloco20|bancoRegLeitura|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[10][3]~feeder (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[10][3]~feeder_combout  = \bloco20|bancoRegLeitura|registradores~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores~9_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[10][3]~feeder .lut_mask = 16'hFF00;
defparam \bloco20|bancoRegLeitura|registradores[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N5
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][3] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores[10][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][3]~regout ));

// Location: LCCOMB_X18_Y10_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux60~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux60~3_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux60~2_combout  & (\bloco20|bancoRegLeitura|registradores[8][3]~regout )) # (!\bloco20|bancoRegLeitura|Mux60~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][3]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux60~2_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][3]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux60~2_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[10][3]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux60~3 .lut_mask = 16'hBCB0;
defparam \bloco20|bancoRegLeitura|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneii_lcell_comb \bloco20|muxpreULA|saida[3]~5 (
// Equation(s):
// \bloco20|muxpreULA|saida[3]~5_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|bancoRegLeitura|Mux60~3_combout ))

	.dataa(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datab(vcc),
	.datac(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux60~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[3]~5 .lut_mask = 16'h0A00;
defparam \bloco20|muxpreULA|saida[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneii_lcell_comb \bloco20|blocoula|loopULA[3].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[3].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[3]~5_combout  $ (\bloco20|bancoRegLeitura|Mux28~1_combout  $ (\bloco20|blocoula|loopULA[2].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[3]~5_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux28~1_combout ),
	.datad(\bloco20|blocoula|loopULA[2].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[3].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[3].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[3].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~10 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~10_combout  = ((\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a2 ))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|loopULA[2].bloco|soma|S~0_combout ))) # (!\bloco20|bancoRegLeitura|inicializa~regout )

	.dataa(\bloco20|blocoula|loopULA[2].bloco|soma|S~0_combout ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\bloco20|bancoRegLeitura|inicializa~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~10_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~10 .lut_mask = 16'hE2FF;
defparam \bloco20|bancoRegLeitura|registradores~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N29
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][2] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][2]~regout ));

// Location: LCCOMB_X17_Y9_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux29~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux29~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & (!\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[8][2]~regout ) # (!\bloco20|blocoinstrucoes|instruction[26]~6_combout 
// ))))

	.dataa(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][2]~regout ),
	.datac(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datad(\bloco20|muxpreULA|saida[1]~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux29~0 .lut_mask = 16'h008A;
defparam \bloco20|bancoRegLeitura|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux29~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux29~2_combout  = (\bloco20|bancoRegLeitura|Mux29~0_combout ) # ((\bloco20|bancoRegLeitura|Mux29~1_combout  & (\bloco20|muxpreULA|saida[1]~2_combout  & \bloco20|blocoinstrucoes|instruction[26]~6_combout )))

	.dataa(\bloco20|bancoRegLeitura|Mux29~1_combout ),
	.datab(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datac(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux29~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux29~2 .lut_mask = 16'hFF80;
defparam \bloco20|bancoRegLeitura|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneii_lcell_comb \bloco20|blocoula|loopULA[2].bloco|soma|S~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[2].bloco|soma|S~0_combout  = \bloco20|muxpreULA|saida[2]~0_combout  $ (\bloco20|controleULA|operation [2] $ (\bloco20|blocoula|loopULA[1].bloco|soma|Ts~0_combout  $ (\bloco20|bancoRegLeitura|Mux29~2_combout )))

	.dataa(\bloco20|muxpreULA|saida[2]~0_combout ),
	.datab(\bloco20|controleULA|operation [2]),
	.datac(\bloco20|blocoula|loopULA[1].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux29~2_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[2].bloco|soma|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[2].bloco|soma|S~0 .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[2].bloco|soma|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~11 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~11_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a1 ))) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|blocoula|loopULA[1].bloco|soma|S~combout ))))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|blocoula|loopULA[1].bloco|soma|S~combout ),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~11_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~11 .lut_mask = 16'hC840;
defparam \bloco20|bancoRegLeitura|registradores~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N21
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][1] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][1]~regout ));

// Location: LCFF_X18_Y10_N3
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][1] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][1]~regout ));

// Location: LCCOMB_X18_Y10_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux30~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux30~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & (\bloco20|bancoRegLeitura|registradores[0][1]~regout )) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][1]~regout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][1]~regout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][1]~regout ),
	.datac(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux30~0 .lut_mask = 16'hAC00;
defparam \bloco20|bancoRegLeitura|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux30~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux30~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux30~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][1]~regout ))))

	.dataa(\bloco20|controleULA|wAND2~combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][1]~regout ),
	.datac(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux30~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux30~1 .lut_mask = 16'hF080;
defparam \bloco20|bancoRegLeitura|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneii_lcell_comb \bloco20|blocoula|loopULA[1].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[1].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|bancoRegLeitura|Mux30~1_combout  $ (\bloco20|blocoula|bloco0|soma|Ts~0_combout  $ (\bloco20|muxpreULA|saida[1]~3_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|bancoRegLeitura|Mux30~1_combout ),
	.datac(\bloco20|blocoula|bloco0|soma|Ts~0_combout ),
	.datad(\bloco20|muxpreULA|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[1].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[1].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[1].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
cycloneii_lcell_comb \bloco20|saidaMemoriaDados|saida[0]~2 (
// Equation(s):
// \bloco20|saidaMemoriaDados|saida[0]~2_combout  = (\bloco20|unidadeControle|MemparaReg~combout  & (((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|muxpreULA|saida[0]~4_combout  $ ((\bloco20|bancoRegLeitura|Mux31~1_combout ))))

	.dataa(\bloco20|muxpreULA|saida[0]~4_combout ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoRegLeitura|Mux31~1_combout ),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\bloco20|saidaMemoriaDados|saida[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|saidaMemoriaDados|saida[0]~2 .lut_mask = 16'hDE12;
defparam \bloco20|saidaMemoriaDados|saida[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N9
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[0][0] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|saidaMemoriaDados|saida[0]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[0][0]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[0][0]~regout ));

// Location: LCCOMB_X17_Y11_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux31~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux31~0_combout  = (\bloco20|blocoinstrucoes|instruction[5]~7_combout  & ((\bloco20|muxpreULA|saida[1]~2_combout  & ((\bloco20|bancoRegLeitura|registradores[0][0]~regout ))) # (!\bloco20|muxpreULA|saida[1]~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][0]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][0]~regout ),
	.datab(\bloco20|bancoRegLeitura|registradores[0][0]~regout ),
	.datac(\bloco20|muxpreULA|saida[1]~2_combout ),
	.datad(\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux31~0 .lut_mask = 16'hCA00;
defparam \bloco20|bancoRegLeitura|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux31~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux31~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux31~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][0]~regout ))))

	.dataa(\bloco20|controleULA|wAND2~combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][0]~regout ),
	.datac(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux31~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux31~1 .lut_mask = 16'hF080;
defparam \bloco20|bancoRegLeitura|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
cycloneii_lcell_comb \bloco20|blocoula|bloco0|soma|S~0 (
// Equation(s):
// \bloco20|blocoula|bloco0|soma|S~0_combout  = \bloco20|bancoRegLeitura|Mux31~1_combout  $ (\bloco20|muxpreULA|saida[0]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|Mux31~1_combout ),
	.datad(\bloco20|muxpreULA|saida[0]~4_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|bloco0|soma|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|bloco0|soma|S~0 .lut_mask = 16'h0FF0;
defparam \bloco20|blocoula|bloco0|soma|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~2 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~2_combout  = ((\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\bloco20|unidadeControle|MemparaReg~combout  & 
// (\bloco20|blocoula|bloco0|soma|S~0_combout ))) # (!\bloco20|bancoRegLeitura|inicializa~regout )

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|blocoula|bloco0|soma|S~0_combout ),
	.datac(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datad(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~2_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~2 .lut_mask = 16'hEF4F;
defparam \bloco20|bancoRegLeitura|registradores~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y11_N1
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][0] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][0]~regout ));

// Location: LCCOMB_X18_Y11_N28
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux63~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux63~3_combout  = (\bloco20|bancoRegLeitura|registradores[16][0]~regout  & (((!\bloco20|blocoinstrucoes|memory~1_combout  & !\bloco20|blocoinstrucoes|memory~0_combout )) # (!\bloco20|bancoRegLeitura|Mux63~0_combout )))

	.dataa(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][0]~regout ),
	.datac(\bloco20|blocoinstrucoes|memory~1_combout ),
	.datad(\bloco20|blocoinstrucoes|memory~0_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux63~3 .lut_mask = 16'h444C;
defparam \bloco20|bancoRegLeitura|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux63~4 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux63~4_combout  = (\bloco20|bancoRegLeitura|Mux63~2_combout  & (((\bloco20|bancoRegLeitura|Mux63~1_combout ) # (\bloco20|bancoRegLeitura|Mux63~3_combout )))) # (!\bloco20|bancoRegLeitura|Mux63~2_combout  & 
// (\bloco20|bancoRegLeitura|registradores[0][0]~regout  & (!\bloco20|bancoRegLeitura|Mux63~1_combout )))

	.dataa(\bloco20|bancoRegLeitura|registradores[0][0]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~2_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~3_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux63~4 .lut_mask = 16'hCEC2;
defparam \bloco20|bancoRegLeitura|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux63~5 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux63~5_combout  = (\bloco20|bancoRegLeitura|Mux63~1_combout  & ((\bloco20|bancoRegLeitura|Mux63~4_combout  & (\bloco20|bancoRegLeitura|registradores[10][0]~regout )) # (!\bloco20|bancoRegLeitura|Mux63~4_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][0]~regout ))))) # (!\bloco20|bancoRegLeitura|Mux63~1_combout  & (((\bloco20|bancoRegLeitura|Mux63~4_combout ))))

	.dataa(\bloco20|bancoRegLeitura|registradores[10][0]~regout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[8][0]~regout ),
	.datad(\bloco20|bancoRegLeitura|Mux63~4_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux63~5 .lut_mask = 16'hBBC0;
defparam \bloco20|bancoRegLeitura|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux63~6 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux63~6_combout  = (\bloco20|unidadeControle|Branch~combout ) # ((\bloco20|blocoinstrucoes|instruction[0]~4_combout  & \bloco20|bancoRegLeitura|Mux63~5_combout ))

	.dataa(\bloco20|unidadeControle|Branch~combout ),
	.datab(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux63~5_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux63~6 .lut_mask = 16'hEEAA;
defparam \bloco20|bancoRegLeitura|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneii_lcell_comb \bloco20|muxpreULA|saida[22]~24 (
// Equation(s):
// \bloco20|muxpreULA|saida[22]~24_combout  = (\bloco20|bancoRegLeitura|Mux41~3_combout  & (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & !\bloco20|unidadeControle|AluSrc~0_combout ))

	.dataa(\bloco20|bancoRegLeitura|Mux41~3_combout ),
	.datab(vcc),
	.datac(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datad(\bloco20|unidadeControle|AluSrc~0_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[22]~24 .lut_mask = 16'h00A0;
defparam \bloco20|muxpreULA|saida[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N28
cycloneii_lcell_comb \bloco20|blocoula|loopULA[21].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[21].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux10~1_combout  & ((\bloco20|blocoula|loopULA[20].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[21]~23_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux10~1_combout  & (\bloco20|blocoula|loopULA[20].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[21]~23_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|muxpreULA|saida[21]~23_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux10~1_combout ),
	.datac(\bloco20|blocoula|loopULA[20].bloco|soma|Ts~0_combout ),
	.datad(\bloco20|controleULA|operation [2]),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[21].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[21].bloco|soma|Ts~0 .lut_mask = 16'hD4E8;
defparam \bloco20|blocoula|loopULA[21].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
cycloneii_lcell_comb \bloco20|blocoula|loopULA[22].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[22].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux9~1_combout  & ((\bloco20|blocoula|loopULA[21].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[22]~24_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux9~1_combout  & (\bloco20|blocoula|loopULA[21].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[22]~24_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|bancoRegLeitura|Mux9~1_combout ),
	.datab(\bloco20|muxpreULA|saida[22]~24_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[21].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[22].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[22].bloco|soma|Ts~0 .lut_mask = 16'hBE28;
defparam \bloco20|blocoula|loopULA[22].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N30
cycloneii_lcell_comb \bloco20|blocoula|loopULA[23].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[23].bloco|soma|S~combout  = \bloco20|bancoRegLeitura|Mux8~1_combout  $ (\bloco20|muxpreULA|saida[23]~25_combout  $ (\bloco20|controleULA|operation [2] $ (\bloco20|blocoula|loopULA[22].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|bancoRegLeitura|Mux8~1_combout ),
	.datab(\bloco20|muxpreULA|saida[23]~25_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[22].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[23].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[23].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[23].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N18
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~30 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~30_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a23 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[23].bloco|soma|S~combout )))))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\bloco20|blocoula|loopULA[23].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~30_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~30 .lut_mask = 16'hC480;
defparam \bloco20|bancoRegLeitura|registradores~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N11
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][23] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][23]~regout ));

// Location: LCFF_X15_Y10_N19
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][23] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][23]~regout ));

// Location: LCCOMB_X14_Y11_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux40~3 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux40~3_combout  = (\bloco20|bancoRegLeitura|Mux40~2_combout  & (((\bloco20|bancoRegLeitura|registradores[8][23]~regout )) # (!\bloco20|bancoRegLeitura|Mux63~1_combout ))) # (!\bloco20|bancoRegLeitura|Mux40~2_combout  & 
// (\bloco20|bancoRegLeitura|Mux63~1_combout  & (\bloco20|bancoRegLeitura|registradores[10][23]~regout )))

	.dataa(\bloco20|bancoRegLeitura|Mux40~2_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux63~1_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][23]~regout ),
	.datad(\bloco20|bancoRegLeitura|registradores[8][23]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux40~3 .lut_mask = 16'hEA62;
defparam \bloco20|bancoRegLeitura|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneii_lcell_comb \bloco20|muxpreULA|saida[23]~25 (
// Equation(s):
// \bloco20|muxpreULA|saida[23]~25_combout  = (\bloco20|blocoinstrucoes|instruction[0]~4_combout  & (!\bloco20|unidadeControle|AluSrc~0_combout  & \bloco20|bancoRegLeitura|Mux40~3_combout ))

	.dataa(\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.datab(\bloco20|unidadeControle|AluSrc~0_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|Mux40~3_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[23]~25 .lut_mask = 16'h2200;
defparam \bloco20|muxpreULA|saida[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N12
cycloneii_lcell_comb \bloco20|blocoula|loopULA[23].bloco|soma|Ts~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[23].bloco|soma|Ts~0_combout  = (\bloco20|bancoRegLeitura|Mux8~1_combout  & ((\bloco20|blocoula|loopULA[22].bloco|soma|Ts~0_combout ) # (\bloco20|muxpreULA|saida[23]~25_combout  $ (\bloco20|controleULA|operation [2])))) # 
// (!\bloco20|bancoRegLeitura|Mux8~1_combout  & (\bloco20|blocoula|loopULA[22].bloco|soma|Ts~0_combout  & (\bloco20|muxpreULA|saida[23]~25_combout  $ (\bloco20|controleULA|operation [2]))))

	.dataa(\bloco20|bancoRegLeitura|Mux8~1_combout ),
	.datab(\bloco20|muxpreULA|saida[23]~25_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[22].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[23].bloco|soma|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[23].bloco|soma|Ts~0 .lut_mask = 16'hBE28;
defparam \bloco20|blocoula|loopULA[23].bloco|soma|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N6
cycloneii_lcell_comb \bloco20|blocoula|loopULA[24].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[24].bloco|soma|S~combout  = \bloco20|bancoRegLeitura|Mux7~1_combout  $ (\bloco20|muxpreULA|saida[24]~26_combout  $ (\bloco20|controleULA|operation [2] $ (\bloco20|blocoula|loopULA[23].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|bancoRegLeitura|Mux7~1_combout ),
	.datab(\bloco20|muxpreULA|saida[24]~26_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[23].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[24].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[24].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[24].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~10 (
// Equation(s):
// \bloco20|blocoula|WideOr0~10_combout  = (\bloco20|blocoula|loopULA[23].bloco|soma|S~combout ) # ((\bloco20|blocoula|loopULA[24].bloco|soma|S~combout ) # ((\bloco20|blocoula|loopULA[25].bloco|soma|S~combout ) # 
// (\bloco20|blocoula|loopULA[26].bloco|soma|S~combout )))

	.dataa(\bloco20|blocoula|loopULA[23].bloco|soma|S~combout ),
	.datab(\bloco20|blocoula|loopULA[24].bloco|soma|S~combout ),
	.datac(\bloco20|blocoula|loopULA[25].bloco|soma|S~combout ),
	.datad(\bloco20|blocoula|loopULA[26].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~10_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~10 .lut_mask = 16'hFFFE;
defparam \bloco20|blocoula|WideOr0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~29 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~29_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a22 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[22].bloco|soma|S~combout )))))

	.dataa(\bloco20|unidadeControle|MemparaReg~combout ),
	.datab(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datac(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\bloco20|blocoula|loopULA[22].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~29_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~29 .lut_mask = 16'hC480;
defparam \bloco20|bancoRegLeitura|registradores~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N27
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][22] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][22]~regout ));

// Location: LCCOMB_X14_Y10_N0
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux9~1 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux9~1_combout  = (\bloco20|blocoinstrucoes|instruction[26]~6_combout  & ((\bloco20|bancoRegLeitura|Mux9~0_combout ) # ((\bloco20|controleULA|wAND2~combout  & \bloco20|bancoRegLeitura|registradores[16][22]~regout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux9~0_combout ),
	.datab(\bloco20|blocoinstrucoes|instruction[26]~6_combout ),
	.datac(\bloco20|controleULA|wAND2~combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[16][22]~regout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux9~1 .lut_mask = 16'hC888;
defparam \bloco20|bancoRegLeitura|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N2
cycloneii_lcell_comb \bloco20|blocoula|loopULA[22].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[22].bloco|soma|S~combout  = \bloco20|controleULA|operation [2] $ (\bloco20|muxpreULA|saida[22]~24_combout  $ (\bloco20|bancoRegLeitura|Mux9~1_combout  $ (\bloco20|blocoula|loopULA[21].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|controleULA|operation [2]),
	.datab(\bloco20|muxpreULA|saida[22]~24_combout ),
	.datac(\bloco20|bancoRegLeitura|Mux9~1_combout ),
	.datad(\bloco20|blocoula|loopULA[21].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[22].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[22].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[22].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneii_lcell_comb \bloco20|blocoula|loopULA[19].bloco|soma|S (
// Equation(s):
// \bloco20|blocoula|loopULA[19].bloco|soma|S~combout  = \bloco20|bancoRegLeitura|Mux12~1_combout  $ (\bloco20|muxpreULA|saida[19]~21_combout  $ (\bloco20|controleULA|operation [2] $ (\bloco20|blocoula|loopULA[18].bloco|soma|Ts~0_combout )))

	.dataa(\bloco20|bancoRegLeitura|Mux12~1_combout ),
	.datab(\bloco20|muxpreULA|saida[19]~21_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|blocoula|loopULA[18].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[19].bloco|soma|S~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[19].bloco|soma|S .lut_mask = 16'h6996;
defparam \bloco20|blocoula|loopULA[19].bloco|soma|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N24
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~9 (
// Equation(s):
// \bloco20|blocoula|WideOr0~9_combout  = (\bloco20|blocoula|loopULA[19].bloco|soma|S~combout ) # (\bloco20|blocoula|loopULA[20].bloco|soma|S~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|blocoula|loopULA[19].bloco|soma|S~combout ),
	.datad(\bloco20|blocoula|loopULA[20].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~9 .lut_mask = 16'hFFF0;
defparam \bloco20|blocoula|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~11 (
// Equation(s):
// \bloco20|blocoula|WideOr0~11_combout  = (\bloco20|blocoula|loopULA[21].bloco|soma|S~combout ) # ((\bloco20|blocoula|WideOr0~10_combout ) # ((\bloco20|blocoula|loopULA[22].bloco|soma|S~combout ) # (\bloco20|blocoula|WideOr0~9_combout )))

	.dataa(\bloco20|blocoula|loopULA[21].bloco|soma|S~combout ),
	.datab(\bloco20|blocoula|WideOr0~10_combout ),
	.datac(\bloco20|blocoula|loopULA[22].bloco|soma|S~combout ),
	.datad(\bloco20|blocoula|WideOr0~9_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~11_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~11 .lut_mask = 16'hFFFE;
defparam \bloco20|blocoula|WideOr0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneii_lcell_comb \bloco20|muxpreULA|saida[4]~30 (
// Equation(s):
// \bloco20|muxpreULA|saida[4]~30_combout  = (\bloco20|bancoRegLeitura|Mux63~0_combout  & (\bloco20|alteracaoPC|pcout [2] $ (((\bloco20|alteracaoPC|pcout [0]) # (\bloco20|alteracaoPC|pcout [1])))))

	.dataa(\bloco20|alteracaoPC|pcout [0]),
	.datab(\bloco20|alteracaoPC|pcout [2]),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|muxpreULA|saida[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|muxpreULA|saida[4]~30 .lut_mask = 16'h3600;
defparam \bloco20|muxpreULA|saida[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
cycloneii_lcell_comb \bloco20|blocoula|loopULA[30].bloco|soma|S~0 (
// Equation(s):
// \bloco20|blocoula|loopULA[30].bloco|soma|S~0_combout  = \bloco20|bancoRegLeitura|Mux1~1_combout  $ (\bloco20|controleULA|operation [2] $ (((\bloco20|bancoRegLeitura|Mux33~3_combout  & !\bloco20|muxpreULA|saida[4]~30_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux33~3_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux1~1_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|muxpreULA|saida[4]~30_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|loopULA[30].bloco|soma|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|loopULA[30].bloco|soma|S~0 .lut_mask = 16'h3C96;
defparam \bloco20|blocoula|loopULA[30].bloco|soma|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~12 (
// Equation(s):
// \bloco20|blocoula|WideOr0~12_combout  = (\bloco20|blocoula|loopULA[27].bloco|soma|S~combout ) # (\bloco20|blocoula|loopULA[28].bloco|soma|S~0_combout  $ (\bloco20|blocoula|loopULA[27].bloco|soma|Ts~0_combout ))

	.dataa(\bloco20|blocoula|loopULA[28].bloco|soma|S~0_combout ),
	.datab(\bloco20|blocoula|loopULA[27].bloco|soma|Ts~0_combout ),
	.datac(vcc),
	.datad(\bloco20|blocoula|loopULA[27].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~12_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~12 .lut_mask = 16'hFF66;
defparam \bloco20|blocoula|WideOr0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~13 (
// Equation(s):
// \bloco20|blocoula|WideOr0~13_combout  = (\bloco20|blocoula|WideOr0~12_combout ) # ((\bloco20|blocoula|loopULA[29].bloco|soma|S~combout ) # (\bloco20|blocoula|loopULA[29].bloco|soma|Ts~0_combout  $ (\bloco20|blocoula|loopULA[30].bloco|soma|S~0_combout )))

	.dataa(\bloco20|blocoula|loopULA[29].bloco|soma|Ts~0_combout ),
	.datab(\bloco20|blocoula|loopULA[30].bloco|soma|S~0_combout ),
	.datac(\bloco20|blocoula|WideOr0~12_combout ),
	.datad(\bloco20|blocoula|loopULA[29].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~13_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~13 .lut_mask = 16'hFFF6;
defparam \bloco20|blocoula|WideOr0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N22
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~15 (
// Equation(s):
// \bloco20|blocoula|WideOr0~15_combout  = (\bloco20|bancoRegLeitura|Mux1~1_combout ) # (\bloco20|controleULA|operation [2] $ (((\bloco20|bancoRegLeitura|Mux33~3_combout  & !\bloco20|muxpreULA|saida[4]~30_combout ))))

	.dataa(\bloco20|bancoRegLeitura|Mux33~3_combout ),
	.datab(\bloco20|bancoRegLeitura|Mux1~1_combout ),
	.datac(\bloco20|controleULA|operation [2]),
	.datad(\bloco20|muxpreULA|saida[4]~30_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~15_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~15 .lut_mask = 16'hFCDE;
defparam \bloco20|blocoula|WideOr0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N28
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~16 (
// Equation(s):
// \bloco20|blocoula|WideOr0~16_combout  = \bloco20|blocoula|bloco31|soma|S~0_combout  $ (\bloco20|blocoula|WideOr0~15_combout  $ (((\bloco20|blocoula|loopULA[30].bloco|soma|S~0_combout  & !\bloco20|blocoula|loopULA[29].bloco|soma|Ts~0_combout ))))

	.dataa(\bloco20|blocoula|bloco31|soma|S~0_combout ),
	.datab(\bloco20|blocoula|WideOr0~15_combout ),
	.datac(\bloco20|blocoula|loopULA[30].bloco|soma|S~0_combout ),
	.datad(\bloco20|blocoula|loopULA[29].bloco|soma|Ts~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~16_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~16 .lut_mask = 16'h6696;
defparam \bloco20|blocoula|WideOr0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~17 (
// Equation(s):
// \bloco20|blocoula|WideOr0~17_combout  = (\bloco20|blocoula|bloco0|soma|S~0_combout ) # ((\bloco20|blocoula|loopULA[1].bloco|soma|S~combout ) # ((\bloco20|blocoula|loopULA[2].bloco|soma|S~0_combout ) # (\bloco20|blocoula|WideOr0~16_combout )))

	.dataa(\bloco20|blocoula|bloco0|soma|S~0_combout ),
	.datab(\bloco20|blocoula|loopULA[1].bloco|soma|S~combout ),
	.datac(\bloco20|blocoula|loopULA[2].bloco|soma|S~0_combout ),
	.datad(\bloco20|blocoula|WideOr0~16_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~17_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~17 .lut_mask = 16'hFFFE;
defparam \bloco20|blocoula|WideOr0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneii_lcell_comb \bloco20|blocoula|WideOr0~14 (
// Equation(s):
// \bloco20|blocoula|WideOr0~14_combout  = (\bloco20|blocoula|WideOr0~8_combout ) # ((\bloco20|blocoula|WideOr0~11_combout ) # ((\bloco20|blocoula|WideOr0~13_combout ) # (\bloco20|blocoula|WideOr0~17_combout )))

	.dataa(\bloco20|blocoula|WideOr0~8_combout ),
	.datab(\bloco20|blocoula|WideOr0~11_combout ),
	.datac(\bloco20|blocoula|WideOr0~13_combout ),
	.datad(\bloco20|blocoula|WideOr0~17_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoula|WideOr0~14_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoula|WideOr0~14 .lut_mask = 16'hFFFE;
defparam \bloco20|blocoula|WideOr0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneii_lcell_comb \bloco20|finalAddress|saida[0]~8 (
// Equation(s):
// \bloco20|finalAddress|saida[0]~8_combout  = (!\bloco20|unidadeControle|jump~combout  & (((\bloco20|unidadeControle|Branch~combout  & !\bloco20|blocoula|WideOr0~14_combout )) # (!\bloco20|alteracaoPC|pcout [0])))

	.dataa(\bloco20|unidadeControle|Branch~combout ),
	.datab(\bloco20|unidadeControle|jump~combout ),
	.datac(\bloco20|alteracaoPC|pcout [0]),
	.datad(\bloco20|blocoula|WideOr0~14_combout ),
	.cin(gnd),
	.combout(\bloco20|finalAddress|saida[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|finalAddress|saida[0]~8 .lut_mask = 16'h0323;
defparam \bloco20|finalAddress|saida[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N21
cycloneii_lcell_ff \bloco20|alteracaoPC|pcout[0] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|finalAddress|saida[0]~8_combout ),
	.sdata(gnd),
	.aclr(\SW~combout [16]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|alteracaoPC|pcout [0]));

// Location: LCCOMB_X17_Y11_N24
cycloneii_lcell_comb \bloco20|unidadeControle|Branch (
// Equation(s):
// \bloco20|unidadeControle|Branch~combout  = (!\bloco20|alteracaoPC|pcout [2] & (!\bloco20|alteracaoPC|pcout [1] & (\bloco20|alteracaoPC|pcout [0] & \bloco20|bancoRegLeitura|Mux63~0_combout )))

	.dataa(\bloco20|alteracaoPC|pcout [2]),
	.datab(\bloco20|alteracaoPC|pcout [1]),
	.datac(\bloco20|alteracaoPC|pcout [0]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|unidadeControle|Branch~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|unidadeControle|Branch .lut_mask = 16'h1000;
defparam \bloco20|unidadeControle|Branch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneii_lcell_comb \bloco20|selZeroBranch (
// Equation(s):
// \bloco20|selZeroBranch~combout  = (\bloco20|unidadeControle|Branch~combout  & !\bloco20|blocoula|WideOr0~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|unidadeControle|Branch~combout ),
	.datad(\bloco20|blocoula|WideOr0~14_combout ),
	.cin(gnd),
	.combout(\bloco20|selZeroBranch~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|selZeroBranch .lut_mask = 16'h00F0;
defparam \bloco20|selZeroBranch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneii_lcell_comb \bloco20|finalAddress|saida[2]~3 (
// Equation(s):
// \bloco20|finalAddress|saida[2]~3_combout  = (\bloco20|finalAddress|saida[2]~2_combout  & ((\bloco20|selZeroBranch~combout  & (!\bloco20|calculoBranchAddress|somador[2].instancia|S~combout )) # (!\bloco20|selZeroBranch~combout  & 
// ((!\bloco20|incrementaPC|somador[2].instancia|S~combout )))))

	.dataa(\bloco20|calculoBranchAddress|somador[2].instancia|S~combout ),
	.datab(\bloco20|incrementaPC|somador[2].instancia|S~combout ),
	.datac(\bloco20|finalAddress|saida[2]~2_combout ),
	.datad(\bloco20|selZeroBranch~combout ),
	.cin(gnd),
	.combout(\bloco20|finalAddress|saida[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|finalAddress|saida[2]~3 .lut_mask = 16'h5030;
defparam \bloco20|finalAddress|saida[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y11_N23
cycloneii_lcell_ff \bloco20|alteracaoPC|pcout[2] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|finalAddress|saida[2]~3_combout ),
	.sdata(gnd),
	.aclr(\SW~combout [16]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|alteracaoPC|pcout [2]));

// Location: LCCOMB_X21_Y11_N4
cycloneii_lcell_comb \bloco20|calculoBranchAddress|somador[2].instancia|Ts~0 (
// Equation(s):
// \bloco20|calculoBranchAddress|somador[2].instancia|Ts~0_combout  = (\bloco20|alteracaoPC|pcout [0] & (\bloco20|alteracaoPC|pcout [2] & (!\bloco20|alteracaoPC|pcout [1] & \bloco20|bancoRegLeitura|Mux63~0_combout )))

	.dataa(\bloco20|alteracaoPC|pcout [0]),
	.datab(\bloco20|alteracaoPC|pcout [2]),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|calculoBranchAddress|somador[2].instancia|Ts~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|calculoBranchAddress|somador[2].instancia|Ts~0 .lut_mask = 16'h0800;
defparam \bloco20|calculoBranchAddress|somador[2].instancia|Ts~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneii_lcell_comb \bloco20|finalAddress|saida[3]~7 (
// Equation(s):
// \bloco20|finalAddress|saida[3]~7_combout  = (\bloco20|finalAddress|saida[2]~2_combout  & (\bloco20|incrementaPC|somador[3].instancia|S~combout  $ (((\bloco20|calculoBranchAddress|somador[2].instancia|Ts~0_combout  & \bloco20|selZeroBranch~combout )))))

	.dataa(\bloco20|incrementaPC|somador[3].instancia|S~combout ),
	.datab(\bloco20|calculoBranchAddress|somador[2].instancia|Ts~0_combout ),
	.datac(\bloco20|finalAddress|saida[2]~2_combout ),
	.datad(\bloco20|selZeroBranch~combout ),
	.cin(gnd),
	.combout(\bloco20|finalAddress|saida[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|finalAddress|saida[3]~7 .lut_mask = 16'h60A0;
defparam \bloco20|finalAddress|saida[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y11_N21
cycloneii_lcell_ff \bloco20|alteracaoPC|pcout[3] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|finalAddress|saida[3]~7_combout ),
	.sdata(gnd),
	.aclr(\SW~combout [16]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|alteracaoPC|pcout [3]));

// Location: LCCOMB_X17_Y11_N10
cycloneii_lcell_comb \bloco20|bancoRegLeitura|Mux63~0 (
// Equation(s):
// \bloco20|bancoRegLeitura|Mux63~0_combout  = (!\bloco20|alteracaoPC|pcout [3] & !\bloco20|alteracaoPC|pcout [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|alteracaoPC|pcout [3]),
	.datad(\bloco20|alteracaoPC|pcout [4]),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|Mux63~0 .lut_mask = 16'h000F;
defparam \bloco20|bancoRegLeitura|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneii_lcell_comb \bloco20|finalAddress|saida[1]~0 (
// Equation(s):
// \bloco20|finalAddress|saida[1]~0_combout  = (\bloco20|alteracaoPC|pcout [1] & ((\bloco20|alteracaoPC|pcout [2]) # ((\bloco20|unidadeControle|Branch~combout  & !\bloco20|blocoula|WideOr0~14_combout )))) # (!\bloco20|alteracaoPC|pcout [1] & 
// (\bloco20|unidadeControle|Branch~combout  & (\bloco20|alteracaoPC|pcout [2] & !\bloco20|blocoula|WideOr0~14_combout )))

	.dataa(\bloco20|unidadeControle|Branch~combout ),
	.datab(\bloco20|alteracaoPC|pcout [1]),
	.datac(\bloco20|alteracaoPC|pcout [2]),
	.datad(\bloco20|blocoula|WideOr0~14_combout ),
	.cin(gnd),
	.combout(\bloco20|finalAddress|saida[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|finalAddress|saida[1]~0 .lut_mask = 16'hC0E8;
defparam \bloco20|finalAddress|saida[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneii_lcell_comb \bloco20|finalAddress|saida[1]~1 (
// Equation(s):
// \bloco20|finalAddress|saida[1]~1_combout  = (\bloco20|bancoRegLeitura|Mux63~0_combout  & (!\bloco20|finalAddress|saida[1]~0_combout  & (\bloco20|alteracaoPC|pcout [0] $ (\bloco20|alteracaoPC|pcout [1])))) # (!\bloco20|bancoRegLeitura|Mux63~0_combout  & 
// (\bloco20|alteracaoPC|pcout [0] $ ((\bloco20|alteracaoPC|pcout [1]))))

	.dataa(\bloco20|alteracaoPC|pcout [0]),
	.datab(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|finalAddress|saida[1]~0_combout ),
	.cin(gnd),
	.combout(\bloco20|finalAddress|saida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|finalAddress|saida[1]~1 .lut_mask = 16'h125A;
defparam \bloco20|finalAddress|saida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y11_N17
cycloneii_lcell_ff \bloco20|alteracaoPC|pcout[1] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|finalAddress|saida[1]~1_combout ),
	.sdata(gnd),
	.aclr(\SW~combout [16]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|alteracaoPC|pcout [1]));

// Location: LCCOMB_X17_Y9_N26
cycloneii_lcell_comb \bloco20|unidadeControle|MemparaReg (
// Equation(s):
// \bloco20|unidadeControle|MemparaReg~combout  = (\bloco20|bancoRegLeitura|Mux63~0_combout  & (!\bloco20|alteracaoPC|pcout [1] & (\bloco20|alteracaoPC|pcout [2] & !\bloco20|alteracaoPC|pcout [0])))

	.dataa(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.datab(\bloco20|alteracaoPC|pcout [1]),
	.datac(\bloco20|alteracaoPC|pcout [2]),
	.datad(\bloco20|alteracaoPC|pcout [0]),
	.cin(gnd),
	.combout(\bloco20|unidadeControle|MemparaReg~combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|unidadeControle|MemparaReg .lut_mask = 16'h0020;
defparam \bloco20|unidadeControle|MemparaReg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores~7 (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores~7_combout  = (\bloco20|bancoRegLeitura|inicializa~regout  & ((\bloco20|unidadeControle|MemparaReg~combout  & (\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a5 )) # 
// (!\bloco20|unidadeControle|MemparaReg~combout  & ((\bloco20|blocoula|loopULA[5].bloco|soma|S~combout )))))

	.dataa(\bloco20|bancoMemoria|memory_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\bloco20|unidadeControle|MemparaReg~combout ),
	.datac(\bloco20|bancoRegLeitura|inicializa~regout ),
	.datad(\bloco20|blocoula|loopULA[5].bloco|soma|S~combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores~7_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores~7 .lut_mask = 16'hB080;
defparam \bloco20|bancoRegLeitura|registradores~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y12_N7
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][5] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][5]~regout ));

// Location: LCFF_X18_Y10_N17
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[8][3] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bloco20|bancoRegLeitura|registradores[8][5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[8][3]~regout ));

// Location: LCCOMB_X20_Y10_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \bloco20|bancoRegLeitura|registradores[8][3]~regout  $ (VCC)
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\bloco20|bancoRegLeitura|registradores[8][3]~regout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[8][3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\bloco20|bancoRegLeitura|registradores[8][4]~regout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # 
// (!\bloco20|bancoRegLeitura|registradores[8][4]~regout  & (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\bloco20|bancoRegLeitura|registradores[8][4]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hA505;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\bloco20|bancoRegLeitura|registradores[8][5]~regout  & ((GND) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # 
// (!\bloco20|bancoRegLeitura|registradores[8][5]~regout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\bloco20|bancoRegLeitura|registradores[8][5]~regout ) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[8][5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h3CCF;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\bloco20|bancoRegLeitura|registradores[8][6]~regout  & (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\bloco20|bancoRegLeitura|registradores[8][6]~regout  
// & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\bloco20|bancoRegLeitura|registradores[8][6]~regout ))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h5A5F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\bloco20|bancoRegLeitura|registradores[8][7]~regout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # 
// (!\bloco20|bancoRegLeitura|registradores[8][7]~regout  & (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\bloco20|bancoRegLeitura|registradores[8][7]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][7]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hA50A;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[54]~33 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[54]~33_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[54]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~33 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~35 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~35_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~35 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[52]~36 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~36_combout  = (\bloco20|bancoRegLeitura|registradores[8][5]~regout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[8][5]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~36 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~39 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~39_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~39 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~41 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~41_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~41 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~42 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~42_combout  = (\bloco20|bancoRegLeitura|registradores[8][2]~regout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[8][2]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~42 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[49]~43_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~42_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[49]~43_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~42_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[49]~43_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[50]~40_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[50]~41_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[50]~40_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[50]~41_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[50]~40_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[50]~41_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[50]~40_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[51]~38_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[51]~39_combout ))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[51]~38_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[51]~39_combout ) # (GND))))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[51]~38_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[51]~39_combout ) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[51]~38_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[51]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & (((\Mod0|auto_generated|divider|divider|StageOut[53]~34_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[53]~35_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((((\Mod0|auto_generated|divider|divider|StageOut[53]~34_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[53]~35_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((\Mod0|auto_generated|divider|divider|StageOut[53]~34_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[53]~35_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[53]~34_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[54]~32_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[54]~33_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[54]~32_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[54]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~46 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~46_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~46 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[61]~57 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[61]~57_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][5]~regout ))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[8][5]~regout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[61]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~57 .lut_mask = 16'hE040;
defparam \Mod0|auto_generated|divider|divider|StageOut[61]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[60]~58 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[60]~58_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][4]~regout )) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[8][4]~regout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[60]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~58 .lut_mask = 16'hAC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[60]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[61]~47_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[61]~57_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[61]~47_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[61]~57_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[61]~47_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[61]~57_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[61]~47_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[61]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~53 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~53_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[61]~57_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[61]~57_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~53 .lut_mask = 16'hCC08;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[62]~56 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[62]~56_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[8][6]~regout ))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[8][6]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[62]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~56 .lut_mask = 16'hE400;
defparam \Mod0|auto_generated|divider|divider|StageOut[62]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~52 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~52_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[62]~56_combout ) # 
// ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[62]~56_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~52 .lut_mask = 16'hA2A0;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~54 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~54_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[60]~58_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[60]~58_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~54 .lut_mask = 16'h88A8;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[59]~49 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[59]~49_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[59]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~49 .lut_mask = 16'h5050;
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout  = (\Mod0|auto_generated|divider|divider|StageOut[59]~59_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[59]~49_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[59]~59_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[59]~49_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8 .lut_mask = 16'hFFAA;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[15]~39 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[15]~39_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout  & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~39 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[15]~55_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[15]~39_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[15]~55_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[15]~39_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[15]~55_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[15]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[18]~52_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[18]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[23]~56 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[23]~56_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[17]~53_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[17]~53_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[23]~56 .lut_mask = 16'hD0C0;
defparam \Mod1|auto_generated|divider|divider|StageOut[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[22]~41 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[22]~41_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~41 .lut_mask = 16'h00AA;
defparam \Mod1|auto_generated|divider|divider|StageOut[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[59]~59 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[59]~59_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][3]~regout )) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][3]~regout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[59]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~59 .lut_mask = 16'hD800;
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[15]~55 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[15]~55_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~59_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[59]~59_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[15]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~55 .lut_mask = 16'h88A8;
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~58 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~58_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[15]~55_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[15]~55_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~58 .lut_mask = 16'hDC00;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~62 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~62_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][2]~regout )) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout )))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[8][2]~regout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~62 .lut_mask = 16'h8A80;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[21]~42_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~58_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[21]~42_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[21]~58_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[21]~42_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[21]~58_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[21]~42_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[21]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[22]~57_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[22]~41_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[22]~57_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[22]~41_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[22]~57_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[22]~41_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[22]~57_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[22]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[23]~40_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[23]~56_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[23]~40_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[23]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[58]~51 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~51_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~51 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[58]~50 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~50_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \bloco20|bancoRegLeitura|registradores[8][2]~regout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores[8][2]~regout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~50 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout  = (\Mod0|auto_generated|divider|divider|StageOut[58]~51_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[58]~50_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[58]~51_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[58]~50_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10 .lut_mask = 16'hFFF0;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~61 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~61_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[20]~62_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[20]~62_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~61 .lut_mask = 16'hC4C0;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[28]~44 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[28]~44_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~44 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~60 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~60_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[21]~58_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[21]~58_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~60 .lut_mask = 16'hCC40;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~54 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~54_combout  = (\bloco20|bancoRegLeitura|registradores[8][1]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[8][1]~regout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~54 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~53 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~53_combout  = (\bloco20|bancoRegLeitura|registradores[8][1]~regout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[8][1]~regout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~53 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  = (\Mod0|auto_generated|divider|divider|StageOut[48]~54_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[48]~53_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[48]~54_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[48]~53_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~63 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~63_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\bloco20|bancoRegLeitura|registradores[8][1]~regout )) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[8][1]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~63 .lut_mask = 16'hC480;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~61_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~3  & (!\Mod1|auto_generated|divider|divider|StageOut[26]~46_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[26]~61_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[26]~46_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[26]~61_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[26]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[28]~59_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[28]~44_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[28]~59_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~50 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~50_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[26]~61_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[26]~61_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~50 .lut_mask = 16'hEFE0;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[56]~45 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[56]~45_combout  = (\bloco20|bancoRegLeitura|registradores[8][0]~regout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[8][0]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[56]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~45 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[56]~44 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[56]~44_combout  = (\bloco20|bancoRegLeitura|registradores[8][0]~regout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[8][0]~regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[56]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~44 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[56]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[56]~45_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[56]~44_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[56]~45_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[56]~44_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'hFFF0;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[30]~48 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[30]~48_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (\bloco20|bancoRegLeitura|registradores[8][0]~regout )) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout )))

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[8][0]~regout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~48 .lut_mask = 16'hF3C0;
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~45 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~45_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~45 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[33]~51 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~51_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[27]~60_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[27]~45_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[27]~60_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~51 .lut_mask = 16'hFACA;
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[57]~55 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~55_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~55 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[57]~52 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~52_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \bloco20|bancoRegLeitura|registradores[8][1]~regout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores[8][1]~regout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~52 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout  = (\Mod0|auto_generated|divider|divider|StageOut[57]~55_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[57]~52_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[57]~55_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[57]~52_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~10 .lut_mask = 16'hFFF0;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~47 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~47_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~47 .lut_mask = 16'h3300;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~49 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~49_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[25]~63_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~47_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[25]~63_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[25]~47_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~49 .lut_mask = 16'hFACA;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneii_lcell_comb \bloco12|WideOr6~0 (
// Equation(s):
// \bloco12|WideOr6~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout ) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout  $ 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco12|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco12|WideOr6~0 .lut_mask = 16'h075A;
defparam \bloco12|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneii_lcell_comb \bloco12|WideOr5~0 (
// Equation(s):
// \bloco12|WideOr5~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[31]~49_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout  & !\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco12|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco12|WideOr5~0 .lut_mask = 16'hFDA4;
defparam \bloco12|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneii_lcell_comb \bloco12|WideOr4~0 (
// Equation(s):
// \bloco12|WideOr4~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout  & (\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco12|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco12|WideOr4~0 .lut_mask = 16'hFCEE;
defparam \bloco12|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneii_lcell_comb \bloco12|WideOr3~0 (
// Equation(s):
// \bloco12|WideOr3~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[30]~48_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout  & (\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout  $ 
// (((\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout  & !\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout )))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco12|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco12|WideOr3~0 .lut_mask = 16'hF8A6;
defparam \bloco12|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneii_lcell_comb \bloco12|WideOr2~0 (
// Equation(s):
// \bloco12|WideOr2~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ) # (!\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco12|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco12|WideOr2~0 .lut_mask = 16'hF1A0;
defparam \bloco12|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneii_lcell_comb \bloco12|WideOr1~0 (
// Equation(s):
// \bloco12|WideOr1~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout  $ 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[31]~49_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco12|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco12|WideOr1~0 .lut_mask = 16'hF2A8;
defparam \bloco12|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneii_lcell_comb \bloco12|WideOr0~0 (
// Equation(s):
// \bloco12|WideOr0~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout  $ (((\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout  & !\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout )))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco12|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco12|WideOr0~0 .lut_mask = 16'hF0A6;
defparam \bloco12|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y12_N17
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][6] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][6]~regout ));

// Location: LCCOMB_X24_Y11_N0
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \bloco20|bancoRegLeitura|registradores[10][3]~regout  $ (VCC)
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\bloco20|bancoRegLeitura|registradores[10][3]~regout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[10][3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\bloco20|bancoRegLeitura|registradores[10][5]~regout  & ((GND) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # 
// (!\bloco20|bancoRegLeitura|registradores[10][5]~regout  & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\bloco20|bancoRegLeitura|registradores[10][5]~regout ) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[10][5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h3CCF;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\bloco20|bancoRegLeitura|registradores[10][7]~regout  & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # 
// (!\bloco20|bancoRegLeitura|registradores[10][7]~regout  & (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\bloco20|bancoRegLeitura|registradores[10][7]~regout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(\bloco20|bancoRegLeitura|registradores[10][7]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hA50A;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[53]~34 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[53]~34_combout  = (\bloco20|bancoRegLeitura|registradores[10][6]~regout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[10][6]~regout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[53]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[53]~34 .lut_mask = 16'hF000;
defparam \Mod4|auto_generated|divider|divider|StageOut[53]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[52]~36 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[52]~36_combout  = (\bloco20|bancoRegLeitura|registradores[10][5]~regout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\bloco20|bancoRegLeitura|registradores[10][5]~regout ),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[52]~36 .lut_mask = 16'hA0A0;
defparam \Mod4|auto_generated|divider|divider|StageOut[52]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[51]~38 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[51]~38_combout  = (\bloco20|bancoRegLeitura|registradores[10][4]~regout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[10][4]~regout ),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[51]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[51]~38 .lut_mask = 16'hCC00;
defparam \Mod4|auto_generated|divider|divider|StageOut[51]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[50]~41 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[50]~41_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[50]~41 .lut_mask = 16'h0C0C;
defparam \Mod4|auto_generated|divider|divider|StageOut[50]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[49]~42 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[49]~42_combout  = (\bloco20|bancoRegLeitura|registradores[10][2]~regout  & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\bloco20|bancoRegLeitura|registradores[10][2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[49]~42 .lut_mask = 16'hAA00;
defparam \Mod4|auto_generated|divider|divider|StageOut[49]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = (((\Mod4|auto_generated|divider|divider|StageOut[49]~43_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[49]~42_combout )))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY((\Mod4|auto_generated|divider|divider|StageOut[49]~43_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[49]~42_combout ))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[49]~43_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((((\Mod4|auto_generated|divider|divider|StageOut[51]~39_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[51]~38_combout ))))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((\Mod4|auto_generated|divider|divider|StageOut[51]~39_combout ) # 
// ((\Mod4|auto_generated|divider|divider|StageOut[51]~38_combout ) # (GND))))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((\Mod4|auto_generated|divider|divider|StageOut[51]~39_combout ) # ((\Mod4|auto_generated|divider|divider|StageOut[51]~38_combout ) # 
// (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3 )))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[51]~39_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[51]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\Mod4|auto_generated|divider|divider|StageOut[52]~37_combout  & (((!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )))) # 
// (!\Mod4|auto_generated|divider|divider|StageOut[52]~37_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[52]~36_combout  & (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # 
// (!\Mod4|auto_generated|divider|divider|StageOut[52]~36_combout  & ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (GND)))))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY(((!\Mod4|auto_generated|divider|divider|StageOut[52]~37_combout  & !\Mod4|auto_generated|divider|divider|StageOut[52]~36_combout )) # 
// (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[52]~37_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & (((\Mod4|auto_generated|divider|divider|StageOut[53]~35_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[53]~34_combout )))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((((\Mod4|auto_generated|divider|divider|StageOut[53]~35_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[53]~34_combout )))))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9  = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((\Mod4|auto_generated|divider|divider|StageOut[53]~35_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[53]~34_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[53]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[54]~33 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[54]~33_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[54]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[54]~33 .lut_mask = 16'h0C0C;
defparam \Mod4|auto_generated|divider|divider|StageOut[54]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[54]~32_combout  & (!\Mod4|auto_generated|divider|divider|StageOut[54]~33_combout  & 
// !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9 )))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[54]~32_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[54]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ),
	.combout(),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[62]~46 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[62]~46_combout  = (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[62]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[62]~46 .lut_mask = 16'h0F00;
defparam \Mod4|auto_generated|divider|divider|StageOut[62]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[61]~57 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[61]~57_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// (\bloco20|bancoRegLeitura|registradores[10][5]~regout )) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[10][5]~regout ),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[61]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[61]~57 .lut_mask = 16'h8C80;
defparam \Mod4|auto_generated|divider|divider|StageOut[61]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[60]~58 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[60]~58_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[10][4]~regout ))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[10][4]~regout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[60]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[60]~58 .lut_mask = 16'hC0A0;
defparam \Mod4|auto_generated|divider|divider|StageOut[60]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = (((\Mod4|auto_generated|divider|divider|StageOut[60]~48_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[60]~58_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY((\Mod4|auto_generated|divider|divider|StageOut[60]~48_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[60]~58_combout ))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[60]~48_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[60]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & (((\Mod4|auto_generated|divider|divider|StageOut[61]~47_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[61]~57_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & (!\Mod4|auto_generated|divider|divider|StageOut[61]~47_combout  & 
// (!\Mod4|auto_generated|divider|divider|StageOut[61]~57_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[61]~47_combout  & (!\Mod4|auto_generated|divider|divider|StageOut[61]~57_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 )))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[61]~47_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[61]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[18]~52 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[18]~52_combout  = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[62]~56_combout ) # 
// ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[62]~56_combout ),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[18]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[18]~52 .lut_mask = 16'hAE00;
defparam \Mod5|auto_generated|divider|divider|StageOut[18]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[17]~53 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[17]~53_combout  = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[61]~57_combout ) # 
// ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[61]~57_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[17]~53 .lut_mask = 16'hAA08;
defparam \Mod5|auto_generated|divider|divider|StageOut[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[16]~38 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[16]~38_combout  = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[16]~38 .lut_mask = 16'h00F0;
defparam \Mod5|auto_generated|divider|divider|StageOut[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[59]~49 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[59]~49_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[59]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[59]~49 .lut_mask = 16'h0A0A;
defparam \Mod4|auto_generated|divider|divider|StageOut[59]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[59]~59 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[59]~59_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// (\bloco20|bancoRegLeitura|registradores[10][3]~regout )) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout )))))

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[10][3]~regout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[59]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[59]~59 .lut_mask = 16'h8A80;
defparam \Mod4|auto_generated|divider|divider|StageOut[59]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_3_result_int[0]~8 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout  = (\Mod4|auto_generated|divider|divider|StageOut[59]~49_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[59]~59_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|StageOut[59]~49_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[59]~59_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[0]~8 .lut_mask = 16'hFFF0;
defparam \Mod5|auto_generated|divider|divider|add_sub_3_result_int[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[15]~39 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[15]~39_combout  = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout  & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ),
	.datac(vcc),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[15]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[15]~39 .lut_mask = 16'h00CC;
defparam \Mod5|auto_generated|divider|divider|StageOut[15]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod5|auto_generated|divider|divider|StageOut[15]~55_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[15]~39_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod5|auto_generated|divider|divider|StageOut[15]~55_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[15]~39_combout ))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[15]~55_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[15]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[18]~52_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[18]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[16]~54 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[16]~54_combout  = (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[60]~58_combout ) # 
// ((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[60]~58_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[16]~54 .lut_mask = 16'hAA08;
defparam \Mod5|auto_generated|divider|divider|StageOut[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[22]~57 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[22]~57_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[16]~54_combout ) # 
// ((!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Mod5|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[22]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[22]~57 .lut_mask = 16'hCC40;
defparam \Mod5|auto_generated|divider|divider|StageOut[22]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[21]~42 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[21]~42_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[21]~42 .lut_mask = 16'h0C0C;
defparam \Mod5|auto_generated|divider|divider|StageOut[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[58]~50 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[58]~50_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \bloco20|bancoRegLeitura|registradores[10][2]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\bloco20|bancoRegLeitura|registradores[10][2]~regout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[58]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[58]~50 .lut_mask = 16'hF000;
defparam \Mod4|auto_generated|divider|divider|StageOut[58]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[58]~51 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[58]~51_combout  = (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[58]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[58]~51 .lut_mask = 16'h0F00;
defparam \Mod4|auto_generated|divider|divider|StageOut[58]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_4_result_int[0]~10 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout  = (\Mod4|auto_generated|divider|divider|StageOut[58]~50_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[58]~51_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|StageOut[58]~50_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[58]~51_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[0]~10 .lut_mask = 16'hFFF0;
defparam \Mod5|auto_generated|divider|divider|add_sub_4_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[20]~43 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[20]~43_combout  = (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[20]~43 .lut_mask = 16'h0F00;
defparam \Mod5|auto_generated|divider|divider|StageOut[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod5|auto_generated|divider|divider|StageOut[21]~58_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[21]~42_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod5|auto_generated|divider|divider|StageOut[21]~58_combout  & 
// (!\Mod5|auto_generated|divider|divider|StageOut[21]~42_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[21]~58_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[21]~42_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[21]~58_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[21]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod5|auto_generated|divider|divider|StageOut[22]~41_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[22]~57_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod5|auto_generated|divider|divider|StageOut[22]~41_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[22]~57_combout )))))
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod5|auto_generated|divider|divider|StageOut[22]~41_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[22]~57_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[22]~41_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[22]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[23]~56 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[23]~56_combout  = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[17]~53_combout ) # 
// ((!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod5|auto_generated|divider|divider|StageOut[17]~53_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[23]~56 .lut_mask = 16'hC4C0;
defparam \Mod5|auto_generated|divider|divider|StageOut[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[23]~40_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[23]~56_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[23]~40_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[23]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[28]~44 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[28]~44_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[28]~44 .lut_mask = 16'h00F0;
defparam \Mod5|auto_generated|divider|divider|StageOut[28]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[27]~45 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[27]~45_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[27]~45 .lut_mask = 16'h00F0;
defparam \Mod5|auto_generated|divider|divider|StageOut[27]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[26]~61 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[26]~61_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[20]~62_combout ) # 
// ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout  & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[20]~62_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[26]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[26]~61 .lut_mask = 16'hAE00;
defparam \Mod5|auto_generated|divider|divider|StageOut[26]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[57]~52 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[57]~52_combout  = (\bloco20|bancoRegLeitura|registradores[10][1]~regout  & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[10][1]~regout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[57]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[57]~52 .lut_mask = 16'hF000;
defparam \Mod4|auto_generated|divider|divider|StageOut[57]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_5_result_int[0]~10 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout  = (\Mod4|auto_generated|divider|divider|StageOut[57]~55_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[57]~52_combout )

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[57]~55_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[57]~52_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[0]~10 .lut_mask = 16'hFFAA;
defparam \Mod5|auto_generated|divider|divider|add_sub_5_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[25]~47 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[25]~47_combout  = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout  & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[25]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[25]~47 .lut_mask = 16'h00F0;
defparam \Mod5|auto_generated|divider|divider|StageOut[25]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (((\Mod5|auto_generated|divider|divider|StageOut[25]~63_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[25]~47_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\Mod5|auto_generated|divider|divider|StageOut[25]~63_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[25]~47_combout ))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[25]~63_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[25]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h11EE;
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~3  & (((\Mod5|auto_generated|divider|divider|StageOut[26]~46_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[26]~61_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~3  & (!\Mod5|auto_generated|divider|divider|StageOut[26]~46_combout  & 
// (!\Mod5|auto_generated|divider|divider|StageOut[26]~61_combout )))
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[26]~46_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[26]~61_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[26]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'hE101;
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~6 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout  = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & (((\Mod5|auto_generated|divider|divider|StageOut[27]~60_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[27]~45_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & ((((\Mod5|auto_generated|divider|divider|StageOut[27]~60_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[27]~45_combout )))))
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~7  = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~5  & ((\Mod5|auto_generated|divider|divider|StageOut[27]~60_combout ) # 
// (\Mod5|auto_generated|divider|divider|StageOut[27]~45_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[27]~60_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .lut_mask = 16'hE10E;
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~9 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout  = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[28]~59_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[28]~44_combout  & 
// !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[28]~59_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(),
	.cout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout ));
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~9 .lut_mask = 16'h0001;
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout ),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'hF0F0;
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
cycloneii_lcell_comb \bloco20|bancoRegLeitura|registradores[10][0]~feeder (
// Equation(s):
// \bloco20|bancoRegLeitura|registradores[10][0]~feeder_combout  = \bloco20|bancoRegLeitura|registradores~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores~2_combout ),
	.cin(gnd),
	.combout(\bloco20|bancoRegLeitura|registradores[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|bancoRegLeitura|registradores[10][0]~feeder .lut_mask = 16'hFF00;
defparam \bloco20|bancoRegLeitura|registradores[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N21
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[10][0] (
	.clk(\SW~combout [17]),
	.datain(\bloco20|bancoRegLeitura|registradores[10][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bloco20|bancoRegLeitura|inicializa~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[10][0]~regout ));

// Location: LCCOMB_X25_Y11_N2
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[56]~44 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[56]~44_combout  = (\bloco20|bancoRegLeitura|registradores[10][0]~regout  & \Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[10][0]~regout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[56]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[56]~44 .lut_mask = 16'hF000;
defparam \Mod4|auto_generated|divider|divider|StageOut[56]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\Mod4|auto_generated|divider|divider|StageOut[56]~45_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[56]~44_combout )

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[56]~45_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[56]~44_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'hFFAA;
defparam \Mod5|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[30]~48 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[30]~48_combout  = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (\bloco20|bancoRegLeitura|registradores[10][0]~regout )) # 
// (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & ((\Mod5|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout )))

	.dataa(vcc),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[10][0]~regout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[30]~48 .lut_mask = 16'hF3C0;
defparam \Mod5|auto_generated|divider|divider|StageOut[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[32]~50 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[32]~50_combout  = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[26]~46_combout ) # 
// ((\Mod5|auto_generated|divider|divider|StageOut[26]~61_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (((\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[26]~61_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datad(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[32]~50 .lut_mask = 16'hEFE0;
defparam \Mod5|auto_generated|divider|divider|StageOut[32]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[33]~51 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[33]~51_combout  = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[27]~60_combout ) # 
// ((\Mod5|auto_generated|divider|divider|StageOut[27]~45_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (((\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[27]~60_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datad(\Mod5|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[33]~51 .lut_mask = 16'hFCAC;
defparam \Mod5|auto_generated|divider|divider|StageOut[33]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneii_lcell_comb \Mod5|auto_generated|divider|divider|StageOut[31]~49 (
// Equation(s):
// \Mod5|auto_generated|divider|divider|StageOut[31]~49_combout  = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[25]~63_combout ) # 
// ((\Mod5|auto_generated|divider|divider|StageOut[25]~47_combout )))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (((\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[25]~63_combout ),
	.datab(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.datac(\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datad(\Mod5|auto_generated|divider|divider|StageOut[25]~47_combout ),
	.cin(gnd),
	.combout(\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod5|auto_generated|divider|divider|StageOut[31]~49 .lut_mask = 16'hFCAC;
defparam \Mod5|auto_generated|divider|divider|StageOut[31]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneii_lcell_comb \bloco100|WideOr6~0 (
// Equation(s):
// \bloco100|WideOr6~0_combout  = (\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout  & (!\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout  & ((!\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout ) # 
// (!\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout )))) # (!\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout  $ 
// (\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datac(\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco100|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco100|WideOr6~0 .lut_mask = 16'h073C;
defparam \bloco100|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneii_lcell_comb \bloco100|WideOr5~0 (
// Equation(s):
// \bloco100|WideOr5~0_combout  = (\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout  $ 
// (!\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout )))) # (!\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout  & 
// (\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout )) # (!\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout )))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datac(\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco100|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco100|WideOr5~0 .lut_mask = 16'hFBC2;
defparam \bloco100|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneii_lcell_comb \bloco100|WideOr4~0 (
// Equation(s):
// \bloco100|WideOr4~0_combout  = (\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout ) # ((\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout ))) # 
// (!\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout  & (\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout )))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datac(\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco100|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco100|WideOr4~0 .lut_mask = 16'hFAEE;
defparam \bloco100|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneii_lcell_comb \bloco100|WideOr3~0 (
// Equation(s):
// \bloco100|WideOr3~0_combout  = (\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout ) # ((\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout  & 
// \Mod5|auto_generated|divider|divider|StageOut[32]~50_combout )))) # (!\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout  & (\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout  $ 
// (((\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout  & !\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout )))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datac(\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco100|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco100|WideOr3~0 .lut_mask = 16'hF8C6;
defparam \bloco100|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneii_lcell_comb \bloco100|WideOr2~0 (
// Equation(s):
// \bloco100|WideOr2~0_combout  = (\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout  & (((\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout )))) # (!\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout  & 
// (\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout ) # (!\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datac(\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco100|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco100|WideOr2~0 .lut_mask = 16'hF1C0;
defparam \bloco100|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneii_lcell_comb \bloco100|WideOr1~0 (
// Equation(s):
// \bloco100|WideOr1~0_combout  = (\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout  & ((\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout ) # (\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout  $ 
// (\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout )))) # (!\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout  & (((\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout  & 
// \Mod5|auto_generated|divider|divider|StageOut[31]~49_combout ))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datac(\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco100|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco100|WideOr1~0 .lut_mask = 16'hF4C8;
defparam \bloco100|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneii_lcell_comb \bloco100|WideOr0~0 (
// Equation(s):
// \bloco100|WideOr0~0_combout  = (\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout  & (((\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout )))) # (!\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout  & 
// (\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout  $ (((\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout  & !\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout )))))

	.dataa(\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datab(\Mod5|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datac(\Mod5|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod5|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco100|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco100|WideOr0~0 .lut_mask = 16'hF0C6;
defparam \bloco100|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y12_N11
cycloneii_lcell_ff \bloco20|bancoRegLeitura|registradores[16][6] (
	.clk(\SW~combout [17]),
	.datain(gnd),
	.sdata(\bloco20|bancoRegLeitura|registradores~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bloco20|bancoRegLeitura|registradores[16][22]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bloco20|bancoRegLeitura|registradores[16][6]~regout ));

// Location: LCCOMB_X19_Y10_N12
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \bloco20|bancoRegLeitura|registradores[16][3]~regout  $ (VCC)
// \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\bloco20|bancoRegLeitura|registradores[16][3]~regout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[16][3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\Mod8|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[52]~36 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[52]~36_combout  = (\bloco20|bancoRegLeitura|registradores[16][5]~regout  & \Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[16][5]~regout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[52]~36 .lut_mask = 16'hF000;
defparam \Mod8|auto_generated|divider|divider|StageOut[52]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[51]~38 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[51]~38_combout  = (\bloco20|bancoRegLeitura|registradores[16][4]~regout  & \Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[16][4]~regout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[51]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[51]~38 .lut_mask = 16'hF000;
defparam \Mod8|auto_generated|divider|divider|StageOut[51]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[50]~41 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[50]~41_combout  = (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout )

	.dataa(vcc),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[50]~41 .lut_mask = 16'h3300;
defparam \Mod8|auto_generated|divider|divider|StageOut[50]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[49]~43 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[49]~43_combout  = (\bloco20|bancoRegLeitura|registradores[16][2]~regout  & !\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[16][2]~regout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[49]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[49]~43 .lut_mask = 16'h00F0;
defparam \Mod8|auto_generated|divider|divider|StageOut[49]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (((\Mod8|auto_generated|divider|divider|StageOut[50]~40_combout ) # 
// (\Mod8|auto_generated|divider|divider|StageOut[50]~41_combout )))) # (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (!\Mod8|auto_generated|divider|divider|StageOut[50]~40_combout  & 
// (!\Mod8|auto_generated|divider|divider|StageOut[50]~41_combout )))
// \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY((!\Mod8|auto_generated|divider|divider|StageOut[50]~40_combout  & (!\Mod8|auto_generated|divider|divider|StageOut[50]~41_combout  & 
// !\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~1 )))

	.dataa(\Mod8|auto_generated|divider|divider|StageOut[50]~40_combout ),
	.datab(\Mod8|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((((\Mod8|auto_generated|divider|divider|StageOut[51]~39_combout ) # 
// (\Mod8|auto_generated|divider|divider|StageOut[51]~38_combout ))))) # (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((\Mod8|auto_generated|divider|divider|StageOut[51]~39_combout ) # 
// ((\Mod8|auto_generated|divider|divider|StageOut[51]~38_combout ) # (GND))))
// \Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((\Mod8|auto_generated|divider|divider|StageOut[51]~39_combout ) # ((\Mod8|auto_generated|divider|divider|StageOut[51]~38_combout ) # 
// (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~3 )))

	.dataa(\Mod8|auto_generated|divider|divider|StageOut[51]~39_combout ),
	.datab(\Mod8|auto_generated|divider|divider|StageOut[51]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\Mod8|auto_generated|divider|divider|StageOut[52]~37_combout  & (((!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )))) # 
// (!\Mod8|auto_generated|divider|divider|StageOut[52]~37_combout  & ((\Mod8|auto_generated|divider|divider|StageOut[52]~36_combout  & (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # 
// (!\Mod8|auto_generated|divider|divider|StageOut[52]~36_combout  & ((\Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (GND)))))
// \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY(((!\Mod8|auto_generated|divider|divider|StageOut[52]~37_combout  & !\Mod8|auto_generated|divider|divider|StageOut[52]~36_combout )) # 
// (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ))

	.dataa(\Mod8|auto_generated|divider|divider|StageOut[52]~37_combout ),
	.datab(\Mod8|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[54]~32 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[54]~32_combout  = (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \bloco20|bancoRegLeitura|registradores[16][7]~regout )

	.dataa(vcc),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(vcc),
	.datad(\bloco20|bancoRegLeitura|registradores[16][7]~regout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[54]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[54]~32 .lut_mask = 16'hCC00;
defparam \Mod8|auto_generated|divider|divider|StageOut[54]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[53]~34 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[53]~34_combout  = (\bloco20|bancoRegLeitura|registradores[16][6]~regout  & \Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[16][6]~regout ),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[53]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[53]~34 .lut_mask = 16'hCC00;
defparam \Mod8|auto_generated|divider|divider|StageOut[53]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~8 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & (((\Mod8|auto_generated|divider|divider|StageOut[53]~35_combout ) # 
// (\Mod8|auto_generated|divider|divider|StageOut[53]~34_combout )))) # (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((((\Mod8|auto_generated|divider|divider|StageOut[53]~35_combout ) # 
// (\Mod8|auto_generated|divider|divider|StageOut[53]~34_combout )))))
// \Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~9  = CARRY((!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((\Mod8|auto_generated|divider|divider|StageOut[53]~35_combout ) # 
// (\Mod8|auto_generated|divider|divider|StageOut[53]~34_combout ))))

	.dataa(\Mod8|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.datab(\Mod8|auto_generated|divider|divider|StageOut[53]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\Mod8|auto_generated|divider|divider|StageOut[54]~33_combout  & (!\Mod8|auto_generated|divider|divider|StageOut[54]~32_combout  & 
// !\Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~9 )))

	.dataa(\Mod8|auto_generated|divider|divider|StageOut[54]~33_combout ),
	.datab(\Mod8|auto_generated|divider|divider|StageOut[54]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ),
	.combout(),
	.cout(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \Mod8|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[62]~56 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[62]~56_combout  = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[16][6]~regout ))) # (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ))))

	.dataa(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][6]~regout ),
	.datac(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[62]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[62]~56 .lut_mask = 16'hC0A0;
defparam \Mod8|auto_generated|divider|divider|StageOut[62]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[61]~47 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[61]~47_combout  = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & !\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[61]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[61]~47 .lut_mask = 16'h00CC;
defparam \Mod8|auto_generated|divider|divider|StageOut[61]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[60]~58 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[60]~58_combout  = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[16][4]~regout ))) # (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ))))

	.dataa(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][4]~regout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[60]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[60]~58 .lut_mask = 16'hC088;
defparam \Mod8|auto_generated|divider|divider|StageOut[60]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = (((\Mod8|auto_generated|divider|divider|StageOut[60]~48_combout ) # (\Mod8|auto_generated|divider|divider|StageOut[60]~58_combout )))
// \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY((\Mod8|auto_generated|divider|divider|StageOut[60]~48_combout ) # (\Mod8|auto_generated|divider|divider|StageOut[60]~58_combout ))

	.dataa(\Mod8|auto_generated|divider|divider|StageOut[60]~48_combout ),
	.datab(\Mod8|auto_generated|divider|divider|StageOut[60]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[17]~53 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[17]~53_combout  = (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod8|auto_generated|divider|divider|StageOut[61]~57_combout ) # 
// ((\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & !\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\Mod8|auto_generated|divider|divider|StageOut[61]~57_combout ),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[17]~53 .lut_mask = 16'hA0E0;
defparam \Mod9|auto_generated|divider|divider|StageOut[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[16]~38 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[16]~38_combout  = (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[16]~38 .lut_mask = 16'h0C0C;
defparam \Mod9|auto_generated|divider|divider|StageOut[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[59]~59 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[59]~59_combout  = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[16][3]~regout ))) # (!\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ))))

	.dataa(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\bloco20|bancoRegLeitura|registradores[16][3]~regout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[59]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[59]~59 .lut_mask = 16'hC088;
defparam \Mod8|auto_generated|divider|divider|StageOut[59]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[15]~55 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[15]~55_combout  = (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod8|auto_generated|divider|divider|StageOut[59]~59_combout ) # 
// ((!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ))))

	.dataa(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod8|auto_generated|divider|divider|StageOut[59]~59_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[15]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[15]~55 .lut_mask = 16'hF040;
defparam \Mod9|auto_generated|divider|divider|StageOut[15]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod9|auto_generated|divider|divider|StageOut[16]~54_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[16]~38_combout )))) # (!\Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod9|auto_generated|divider|divider|StageOut[16]~54_combout  & 
// (!\Mod9|auto_generated|divider|divider|StageOut[16]~38_combout )))
// \Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod9|auto_generated|divider|divider|StageOut[16]~54_combout  & (!\Mod9|auto_generated|divider|divider|StageOut[16]~38_combout  & 
// !\Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[16]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod9|auto_generated|divider|divider|StageOut[17]~37_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[17]~53_combout )))) # (!\Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod9|auto_generated|divider|divider|StageOut[17]~37_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[17]~53_combout )))))
// \Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod9|auto_generated|divider|divider|StageOut[17]~37_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[17]~53_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[17]~37_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[17]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[18]~52 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[18]~52_combout  = (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod8|auto_generated|divider|divider|StageOut[62]~56_combout ) # 
// ((!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ))))

	.dataa(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Mod8|auto_generated|divider|divider|StageOut[62]~56_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[18]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[18]~52 .lut_mask = 16'hD0C0;
defparam \Mod9|auto_generated|divider|divider|StageOut[18]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Mod9|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\Mod9|auto_generated|divider|divider|StageOut[18]~52_combout  & 
// !\Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[18]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[23]~40 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[23]~40_combout  = (\Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[23]~40 .lut_mask = 16'h00F0;
defparam \Mod9|auto_generated|divider|divider|StageOut[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[16]~54 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[16]~54_combout  = (\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod8|auto_generated|divider|divider|StageOut[60]~58_combout ) # 
// ((!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ))))

	.dataa(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod8|auto_generated|divider|divider|StageOut[60]~58_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[16]~54 .lut_mask = 16'hF040;
defparam \Mod9|auto_generated|divider|divider|StageOut[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[22]~57 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[22]~57_combout  = (\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[16]~54_combout ) # 
// ((!\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Mod9|auto_generated|divider|divider|StageOut[16]~54_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[22]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[22]~57 .lut_mask = 16'hCC40;
defparam \Mod9|auto_generated|divider|divider|StageOut[22]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[59]~49 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[59]~49_combout  = (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  & !\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[59]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[59]~49 .lut_mask = 16'h00CC;
defparam \Mod8|auto_generated|divider|divider|StageOut[59]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_3_result_int[0]~8 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout  = (\Mod8|auto_generated|divider|divider|StageOut[59]~59_combout ) # (\Mod8|auto_generated|divider|divider|StageOut[59]~49_combout )

	.dataa(vcc),
	.datab(\Mod8|auto_generated|divider|divider|StageOut[59]~59_combout ),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|StageOut[59]~49_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_3_result_int[0]~8 .lut_mask = 16'hFFCC;
defparam \Mod9|auto_generated|divider|divider|add_sub_3_result_int[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[21]~58 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[21]~58_combout  = (\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[15]~55_combout ) # 
// ((!\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[15]~55_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod9|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[21]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[21]~58 .lut_mask = 16'h8A88;
defparam \Mod9|auto_generated|divider|divider|StageOut[21]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[20]~62 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[20]~62_combout  = (\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\bloco20|bancoRegLeitura|registradores[16][2]~regout ))) # (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ))))

	.dataa(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datab(\bloco20|bancoRegLeitura|registradores[16][2]~regout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[20]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[20]~62 .lut_mask = 16'hC0A0;
defparam \Mod9|auto_generated|divider|divider|StageOut[20]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod9|auto_generated|divider|divider|StageOut[20]~43_combout ) # (\Mod9|auto_generated|divider|divider|StageOut[20]~62_combout )))
// \Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod9|auto_generated|divider|divider|StageOut[20]~43_combout ) # (\Mod9|auto_generated|divider|divider|StageOut[20]~62_combout ))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[20]~43_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[20]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N4
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod9|auto_generated|divider|divider|StageOut[21]~42_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[21]~58_combout )))) # (!\Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod9|auto_generated|divider|divider|StageOut[21]~42_combout  & 
// (!\Mod9|auto_generated|divider|divider|StageOut[21]~58_combout )))
// \Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod9|auto_generated|divider|divider|StageOut[21]~42_combout  & (!\Mod9|auto_generated|divider|divider|StageOut[21]~58_combout  & 
// !\Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[21]~42_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[21]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod9|auto_generated|divider|divider|StageOut[23]~56_combout  & (!\Mod9|auto_generated|divider|divider|StageOut[23]~40_combout  & 
// !\Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[23]~56_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[23]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[26]~46 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[26]~46_combout  = (!\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[26]~46 .lut_mask = 16'h3030;
defparam \Mod9|auto_generated|divider|divider|StageOut[26]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[58]~50 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[58]~50_combout  = (\bloco20|bancoRegLeitura|registradores[16][2]~regout  & \Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(\bloco20|bancoRegLeitura|registradores[16][2]~regout ),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[58]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[58]~50 .lut_mask = 16'hCC00;
defparam \Mod8|auto_generated|divider|divider|StageOut[58]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_4_result_int[0]~10 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout  = (\Mod8|auto_generated|divider|divider|StageOut[58]~51_combout ) # (\Mod8|auto_generated|divider|divider|StageOut[58]~50_combout )

	.dataa(\Mod8|auto_generated|divider|divider|StageOut[58]~51_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|StageOut[58]~50_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_4_result_int[0]~10 .lut_mask = 16'hFFAA;
defparam \Mod9|auto_generated|divider|divider|add_sub_4_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[26]~61 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[26]~61_combout  = (\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[20]~62_combout ) # 
// ((!\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[20]~62_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[26]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[26]~61 .lut_mask = 16'h8A88;
defparam \Mod9|auto_generated|divider|divider|StageOut[26]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[25]~47 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[25]~47_combout  = (\Mod9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout  & !\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout ),
	.datab(vcc),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[25]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[25]~47 .lut_mask = 16'h0A0A;
defparam \Mod9|auto_generated|divider|divider|StageOut[25]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~2 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout  = (((\Mod9|auto_generated|divider|divider|StageOut[25]~63_combout ) # (\Mod9|auto_generated|divider|divider|StageOut[25]~47_combout )))
// \Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~3  = CARRY((\Mod9|auto_generated|divider|divider|StageOut[25]~63_combout ) # (\Mod9|auto_generated|divider|divider|StageOut[25]~47_combout ))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[25]~63_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[25]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .lut_mask = 16'h11EE;
defparam \Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~4 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout  = (\Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~3  & (((\Mod9|auto_generated|divider|divider|StageOut[26]~46_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[26]~61_combout )))) # (!\Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~3  & (!\Mod9|auto_generated|divider|divider|StageOut[26]~46_combout  & 
// (!\Mod9|auto_generated|divider|divider|StageOut[26]~61_combout )))
// \Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~5  = CARRY((!\Mod9|auto_generated|divider|divider|StageOut[26]~46_combout  & (!\Mod9|auto_generated|divider|divider|StageOut[26]~61_combout  & 
// !\Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~3 )))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[26]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~3 ),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~5 ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .lut_mask = 16'hE101;
defparam \Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[32]~50 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[32]~50_combout  = (\Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[26]~46_combout ) # 
// ((\Mod9|auto_generated|divider|divider|StageOut[26]~61_combout )))) # (!\Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (((\Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[26]~46_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout ),
	.datad(\Mod9|auto_generated|divider|divider|StageOut[26]~61_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[32]~50 .lut_mask = 16'hFAD8;
defparam \Mod9|auto_generated|divider|divider|StageOut[32]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[56]~45 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[56]~45_combout  = (\bloco20|bancoRegLeitura|registradores[16][0]~regout  & !\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[16][0]~regout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[56]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[56]~45 .lut_mask = 16'h00F0;
defparam \Mod8|auto_generated|divider|divider|StageOut[56]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[56]~44 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[56]~44_combout  = (\bloco20|bancoRegLeitura|registradores[16][0]~regout  & \Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[16][0]~regout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[56]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[56]~44 .lut_mask = 16'hF000;
defparam \Mod8|auto_generated|divider|divider|StageOut[56]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_6_result_int[0]~0 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout  = (\Mod8|auto_generated|divider|divider|StageOut[56]~45_combout ) # (\Mod8|auto_generated|divider|divider|StageOut[56]~44_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod8|auto_generated|divider|divider|StageOut[56]~45_combout ),
	.datad(\Mod8|auto_generated|divider|divider|StageOut[56]~44_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .lut_mask = 16'hFFF0;
defparam \Mod9|auto_generated|divider|divider|add_sub_6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[30]~48 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[30]~48_combout  = (\Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (\bloco20|bancoRegLeitura|registradores[16][0]~regout )) # 
// (!\Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & ((\Mod9|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout )))

	.dataa(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[16][0]~regout ),
	.datad(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[30]~48 .lut_mask = 16'hF5A0;
defparam \Mod9|auto_generated|divider|divider|StageOut[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[27]~60 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[27]~60_combout  = (\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[21]~58_combout ) # 
// ((\Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod9|auto_generated|divider|divider|StageOut[21]~58_combout ),
	.datad(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[27]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[27]~60 .lut_mask = 16'hF200;
defparam \Mod9|auto_generated|divider|divider|StageOut[27]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[27]~45 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[27]~45_combout  = (!\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[27]~45 .lut_mask = 16'h3030;
defparam \Mod9|auto_generated|divider|divider|StageOut[27]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[28]~59 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[28]~59_combout  = (\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[22]~57_combout ) # 
// ((\Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[22]~57_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\Mod9|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[28]~59 .lut_mask = 16'h88A8;
defparam \Mod9|auto_generated|divider|divider|StageOut[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~9 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout  = CARRY((!\Mod9|auto_generated|divider|divider|StageOut[28]~44_combout  & (!\Mod9|auto_generated|divider|divider|StageOut[28]~59_combout  & 
// !\Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~7 )))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[28]~44_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[28]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~7 ),
	.combout(),
	.cout(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout ));
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~9 .lut_mask = 16'h0001;
defparam \Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  = \Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[4]~9_cout ),
	.combout(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .lut_mask = 16'hF0F0;
defparam \Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[33]~51 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[33]~51_combout  = (\Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (((\Mod9|auto_generated|divider|divider|StageOut[27]~60_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[27]~45_combout )))) # (!\Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (\Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ))

	.dataa(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[27]~60_combout ),
	.datac(\Mod9|auto_generated|divider|divider|StageOut[27]~45_combout ),
	.datad(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[33]~51 .lut_mask = 16'hFCAA;
defparam \Mod9|auto_generated|divider|divider|StageOut[33]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N26
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[48]~53 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[48]~53_combout  = (\bloco20|bancoRegLeitura|registradores[16][1]~regout  & \Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[16][1]~regout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[48]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[48]~53 .lut_mask = 16'hF000;
defparam \Mod8|auto_generated|divider|divider|StageOut[48]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N12
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|StageOut[48]~54 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|StageOut[48]~54_combout  = (\bloco20|bancoRegLeitura|registradores[16][1]~regout  & !\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\bloco20|bancoRegLeitura|registradores[16][1]~regout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|StageOut[48]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|StageOut[48]~54 .lut_mask = 16'h00F0;
defparam \Mod8|auto_generated|divider|divider|StageOut[48]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N28
cycloneii_lcell_comb \Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~14 (
// Equation(s):
// \Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  = (\Mod8|auto_generated|divider|divider|StageOut[48]~53_combout ) # (\Mod8|auto_generated|divider|divider|StageOut[48]~54_combout )

	.dataa(vcc),
	.datab(\Mod8|auto_generated|divider|divider|StageOut[48]~53_combout ),
	.datac(vcc),
	.datad(\Mod8|auto_generated|divider|divider|StageOut[48]~54_combout ),
	.cin(gnd),
	.combout(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .lut_mask = 16'hFFCC;
defparam \Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N30
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[25]~63 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[25]~63_combout  = (\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\bloco20|bancoRegLeitura|registradores[16][1]~regout )) # (!\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )))))

	.dataa(\bloco20|bancoRegLeitura|registradores[16][1]~regout ),
	.datab(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datac(\Mod9|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod8|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[25]~63 .lut_mask = 16'hA0C0;
defparam \Mod9|auto_generated|divider|divider|StageOut[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneii_lcell_comb \Mod9|auto_generated|divider|divider|StageOut[31]~49 (
// Equation(s):
// \Mod9|auto_generated|divider|divider|StageOut[31]~49_combout  = (\Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (((\Mod9|auto_generated|divider|divider|StageOut[25]~63_combout ) # 
// (\Mod9|auto_generated|divider|divider|StageOut[25]~47_combout )))) # (!\Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout  & (\Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ))

	.dataa(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout ),
	.datab(\Mod9|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout ),
	.datac(\Mod9|auto_generated|divider|divider|StageOut[25]~63_combout ),
	.datad(\Mod9|auto_generated|divider|divider|StageOut[25]~47_combout ),
	.cin(gnd),
	.combout(\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod9|auto_generated|divider|divider|StageOut[31]~49 .lut_mask = 16'hEEE4;
defparam \Mod9|auto_generated|divider|divider|StageOut[31]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N8
cycloneii_lcell_comb \bloco16|WideOr6~0 (
// Equation(s):
// \bloco16|WideOr6~0_combout  = (\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout  & (!\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout  & ((!\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout ) # 
// (!\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout )))) # (!\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout  $ 
// (\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco16|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco16|WideOr6~0 .lut_mask = 16'h075A;
defparam \bloco16|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N22
cycloneii_lcell_comb \bloco16|WideOr5~0 (
// Equation(s):
// \bloco16|WideOr5~0_combout  = (\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ) # ((\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout  & 
// \Mod9|auto_generated|divider|divider|StageOut[31]~49_combout )))) # (!\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout ) # 
// ((\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout  & !\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco16|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco16|WideOr5~0 .lut_mask = 16'hFDA4;
defparam \bloco16|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N0
cycloneii_lcell_comb \bloco16|WideOr4~0 (
// Equation(s):
// \bloco16|WideOr4~0_combout  = (\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout ) # ((\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ))) # 
// (!\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout  & (\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout )))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco16|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco16|WideOr4~0 .lut_mask = 16'hFCEE;
defparam \bloco16|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N2
cycloneii_lcell_comb \bloco16|WideOr3~0 (
// Equation(s):
// \bloco16|WideOr3~0_combout  = (\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ) # ((\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout  & 
// \Mod9|auto_generated|divider|divider|StageOut[30]~48_combout )))) # (!\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout  & (\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout  $ 
// (((\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout  & !\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout )))))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco16|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco16|WideOr3~0 .lut_mask = 16'hF8A6;
defparam \bloco16|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N20
cycloneii_lcell_comb \bloco16|WideOr2~0 (
// Equation(s):
// \bloco16|WideOr2~0_combout  = (\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout  & (((\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout )))) # (!\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout  & 
// (\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ) # (!\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco16|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco16|WideOr2~0 .lut_mask = 16'hF1A0;
defparam \bloco16|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N18
cycloneii_lcell_comb \bloco16|WideOr1~0 (
// Equation(s):
// \bloco16|WideOr1~0_combout  = (\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout  & ((\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ) # (\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout  $ 
// (\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout )))) # (!\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout  & (((\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout  & 
// \Mod9|auto_generated|divider|divider|StageOut[31]~49_combout ))))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco16|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco16|WideOr1~0 .lut_mask = 16'hF2A8;
defparam \bloco16|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N24
cycloneii_lcell_comb \bloco16|WideOr0~0 (
// Equation(s):
// \bloco16|WideOr0~0_combout  = (\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout  & (((\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout )))) # (!\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout  & 
// (\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout  $ (((\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout  & !\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout )))))

	.dataa(\Mod9|auto_generated|divider|divider|StageOut[32]~50_combout ),
	.datab(\Mod9|auto_generated|divider|divider|StageOut[30]~48_combout ),
	.datac(\Mod9|auto_generated|divider|divider|StageOut[33]~51_combout ),
	.datad(\Mod9|auto_generated|divider|divider|StageOut[31]~49_combout ),
	.cin(gnd),
	.combout(\bloco16|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bloco16|WideOr0~0 .lut_mask = 16'hF0A6;
defparam \bloco16|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneii_lcell_comb \bloco20|blocoinstrucoes|instruction[1]~5 (
// Equation(s):
// \bloco20|blocoinstrucoes|instruction[1]~5_combout  = (\bloco20|bancoRegLeitura|Mux63~0_combout  & ((\bloco20|alteracaoPC|pcout [0] & (\bloco20|alteracaoPC|pcout [2] & !\bloco20|alteracaoPC|pcout [1])) # (!\bloco20|alteracaoPC|pcout [0] & 
// (!\bloco20|alteracaoPC|pcout [2] & \bloco20|alteracaoPC|pcout [1]))))

	.dataa(\bloco20|alteracaoPC|pcout [0]),
	.datab(\bloco20|alteracaoPC|pcout [2]),
	.datac(\bloco20|alteracaoPC|pcout [1]),
	.datad(\bloco20|bancoRegLeitura|Mux63~0_combout ),
	.cin(gnd),
	.combout(\bloco20|blocoinstrucoes|instruction[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bloco20|blocoinstrucoes|instruction[1]~5 .lut_mask = 16'h1800;
defparam \bloco20|blocoinstrucoes|instruction[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\bloco12|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\bloco12|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\bloco12|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\bloco12|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\bloco12|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\bloco12|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\bloco12|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\bloco100|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\bloco100|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\bloco100|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\bloco100|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\bloco100|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\bloco100|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\bloco100|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(!\bloco16|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\bloco16|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\bloco16|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\bloco16|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\bloco16|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\bloco16|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\bloco16|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(!\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\bloco20|blocoinstrucoes|instruction[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(!\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(!\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(!\bloco20|blocoinstrucoes|instruction[0]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(!\bloco20|blocoinstrucoes|instruction[5]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\bloco20|alteracaoPC|pcout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(\bloco20|alteracaoPC|pcout [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(\bloco20|alteracaoPC|pcout [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(\bloco20|alteracaoPC|pcout [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(\bloco20|alteracaoPC|pcout [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(!\bloco20|blocoula|WideOr0~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
