`timescale 	1ns				/ 100ps
`include "mux.v"
`include "synth.v"
`include "probador.v"
`include "cmos_cells.v"

module BancoPruebas; 
	wire[7:0] data_out_synth;
	wire[7:0] data_out;
	wire[7:0] data_in0;
	wire[7:0] data_in1;
	wire reset_L, f2, valid_in0, valid_in1, valid_out, valid_out_synth;

	mux mux(/*AUTOINST*/);

	synth synth(/*AUTOINST*/);
	
	probador probador(/*AUTOINST*/);

endmodule
