

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_380_3_VITIS_LOOP_381_4'
================================================================
* Date:           Thu Nov  4 14:51:50 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.724 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      367|      367|  1.468 us|  1.468 us|  367|  367|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_380_3_VITIS_LOOP_381_4  |      365|      365|         6|          1|          1|   361|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.72>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [GAT_compute.cc:380]   --->   Operation 36 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln380 = icmp_eq  i9 %indvar_flatten_load, i9 361" [GAT_compute.cc:380]   --->   Operation 38 'icmp' 'icmp_ln380' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.92ns)   --->   "%add_ln380_1 = add i9 %indvar_flatten_load, i9 1" [GAT_compute.cc:380]   --->   Operation 39 'add' 'add_ln380_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln380 = br i1 %icmp_ln380, void %.preheader, void %.exitStub" [GAT_compute.cc:380]   --->   Operation 40 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [GAT_compute.cc:381]   --->   Operation 41 'load' 'j_load' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [GAT_compute.cc:380]   --->   Operation 42 'load' 'i_load' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.87ns)   --->   "%add_ln380 = add i5 %i_load, i5 1" [GAT_compute.cc:380]   --->   Operation 43 'add' 'add_ln380' <Predicate = (!icmp_ln380)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.87ns)   --->   "%icmp_ln381 = icmp_eq  i5 %j_load, i5 19" [GAT_compute.cc:381]   --->   Operation 44 'icmp' 'icmp_ln381' <Predicate = (!icmp_ln380)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.48ns)   --->   "%select_ln380 = select i1 %icmp_ln381, i5 0, i5 %j_load" [GAT_compute.cc:380]   --->   Operation 45 'select' 'select_ln380' <Predicate = (!icmp_ln380)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.48ns)   --->   "%select_ln380_1 = select i1 %icmp_ln381, i5 %add_ln380, i5 %i_load" [GAT_compute.cc:380]   --->   Operation 46 'select' 'select_ln380_1' <Predicate = (!icmp_ln380)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln382 = zext i5 %select_ln380_1" [GAT_compute.cc:382]   --->   Operation 47 'zext' 'zext_ln382' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 48 [3/3] (1.08ns) (grouped into DSP with root node add_ln382)   --->   "%mul_ln382 = mul i12 %zext_ln382, i12 100" [GAT_compute.cc:382]   --->   Operation 48 'mul' 'mul_ln382' <Predicate = (!icmp_ln380)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.87ns)   --->   "%add_ln381 = add i5 %select_ln380, i5 1" [GAT_compute.cc:381]   --->   Operation 49 'add' 'add_ln381' <Predicate = (!icmp_ln380)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln380 = store i9 %add_ln380_1, i9 %indvar_flatten" [GAT_compute.cc:380]   --->   Operation 50 'store' 'store_ln380' <Predicate = (!icmp_ln380)> <Delay = 0.48>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln380 = store i5 %select_ln380_1, i5 %i" [GAT_compute.cc:380]   --->   Operation 51 'store' 'store_ln380' <Predicate = (!icmp_ln380)> <Delay = 0.48>
ST_1 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln381 = store i5 %add_ln381, i5 %j" [GAT_compute.cc:381]   --->   Operation 52 'store' 'store_ln381' <Predicate = (!icmp_ln380)> <Delay = 0.48>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln380)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 54 [2/3] (1.08ns) (grouped into DSP with root node add_ln382)   --->   "%mul_ln382 = mul i12 %zext_ln382, i12 100" [GAT_compute.cc:382]   --->   Operation 54 'mul' 'mul_ln382' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln382)   --->   "%mul_ln382 = mul i12 %zext_ln382, i12 100" [GAT_compute.cc:382]   --->   Operation 55 'mul' 'mul_ln382' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln382_1 = zext i5 %select_ln380" [GAT_compute.cc:382]   --->   Operation 56 'zext' 'zext_ln382_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln382 = add i12 %mul_ln382, i12 %zext_ln382_1" [GAT_compute.cc:382]   --->   Operation 57 'add' 'add_ln382' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 58 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln382 = add i12 %mul_ln382, i12 %zext_ln382_1" [GAT_compute.cc:382]   --->   Operation 58 'add' 'add_ln382' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln382_2 = zext i12 %add_ln382" [GAT_compute.cc:382]   --->   Operation 59 'zext' 'zext_ln382_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%connectivity_mask_addr = getelementptr i32 %connectivity_mask, i64 0, i64 %zext_ln382_2" [GAT_compute.cc:382]   --->   Operation 60 'getelementptr' 'connectivity_mask_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.35ns)   --->   "%connectivity_mask_load = load i14 %connectivity_mask_addr" [GAT_compute.cc:382]   --->   Operation 61 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 2.46>
ST_5 : Operation 62 [1/2] (1.35ns)   --->   "%connectivity_mask_load = load i14 %connectivity_mask_addr" [GAT_compute.cc:382]   --->   Operation 62 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 63 [1/1] (1.11ns)   --->   "%icmp_ln382 = icmp_eq  i32 %connectivity_mask_load, i32 0" [GAT_compute.cc:382]   --->   Operation 63 'icmp' 'icmp_ln382' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %icmp_ln382, void, void" [GAT_compute.cc:382]   --->   Operation 64 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.11ns)   --->   "%icmp_ln384 = icmp_sgt  i32 %connectivity_mask_load, i32 0" [GAT_compute.cc:384]   --->   Operation 65 'icmp' 'icmp_ln384' <Predicate = (!icmp_ln382)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln384 = br i1 %icmp_ln384, void %._crit_edge, void" [GAT_compute.cc:384]   --->   Operation 66 'br' 'br_ln384' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.87ns)   --->   "%switch_ln385 = switch i5 %select_ln380, void %branch18, i5 0, void %branch0, i5 1, void %branch1, i5 2, void %branch2, i5 3, void %branch3, i5 4, void %branch4, i5 5, void %branch5, i5 6, void %branch6, i5 7, void %branch7, i5 8, void %branch8, i5 9, void %branch9, i5 10, void %branch10, i5 11, void %branch11, i5 12, void %branch12, i5 13, void %branch13, i5 14, void %branch14, i5 15, void %branch15, i5 16, void %branch16, i5 17, void %branch17" [GAT_compute.cc:385]   --->   Operation 67 'switch' 'switch_ln385' <Predicate = (!icmp_ln382 & icmp_ln384)> <Delay = 0.87>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 68 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 17)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 69 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 16)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 70 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 15)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 71 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 14)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 72 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 13)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 73 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 12)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 74 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 11)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 75 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 10)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 76 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 9)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 77 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 8)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 78 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 7)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 79 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 6)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 80 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 5)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 81 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 4)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 82 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 3)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 83 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 2)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 84 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 1)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 85 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 0)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln385 = br void" [GAT_compute.cc:385]   --->   Operation 86 'br' 'br_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 != 0 & select_ln380 != 1 & select_ln380 != 2 & select_ln380 != 3 & select_ln380 != 4 & select_ln380 != 5 & select_ln380 != 6 & select_ln380 != 7 & select_ln380 != 8 & select_ln380 != 9 & select_ln380 != 10 & select_ln380 != 11 & select_ln380 != 12 & select_ln380 != 13 & select_ln380 != 14 & select_ln380 != 15 & select_ln380 != 16 & select_ln380 != 17)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.87ns)   --->   "%switch_ln383 = switch i5 %select_ln380, void %branch118, i5 0, void %branch100, i5 1, void %branch101, i5 2, void %branch102, i5 3, void %branch103, i5 4, void %branch104, i5 5, void %branch105, i5 6, void %branch106, i5 7, void %branch107, i5 8, void %branch108, i5 9, void %branch109, i5 10, void %branch110, i5 11, void %branch111, i5 12, void %branch112, i5 13, void %branch113, i5 14, void %branch114, i5 15, void %branch115, i5 16, void %branch116, i5 17, void %branch117" [GAT_compute.cc:383]   --->   Operation 88 'switch' 'switch_ln383' <Predicate = (icmp_ln382)> <Delay = 0.87>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 89 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 17)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 90 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 16)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 91 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 15)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 92 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 14)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 93 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 13)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 94 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 12)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 95 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 11)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 96 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 10)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 97 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 9)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 98 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 8)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 99 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 7)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 100 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 6)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 101 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 5)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 102 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 4)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 103 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 3)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 104 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 2)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 105 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 1)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 106 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 == 0)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln383 = br void" [GAT_compute.cc:383]   --->   Operation 107 'br' 'br_ln383' <Predicate = (icmp_ln382 & select_ln380 != 0 & select_ln380 != 1 & select_ln380 != 2 & select_ln380 != 3 & select_ln380 != 4 & select_ln380 != 5 & select_ln380 != 6 & select_ln380 != 7 & select_ln380 != 8 & select_ln380 != 9 & select_ln380 != 10 & select_ln380 != 11 & select_ln380 != 12 & select_ln380 != 13 & select_ln380 != 14 & select_ln380 != 15 & select_ln380 != 16 & select_ln380 != 17)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 191 'ret' 'ret_ln0' <Predicate = (icmp_ln380)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.35>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_380_3_VITIS_LOOP_381_4_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 361, i64 361, i64 361"   --->   Operation 109 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i5 %select_ln380_1" [GAT_compute.cc:380]   --->   Operation 110 'zext' 'zext_ln380' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 111 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln381 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [GAT_compute.cc:381]   --->   Operation 112 'specloopname' 'specloopname_ln381' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%connectivity_mask_final_17_addr_1 = getelementptr i32 %connectivity_mask_final_17, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 113 'getelementptr' 'connectivity_mask_final_17_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 17)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_17_addr_1" [GAT_compute.cc:385]   --->   Operation 114 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%connectivity_mask_final_16_addr_1 = getelementptr i32 %connectivity_mask_final_16, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 115 'getelementptr' 'connectivity_mask_final_16_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 16)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_16_addr_1" [GAT_compute.cc:385]   --->   Operation 116 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 16)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%connectivity_mask_final_15_addr_1 = getelementptr i32 %connectivity_mask_final_15, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 117 'getelementptr' 'connectivity_mask_final_15_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 15)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_15_addr_1" [GAT_compute.cc:385]   --->   Operation 118 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 15)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%connectivity_mask_final_14_addr_1 = getelementptr i32 %connectivity_mask_final_14, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 119 'getelementptr' 'connectivity_mask_final_14_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 14)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_14_addr_1" [GAT_compute.cc:385]   --->   Operation 120 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 14)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%connectivity_mask_final_13_addr_1 = getelementptr i32 %connectivity_mask_final_13, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 121 'getelementptr' 'connectivity_mask_final_13_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 13)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_13_addr_1" [GAT_compute.cc:385]   --->   Operation 122 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 13)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%connectivity_mask_final_12_addr_1 = getelementptr i32 %connectivity_mask_final_12, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 123 'getelementptr' 'connectivity_mask_final_12_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 12)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_12_addr_1" [GAT_compute.cc:385]   --->   Operation 124 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 12)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%connectivity_mask_final_11_addr_1 = getelementptr i32 %connectivity_mask_final_11, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 125 'getelementptr' 'connectivity_mask_final_11_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 11)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_11_addr_1" [GAT_compute.cc:385]   --->   Operation 126 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 11)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%connectivity_mask_final_10_addr_1 = getelementptr i32 %connectivity_mask_final_10, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 127 'getelementptr' 'connectivity_mask_final_10_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 10)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_10_addr_1" [GAT_compute.cc:385]   --->   Operation 128 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 10)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%connectivity_mask_final_9_addr_1 = getelementptr i32 %connectivity_mask_final_9, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 129 'getelementptr' 'connectivity_mask_final_9_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 9)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_9_addr_1" [GAT_compute.cc:385]   --->   Operation 130 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 9)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%connectivity_mask_final_8_addr_1 = getelementptr i32 %connectivity_mask_final_8, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 131 'getelementptr' 'connectivity_mask_final_8_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 8)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_8_addr_1" [GAT_compute.cc:385]   --->   Operation 132 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 8)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%connectivity_mask_final_7_addr_1 = getelementptr i32 %connectivity_mask_final_7, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 133 'getelementptr' 'connectivity_mask_final_7_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 7)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_7_addr_1" [GAT_compute.cc:385]   --->   Operation 134 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 7)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%connectivity_mask_final_6_addr_1 = getelementptr i32 %connectivity_mask_final_6, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 135 'getelementptr' 'connectivity_mask_final_6_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 6)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_6_addr_1" [GAT_compute.cc:385]   --->   Operation 136 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 6)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%connectivity_mask_final_5_addr_1 = getelementptr i32 %connectivity_mask_final_5, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 137 'getelementptr' 'connectivity_mask_final_5_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 5)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_5_addr_1" [GAT_compute.cc:385]   --->   Operation 138 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 5)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%connectivity_mask_final_4_addr_1 = getelementptr i32 %connectivity_mask_final_4, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 139 'getelementptr' 'connectivity_mask_final_4_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 4)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_4_addr_1" [GAT_compute.cc:385]   --->   Operation 140 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 4)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%connectivity_mask_final_3_addr_1 = getelementptr i32 %connectivity_mask_final_3, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 141 'getelementptr' 'connectivity_mask_final_3_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 3)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_3_addr_1" [GAT_compute.cc:385]   --->   Operation 142 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%connectivity_mask_final_2_addr_1 = getelementptr i32 %connectivity_mask_final_2, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 143 'getelementptr' 'connectivity_mask_final_2_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 2)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_2_addr_1" [GAT_compute.cc:385]   --->   Operation 144 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%connectivity_mask_final_1_addr_1 = getelementptr i32 %connectivity_mask_final_1, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 145 'getelementptr' 'connectivity_mask_final_1_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 1)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_1_addr_1" [GAT_compute.cc:385]   --->   Operation 146 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%connectivity_mask_final_0_addr_1 = getelementptr i32 %connectivity_mask_final_0, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 147 'getelementptr' 'connectivity_mask_final_0_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 0)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_0_addr_1" [GAT_compute.cc:385]   --->   Operation 148 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%connectivity_mask_final_18_addr_1 = getelementptr i32 %connectivity_mask_final_18, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 149 'getelementptr' 'connectivity_mask_final_18_addr_1' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 != 0 & select_ln380 != 1 & select_ln380 != 2 & select_ln380 != 3 & select_ln380 != 4 & select_ln380 != 5 & select_ln380 != 6 & select_ln380 != 7 & select_ln380 != 8 & select_ln380 != 9 & select_ln380 != 10 & select_ln380 != 11 & select_ln380 != 12 & select_ln380 != 13 & select_ln380 != 14 & select_ln380 != 15 & select_ln380 != 16 & select_ln380 != 17)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (1.35ns)   --->   "%store_ln385 = store i32 0, i7 %connectivity_mask_final_18_addr_1" [GAT_compute.cc:385]   --->   Operation 150 'store' 'store_ln385' <Predicate = (!icmp_ln382 & icmp_ln384 & select_ln380 != 0 & select_ln380 != 1 & select_ln380 != 2 & select_ln380 != 3 & select_ln380 != 4 & select_ln380 != 5 & select_ln380 != 6 & select_ln380 != 7 & select_ln380 != 8 & select_ln380 != 9 & select_ln380 != 10 & select_ln380 != 11 & select_ln380 != 12 & select_ln380 != 13 & select_ln380 != 14 & select_ln380 != 15 & select_ln380 != 16 & select_ln380 != 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln386 = br void %._crit_edge" [GAT_compute.cc:386]   --->   Operation 151 'br' 'br_ln386' <Predicate = (!icmp_ln382 & icmp_ln384)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%connectivity_mask_final_17_addr = getelementptr i32 %connectivity_mask_final_17, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 152 'getelementptr' 'connectivity_mask_final_17_addr' <Predicate = (icmp_ln382 & select_ln380 == 17)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_17_addr" [GAT_compute.cc:383]   --->   Operation 153 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%connectivity_mask_final_16_addr = getelementptr i32 %connectivity_mask_final_16, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 154 'getelementptr' 'connectivity_mask_final_16_addr' <Predicate = (icmp_ln382 & select_ln380 == 16)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_16_addr" [GAT_compute.cc:383]   --->   Operation 155 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 16)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%connectivity_mask_final_15_addr = getelementptr i32 %connectivity_mask_final_15, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 156 'getelementptr' 'connectivity_mask_final_15_addr' <Predicate = (icmp_ln382 & select_ln380 == 15)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_15_addr" [GAT_compute.cc:383]   --->   Operation 157 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 15)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%connectivity_mask_final_14_addr = getelementptr i32 %connectivity_mask_final_14, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 158 'getelementptr' 'connectivity_mask_final_14_addr' <Predicate = (icmp_ln382 & select_ln380 == 14)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_14_addr" [GAT_compute.cc:383]   --->   Operation 159 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 14)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%connectivity_mask_final_13_addr = getelementptr i32 %connectivity_mask_final_13, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 160 'getelementptr' 'connectivity_mask_final_13_addr' <Predicate = (icmp_ln382 & select_ln380 == 13)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_13_addr" [GAT_compute.cc:383]   --->   Operation 161 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 13)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%connectivity_mask_final_12_addr = getelementptr i32 %connectivity_mask_final_12, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 162 'getelementptr' 'connectivity_mask_final_12_addr' <Predicate = (icmp_ln382 & select_ln380 == 12)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_12_addr" [GAT_compute.cc:383]   --->   Operation 163 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 12)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%connectivity_mask_final_11_addr = getelementptr i32 %connectivity_mask_final_11, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 164 'getelementptr' 'connectivity_mask_final_11_addr' <Predicate = (icmp_ln382 & select_ln380 == 11)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_11_addr" [GAT_compute.cc:383]   --->   Operation 165 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 11)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%connectivity_mask_final_10_addr = getelementptr i32 %connectivity_mask_final_10, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 166 'getelementptr' 'connectivity_mask_final_10_addr' <Predicate = (icmp_ln382 & select_ln380 == 10)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_10_addr" [GAT_compute.cc:383]   --->   Operation 167 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 10)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%connectivity_mask_final_9_addr = getelementptr i32 %connectivity_mask_final_9, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 168 'getelementptr' 'connectivity_mask_final_9_addr' <Predicate = (icmp_ln382 & select_ln380 == 9)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_9_addr" [GAT_compute.cc:383]   --->   Operation 169 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 9)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%connectivity_mask_final_8_addr = getelementptr i32 %connectivity_mask_final_8, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 170 'getelementptr' 'connectivity_mask_final_8_addr' <Predicate = (icmp_ln382 & select_ln380 == 8)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_8_addr" [GAT_compute.cc:383]   --->   Operation 171 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 8)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%connectivity_mask_final_7_addr = getelementptr i32 %connectivity_mask_final_7, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 172 'getelementptr' 'connectivity_mask_final_7_addr' <Predicate = (icmp_ln382 & select_ln380 == 7)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_7_addr" [GAT_compute.cc:383]   --->   Operation 173 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 7)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%connectivity_mask_final_6_addr = getelementptr i32 %connectivity_mask_final_6, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 174 'getelementptr' 'connectivity_mask_final_6_addr' <Predicate = (icmp_ln382 & select_ln380 == 6)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_6_addr" [GAT_compute.cc:383]   --->   Operation 175 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 6)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%connectivity_mask_final_5_addr = getelementptr i32 %connectivity_mask_final_5, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 176 'getelementptr' 'connectivity_mask_final_5_addr' <Predicate = (icmp_ln382 & select_ln380 == 5)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_5_addr" [GAT_compute.cc:383]   --->   Operation 177 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 5)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%connectivity_mask_final_4_addr = getelementptr i32 %connectivity_mask_final_4, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 178 'getelementptr' 'connectivity_mask_final_4_addr' <Predicate = (icmp_ln382 & select_ln380 == 4)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_4_addr" [GAT_compute.cc:383]   --->   Operation 179 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 4)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%connectivity_mask_final_3_addr = getelementptr i32 %connectivity_mask_final_3, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 180 'getelementptr' 'connectivity_mask_final_3_addr' <Predicate = (icmp_ln382 & select_ln380 == 3)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_3_addr" [GAT_compute.cc:383]   --->   Operation 181 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%connectivity_mask_final_2_addr = getelementptr i32 %connectivity_mask_final_2, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 182 'getelementptr' 'connectivity_mask_final_2_addr' <Predicate = (icmp_ln382 & select_ln380 == 2)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_2_addr" [GAT_compute.cc:383]   --->   Operation 183 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%connectivity_mask_final_1_addr = getelementptr i32 %connectivity_mask_final_1, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 184 'getelementptr' 'connectivity_mask_final_1_addr' <Predicate = (icmp_ln382 & select_ln380 == 1)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_1_addr" [GAT_compute.cc:383]   --->   Operation 185 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%connectivity_mask_final_0_addr = getelementptr i32 %connectivity_mask_final_0, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 186 'getelementptr' 'connectivity_mask_final_0_addr' <Predicate = (icmp_ln382 & select_ln380 == 0)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_0_addr" [GAT_compute.cc:383]   --->   Operation 187 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%connectivity_mask_final_18_addr = getelementptr i32 %connectivity_mask_final_18, i64 0, i64 %zext_ln380" [GAT_compute.cc:383]   --->   Operation 188 'getelementptr' 'connectivity_mask_final_18_addr' <Predicate = (icmp_ln382 & select_ln380 != 0 & select_ln380 != 1 & select_ln380 != 2 & select_ln380 != 3 & select_ln380 != 4 & select_ln380 != 5 & select_ln380 != 6 & select_ln380 != 7 & select_ln380 != 8 & select_ln380 != 9 & select_ln380 != 10 & select_ln380 != 11 & select_ln380 != 12 & select_ln380 != 13 & select_ln380 != 14 & select_ln380 != 15 & select_ln380 != 16 & select_ln380 != 17)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (1.35ns)   --->   "%store_ln383 = store i32 2147483648, i7 %connectivity_mask_final_18_addr" [GAT_compute.cc:383]   --->   Operation 189 'store' 'store_ln383' <Predicate = (icmp_ln382 & select_ln380 != 0 & select_ln380 != 1 & select_ln380 != 2 & select_ln380 != 3 & select_ln380 != 4 & select_ln380 != 5 & select_ln380 != 6 & select_ln380 != 7 & select_ln380 != 8 & select_ln380 != 9 & select_ln380 != 10 & select_ln380 != 11 & select_ln380 != 12 & select_ln380 != 13 & select_ln380 != 14 & select_ln380 != 15 & select_ln380 != 16 & select_ln380 != 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln384 = br void" [GAT_compute.cc:384]   --->   Operation 190 'br' 'br_ln384' <Predicate = (icmp_ln382)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.72ns
The critical path consists of the following:
	'alloca' operation ('j') [21]  (0 ns)
	'load' operation ('j_load', GAT_compute.cc:381) on local variable 'j' [55]  (0 ns)
	'icmp' operation ('icmp_ln381', GAT_compute.cc:381) [60]  (0.877 ns)
	'select' operation ('select_ln380', GAT_compute.cc:380) [61]  (0.48 ns)
	'add' operation ('add_ln381', GAT_compute.cc:381) [241]  (0.878 ns)
	'store' operation ('store_ln381', GAT_compute.cc:381) of variable 'add_ln381', GAT_compute.cc:381 on local variable 'j' [244]  (0.489 ns)

 <State 2>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[68] ('mul_ln382', GAT_compute.cc:382) [65]  (1.09 ns)

 <State 3>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[68] ('mul_ln382', GAT_compute.cc:382) [65]  (0 ns)
	'add' operation of DSP[68] ('add_ln382', GAT_compute.cc:382) [68]  (0.831 ns)

 <State 4>: 2.18ns
The critical path consists of the following:
	'add' operation of DSP[68] ('add_ln382', GAT_compute.cc:382) [68]  (0.831 ns)
	'getelementptr' operation ('connectivity_mask_addr', GAT_compute.cc:382) [70]  (0 ns)
	'load' operation ('connectivity_mask_load', GAT_compute.cc:382) on array 'connectivity_mask' [72]  (1.35 ns)

 <State 5>: 2.46ns
The critical path consists of the following:
	'load' operation ('connectivity_mask_load', GAT_compute.cc:382) on array 'connectivity_mask' [72]  (1.35 ns)
	'icmp' operation ('icmp_ln384', GAT_compute.cc:384) [76]  (1.11 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('connectivity_mask_final_15_addr_1', GAT_compute.cc:383) [89]  (0 ns)
	'store' operation ('store_ln385', GAT_compute.cc:385) of constant 0 on array 'connectivity_mask_final_15' [90]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
