0.6
2018.3
Dec  7 2018
00:33:28
D:/summer-camp/logic-analyse/hardware_input/hardware_input.sim/sim_1/synth/func/xsim/logic_intb_func_synth.v,1595903254,verilog,,D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sim_1/new/logic_intb.v,,design_1;design_1_blk_mem_gen_0_0;design_1_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper;design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized0;design_1_blk_mem_gen_0_0_blk_mem_gen_top;design_1_blk_mem_gen_0_0_blk_mem_gen_v8_4_2;design_1_blk_mem_gen_0_0_blk_mem_gen_v8_4_2_synth;design_1_logic_in_0_0;design_1_logic_in_0_0_intern_clk;design_1_logic_in_0_0_logic_in;design_1_test_ram_0_0;design_1_test_ram_0_0_test_ram;design_1_wrapper;glbl,,,,,,,,
D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sim_1/new/logic_intb.v,1595872710,verilog,,,,logic_intb,,,,,,,,
