
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000611                       # Number of seconds simulated
sim_ticks                                   611035000                       # Number of ticks simulated
final_tick                                  611035000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148635                       # Simulator instruction rate (inst/s)
host_op_rate                                   232799                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              104915631                       # Simulator tick rate (ticks/s)
host_mem_usage                                 647152                       # Number of bytes of host memory used
host_seconds                                     5.82                       # Real time elapsed on the host
sim_insts                                      865654                       # Number of instructions simulated
sim_ops                                       1355835                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           30464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               56128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25664                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              401                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              476                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  877                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           42000867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           49856391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               91857259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      42000867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          42000867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          42000867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          49856391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              91857259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       401.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       476.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1769                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          877                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        877                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   56128                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    56128                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 36                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 40                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               107                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                99                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               105                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      610929500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    877                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      538                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      292                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       42                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          145                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     374.289655                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    227.444274                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    351.379739                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            41     28.28%     28.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           32     22.07%     50.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           19     13.10%     63.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            8      5.52%     68.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            9      6.21%     75.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            5      3.45%     78.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            7      4.83%     83.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      2.07%     85.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           21     14.48%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           145                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        25664                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        30464                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 42000867.380755603313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 49856391.205086454749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          401                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          476                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     14364000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     18774000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35820.45                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     39441.18                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      16694250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 33138000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4385000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      19035.63                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 37785.63                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         91.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      91.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.72                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.72                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.11                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       722                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.33                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      696612.88                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.33                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    521220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    258060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2648940                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               7224750                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1102080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         47424000                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         24138240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         106528620                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               203982630                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             333.831335                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             592271000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2316500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        5980000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     425461250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     62861500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       10419000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    103996750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    585480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    292215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3612840                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6523080                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                362400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         19637070                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          6131040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         129925980                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               172601865                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             282.474596                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             595631250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        694500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2340000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     536755750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     15965750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12213250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     43065750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  138036                       # Number of BP lookups
system.cpu.branchPred.condPredicted            138036                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             12890                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                90898                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   27681                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                823                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           90898                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              86184                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4714                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1123                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      478289                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      186802                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            83                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            27                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      171066                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           125                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       611035000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1222071                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              35755                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1312662                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      138036                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             113865                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1152733                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   25958                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         70                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           737                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    170977                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   233                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            1202356                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.713781                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.631782                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   117140      9.74%      9.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   109857      9.14%     18.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   975359     81.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1202356                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.112953                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.074129                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    85800                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                108396                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    946090                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 49091                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  12979                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1907369                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 44569                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  12979                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   141690                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   30123                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2108                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    938772                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 76684                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1861239                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 22215                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   152                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   4056                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  19617                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  34058                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               13                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1982883                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4654919                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3283184                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3834                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1443028                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   539855                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 25                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     57608                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               545491                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              222591                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            242307                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            60389                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1814721                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  61                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1628124                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             11690                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          458946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       628264                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1202356                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.354111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.800259                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              247503     20.58%     20.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              281582     23.42%     44.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              673271     56.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1202356                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    251      0.08%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     52      0.02%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      0.01%      0.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   120      0.04%      0.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.04%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 272550     85.37%     85.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 46136     14.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1305      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                950876     58.40%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.02%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.00%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.01%     58.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.01%     58.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.01%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               485189     29.80%     88.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              189274     11.63%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              65      0.00%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            430      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1628124                       # Type of FU issued
system.cpu.iq.rate                           1.332266                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      319250                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.196085                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4785031                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2271740                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1581100                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4513                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2033                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1957                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1943531                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2538                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           206763                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       136165                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1460                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        57212                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  12979                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   21491                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3039                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1814782                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1731                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                545491                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               222591                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     22                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3002                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           6581                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6805                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                13386                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1599344                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                478282                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             28780                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       665084                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   103711                       # Number of branches executed
system.cpu.iew.exec_stores                     186802                       # Number of stores executed
system.cpu.iew.exec_rate                     1.308716                       # Inst execution rate
system.cpu.iew.wb_sent                        1593201                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1583057                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1229342                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1620198                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.295389                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.758760                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          435940                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             12949                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1169103                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.159722                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.924590                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       421260     36.03%     36.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       139851     11.96%     48.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       607992     52.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1169103                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               865654                       # Number of instructions committed
system.cpu.commit.committedOps                1355835                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         574705                       # Number of memory references committed
system.cpu.commit.loads                        409326                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      93413                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1943                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1336332                       # Number of committed integer instructions.
system.cpu.commit.function_calls                18439                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1103      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           779049     57.46%     57.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     57.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     57.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     57.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     57.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     57.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     57.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     57.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     57.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     57.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.03%     57.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.01%     57.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.01%     57.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.02%     57.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.01%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          409270     30.19%     87.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         164964     12.17%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           56      0.00%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          415      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1355835                       # Class of committed instruction
system.cpu.commit.bw_lim_events                607992                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2352886                       # The number of ROB reads
system.cpu.rob.rob_writes                     3616853                       # The number of ROB writes
system.cpu.timesIdled                             238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           19715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      865654                       # Number of Instructions Simulated
system.cpu.committedOps                       1355835                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.411731                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.411731                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.708350                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.708350                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2749964                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1279347                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3784                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1483                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    295069                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   415392                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  862390                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           247.910401                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              436088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               505                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            863.540594                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   247.910401                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.968400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3495097                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3495097                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       270456                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          270456                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       165127                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165127                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       435583                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           435583                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       435583                       # number of overall hits
system.cpu.dcache.overall_hits::total          435583                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          989                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           989                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          252                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1241                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1241                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1241                       # number of overall misses
system.cpu.dcache.overall_misses::total          1241                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     72040000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     72040000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23383000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23383000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     95423000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     95423000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     95423000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     95423000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       271445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       271445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       165379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       165379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       436824                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       436824                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       436824                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       436824                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003643                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001524                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001524                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002841                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002841                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002841                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002841                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72841.253792                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72841.253792                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92789.682540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92789.682540                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76892.022562                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76892.022562                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76892.022562                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76892.022562                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          450                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.285714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          125                       # number of writebacks
system.cpu.dcache.writebacks::total               125                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          732                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          732                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          736                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          736                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          736                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          736                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          257                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          248                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          505                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19820500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19820500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22975000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22975000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     42795500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     42795500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     42795500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     42795500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001156                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001156                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001156                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001156                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77122.568093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77122.568093                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92641.129032                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92641.129032                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84743.564356                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84743.564356                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84743.564356                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84743.564356                       # average overall mshr miss latency
system.cpu.dcache.replacements                    249                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.807878                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              170877                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               411                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            415.759124                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.807878                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1368227                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1368227                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       170466                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          170466                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       170466                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           170466                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       170466                       # number of overall hits
system.cpu.icache.overall_hits::total          170466                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          511                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           511                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          511                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            511                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          511                       # number of overall misses
system.cpu.icache.overall_misses::total           511                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40968000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40968000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     40968000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40968000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40968000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40968000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       170977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       170977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       170977                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       170977                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       170977                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       170977                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002989                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002989                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002989                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002989                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002989                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002989                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80172.211350                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80172.211350                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80172.211350                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80172.211350                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80172.211350                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80172.211350                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           99                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          412                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          412                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34419000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34419000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34419000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34419000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34419000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002410                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002410                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002410                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002410                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002410                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002410                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83541.262136                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83541.262136                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83541.262136                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83541.262136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83541.262136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83541.262136                       # average overall mshr miss latency
system.cpu.icache.replacements                    155                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1321                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 668                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           125                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               279                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                248                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               248                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            669                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          978                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1259                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2237                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        26304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        40320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    66624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                917                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003272                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.057135                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      914     99.67%     99.67% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.33%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  917                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               910500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1027999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1262500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              781.226392                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1041                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  877                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.187001                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   348.985868                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   432.240525                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.085202                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.105527                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.190729                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          877                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          819                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.214111                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9213                       # Number of tag accesses
system.l2cache.tags.data_accesses                9213                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          125                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          125                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data            8                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                8                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           31                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              29                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  39                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             29                       # number of overall hits
system.l2cache.overall_hits::total                 39                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          240                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            240                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          402                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          236                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          638                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           402                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           476                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               878                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          402                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          476                       # number of overall misses
system.l2cache.overall_misses::total              878                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     22523000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     22523000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     33698500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     19203000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     52901500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     33698500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     41726000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     75424500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     33698500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     41726000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     75424500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          125                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          125                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          248                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          248                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          412                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          257                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          669                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          412                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          505                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             917                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          412                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          505                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            917                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.967742                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.967742                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.975728                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.918288                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.953662                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.975728                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.942574                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.957470                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.975728                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.942574                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.957470                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 93845.833333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 93845.833333                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83827.114428                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 81368.644068                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 82917.711599                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 83827.114428                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 87659.663866                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 85904.897494                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 83827.114428                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 87659.663866                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 85904.897494                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          240                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          240                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          402                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          236                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          638                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          402                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          476                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          878                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          402                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          476                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          878                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     22043000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     22043000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     32896500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18731000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     51627500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     32896500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     40774000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     73670500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     32896500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     40774000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     73670500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.967742                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.967742                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.975728                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.918288                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.953662                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.975728                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.942574                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.957470                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.975728                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.942574                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.957470                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 91845.833333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 91845.833333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81832.089552                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79368.644068                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80920.846395                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81832.089552                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 85659.663866                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 83907.175399                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81832.089552                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 85659.663866                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 83907.175399                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            877                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 637                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                240                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               240                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            637                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1754                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        56128                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                877                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      877    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  877                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               438500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2192500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              781.230698                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    877                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  877                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   348.987836                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   432.242862                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.021301                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.026382                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.047683                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          877                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          819                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.053528                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                14909                       # Number of tag accesses
system.l3cache.tags.data_accesses               14909                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          240                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            240                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          401                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          236                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          637                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           401                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           476                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               877                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          401                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          476                       # number of overall misses
system.l3cache.overall_misses::total              877                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     19883000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     19883000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     29287500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16607000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     45894500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     29287500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     36490000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     65777500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     29287500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     36490000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     65777500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          240                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          240                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          401                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          236                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          637                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          401                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          476                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             877                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          401                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          476                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            877                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 82845.833333                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 82845.833333                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 73036.159601                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 70368.644068                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 72047.880691                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 73036.159601                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 76659.663866                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 75002.850627                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 73036.159601                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 76659.663866                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 75002.850627                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          240                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          240                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          401                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          236                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          637                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          401                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          476                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          877                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          401                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          476                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          877                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     19403000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     19403000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     28485500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16135000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     44620500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     28485500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     35538000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     64023500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     28485500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     35538000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     64023500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80845.833333                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 80845.833333                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 71036.159601                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68368.644068                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70047.880691                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 71036.159601                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 74659.663866                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 73002.850627                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 71036.159601                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 74659.663866                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 73002.850627                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           877                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    611035000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                637                       # Transaction distribution
system.membus.trans_dist::ReadExReq               240                       # Transaction distribution
system.membus.trans_dist::ReadExResp              240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           637                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        56128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        56128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               877                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     877    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 877                       # Request fanout histogram
system.membus.reqLayer0.occupancy              438500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2383000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
