<profile>

<section name = "Vitis HLS Report for 'gramSchmidt_Pipeline_VITIS_LOOP_42_4'" level="0">
<item name = "Date">Sun Jun 23 03:32:26 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">gramSchmidt</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p-fsvh2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.906 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 5728, 10.000 ns, 28.640 us, 2, 5728, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_42_4">0, 5726, 207, 184, 1, 0 ~ 31, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 571, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 155, 10788, 9207, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 2171, -</column>
<column name="Register">-, -, 6087, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 5, 1, 2, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U44">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U45">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U46">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U47">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U48">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U49">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U50">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U51">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U52">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U53">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U54">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U55">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U56">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U57">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U58">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U59">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U60">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U61">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U62">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U63">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U64">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U65">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U66">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U67">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U68">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U69">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U70">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U71">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U72">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U73">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U74">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U13">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U14">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U15">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U16">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U17">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U18">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U19">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U20">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U21">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U22">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U23">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U24">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U25">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U26">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U27">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U28">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U29">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U30">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U31">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U32">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U33">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U34">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U35">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U36">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U37">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U38">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U39">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U40">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U41">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U42">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U43">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln42_fu_2190_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln43_fu_2045_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln45_10_fu_1561_p2">+, 0, 0, 17, 10, 9</column>
<column name="add_ln45_12_fu_1611_p2">+, 0, 0, 17, 10, 9</column>
<column name="add_ln45_13_fu_1621_p2">+, 0, 0, 17, 10, 9</column>
<column name="add_ln45_14_fu_1667_p2">+, 0, 0, 17, 10, 9</column>
<column name="add_ln45_15_fu_1677_p2">+, 0, 0, 17, 10, 9</column>
<column name="add_ln45_16_fu_1723_p2">+, 0, 0, 17, 10, 9</column>
<column name="add_ln45_18_fu_1779_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln45_19_fu_1789_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln45_1_fu_1339_p2">+, 0, 0, 17, 10, 7</column>
<column name="add_ln45_21_fu_1826_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln45_22_fu_1836_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln45_24_fu_1865_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln45_25_fu_1875_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln45_27_fu_1905_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln45_28_fu_1915_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln45_29_fu_1945_p2">+, 0, 0, 17, 10, 9</column>
<column name="add_ln45_2_fu_1369_p2">+, 0, 0, 17, 10, 7</column>
<column name="add_ln45_30_fu_1955_p2">+, 0, 0, 17, 10, 9</column>
<column name="add_ln45_31_fu_1985_p2">+, 0, 0, 17, 10, 9</column>
<column name="add_ln45_32_fu_1995_p2">+, 0, 0, 17, 10, 9</column>
<column name="add_ln45_33_fu_2025_p2">+, 0, 0, 17, 10, 8</column>
<column name="add_ln45_34_fu_2035_p2">+, 0, 0, 17, 10, 8</column>
<column name="add_ln45_35_fu_2069_p2">+, 0, 0, 17, 10, 7</column>
<column name="add_ln45_3_fu_1379_p2">+, 0, 0, 17, 10, 8</column>
<column name="add_ln45_4_fu_1423_p2">+, 0, 0, 17, 10, 8</column>
<column name="add_ln45_5_fu_1433_p2">+, 0, 0, 17, 10, 8</column>
<column name="add_ln45_6_fu_1487_p2">+, 0, 0, 17, 10, 8</column>
<column name="add_ln45_7_fu_1497_p2">+, 0, 0, 17, 10, 9</column>
<column name="add_ln45_9_fu_1551_p2">+, 0, 0, 17, 10, 9</column>
<column name="add_ln45_fu_1180_p2">+, 0, 0, 17, 10, 6</column>
<column name="icmp_ln42_fu_1152_p2">icmp, 0, 0, 13, 6, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln45_fu_1733_p2">xor, 0, 0, 11, 10, 11</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">150, 33, 10, 330</column>
<column name="a_address1">150, 33, 10, 330</column>
<column name="a_d0">89, 18, 32, 576</column>
<column name="a_d1">65, 16, 32, 512</column>
<column name="ap_NS_fsm">979, 185, 1, 185</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 11, 22</column>
<column name="grp_fu_749_opcode">14, 3, 2, 6</column>
<column name="grp_fu_749_p0">20, 4, 32, 128</column>
<column name="grp_fu_749_p1">138, 30, 32, 960</column>
<column name="grp_fu_878_p0">89, 18, 32, 576</column>
<column name="grp_fu_878_p1">97, 19, 32, 608</column>
<column name="grp_fu_882_p0">81, 17, 32, 544</column>
<column name="grp_fu_882_p1">81, 17, 32, 544</column>
<column name="j_fu_168">9, 2, 11, 22</column>
<column name="q_address0">81, 17, 10, 170</column>
<column name="q_address1">65, 16, 10, 160</column>
<column name="reg_1018">9, 2, 32, 64</column>
<column name="reg_1079">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_addr_10_reg_2650">10, 0, 10, 0</column>
<column name="a_addr_11_reg_2690">10, 0, 10, 0</column>
<column name="a_addr_12_reg_2696">10, 0, 10, 0</column>
<column name="a_addr_13_reg_2741">10, 0, 10, 0</column>
<column name="a_addr_14_reg_2747">10, 0, 10, 0</column>
<column name="a_addr_15_reg_2797">10, 0, 10, 0</column>
<column name="a_addr_16_reg_2803">10, 0, 10, 0</column>
<column name="a_addr_16_reg_2803_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="a_addr_17_reg_2847">10, 0, 10, 0</column>
<column name="a_addr_18_reg_2852">10, 0, 10, 0</column>
<column name="a_addr_19_reg_2896">10, 0, 10, 0</column>
<column name="a_addr_1_reg_2366">10, 0, 10, 0</column>
<column name="a_addr_20_reg_2902">10, 0, 10, 0</column>
<column name="a_addr_21_reg_2941">10, 0, 10, 0</column>
<column name="a_addr_22_reg_2946">10, 0, 10, 0</column>
<column name="a_addr_23_reg_2985">10, 0, 10, 0</column>
<column name="a_addr_24_reg_2990">10, 0, 10, 0</column>
<column name="a_addr_25_reg_3029">10, 0, 10, 0</column>
<column name="a_addr_26_reg_3034">10, 0, 10, 0</column>
<column name="a_addr_27_reg_3068">10, 0, 10, 0</column>
<column name="a_addr_28_reg_3073">10, 0, 10, 0</column>
<column name="a_addr_29_reg_3112">10, 0, 10, 0</column>
<column name="a_addr_2_reg_2493">10, 0, 10, 0</column>
<column name="a_addr_30_reg_3117">10, 0, 10, 0</column>
<column name="a_addr_31_reg_3161">10, 0, 10, 0</column>
<column name="a_addr_3_reg_2508">10, 0, 10, 0</column>
<column name="a_addr_4_reg_2514">10, 0, 10, 0</column>
<column name="a_addr_5_reg_2547">10, 0, 10, 0</column>
<column name="a_addr_6_reg_2553">10, 0, 10, 0</column>
<column name="a_addr_7_reg_2598">10, 0, 10, 0</column>
<column name="a_addr_8_reg_2604">10, 0, 10, 0</column>
<column name="a_addr_9_reg_2644">10, 0, 10, 0</column>
<column name="a_addr_reg_2348">10, 0, 10, 0</column>
<column name="a_addr_reg_2348_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="add_ln43_reg_3122">10, 0, 10, 0</column>
<column name="add_ln45_11_reg_2468">5, 0, 9, 4</column>
<column name="add_ln45_8_reg_2448">5, 0, 9, 4</column>
<column name="add_ln45_s_reg_2417">5, 0, 8, 3</column>
<column name="ap_CS_fsm">184, 0, 184, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bitcast_ln45_10_reg_2620">32, 0, 32, 0</column>
<column name="bitcast_ln45_11_reg_2626">32, 0, 32, 0</column>
<column name="bitcast_ln45_12_reg_2632">32, 0, 32, 0</column>
<column name="bitcast_ln45_13_reg_2638">32, 0, 32, 0</column>
<column name="bitcast_ln45_14_reg_2666">32, 0, 32, 0</column>
<column name="bitcast_ln45_15_reg_2672">32, 0, 32, 0</column>
<column name="bitcast_ln45_16_reg_2678">32, 0, 32, 0</column>
<column name="bitcast_ln45_17_reg_2684">32, 0, 32, 0</column>
<column name="bitcast_ln45_18_reg_2717">32, 0, 32, 0</column>
<column name="bitcast_ln45_19_reg_2723">32, 0, 32, 0</column>
<column name="bitcast_ln45_1_reg_2400">32, 0, 32, 0</column>
<column name="bitcast_ln45_20_reg_2729">32, 0, 32, 0</column>
<column name="bitcast_ln45_21_reg_2735">32, 0, 32, 0</column>
<column name="bitcast_ln45_22_reg_2773">32, 0, 32, 0</column>
<column name="bitcast_ln45_23_reg_2779">32, 0, 32, 0</column>
<column name="bitcast_ln45_24_reg_2785">32, 0, 32, 0</column>
<column name="bitcast_ln45_25_reg_2791">32, 0, 32, 0</column>
<column name="bitcast_ln45_26_reg_2823">32, 0, 32, 0</column>
<column name="bitcast_ln45_27_reg_2829">32, 0, 32, 0</column>
<column name="bitcast_ln45_28_reg_2835">32, 0, 32, 0</column>
<column name="bitcast_ln45_29_reg_2841">32, 0, 32, 0</column>
<column name="bitcast_ln45_2_reg_2406">32, 0, 32, 0</column>
<column name="bitcast_ln45_30_reg_2872">32, 0, 32, 0</column>
<column name="bitcast_ln45_31_reg_2878">32, 0, 32, 0</column>
<column name="bitcast_ln45_32_reg_2884">32, 0, 32, 0</column>
<column name="bitcast_ln45_33_reg_2890">32, 0, 32, 0</column>
<column name="bitcast_ln45_34_reg_2917">32, 0, 32, 0</column>
<column name="bitcast_ln45_35_reg_2923">32, 0, 32, 0</column>
<column name="bitcast_ln45_36_reg_2929">32, 0, 32, 0</column>
<column name="bitcast_ln45_37_reg_2935">32, 0, 32, 0</column>
<column name="bitcast_ln45_38_reg_2961">32, 0, 32, 0</column>
<column name="bitcast_ln45_39_reg_2967">32, 0, 32, 0</column>
<column name="bitcast_ln45_3_reg_2411">32, 0, 32, 0</column>
<column name="bitcast_ln45_40_reg_2973">32, 0, 32, 0</column>
<column name="bitcast_ln45_41_reg_2979">32, 0, 32, 0</column>
<column name="bitcast_ln45_42_reg_3005">32, 0, 32, 0</column>
<column name="bitcast_ln45_43_reg_3011">32, 0, 32, 0</column>
<column name="bitcast_ln45_44_reg_3017">32, 0, 32, 0</column>
<column name="bitcast_ln45_45_reg_3023">32, 0, 32, 0</column>
<column name="bitcast_ln45_46_reg_3044">32, 0, 32, 0</column>
<column name="bitcast_ln45_47_reg_3050">32, 0, 32, 0</column>
<column name="bitcast_ln45_48_reg_3056">32, 0, 32, 0</column>
<column name="bitcast_ln45_49_reg_3062">32, 0, 32, 0</column>
<column name="bitcast_ln45_4_reg_2535">32, 0, 32, 0</column>
<column name="bitcast_ln45_50_reg_3088">32, 0, 32, 0</column>
<column name="bitcast_ln45_51_reg_3094">32, 0, 32, 0</column>
<column name="bitcast_ln45_52_reg_3100">32, 0, 32, 0</column>
<column name="bitcast_ln45_53_reg_3106">32, 0, 32, 0</column>
<column name="bitcast_ln45_54_reg_3137">32, 0, 32, 0</column>
<column name="bitcast_ln45_55_reg_3143">32, 0, 32, 0</column>
<column name="bitcast_ln45_56_reg_3149">32, 0, 32, 0</column>
<column name="bitcast_ln45_57_reg_3155">32, 0, 32, 0</column>
<column name="bitcast_ln45_58_reg_3177">32, 0, 32, 0</column>
<column name="bitcast_ln45_59_reg_3183">32, 0, 32, 0</column>
<column name="bitcast_ln45_5_reg_2541">32, 0, 32, 0</column>
<column name="bitcast_ln45_60_reg_3189">32, 0, 32, 0</column>
<column name="bitcast_ln45_61_reg_3195">32, 0, 32, 0</column>
<column name="bitcast_ln45_62_reg_3211">32, 0, 32, 0</column>
<column name="bitcast_ln45_63_reg_3217">32, 0, 32, 0</column>
<column name="bitcast_ln45_6_reg_2574">32, 0, 32, 0</column>
<column name="bitcast_ln45_7_reg_2580">32, 0, 32, 0</column>
<column name="bitcast_ln45_8_reg_2586">32, 0, 32, 0</column>
<column name="bitcast_ln45_9_reg_2592">32, 0, 32, 0</column>
<column name="icmp_ln42_reg_2309">1, 0, 1, 0</column>
<column name="j_1_reg_2304">11, 0, 11, 0</column>
<column name="j_fu_168">11, 0, 11, 0</column>
<column name="k_cast_reg_2293">5, 0, 6, 1</column>
<column name="mul54_10_reg_2907">32, 0, 32, 0</column>
<column name="mul54_11_reg_2912">32, 0, 32, 0</column>
<column name="mul54_12_reg_2951">32, 0, 32, 0</column>
<column name="mul54_13_reg_2956">32, 0, 32, 0</column>
<column name="mul54_14_reg_2995">32, 0, 32, 0</column>
<column name="mul54_15_reg_3000">32, 0, 32, 0</column>
<column name="mul54_17_reg_3039">32, 0, 32, 0</column>
<column name="mul54_18_reg_3078">32, 0, 32, 0</column>
<column name="mul54_19_reg_3083">32, 0, 32, 0</column>
<column name="mul54_20_reg_3127">32, 0, 32, 0</column>
<column name="mul54_21_reg_3132">32, 0, 32, 0</column>
<column name="mul54_22_reg_3167">32, 0, 32, 0</column>
<column name="mul54_23_reg_3172">32, 0, 32, 0</column>
<column name="mul54_24_reg_3201">32, 0, 32, 0</column>
<column name="mul54_25_reg_3206">32, 0, 32, 0</column>
<column name="mul54_27_reg_3223">32, 0, 32, 0</column>
<column name="mul54_28_reg_3228">32, 0, 32, 0</column>
<column name="mul54_29_reg_3233">32, 0, 32, 0</column>
<column name="mul54_30_reg_3238">32, 0, 32, 0</column>
<column name="mul54_4_reg_2712">32, 0, 32, 0</column>
<column name="mul54_5_reg_2763">32, 0, 32, 0</column>
<column name="mul54_6_reg_2768">32, 0, 32, 0</column>
<column name="mul54_7_reg_2818">32, 0, 32, 0</column>
<column name="mul54_9_reg_2862">32, 0, 32, 0</column>
<column name="mul54_s_reg_2867">32, 0, 32, 0</column>
<column name="mul76_10_reg_3288">32, 0, 32, 0</column>
<column name="mul76_11_reg_3293">32, 0, 32, 0</column>
<column name="mul76_12_reg_3298">32, 0, 32, 0</column>
<column name="mul76_13_reg_3303">32, 0, 32, 0</column>
<column name="mul76_14_reg_3308">32, 0, 32, 0</column>
<column name="mul76_15_reg_3313">32, 0, 32, 0</column>
<column name="mul76_16_reg_3318">32, 0, 32, 0</column>
<column name="mul76_17_reg_3323">32, 0, 32, 0</column>
<column name="mul76_18_reg_3328">32, 0, 32, 0</column>
<column name="mul76_19_reg_3333">32, 0, 32, 0</column>
<column name="mul76_20_reg_3338">32, 0, 32, 0</column>
<column name="mul76_21_reg_3343">32, 0, 32, 0</column>
<column name="mul76_22_reg_3348">32, 0, 32, 0</column>
<column name="mul76_23_reg_3353">32, 0, 32, 0</column>
<column name="mul76_24_reg_3358">32, 0, 32, 0</column>
<column name="mul76_25_reg_3363">32, 0, 32, 0</column>
<column name="mul76_26_reg_3368">32, 0, 32, 0</column>
<column name="mul76_27_reg_3373">32, 0, 32, 0</column>
<column name="mul76_28_reg_3378">32, 0, 32, 0</column>
<column name="mul76_29_reg_3383">32, 0, 32, 0</column>
<column name="mul76_2_reg_3243">32, 0, 32, 0</column>
<column name="mul76_30_reg_3388">32, 0, 32, 0</column>
<column name="mul76_3_reg_3248">32, 0, 32, 0</column>
<column name="mul76_4_reg_3253">32, 0, 32, 0</column>
<column name="mul76_5_reg_3258">32, 0, 32, 0</column>
<column name="mul76_6_reg_3263">32, 0, 32, 0</column>
<column name="mul76_7_reg_3268">32, 0, 32, 0</column>
<column name="mul76_8_reg_3273">32, 0, 32, 0</column>
<column name="mul76_9_reg_3278">32, 0, 32, 0</column>
<column name="mul76_s_reg_3283">32, 0, 32, 0</column>
<column name="q_load_15_reg_2520">32, 0, 32, 0</column>
<column name="q_load_17_reg_2559">32, 0, 32, 0</column>
<column name="reg_1006">32, 0, 32, 0</column>
<column name="reg_1010">32, 0, 32, 0</column>
<column name="reg_1014">32, 0, 32, 0</column>
<column name="reg_1018">32, 0, 32, 0</column>
<column name="reg_1023">32, 0, 32, 0</column>
<column name="reg_1027">32, 0, 32, 0</column>
<column name="reg_1031">32, 0, 32, 0</column>
<column name="reg_1035">32, 0, 32, 0</column>
<column name="reg_1039">32, 0, 32, 0</column>
<column name="reg_1043">32, 0, 32, 0</column>
<column name="reg_1049">32, 0, 32, 0</column>
<column name="reg_1055">32, 0, 32, 0</column>
<column name="reg_1059">32, 0, 32, 0</column>
<column name="reg_1063">32, 0, 32, 0</column>
<column name="reg_1067">32, 0, 32, 0</column>
<column name="reg_1071">32, 0, 32, 0</column>
<column name="reg_1075">32, 0, 32, 0</column>
<column name="reg_1079">32, 0, 32, 0</column>
<column name="reg_1084">32, 0, 32, 0</column>
<column name="reg_1121">32, 0, 32, 0</column>
<column name="sub77_10_reg_3443">32, 0, 32, 0</column>
<column name="sub77_11_reg_3448">32, 0, 32, 0</column>
<column name="sub77_12_reg_3453">32, 0, 32, 0</column>
<column name="sub77_13_reg_3458">32, 0, 32, 0</column>
<column name="sub77_14_reg_3463">32, 0, 32, 0</column>
<column name="sub77_15_reg_3468">32, 0, 32, 0</column>
<column name="sub77_16_reg_3473">32, 0, 32, 0</column>
<column name="sub77_17_reg_3478">32, 0, 32, 0</column>
<column name="sub77_18_reg_3483">32, 0, 32, 0</column>
<column name="sub77_19_reg_3488">32, 0, 32, 0</column>
<column name="sub77_1_reg_3393">32, 0, 32, 0</column>
<column name="sub77_20_reg_3493">32, 0, 32, 0</column>
<column name="sub77_21_reg_3498">32, 0, 32, 0</column>
<column name="sub77_22_reg_3503">32, 0, 32, 0</column>
<column name="sub77_23_reg_3508">32, 0, 32, 0</column>
<column name="sub77_24_reg_3513">32, 0, 32, 0</column>
<column name="sub77_25_reg_3518">32, 0, 32, 0</column>
<column name="sub77_26_reg_3523">32, 0, 32, 0</column>
<column name="sub77_27_reg_3528">32, 0, 32, 0</column>
<column name="sub77_28_reg_3533">32, 0, 32, 0</column>
<column name="sub77_29_reg_3538">32, 0, 32, 0</column>
<column name="sub77_2_reg_3398">32, 0, 32, 0</column>
<column name="sub77_30_reg_3543">32, 0, 32, 0</column>
<column name="sub77_3_reg_3403">32, 0, 32, 0</column>
<column name="sub77_4_reg_3408">32, 0, 32, 0</column>
<column name="sub77_5_reg_3413">32, 0, 32, 0</column>
<column name="sub77_6_reg_3418">32, 0, 32, 0</column>
<column name="sub77_7_reg_3423">32, 0, 32, 0</column>
<column name="sub77_8_reg_3428">32, 0, 32, 0</column>
<column name="sub77_9_reg_3433">32, 0, 32, 0</column>
<column name="sub77_s_reg_3438">32, 0, 32, 0</column>
<column name="trunc_ln42_reg_2313">10, 0, 10, 0</column>
<column name="xor_ln_reg_2353">5, 0, 6, 1</column>
<column name="zext_ln45_15_cast_reg_2438">5, 0, 9, 4</column>
<column name="zext_ln45_19_cast_reg_2458">5, 0, 9, 4</column>
<column name="zext_ln45_3_cast_reg_2372">5, 0, 7, 2</column>
<column name="zext_ln45_7_cast_reg_2389">5, 0, 8, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="grp_fu_144_p_din0">out, 32, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="grp_fu_144_p_din1">out, 32, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="grp_fu_144_p_dout0">in, 32, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="grp_fu_144_p_ce">out, 1, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="grp_fu_137_p_din0">out, 32, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="grp_fu_137_p_din1">out, 32, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="grp_fu_137_p_opcode">out, 2, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="grp_fu_137_p_dout0">in, 32, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="grp_fu_137_p_ce">out, 1, ap_ctrl_hs, gramSchmidt_Pipeline_VITIS_LOOP_42_4, return value</column>
<column name="zext_ln42_1">in, 6, ap_none, zext_ln42_1, scalar</column>
<column name="empty">in, 10, ap_none, empty, scalar</column>
<column name="a_address0">out, 10, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_we0">out, 1, ap_memory, a, array</column>
<column name="a_d0">out, 32, ap_memory, a, array</column>
<column name="a_q0">in, 32, ap_memory, a, array</column>
<column name="a_address1">out, 10, ap_memory, a, array</column>
<column name="a_ce1">out, 1, ap_memory, a, array</column>
<column name="a_we1">out, 1, ap_memory, a, array</column>
<column name="a_d1">out, 32, ap_memory, a, array</column>
<column name="a_q1">in, 32, ap_memory, a, array</column>
<column name="bitcast_ln45">in, 32, ap_none, bitcast_ln45, scalar</column>
<column name="k">in, 5, ap_none, k, scalar</column>
<column name="q_address0">out, 10, ap_memory, q, array</column>
<column name="q_ce0">out, 1, ap_memory, q, array</column>
<column name="q_q0">in, 32, ap_memory, q, array</column>
<column name="q_address1">out, 10, ap_memory, q, array</column>
<column name="q_ce1">out, 1, ap_memory, q, array</column>
<column name="q_q1">in, 32, ap_memory, q, array</column>
<column name="zext_ln42_3">in, 5, ap_none, zext_ln42_3, scalar</column>
<column name="zext_ln42_2">in, 5, ap_none, zext_ln42_2, scalar</column>
<column name="zext_ln42_4">in, 5, ap_none, zext_ln42_4, scalar</column>
<column name="r_address0">out, 10, ap_memory, r, array</column>
<column name="r_ce0">out, 1, ap_memory, r, array</column>
<column name="r_we0">out, 1, ap_memory, r, array</column>
<column name="r_d0">out, 32, ap_memory, r, array</column>
</table>
</item>
</section>
</profile>
