<stg><name>A_IO_L2_in_1_x0</name>


<trans_list>

<trans id="430" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln391" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="2" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln391" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="2" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1877" val="0"/>
<literal name="icmp_ln870_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1877" val="0"/>
<literal name="icmp_ln870_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="3" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1877" val="1"/>
<literal name="or_ln391" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1877" val="1"/>
<literal name="or_ln391" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="6" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="10" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="11" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="15" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="16" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1876" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="17" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1876" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln391" val="0"/>
<literal name="icmp_ln890_1876" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="17" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln391" val="1"/>
<literal name="icmp_ln890_1876" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1880" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1880" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="20" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="23" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="24" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="25" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="29" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="33" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="35" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="36" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_1_0_x034, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_2_x07, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1_x06, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_0_x034, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_2_x07, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1_x06, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
:6 %local_A_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_ping_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="64">
<![CDATA[
:7 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="256" op_0_bw="64">
<![CDATA[
:8 %data_split_V_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_44"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="256" op_0_bw="64">
<![CDATA[
:9 %data_split_V_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_43"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="64">
<![CDATA[
:10 %data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln380 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln380"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln381 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln381"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %data_split_V_43_addr = getelementptr i256 %data_split_V_43, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_43_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %data_split_V_43_addr_1 = getelementptr i256 %data_split_V_43, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_43_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %data_split_V_44_addr = getelementptr i256 %data_split_V_44, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_44_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %data_split_V_44_addr_1 = getelementptr i256 %data_split_V_44, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_44_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln390 = br void

]]></Node>
<StgValue><ssdm name="br_ln390"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten199 = phi i12 0, void, i12 %add_ln890_480, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="indvar_flatten199"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1 %indvar_flatten185 = phi i11 0, void, i11 %select_ln890_752, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="indvar_flatten185"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_38 = phi i1 0, void, i1 %arb, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="arb_38"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %c2_V = phi i8 0, void, i8 %c2_V_132, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln890_480 = add i12 %indvar_flatten199, i12 1

]]></Node>
<StgValue><ssdm name="add_ln890_480"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln890 = icmp_eq  i12 %indvar_flatten199, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln890 = br i1 %icmp_ln890, void %.split80, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split80:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_1_A_IO_L2_in_1_x0_loop_2_A_IO_L2_in_1_x0_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split80:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split80:2 %icmp_ln890380 = icmp_eq  i11 %indvar_flatten185, i11 768

]]></Node>
<StgValue><ssdm name="icmp_ln890380"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:3 %or_ln390 = or i1 %icmp_ln890380, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln390"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:4 %xor_ln390 = xor i1 %icmp_ln890380, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln390"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:5 %and_ln390 = and i1 %arb_38, i1 %xor_ln390

]]></Node>
<StgValue><ssdm name="and_ln390"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split80:6 %icmp_ln392 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:7 %and_ln390_1 = and i1 %icmp_ln392, i1 %xor_ln390

]]></Node>
<StgValue><ssdm name="and_ln390_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split80:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_2_A_IO_L2_in_1_x0_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:9 %or_ln391 = or i1 %and_ln390_1, i1 %or_ln390

]]></Node>
<StgValue><ssdm name="or_ln391"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:10 %xor_ln391 = xor i1 %icmp_ln392, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln391"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:11 %or_ln391_1 = or i1 %icmp_ln890380, i1 %xor_ln391

]]></Node>
<StgValue><ssdm name="or_ln391_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:12 %and_ln391 = and i1 %and_ln390, i1 %or_ln391_1

]]></Node>
<StgValue><ssdm name="and_ln391"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split80:13 %specloopname_ln392 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1700

]]></Node>
<StgValue><ssdm name="specloopname_ln392"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split80:14 %br_ln396 = br i1 %and_ln391, void %.preheader15.preheader, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0 %br_ln890 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln890 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln541 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader15:0 %c3_V_4 = phi i3 %add_ln691_1791, void %.loopexit1238, i3 1, void %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="c3_V_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15:1 %icmp_ln890_1877 = icmp_eq  i3 %c3_V_4, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890_1877"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:3 %br_ln398 = br i1 %icmp_ln890_1877, void %.split63, void

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1877" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split63:0 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_713

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1877" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split63:1 %icmp_ln870_4 = icmp_eq  i3 %c3_V_4, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln870_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1877" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split63:2 %br_ln401 = br i1 %icmp_ln870_4, void %.preheader12.preheader.preheader, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1877" val="0"/>
<literal name="icmp_ln870_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader.preheader:0 %br_ln890 = br void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1877" val="0"/>
<literal name="icmp_ln870_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader.preheader:0 %br_ln402 = br void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1877" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln437 = br i1 %or_ln391, void %.loopexit1242, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln437"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1877" val="1"/>
<literal name="or_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader.preheader:0 %br_ln438 = br void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln438"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader12.preheader:0 %indvar_flatten33 = phi i10 %add_ln890_478, void %.preheader12, i10 0, void %.preheader12.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten33"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12.preheader:1 %add_ln890_478 = add i10 %indvar_flatten33, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_478"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12.preheader:2 %icmp_ln890_1883 = icmp_eq  i10 %indvar_flatten33, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1883"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.preheader:3 %br_ln890 = br i1 %icmp_ln890_1883, void %.preheader12, void %.loopexit1238.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_8_A_IO_L2_in_1_x0_loop_9_A_IO_L2_in_1_x0_loop_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_9_A_IO_L2_in_1_x0_loop_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader12:3 %specpipeline_ln420 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln420"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:4 %specloopname_ln420 = specloopname void @_ssdm_op_SpecLoopName, void @empty_988

]]></Node>
<StgValue><ssdm name="specloopname_ln420"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader12:5 %tmp_744 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x06

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader12:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x07, i512 %tmp_744

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.preheader12:7 %br_ln0 = br void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238.loopexit:0 %br_ln0 = br void %.loopexit1238

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader13.preheader:0 %indvar_flatten13 = phi i10 %add_ln890_477, void %.preheader13, i10 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader13.preheader:5 %add_ln890_477 = add i10 %indvar_flatten13, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_477"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader13.preheader:6 %icmp_ln890_1882 = icmp_eq  i10 %indvar_flatten13, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1882"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13.preheader:7 %br_ln890 = br i1 %icmp_ln890_1882, void %.preheader13, void %.loopexit1238.loopexit441

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader13.preheader:1 %c4_V_108 = phi i5 %select_ln890_748, void %.preheader13, i5 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V_108"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader13.preheader:2 %indvar_flatten = phi i7 %select_ln890_751, void %.preheader13, i7 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader13.preheader:3 %c5_V_162 = phi i2 %select_ln890_750, void %.preheader13, i2 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_162"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader13.preheader:4 %c6_V_196 = phi i5 %add_ln691_1788, void %.preheader13, i5 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_196"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:0 %add_ln691_1786 = add i5 %c4_V_108, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1786"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader13:3 %icmp_ln890_1892 = icmp_eq  i7 %indvar_flatten, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1892"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader13:4 %select_ln890_747 = select i1 %icmp_ln890_1892, i2 0, i2 %c5_V_162

]]></Node>
<StgValue><ssdm name="select_ln890_747"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader13:5 %select_ln890_748 = select i1 %icmp_ln890_1892, i5 %add_ln691_1786, i5 %c4_V_108

]]></Node>
<StgValue><ssdm name="select_ln890_748"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:6 %shl_ln412 = shl i5 %select_ln890_748, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln412"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:7 %xor_ln890_22 = xor i1 %icmp_ln890_1892, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_22"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:8 %icmp_ln890_1893 = icmp_eq  i5 %c6_V_196, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1893"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:9 %and_ln890_38 = and i1 %icmp_ln890_1893, i1 %xor_ln890_22

]]></Node>
<StgValue><ssdm name="and_ln890_38"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:10 %add_ln691_1787 = add i2 %select_ln890_747, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1787"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:12 %or_ln890_84 = or i1 %and_ln890_38, i1 %icmp_ln890_1892

]]></Node>
<StgValue><ssdm name="or_ln890_84"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader13:13 %select_ln890_749 = select i1 %or_ln890_84, i5 0, i5 %c6_V_196

]]></Node>
<StgValue><ssdm name="select_ln890_749"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader13:14 %select_ln890_750 = select i1 %and_ln890_38, i2 %add_ln691_1787, i2 %select_ln890_747

]]></Node>
<StgValue><ssdm name="select_ln890_750"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="2">
<![CDATA[
.preheader13:15 %zext_ln412 = zext i2 %select_ln890_750

]]></Node>
<StgValue><ssdm name="zext_ln412"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:16 %add_ln412 = add i5 %shl_ln412, i5 %zext_ln412

]]></Node>
<StgValue><ssdm name="add_ln412"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader13:24 %tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x06

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:26 %add_ln691_1788 = add i5 %select_ln890_749, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1788"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader13:27 %add_ln890_476 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln890_476"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader13:28 %select_ln890_751 = select i1 %icmp_ln890_1892, i7 1, i7 %add_ln890_476

]]></Node>
<StgValue><ssdm name="select_ln890_751"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader13:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_5_A_IO_L2_in_1_x0_loop_6_A_IO_L2_in_1_x0_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader13:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_6_A_IO_L2_in_1_x0_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader13:17 %tmp_811_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln412, i4 0

]]></Node>
<StgValue><ssdm name="tmp_811_cast"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="5">
<![CDATA[
.preheader13:18 %zext_ln412_1 = zext i5 %select_ln890_749

]]></Node>
<StgValue><ssdm name="zext_ln412_1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader13:19 %add_ln412_1 = add i9 %tmp_811_cast, i9 %zext_ln412_1

]]></Node>
<StgValue><ssdm name="add_ln412_1"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="9">
<![CDATA[
.preheader13:20 %zext_ln412_2 = zext i9 %add_ln412_1

]]></Node>
<StgValue><ssdm name="zext_ln412_2"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13:21 %local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln412_2

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader13:22 %specpipeline_ln405 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln405"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader13:23 %specloopname_ln405 = specloopname void @_ssdm_op_SpecLoopName, void @empty_706

]]></Node>
<StgValue><ssdm name="specloopname_ln405"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader13:25 %store_ln412 = store i512 %tmp, i9 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.preheader13:29 %br_ln0 = br void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238.loopexit441:0 %br_ln0 = br void %.loopexit1238

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1238:0 %add_ln691_1791 = add i3 %c3_V_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1791"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238:1 %br_ln0 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader10.preheader:0 %indvar_flatten84 = phi i14 %add_ln890_475, void %.preheader10, i14 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten84"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader10.preheader:1 %c5_V_161 = phi i2 %select_ln890_742, void %.preheader10, i2 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_161"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader10.preheader:2 %indvar_flatten54 = phi i14 %select_ln890_746, void %.preheader10, i14 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten54"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader10.preheader:3 %c6_V_194 = phi i6 %select_ln890_744, void %.preheader10, i6 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_194"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader10.preheader:4 %indvar_flatten41 = phi i9 %select_ln890_745, void %.preheader10, i9 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten41"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader10.preheader:5 %c8_V_10 = phi i5 %add_ln691_1785, void %.preheader10, i5 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_10"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10.preheader:6 %add_ln890_475 = add i14 %indvar_flatten84, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_475"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10.preheader:7 %div_i_i12 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_194, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i12"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="6">
<![CDATA[
.preheader10.preheader:8 %empty = trunc i6 %c6_V_194

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10.preheader:9 %icmp_ln890_1881 = icmp_eq  i14 %indvar_flatten84, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1881"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10.preheader:10 %br_ln890 = br i1 %icmp_ln890_1881, void %.preheader10, void %.loopexit1242.loopexit440

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader10:0 %add_ln691_1783 = add i2 %c5_V_161, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1783"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:3 %icmp_ln890_1889 = icmp_eq  i14 %indvar_flatten54, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1889"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader10:4 %select_ln890_741 = select i1 %icmp_ln890_1889, i6 0, i6 %c6_V_194

]]></Node>
<StgValue><ssdm name="select_ln890_741"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader10:5 %select_ln890_742 = select i1 %icmp_ln890_1889, i2 %add_ln691_1783, i2 %c5_V_161

]]></Node>
<StgValue><ssdm name="select_ln890_742"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:7 %select_ln890_743 = select i1 %icmp_ln890_1889, i4 0, i4 %div_i_i12

]]></Node>
<StgValue><ssdm name="select_ln890_743"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:8 %xor_ln890_25 = xor i1 %icmp_ln890_1889, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_25"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:9 %and_ln890_41 = and i1 %empty, i1 %xor_ln890_25

]]></Node>
<StgValue><ssdm name="and_ln890_41"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:10 %xor_ln890_21 = xor i1 %icmp_ln890_1889, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_21"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:11 %icmp_ln890_1890 = icmp_eq  i5 %c8_V_10, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1890"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:12 %and_ln890_36 = and i1 %icmp_ln890_1890, i1 %xor_ln890_21

]]></Node>
<StgValue><ssdm name="and_ln890_36"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:13 %icmp_ln890_1891 = icmp_eq  i9 %indvar_flatten41, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1891"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:14 %and_ln890_37 = and i1 %icmp_ln890_1891, i1 %xor_ln890_21

]]></Node>
<StgValue><ssdm name="and_ln890_37"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10:15 %add_ln691_1784 = add i6 %select_ln890_741, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1784"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:17 %div_i_i623_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1784, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i623_mid1"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:18 %select_ln439 = select i1 %and_ln890_37, i4 %div_i_i623_mid1, i4 %select_ln890_743

]]></Node>
<StgValue><ssdm name="select_ln439"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="6">
<![CDATA[
.preheader10:19 %empty_2562 = trunc i6 %add_ln691_1784

]]></Node>
<StgValue><ssdm name="empty_2562"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader10:20 %select_ln439_1 = select i1 %and_ln890_37, i1 %empty_2562, i1 %and_ln890_41

]]></Node>
<StgValue><ssdm name="select_ln439_1"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:22 %xor_ln439 = xor i1 %icmp_ln890_1891, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln439"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:23 %or_ln439 = or i1 %icmp_ln890_1889, i1 %xor_ln439

]]></Node>
<StgValue><ssdm name="or_ln439"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:24 %and_ln439 = and i1 %and_ln890_36, i1 %or_ln439

]]></Node>
<StgValue><ssdm name="and_ln439"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader10:25 %select_ln890_744 = select i1 %and_ln890_37, i6 %add_ln691_1784, i6 %select_ln890_741

]]></Node>
<StgValue><ssdm name="select_ln890_744"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:27 %or_ln441 = or i1 %and_ln439, i1 %and_ln890_37

]]></Node>
<StgValue><ssdm name="or_ln441"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:28 %or_ln441_1 = or i1 %or_ln441, i1 %icmp_ln890_1889

]]></Node>
<StgValue><ssdm name="or_ln441_1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:29 %select_ln441 = select i1 %or_ln441_1, i5 0, i5 %c8_V_10

]]></Node>
<StgValue><ssdm name="select_ln441"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:46 %add_ln890_473 = add i9 %indvar_flatten41, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_473"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:47 %or_ln890_83 = or i1 %and_ln890_37, i1 %icmp_ln890_1889

]]></Node>
<StgValue><ssdm name="or_ln890_83"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader10:48 %select_ln890_745 = select i1 %or_ln890_83, i9 1, i9 %add_ln890_473

]]></Node>
<StgValue><ssdm name="select_ln890_745"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:49 %add_ln890_474 = add i14 %indvar_flatten54, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_474"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader10:50 %select_ln890_746 = select i1 %icmp_ln890_1889, i14 1, i14 %add_ln890_474

]]></Node>
<StgValue><ssdm name="select_ln890_746"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="2">
<![CDATA[
.preheader10:6 %zext_ln449 = zext i2 %select_ln890_742

]]></Node>
<StgValue><ssdm name="zext_ln449"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:30 %shl_ln449 = shl i5 %select_ln441, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln449"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:31 %add_ln449 = add i5 %shl_ln449, i5 %zext_ln449

]]></Node>
<StgValue><ssdm name="add_ln449"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader10:32 %or_ln10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln449, i4 %select_ln439

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="9">
<![CDATA[
.preheader10:33 %zext_ln449_1 = zext i9 %or_ln10

]]></Node>
<StgValue><ssdm name="zext_ln449_1"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:34 %local_A_ping_V_addr_12 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln449_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_12"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="512" op_0_bw="9">
<![CDATA[
.preheader10:37 %in_data_V_100 = load i9 %local_A_ping_V_addr_12

]]></Node>
<StgValue><ssdm name="in_data_V_100"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:45 %add_ln691_1785 = add i5 %select_ln441, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1785"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="194" st_id="13" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="512" op_0_bw="9">
<![CDATA[
.preheader10:37 %in_data_V_100 = load i9 %local_A_ping_V_addr_12

]]></Node>
<StgValue><ssdm name="in_data_V_100"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="256" op_0_bw="512">
<![CDATA[
.preheader10:38 %trunc_ln674_106 = trunc i512 %in_data_V_100

]]></Node>
<StgValue><ssdm name="trunc_ln674_106"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader10:39 %store_ln451 = store i256 %trunc_ln674_106, i1 %data_split_V_44_addr

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:40 %p_Result_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_100, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader10:41 %store_ln451 = store i256 %p_Result_1, i1 %data_split_V_44_addr_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="1">
<![CDATA[
.preheader10:21 %zext_ln439 = zext i1 %select_ln439_1

]]></Node>
<StgValue><ssdm name="zext_ln439"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:42 %data_split_V_44_addr_2 = getelementptr i256 %data_split_V_44, i64 0, i64 %zext_ln439

]]></Node>
<StgValue><ssdm name="data_split_V_44_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:43 %data_split_V_44_load = load i1 %data_split_V_44_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_44_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_11_A_IO_L2_in_1_x0_loop_13_A_IO_L2_in_1_x0_loop_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_12_A_IO_L2_in_1_x0_loop_13_A_IO_L2_in_1_x0_loop_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_13_A_IO_L2_in_1_x0_loop_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader10:35 %specpipeline_ln443 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln443"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:36 %specloopname_ln443 = specloopname void @_ssdm_op_SpecLoopName, void @empty_709

]]></Node>
<StgValue><ssdm name="specloopname_ln443"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:43 %data_split_V_44_load = load i1 %data_split_V_44_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_44_load"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader10:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_1_0_x034, i256 %data_split_V_44_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.preheader10:51 %br_ln0 = br void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln391" val="0"/>
<literal name="or_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242.loopexit440:0 %br_ln0 = br void %.loopexit1242

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln391" val="1"/>
<literal name="or_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242.loopexit:0 %br_ln0 = br void %.loopexit1242

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1242:0 %arb = xor i1 %and_ln391, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit1242:1 %add_ln691_1789 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln691_1789"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1242:2 %or_ln691 = or i1 %and_ln390_1, i1 %icmp_ln890380

]]></Node>
<StgValue><ssdm name="or_ln691"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit1242:3 %c2_V_132 = select i1 %or_ln691, i8 1, i8 %add_ln691_1789

]]></Node>
<StgValue><ssdm name="c2_V_132"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit1242:4 %add_ln890_479 = add i11 %indvar_flatten185, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_479"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.loopexit1242:5 %select_ln890_752 = select i1 %icmp_ln890380, i11 1, i11 %add_ln890_479

]]></Node>
<StgValue><ssdm name="select_ln890_752"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader9:0 %c3_V = phi i3 %add_ln691_1790, void %.loopexit1240, i3 1, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="c3_V"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9:1 %icmp_ln890_1876 = icmp_eq  i3 %c3_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890_1876"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:3 %br_ln464 = br i1 %icmp_ln890_1876, void %.split39, void

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:0 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1713

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split39:1 %icmp_ln870 = icmp_eq  i3 %c3_V, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1876" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split39:2 %br_ln467 = br i1 %icmp_ln870, void %.preheader6.preheader.preheader, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln467"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1876" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.preheader:0 %br_ln890 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1876" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader.preheader:0 %br_ln468 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1876" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln503 = br i1 %or_ln391, void %.loopexit1242, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln503"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln391" val="1"/>
<literal name="icmp_ln890_1876" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.preheader:0 %br_ln504 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln504"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader6.preheader:0 %indvar_flatten126 = phi i10 %add_ln890_472, void %.preheader6, i10 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten126"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:1 %add_ln890_472 = add i10 %indvar_flatten126, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_472"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:2 %icmp_ln890_1880 = icmp_eq  i10 %indvar_flatten126, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1880"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.preheader:3 %br_ln890 = br i1 %icmp_ln890_1880, void %.preheader6, void %.loopexit1240.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_20_A_IO_L2_in_1_x0_loop_21_A_IO_L2_in_1_x0_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_21_A_IO_L2_in_1_x0_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:3 %specpipeline_ln486 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln486"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:4 %specloopname_ln486 = specloopname void @_ssdm_op_SpecLoopName, void @empty_313

]]></Node>
<StgValue><ssdm name="specloopname_ln486"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader6:5 %tmp_746 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x06

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader6:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x07, i512 %tmp_746

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1880" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:7 %br_ln0 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240.loopexit:0 %br_ln0 = br void %.loopexit1240

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader7.preheader:0 %indvar_flatten106 = phi i10 %add_ln890_471, void %.preheader7, i10 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten106"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:5 %add_ln890_471 = add i10 %indvar_flatten106, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_471"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:6 %icmp_ln890_1879 = icmp_eq  i10 %indvar_flatten106, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1879"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.preheader:7 %br_ln890 = br i1 %icmp_ln890_1879, void %.preheader7, void %.loopexit1240.loopexit439

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="248" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader7.preheader:1 %c4_V = phi i5 %select_ln890_737, void %.preheader7, i5 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader7.preheader:2 %indvar_flatten92 = phi i7 %select_ln890_740, void %.preheader7, i7 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten92"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader7.preheader:3 %c5_V_160 = phi i2 %select_ln890_739, void %.preheader7, i2 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_160"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader7.preheader:4 %c6_V_195 = phi i5 %add_ln691_1782, void %.preheader7, i5 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_195"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:0 %add_ln691_1780 = add i5 %c4_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1780"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:3 %icmp_ln890_1887 = icmp_eq  i7 %indvar_flatten92, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1887"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader7:4 %select_ln890_736 = select i1 %icmp_ln890_1887, i2 0, i2 %c5_V_160

]]></Node>
<StgValue><ssdm name="select_ln890_736"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader7:5 %select_ln890_737 = select i1 %icmp_ln890_1887, i5 %add_ln691_1780, i5 %c4_V

]]></Node>
<StgValue><ssdm name="select_ln890_737"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:6 %shl_ln478 = shl i5 %select_ln890_737, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln478"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:7 %xor_ln890_20 = xor i1 %icmp_ln890_1887, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_20"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:8 %icmp_ln890_1888 = icmp_eq  i5 %c6_V_195, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1888"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:9 %and_ln890_35 = and i1 %icmp_ln890_1888, i1 %xor_ln890_20

]]></Node>
<StgValue><ssdm name="and_ln890_35"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:10 %add_ln691_1781 = add i2 %select_ln890_736, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1781"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:12 %or_ln890_82 = or i1 %and_ln890_35, i1 %icmp_ln890_1887

]]></Node>
<StgValue><ssdm name="or_ln890_82"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader7:13 %select_ln890_738 = select i1 %or_ln890_82, i5 0, i5 %c6_V_195

]]></Node>
<StgValue><ssdm name="select_ln890_738"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader7:14 %select_ln890_739 = select i1 %and_ln890_35, i2 %add_ln691_1781, i2 %select_ln890_736

]]></Node>
<StgValue><ssdm name="select_ln890_739"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="2">
<![CDATA[
.preheader7:15 %zext_ln478 = zext i2 %select_ln890_739

]]></Node>
<StgValue><ssdm name="zext_ln478"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:16 %add_ln478 = add i5 %shl_ln478, i5 %zext_ln478

]]></Node>
<StgValue><ssdm name="add_ln478"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader7:24 %tmp_745 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x06

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:26 %add_ln691_1782 = add i5 %select_ln890_738, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1782"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:27 %add_ln890_470 = add i7 %indvar_flatten92, i7 1

]]></Node>
<StgValue><ssdm name="add_ln890_470"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader7:28 %select_ln890_740 = select i1 %icmp_ln890_1887, i7 1, i7 %add_ln890_470

]]></Node>
<StgValue><ssdm name="select_ln890_740"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_17_A_IO_L2_in_1_x0_loop_18_A_IO_L2_in_1_x0_loop_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_18_A_IO_L2_in_1_x0_loop_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader7:17 %tmp_805_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln478, i4 0

]]></Node>
<StgValue><ssdm name="tmp_805_cast"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="5">
<![CDATA[
.preheader7:18 %zext_ln478_1 = zext i5 %select_ln890_738

]]></Node>
<StgValue><ssdm name="zext_ln478_1"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:19 %add_ln478_1 = add i9 %tmp_805_cast, i9 %zext_ln478_1

]]></Node>
<StgValue><ssdm name="add_ln478_1"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:20 %zext_ln478_2 = zext i9 %add_ln478_1

]]></Node>
<StgValue><ssdm name="zext_ln478_2"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:21 %local_A_ping_V_addr_11 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln478_2

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_11"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7:22 %specpipeline_ln471 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln471"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:23 %specloopname_ln471 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1204

]]></Node>
<StgValue><ssdm name="specloopname_ln471"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader7:25 %store_ln478 = store i512 %tmp_745, i9 %local_A_ping_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln478"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
.preheader7:29 %br_ln0 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240.loopexit439:0 %br_ln0 = br void %.loopexit1240

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1240:0 %add_ln691_1790 = add i3 %c3_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1790"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240:1 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="285" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader5.preheader:0 %indvar_flatten177 = phi i14 %add_ln890_469, void %.preheader5, i14 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten177"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader5.preheader:1 %c5_V_159 = phi i2 %select_ln890_731, void %.preheader5, i2 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_159"/></StgValue>
</operation>

<operation id="287" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader5.preheader:2 %indvar_flatten147 = phi i14 %select_ln890_735, void %.preheader5, i14 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten147"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader5.preheader:3 %c6_V_193 = phi i6 %select_ln890_733, void %.preheader5, i6 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_193"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader5.preheader:4 %indvar_flatten134 = phi i9 %select_ln890_734, void %.preheader5, i9 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten134"/></StgValue>
</operation>

<operation id="290" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5.preheader:5 %c8_V_9 = phi i5 %add_ln691_1779, void %.preheader5, i5 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_9"/></StgValue>
</operation>

<operation id="291" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5.preheader:6 %add_ln890_469 = add i14 %indvar_flatten177, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_469"/></StgValue>
</operation>

<operation id="292" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:7 %div_i_i11 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_193, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i11"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="6">
<![CDATA[
.preheader5.preheader:8 %empty_2563 = trunc i6 %c6_V_193

]]></Node>
<StgValue><ssdm name="empty_2563"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5.preheader:9 %icmp_ln890_1878 = icmp_eq  i14 %indvar_flatten177, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1878"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.preheader:10 %br_ln890 = br i1 %icmp_ln890_1878, void %.preheader5, void %.loopexit1242.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:0 %add_ln691_1777 = add i2 %c5_V_159, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1777"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:3 %icmp_ln890_1884 = icmp_eq  i14 %indvar_flatten147, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1884"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5:4 %select_ln890_730 = select i1 %icmp_ln890_1884, i6 0, i6 %c6_V_193

]]></Node>
<StgValue><ssdm name="select_ln890_730"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader5:5 %select_ln890_731 = select i1 %icmp_ln890_1884, i2 %add_ln691_1777, i2 %c5_V_159

]]></Node>
<StgValue><ssdm name="select_ln890_731"/></StgValue>
</operation>

<operation id="300" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader5:7 %select_ln890_732 = select i1 %icmp_ln890_1884, i4 0, i4 %div_i_i11

]]></Node>
<StgValue><ssdm name="select_ln890_732"/></StgValue>
</operation>

<operation id="301" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:8 %xor_ln890_24 = xor i1 %icmp_ln890_1884, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_24"/></StgValue>
</operation>

<operation id="302" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:9 %and_ln890_40 = and i1 %empty_2563, i1 %xor_ln890_24

]]></Node>
<StgValue><ssdm name="and_ln890_40"/></StgValue>
</operation>

<operation id="303" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:10 %xor_ln890_19 = xor i1 %icmp_ln890_1884, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_19"/></StgValue>
</operation>

<operation id="304" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:11 %icmp_ln890_1885 = icmp_eq  i5 %c8_V_9, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1885"/></StgValue>
</operation>

<operation id="305" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:12 %and_ln890_33 = and i1 %icmp_ln890_1885, i1 %xor_ln890_19

]]></Node>
<StgValue><ssdm name="and_ln890_33"/></StgValue>
</operation>

<operation id="306" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:13 %icmp_ln890_1886 = icmp_eq  i9 %indvar_flatten134, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1886"/></StgValue>
</operation>

<operation id="307" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:14 %and_ln890_34 = and i1 %icmp_ln890_1886, i1 %xor_ln890_19

]]></Node>
<StgValue><ssdm name="and_ln890_34"/></StgValue>
</operation>

<operation id="308" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:15 %add_ln691_1778 = add i6 %select_ln890_730, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1778"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:17 %div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1778, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i367_mid1"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader5:18 %select_ln505 = select i1 %and_ln890_34, i4 %div_i_i367_mid1, i4 %select_ln890_732

]]></Node>
<StgValue><ssdm name="select_ln505"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="6">
<![CDATA[
.preheader5:19 %empty_2564 = trunc i6 %add_ln691_1778

]]></Node>
<StgValue><ssdm name="empty_2564"/></StgValue>
</operation>

<operation id="312" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader5:20 %select_ln505_1 = select i1 %and_ln890_34, i1 %empty_2564, i1 %and_ln890_40

]]></Node>
<StgValue><ssdm name="select_ln505_1"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:22 %xor_ln505 = xor i1 %icmp_ln890_1886, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln505"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:23 %or_ln505 = or i1 %icmp_ln890_1884, i1 %xor_ln505

]]></Node>
<StgValue><ssdm name="or_ln505"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:24 %and_ln505 = and i1 %and_ln890_33, i1 %or_ln505

]]></Node>
<StgValue><ssdm name="and_ln505"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5:25 %select_ln890_733 = select i1 %and_ln890_34, i6 %add_ln691_1778, i6 %select_ln890_730

]]></Node>
<StgValue><ssdm name="select_ln890_733"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:27 %or_ln507 = or i1 %and_ln505, i1 %and_ln890_34

]]></Node>
<StgValue><ssdm name="or_ln507"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:28 %or_ln507_1 = or i1 %or_ln507, i1 %icmp_ln890_1884

]]></Node>
<StgValue><ssdm name="or_ln507_1"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5:29 %select_ln507 = select i1 %or_ln507_1, i5 0, i5 %c8_V_9

]]></Node>
<StgValue><ssdm name="select_ln507"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:46 %add_ln890_467 = add i9 %indvar_flatten134, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_467"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:47 %or_ln890_81 = or i1 %and_ln890_34, i1 %icmp_ln890_1884

]]></Node>
<StgValue><ssdm name="or_ln890_81"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader5:48 %select_ln890_734 = select i1 %or_ln890_81, i9 1, i9 %add_ln890_467

]]></Node>
<StgValue><ssdm name="select_ln890_734"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:49 %add_ln890_468 = add i14 %indvar_flatten147, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_468"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader5:50 %select_ln890_735 = select i1 %icmp_ln890_1884, i14 1, i14 %add_ln890_468

]]></Node>
<StgValue><ssdm name="select_ln890_735"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="325" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="2">
<![CDATA[
.preheader5:6 %zext_ln515 = zext i2 %select_ln890_731

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="326" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:30 %shl_ln515 = shl i5 %select_ln507, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln515"/></StgValue>
</operation>

<operation id="327" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:31 %add_ln515 = add i5 %shl_ln515, i5 %zext_ln515

]]></Node>
<StgValue><ssdm name="add_ln515"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader5:32 %or_ln9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln515, i4 %select_ln505

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:33 %zext_ln515_1 = zext i9 %or_ln9

]]></Node>
<StgValue><ssdm name="zext_ln515_1"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:34 %local_A_pong_V_addr_6 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln515_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_6"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:37 %in_data_V_99 = load i9 %local_A_pong_V_addr_6

]]></Node>
<StgValue><ssdm name="in_data_V_99"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:45 %add_ln691_1779 = add i5 %select_ln507, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1779"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="333" st_id="27" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:37 %in_data_V_99 = load i9 %local_A_pong_V_addr_6

]]></Node>
<StgValue><ssdm name="in_data_V_99"/></StgValue>
</operation>

<operation id="334" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:38 %trunc_ln674_105 = trunc i512 %in_data_V_99

]]></Node>
<StgValue><ssdm name="trunc_ln674_105"/></StgValue>
</operation>

<operation id="335" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader5:39 %store_ln517 = store i256 %trunc_ln674_105, i1 %data_split_V_43_addr

]]></Node>
<StgValue><ssdm name="store_ln517"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:40 %p_Result_4603_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_99, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4603_1"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader5:41 %store_ln517 = store i256 %p_Result_4603_1, i1 %data_split_V_43_addr_1

]]></Node>
<StgValue><ssdm name="store_ln517"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="338" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="1">
<![CDATA[
.preheader5:21 %zext_ln505 = zext i1 %select_ln505_1

]]></Node>
<StgValue><ssdm name="zext_ln505"/></StgValue>
</operation>

<operation id="339" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:42 %data_split_V_43_addr_2 = getelementptr i256 %data_split_V_43, i64 0, i64 %zext_ln505

]]></Node>
<StgValue><ssdm name="data_split_V_43_addr_2"/></StgValue>
</operation>

<operation id="340" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:43 %data_split_V_43_load = load i1 %data_split_V_43_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_43_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="341" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_23_A_IO_L2_in_1_x0_loop_25_A_IO_L2_in_1_x0_loop_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="342" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="343" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_24_A_IO_L2_in_1_x0_loop_25_A_IO_L2_in_1_x0_loop_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="344" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_25_A_IO_L2_in_1_x0_loop_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="345" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:35 %specpipeline_ln509 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln509"/></StgValue>
</operation>

<operation id="346" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:36 %specloopname_ln509 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1715

]]></Node>
<StgValue><ssdm name="specloopname_ln509"/></StgValue>
</operation>

<operation id="347" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:43 %data_split_V_43_load = load i1 %data_split_V_43_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_43_load"/></StgValue>
</operation>

<operation id="348" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader5:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_1_0_x034, i256 %data_split_V_43_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="349" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
.preheader5:51 %br_ln0 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="350" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten250 = phi i14 %add_ln890_466, void, i14 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten250"/></StgValue>
</operation>

<operation id="351" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %c5_V = phi i2 %select_ln890_725, void, i2 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="352" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten220 = phi i14 %select_ln890_729, void, i14 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten220"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c6_V = phi i6 %select_ln890_727, void, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="354" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %indvar_flatten207 = phi i9 %select_ln890_728, void, i9 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten207"/></StgValue>
</operation>

<operation id="355" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:5 %c8_V = phi i5 %add_ln691_1775, void, i5 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="356" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:6 %add_ln890_466 = add i14 %indvar_flatten250, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_466"/></StgValue>
</operation>

<operation id="357" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:7 %div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>

<operation id="358" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="6">
<![CDATA[
.preheader.preheader:8 %empty_2565 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2565"/></StgValue>
</operation>

<operation id="359" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:9 %icmp_ln890_1872 = icmp_eq  i14 %indvar_flatten250, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1872"/></StgValue>
</operation>

<operation id="360" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:10 %br_ln890 = br i1 %icmp_ln890_1872, void %.preheader, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="361" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:0 %add_ln691 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="362" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:3 %icmp_ln890_1873 = icmp_eq  i14 %indvar_flatten220, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1873"/></StgValue>
</operation>

<operation id="363" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:4 %select_ln890 = select i1 %icmp_ln890_1873, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="364" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:5 %select_ln890_725 = select i1 %icmp_ln890_1873, i2 %add_ln691, i2 %c5_V

]]></Node>
<StgValue><ssdm name="select_ln890_725"/></StgValue>
</operation>

<operation id="365" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:7 %select_ln890_726 = select i1 %icmp_ln890_1873, i4 0, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="select_ln890_726"/></StgValue>
</operation>

<operation id="366" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %xor_ln890_23 = xor i1 %icmp_ln890_1873, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_23"/></StgValue>
</operation>

<operation id="367" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %and_ln890_39 = and i1 %empty_2565, i1 %xor_ln890_23

]]></Node>
<StgValue><ssdm name="and_ln890_39"/></StgValue>
</operation>

<operation id="368" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:10 %xor_ln890 = xor i1 %icmp_ln890_1873, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:11 %icmp_ln890_1874 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1874"/></StgValue>
</operation>

<operation id="370" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %and_ln890 = and i1 %icmp_ln890_1874, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890"/></StgValue>
</operation>

<operation id="371" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:13 %icmp_ln890_1875 = icmp_eq  i9 %indvar_flatten207, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1875"/></StgValue>
</operation>

<operation id="372" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %and_ln890_32 = and i1 %icmp_ln890_1875, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890_32"/></StgValue>
</operation>

<operation id="373" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:15 %add_ln691_1774 = add i6 %select_ln890, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1774"/></StgValue>
</operation>

<operation id="374" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:17 %div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1774, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i203_mid1"/></StgValue>
</operation>

<operation id="375" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:18 %select_ln542 = select i1 %and_ln890_32, i4 %div_i_i203_mid1, i4 %select_ln890_726

]]></Node>
<StgValue><ssdm name="select_ln542"/></StgValue>
</operation>

<operation id="376" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="6">
<![CDATA[
.preheader:19 %empty_2566 = trunc i6 %add_ln691_1774

]]></Node>
<StgValue><ssdm name="empty_2566"/></StgValue>
</operation>

<operation id="377" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:20 %select_ln542_1 = select i1 %and_ln890_32, i1 %empty_2566, i1 %and_ln890_39

]]></Node>
<StgValue><ssdm name="select_ln542_1"/></StgValue>
</operation>

<operation id="378" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:22 %xor_ln542 = xor i1 %icmp_ln890_1875, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln542"/></StgValue>
</operation>

<operation id="379" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:23 %or_ln542 = or i1 %icmp_ln890_1873, i1 %xor_ln542

]]></Node>
<StgValue><ssdm name="or_ln542"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:24 %and_ln542 = and i1 %and_ln890, i1 %or_ln542

]]></Node>
<StgValue><ssdm name="and_ln542"/></StgValue>
</operation>

<operation id="381" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:25 %select_ln890_727 = select i1 %and_ln890_32, i6 %add_ln691_1774, i6 %select_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_727"/></StgValue>
</operation>

<operation id="382" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:27 %or_ln544 = or i1 %and_ln542, i1 %and_ln890_32

]]></Node>
<StgValue><ssdm name="or_ln544"/></StgValue>
</operation>

<operation id="383" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:28 %or_ln544_1 = or i1 %or_ln544, i1 %icmp_ln890_1873

]]></Node>
<StgValue><ssdm name="or_ln544_1"/></StgValue>
</operation>

<operation id="384" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:29 %select_ln544 = select i1 %or_ln544_1, i5 0, i5 %c8_V

]]></Node>
<StgValue><ssdm name="select_ln544"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1872" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0">
<![CDATA[
.loopexit:0 %ret_ln595 = ret

]]></Node>
<StgValue><ssdm name="ret_ln595"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="386" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="2">
<![CDATA[
.preheader:6 %zext_ln552 = zext i2 %select_ln890_725

]]></Node>
<StgValue><ssdm name="zext_ln552"/></StgValue>
</operation>

<operation id="387" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:30 %shl_ln552 = shl i5 %select_ln544, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln552"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:31 %add_ln552 = add i5 %shl_ln552, i5 %zext_ln552

]]></Node>
<StgValue><ssdm name="add_ln552"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader:32 %or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln552, i4 %select_ln542

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="9">
<![CDATA[
.preheader:33 %zext_ln552_1 = zext i9 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln552_1"/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34 %local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln552_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="512" op_0_bw="9">
<![CDATA[
.preheader:36 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="393" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_28_A_IO_L2_in_1_x0_loop_30_A_IO_L2_in_1_x0_loop_31_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="394" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="395" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_29_A_IO_L2_in_1_x0_loop_30_A_IO_L2_in_1_x0_loop_31_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="396" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="1">
<![CDATA[
.preheader:21 %zext_ln542 = zext i1 %select_ln542_1

]]></Node>
<StgValue><ssdm name="zext_ln542"/></StgValue>
</operation>

<operation id="397" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_1_x0_loop_30_A_IO_L2_in_1_x0_loop_31_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="398" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:35 %specloopname_ln546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_708

]]></Node>
<StgValue><ssdm name="specloopname_ln546"/></StgValue>
</operation>

<operation id="399" st_id="32" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="512" op_0_bw="9">
<![CDATA[
.preheader:36 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="400" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:37 %data_split_V_addr210 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln542

]]></Node>
<StgValue><ssdm name="data_split_V_addr210"/></StgValue>
</operation>

<operation id="401" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
.preheader:38 %br_ln553 = br void

]]></Node>
<StgValue><ssdm name="br_ln553"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="402" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i2 %add_ln691_1776, void %ifFalse, i2 0, void %.preheader

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="403" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i512 %zext_ln1497, void %ifFalse, i512 %in_data_V, void %.preheader

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="404" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_1776 = add i2 %n_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1776"/></StgValue>
</operation>

<operation id="405" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878 = icmp_eq  i2 %n_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="406" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="407" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln553 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln553"/></StgValue>
</operation>

<operation id="408" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="2">
<![CDATA[
.split:0 %zext_ln878 = zext i2 %n_V

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="409" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="410" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_707

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="411" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="256" op_0_bw="512">
<![CDATA[
.split:3 %trunc_ln674 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="412" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %data_split_V_addr_358 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="data_split_V_addr_358"/></StgValue>
</operation>

<operation id="413" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split:5 %store_ln554 = store i256 %trunc_ln674, i1 %data_split_V_addr_358

]]></Node>
<StgValue><ssdm name="store_ln554"/></StgValue>
</operation>

<operation id="414" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:6 %r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="415" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="256">
<![CDATA[
.split:7 %zext_ln1497 = zext i256 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="416" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:8 %icmp_ln878_33 = icmp_eq  i2 %add_ln691_1776, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_33"/></StgValue>
</operation>

<operation id="417" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:9 %br_ln878 = br i1 %icmp_ln878_33, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="418" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="419" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue:0 %data_split_V_load = load i1 %data_split_V_addr210

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="420" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue:0 %data_split_V_load = load i1 %data_split_V_addr210

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>

<operation id="421" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_1_0_x034, i256 %data_split_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="422" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:2 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="423" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln691_1775 = add i5 %select_ln544, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1775"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln890 = add i9 %indvar_flatten207, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="425" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln890 = or i1 %and_ln890_32, i1 %icmp_ln890_1873

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:3 %select_ln890_728 = select i1 %or_ln890, i9 1, i9 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_728"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1873" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4 %add_ln890_465 = add i14 %indvar_flatten220, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_465"/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:5 %select_ln890_729 = select i1 %icmp_ln890_1873, i14 1, i14 %add_ln890_465

]]></Node>
<StgValue><ssdm name="select_ln890_729"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
