// Seed: 2527927479
module module_0 (
    input supply0 id_0,
    input wand id_1,
    output logic id_2,
    input wand id_3,
    input wor id_4,
    input wire id_5,
    input wire id_6,
    input tri id_7,
    input tri1 id_8
    , id_11,
    output supply1 id_9
);
  id_12 :
  assert property (@(posedge 1 or 1) id_7) id_2 <= 1;
  assign id_2 = -id_8;
endmodule
module module_1 (
    output logic id_0
    , id_13,
    input wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    output supply1 id_5,
    input wand id_6,
    input tri1 id_7,
    output tri id_8,
    output wand id_9,
    input supply1 id_10,
    output wand id_11
);
  module_0(
      id_7, id_7, id_0, id_3, id_1, id_4, id_7, id_10, id_10, id_8
  );
  always id_0 <= 1 * id_6;
  wire id_14 = id_13;
endmodule
