// Seed: 2823537882
module module_0 (
    output supply0 id_0,
    output tri0 id_1
);
  wire  id_3;
  logic id_4;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output wire id_2,
    output wire id_3,
    input wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    input wire id_9
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    input wire id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply0 id_3
);
  assign id_3 = -1;
  assign id_2 = -1 | 1'b0 == -1'b0;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
