-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
-- Date        : Thu Mar 28 18:56:11 2019
-- Host        : MIRICOLT001 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               E:/MINIZED_N3Z/minized_petalinux.srcs/sources_1/bd/minized_petalinux/ip/minized_petalinux_minized_demodulate_0_0/minized_petalinux_minized_demodulate_0_0_sim_netlist.vhdl
-- Design      : minized_petalinux_minized_demodulate_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z007sclg225-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1\ is
  port (
    ADD : out STD_LOGIC;
    logical3_y_net : in STD_LOGIC;
    logical_y_net_x0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1\ : entity is "single_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1\ is
  signal register6_q_net : STD_LOGIC;
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\comp1.core_instance1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => register6_q_net,
      O => ADD
    );
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logical3_y_net,
      D => logical_y_net_x0,
      Q => register6_q_net,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_53\ is
  port (
    SINIT : out STD_LOGIC;
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    relational_op_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_53\ : entity is "single_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_53\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_53\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => relational_op_net,
      D => '1',
      Q => SINIT,
      R => adc_trig(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_67\ is
  port (
    register2_q_net : out STD_LOGIC;
    SINIT : out STD_LOGIC;
    \i_no_async_controls.output_reg[8]\ : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_67\ : entity is "single_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_67\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_67\ is
  signal \^register2_q_net\ : STD_LOGIC;
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
begin
  register2_q_net <= \^register2_q_net\;
\comp1.core_instance1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^register2_q_net\,
      O => SINIT
    );
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => q(0),
      D => '1',
      Q => \^register2_q_net\,
      R => \i_no_async_controls.output_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3\ : entity is "single_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(0),
      Q => o(0),
      R => '0'
    );
\fd_prim_array[10].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(10),
      Q => o(10),
      R => '0'
    );
\fd_prim_array[11].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(11),
      Q => o(11),
      R => '0'
    );
\fd_prim_array[12].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(12),
      Q => o(12),
      R => '0'
    );
\fd_prim_array[13].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(13),
      Q => o(13),
      R => '0'
    );
\fd_prim_array[14].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(14),
      Q => o(14),
      R => '0'
    );
\fd_prim_array[15].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(15),
      Q => o(15),
      R => '0'
    );
\fd_prim_array[16].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(16),
      Q => o(16),
      R => '0'
    );
\fd_prim_array[17].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(17),
      Q => o(17),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(1),
      Q => o(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(2),
      Q => o(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(3),
      Q => o(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(4),
      Q => o(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(5),
      Q => o(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(6),
      Q => o(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(7),
      Q => o(7),
      R => '0'
    );
\fd_prim_array[8].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(8),
      Q => o(8),
      R => '0'
    );
\fd_prim_array[9].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => q(9),
      Q => o(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_20\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_20\ : entity is "single_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_20\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_20\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(0),
      Q => o(0),
      R => '0'
    );
\fd_prim_array[10].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(10),
      Q => o(10),
      R => '0'
    );
\fd_prim_array[11].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(11),
      Q => o(11),
      R => '0'
    );
\fd_prim_array[12].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(12),
      Q => o(12),
      R => '0'
    );
\fd_prim_array[13].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(13),
      Q => o(13),
      R => '0'
    );
\fd_prim_array[14].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(14),
      Q => o(14),
      R => '0'
    );
\fd_prim_array[15].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(15),
      Q => o(15),
      R => '0'
    );
\fd_prim_array[16].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(16),
      Q => o(16),
      R => '0'
    );
\fd_prim_array[17].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(17),
      Q => o(17),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(1),
      Q => o(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(2),
      Q => o(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(3),
      Q => o(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(4),
      Q => o(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(5),
      Q => o(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(6),
      Q => o(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(7),
      Q => o(7),
      R => '0'
    );
\fd_prim_array[8].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(8),
      Q => o(8),
      R => '0'
    );
\fd_prim_array[9].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(9),
      Q => o(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_22\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_22\ : entity is "single_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_22\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_22\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(0),
      Q => o(0),
      R => '0'
    );
\fd_prim_array[10].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(10),
      Q => o(10),
      R => '0'
    );
\fd_prim_array[11].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(11),
      Q => o(11),
      R => '0'
    );
\fd_prim_array[12].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(12),
      Q => o(12),
      R => '0'
    );
\fd_prim_array[13].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(13),
      Q => o(13),
      R => '0'
    );
\fd_prim_array[14].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(14),
      Q => o(14),
      R => '0'
    );
\fd_prim_array[15].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(15),
      Q => o(15),
      R => '0'
    );
\fd_prim_array[16].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(16),
      Q => o(16),
      R => '0'
    );
\fd_prim_array[17].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(17),
      Q => o(17),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(1),
      Q => o(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(2),
      Q => o(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(3),
      Q => o(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(4),
      Q => o(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(5),
      Q => o(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(6),
      Q => o(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(7),
      Q => o(7),
      R => '0'
    );
\fd_prim_array[8].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(8),
      Q => o(8),
      R => '0'
    );
\fd_prim_array[9].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(9),
      Q => o(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_24\ is
  port (
    \^o\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    accum_reg_39_23_reg : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_2 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_3 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_4 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_5 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_24\ : entity is "single_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_24\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_24\ is
  signal \accum_reg_39_23[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_5__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_5__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_6__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_7__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_7__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_2__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_3__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_4__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_4__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_5__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_5__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_2__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_3__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_3__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_4__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_5__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_2__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_3__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_4__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_5__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[20]_i_5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[24]_i_2__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[24]_i_2__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[24]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_4__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_5__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_5__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_2__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_3__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_4__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_5__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_5__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_5__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__2_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__2_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__2_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__3_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__3_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__3_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__4_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__4_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3__4_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__5_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \^o_1\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accum_reg_39_23_reg[24]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "TRUE";
begin
  \^o\(17 downto 0) <= \^o_1\(17 downto 0);
\accum_reg_39_23[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(3),
      I1 => accum_reg_39_23_reg_3(3),
      O => \accum_reg_39_23[0]_i_3__1_n_0\
    );
\accum_reg_39_23[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(3),
      I1 => accum_reg_39_23_reg(3),
      O => \accum_reg_39_23[0]_i_4__1_n_0\
    );
\accum_reg_39_23[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(3),
      I1 => accum_reg_39_23_reg_0(3),
      O => \accum_reg_39_23[0]_i_4__2_n_0\
    );
\accum_reg_39_23[0]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(3),
      I1 => accum_reg_39_23_reg_1(3),
      O => \accum_reg_39_23[0]_i_4__3_n_0\
    );
\accum_reg_39_23[0]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(3),
      I1 => accum_reg_39_23_reg_2(3),
      O => \accum_reg_39_23[0]_i_4__4_n_0\
    );
\accum_reg_39_23[0]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(2),
      I1 => accum_reg_39_23_reg_3(2),
      O => \accum_reg_39_23[0]_i_4__5_n_0\
    );
\accum_reg_39_23[0]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(3),
      I1 => accum_reg_39_23_reg_4(3),
      O => \accum_reg_39_23[0]_i_4__6_n_0\
    );
\accum_reg_39_23[0]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(3),
      I1 => accum_reg_39_23_reg_5(3),
      O => \accum_reg_39_23[0]_i_4__7_n_0\
    );
\accum_reg_39_23[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(2),
      I1 => accum_reg_39_23_reg(2),
      O => \accum_reg_39_23[0]_i_5__1_n_0\
    );
\accum_reg_39_23[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(2),
      I1 => accum_reg_39_23_reg_0(2),
      O => \accum_reg_39_23[0]_i_5__2_n_0\
    );
\accum_reg_39_23[0]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(2),
      I1 => accum_reg_39_23_reg_1(2),
      O => \accum_reg_39_23[0]_i_5__3_n_0\
    );
\accum_reg_39_23[0]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(2),
      I1 => accum_reg_39_23_reg_2(2),
      O => \accum_reg_39_23[0]_i_5__4_n_0\
    );
\accum_reg_39_23[0]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(1),
      I1 => accum_reg_39_23_reg_3(1),
      O => \accum_reg_39_23[0]_i_5__5_n_0\
    );
\accum_reg_39_23[0]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(2),
      I1 => accum_reg_39_23_reg_4(2),
      O => \accum_reg_39_23[0]_i_5__6_n_0\
    );
\accum_reg_39_23[0]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(2),
      I1 => accum_reg_39_23_reg_5(2),
      O => \accum_reg_39_23[0]_i_5__7_n_0\
    );
\accum_reg_39_23[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(1),
      I1 => accum_reg_39_23_reg(1),
      O => \accum_reg_39_23[0]_i_6_n_0\
    );
\accum_reg_39_23[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(1),
      I1 => accum_reg_39_23_reg_0(1),
      O => \accum_reg_39_23[0]_i_6__0_n_0\
    );
\accum_reg_39_23[0]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(1),
      I1 => accum_reg_39_23_reg_1(1),
      O => \accum_reg_39_23[0]_i_6__1_n_0\
    );
\accum_reg_39_23[0]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(1),
      I1 => accum_reg_39_23_reg_2(1),
      O => \accum_reg_39_23[0]_i_6__2_n_0\
    );
\accum_reg_39_23[0]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(0),
      I1 => accum_reg_39_23_reg_3(0),
      O => \accum_reg_39_23[0]_i_6__3_n_0\
    );
\accum_reg_39_23[0]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(1),
      I1 => accum_reg_39_23_reg_4(1),
      O => \accum_reg_39_23[0]_i_6__4_n_0\
    );
\accum_reg_39_23[0]_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(1),
      I1 => accum_reg_39_23_reg_5(1),
      O => \accum_reg_39_23[0]_i_6__5_n_0\
    );
\accum_reg_39_23[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(0),
      I1 => accum_reg_39_23_reg(0),
      O => \accum_reg_39_23[0]_i_7_n_0\
    );
\accum_reg_39_23[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(0),
      I1 => accum_reg_39_23_reg_0(0),
      O => \accum_reg_39_23[0]_i_7__0_n_0\
    );
\accum_reg_39_23[0]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(0),
      I1 => accum_reg_39_23_reg_1(0),
      O => \accum_reg_39_23[0]_i_7__1_n_0\
    );
\accum_reg_39_23[0]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(0),
      I1 => accum_reg_39_23_reg_2(0),
      O => \accum_reg_39_23[0]_i_7__2_n_0\
    );
\accum_reg_39_23[0]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(0),
      I1 => accum_reg_39_23_reg_4(0),
      O => \accum_reg_39_23[0]_i_7__3_n_0\
    );
\accum_reg_39_23[0]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(0),
      I1 => accum_reg_39_23_reg_5(0),
      O => \accum_reg_39_23[0]_i_7__4_n_0\
    );
\accum_reg_39_23[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(15),
      I1 => accum_reg_39_23_reg(15),
      O => \accum_reg_39_23[12]_i_2__1_n_0\
    );
\accum_reg_39_23[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(15),
      I1 => accum_reg_39_23_reg_0(15),
      O => \accum_reg_39_23[12]_i_2__2_n_0\
    );
\accum_reg_39_23[12]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(15),
      I1 => accum_reg_39_23_reg_1(15),
      O => \accum_reg_39_23[12]_i_2__3_n_0\
    );
\accum_reg_39_23[12]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(15),
      I1 => accum_reg_39_23_reg_2(15),
      O => \accum_reg_39_23[12]_i_2__4_n_0\
    );
\accum_reg_39_23[12]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(15),
      I1 => accum_reg_39_23_reg_3(15),
      O => \accum_reg_39_23[12]_i_2__5_n_0\
    );
\accum_reg_39_23[12]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(15),
      I1 => accum_reg_39_23_reg_4(15),
      O => \accum_reg_39_23[12]_i_2__6_n_0\
    );
\accum_reg_39_23[12]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(15),
      I1 => accum_reg_39_23_reg_5(15),
      O => \accum_reg_39_23[12]_i_2__7_n_0\
    );
\accum_reg_39_23[12]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(14),
      I1 => accum_reg_39_23_reg(14),
      O => \accum_reg_39_23[12]_i_3__1_n_0\
    );
\accum_reg_39_23[12]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(14),
      I1 => accum_reg_39_23_reg_0(14),
      O => \accum_reg_39_23[12]_i_3__2_n_0\
    );
\accum_reg_39_23[12]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(14),
      I1 => accum_reg_39_23_reg_1(14),
      O => \accum_reg_39_23[12]_i_3__3_n_0\
    );
\accum_reg_39_23[12]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(14),
      I1 => accum_reg_39_23_reg_2(14),
      O => \accum_reg_39_23[12]_i_3__4_n_0\
    );
\accum_reg_39_23[12]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(14),
      I1 => accum_reg_39_23_reg_3(14),
      O => \accum_reg_39_23[12]_i_3__5_n_0\
    );
\accum_reg_39_23[12]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(14),
      I1 => accum_reg_39_23_reg_4(14),
      O => \accum_reg_39_23[12]_i_3__6_n_0\
    );
\accum_reg_39_23[12]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(14),
      I1 => accum_reg_39_23_reg_5(14),
      O => \accum_reg_39_23[12]_i_3__7_n_0\
    );
\accum_reg_39_23[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(13),
      I1 => accum_reg_39_23_reg(13),
      O => \accum_reg_39_23[12]_i_4__1_n_0\
    );
\accum_reg_39_23[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(13),
      I1 => accum_reg_39_23_reg_0(13),
      O => \accum_reg_39_23[12]_i_4__2_n_0\
    );
\accum_reg_39_23[12]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(13),
      I1 => accum_reg_39_23_reg_1(13),
      O => \accum_reg_39_23[12]_i_4__3_n_0\
    );
\accum_reg_39_23[12]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(13),
      I1 => accum_reg_39_23_reg_2(13),
      O => \accum_reg_39_23[12]_i_4__4_n_0\
    );
\accum_reg_39_23[12]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(13),
      I1 => accum_reg_39_23_reg_3(13),
      O => \accum_reg_39_23[12]_i_4__5_n_0\
    );
\accum_reg_39_23[12]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(13),
      I1 => accum_reg_39_23_reg_4(13),
      O => \accum_reg_39_23[12]_i_4__6_n_0\
    );
\accum_reg_39_23[12]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(13),
      I1 => accum_reg_39_23_reg_5(13),
      O => \accum_reg_39_23[12]_i_4__7_n_0\
    );
\accum_reg_39_23[12]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(12),
      I1 => accum_reg_39_23_reg(12),
      O => \accum_reg_39_23[12]_i_5__1_n_0\
    );
\accum_reg_39_23[12]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(12),
      I1 => accum_reg_39_23_reg_0(12),
      O => \accum_reg_39_23[12]_i_5__2_n_0\
    );
\accum_reg_39_23[12]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(12),
      I1 => accum_reg_39_23_reg_1(12),
      O => \accum_reg_39_23[12]_i_5__3_n_0\
    );
\accum_reg_39_23[12]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(12),
      I1 => accum_reg_39_23_reg_2(12),
      O => \accum_reg_39_23[12]_i_5__4_n_0\
    );
\accum_reg_39_23[12]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(12),
      I1 => accum_reg_39_23_reg_3(12),
      O => \accum_reg_39_23[12]_i_5__5_n_0\
    );
\accum_reg_39_23[12]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(12),
      I1 => accum_reg_39_23_reg_4(12),
      O => \accum_reg_39_23[12]_i_5__6_n_0\
    );
\accum_reg_39_23[12]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(12),
      I1 => accum_reg_39_23_reg_5(12),
      O => \accum_reg_39_23[12]_i_5__7_n_0\
    );
\accum_reg_39_23[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg(19),
      O => \accum_reg_39_23[16]_i_2__0_n_0\
    );
\accum_reg_39_23[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_0(19),
      O => \accum_reg_39_23[16]_i_2__1_n_0\
    );
\accum_reg_39_23[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_1(19),
      O => \accum_reg_39_23[16]_i_2__2_n_0\
    );
\accum_reg_39_23[16]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_2(19),
      O => \accum_reg_39_23[16]_i_2__3_n_0\
    );
\accum_reg_39_23[16]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_3(19),
      O => \accum_reg_39_23[16]_i_2__4_n_0\
    );
\accum_reg_39_23[16]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_4(19),
      O => \accum_reg_39_23[16]_i_2__5_n_0\
    );
\accum_reg_39_23[16]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_5(19),
      O => \accum_reg_39_23[16]_i_2__6_n_0\
    );
\accum_reg_39_23[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg(18),
      O => \accum_reg_39_23[16]_i_3__0_n_0\
    );
\accum_reg_39_23[16]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_0(18),
      O => \accum_reg_39_23[16]_i_3__1_n_0\
    );
\accum_reg_39_23[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_1(18),
      O => \accum_reg_39_23[16]_i_3__2_n_0\
    );
\accum_reg_39_23[16]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_2(18),
      O => \accum_reg_39_23[16]_i_3__3_n_0\
    );
\accum_reg_39_23[16]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_3(18),
      O => \accum_reg_39_23[16]_i_3__4_n_0\
    );
\accum_reg_39_23[16]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_4(18),
      O => \accum_reg_39_23[16]_i_3__5_n_0\
    );
\accum_reg_39_23[16]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_5(18),
      O => \accum_reg_39_23[16]_i_3__6_n_0\
    );
\accum_reg_39_23[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg(17),
      O => \accum_reg_39_23[16]_i_4_n_0\
    );
\accum_reg_39_23[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_0(17),
      O => \accum_reg_39_23[16]_i_4__0_n_0\
    );
\accum_reg_39_23[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_1(17),
      O => \accum_reg_39_23[16]_i_4__1_n_0\
    );
\accum_reg_39_23[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_2(17),
      O => \accum_reg_39_23[16]_i_4__2_n_0\
    );
\accum_reg_39_23[16]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_3(17),
      O => \accum_reg_39_23[16]_i_4__3_n_0\
    );
\accum_reg_39_23[16]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_4(17),
      O => \accum_reg_39_23[16]_i_4__4_n_0\
    );
\accum_reg_39_23[16]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_5(17),
      O => \accum_reg_39_23[16]_i_4__5_n_0\
    );
\accum_reg_39_23[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(16),
      I1 => accum_reg_39_23_reg(16),
      O => \accum_reg_39_23[16]_i_5_n_0\
    );
\accum_reg_39_23[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(16),
      I1 => accum_reg_39_23_reg_0(16),
      O => \accum_reg_39_23[16]_i_5__0_n_0\
    );
\accum_reg_39_23[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(16),
      I1 => accum_reg_39_23_reg_1(16),
      O => \accum_reg_39_23[16]_i_5__1_n_0\
    );
\accum_reg_39_23[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(16),
      I1 => accum_reg_39_23_reg_2(16),
      O => \accum_reg_39_23[16]_i_5__2_n_0\
    );
\accum_reg_39_23[16]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(16),
      I1 => accum_reg_39_23_reg_3(16),
      O => \accum_reg_39_23[16]_i_5__3_n_0\
    );
\accum_reg_39_23[16]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(16),
      I1 => accum_reg_39_23_reg_4(16),
      O => \accum_reg_39_23[16]_i_5__4_n_0\
    );
\accum_reg_39_23[16]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(16),
      I1 => accum_reg_39_23_reg_5(16),
      O => \accum_reg_39_23[16]_i_5__5_n_0\
    );
\accum_reg_39_23[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg(23),
      O => \accum_reg_39_23[20]_i_2_n_0\
    );
\accum_reg_39_23[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_0(23),
      O => \accum_reg_39_23[20]_i_2__0_n_0\
    );
\accum_reg_39_23[20]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_1(23),
      O => \accum_reg_39_23[20]_i_2__1_n_0\
    );
\accum_reg_39_23[20]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_2(23),
      O => \accum_reg_39_23[20]_i_2__2_n_0\
    );
\accum_reg_39_23[20]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_3(23),
      O => \accum_reg_39_23[20]_i_2__3_n_0\
    );
\accum_reg_39_23[20]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_4(23),
      O => \accum_reg_39_23[20]_i_2__4_n_0\
    );
\accum_reg_39_23[20]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_5(23),
      O => \accum_reg_39_23[20]_i_2__5_n_0\
    );
\accum_reg_39_23[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg(22),
      O => \accum_reg_39_23[20]_i_3_n_0\
    );
\accum_reg_39_23[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_0(22),
      O => \accum_reg_39_23[20]_i_3__0_n_0\
    );
\accum_reg_39_23[20]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_1(22),
      O => \accum_reg_39_23[20]_i_3__1_n_0\
    );
\accum_reg_39_23[20]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_2(22),
      O => \accum_reg_39_23[20]_i_3__2_n_0\
    );
\accum_reg_39_23[20]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_3(22),
      O => \accum_reg_39_23[20]_i_3__3_n_0\
    );
\accum_reg_39_23[20]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_4(22),
      O => \accum_reg_39_23[20]_i_3__4_n_0\
    );
\accum_reg_39_23[20]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_5(22),
      O => \accum_reg_39_23[20]_i_3__5_n_0\
    );
\accum_reg_39_23[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg(21),
      O => \accum_reg_39_23[20]_i_4_n_0\
    );
\accum_reg_39_23[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_0(21),
      O => \accum_reg_39_23[20]_i_4__0_n_0\
    );
\accum_reg_39_23[20]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_1(21),
      O => \accum_reg_39_23[20]_i_4__1_n_0\
    );
\accum_reg_39_23[20]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_2(21),
      O => \accum_reg_39_23[20]_i_4__2_n_0\
    );
\accum_reg_39_23[20]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_3(21),
      O => \accum_reg_39_23[20]_i_4__3_n_0\
    );
\accum_reg_39_23[20]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_4(21),
      O => \accum_reg_39_23[20]_i_4__4_n_0\
    );
\accum_reg_39_23[20]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_5(21),
      O => \accum_reg_39_23[20]_i_4__5_n_0\
    );
\accum_reg_39_23[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg(20),
      O => \accum_reg_39_23[20]_i_5_n_0\
    );
\accum_reg_39_23[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_0(20),
      O => \accum_reg_39_23[20]_i_5__0_n_0\
    );
\accum_reg_39_23[20]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_1(20),
      O => \accum_reg_39_23[20]_i_5__1_n_0\
    );
\accum_reg_39_23[20]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_2(20),
      O => \accum_reg_39_23[20]_i_5__2_n_0\
    );
\accum_reg_39_23[20]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_3(20),
      O => \accum_reg_39_23[20]_i_5__3_n_0\
    );
\accum_reg_39_23[20]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_4(20),
      O => \accum_reg_39_23[20]_i_5__4_n_0\
    );
\accum_reg_39_23[20]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_5(20),
      O => \accum_reg_39_23[20]_i_5__5_n_0\
    );
\accum_reg_39_23[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg(24),
      O => \accum_reg_39_23[24]_i_2_n_0\
    );
\accum_reg_39_23[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_0(24),
      O => \accum_reg_39_23[24]_i_2__0_n_0\
    );
\accum_reg_39_23[24]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_1(24),
      O => \accum_reg_39_23[24]_i_2__1_n_0\
    );
\accum_reg_39_23[24]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_2(24),
      O => \accum_reg_39_23[24]_i_2__2_n_0\
    );
\accum_reg_39_23[24]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_3(24),
      O => \accum_reg_39_23[24]_i_2__3_n_0\
    );
\accum_reg_39_23[24]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_4(24),
      O => \accum_reg_39_23[24]_i_2__4_n_0\
    );
\accum_reg_39_23[24]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(17),
      I1 => accum_reg_39_23_reg_5(24),
      O => \accum_reg_39_23[24]_i_2__5_n_0\
    );
\accum_reg_39_23[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(7),
      I1 => accum_reg_39_23_reg(7),
      O => \accum_reg_39_23[4]_i_2__1_n_0\
    );
\accum_reg_39_23[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(7),
      I1 => accum_reg_39_23_reg_0(7),
      O => \accum_reg_39_23[4]_i_2__2_n_0\
    );
\accum_reg_39_23[4]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(7),
      I1 => accum_reg_39_23_reg_1(7),
      O => \accum_reg_39_23[4]_i_2__3_n_0\
    );
\accum_reg_39_23[4]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(7),
      I1 => accum_reg_39_23_reg_2(7),
      O => \accum_reg_39_23[4]_i_2__4_n_0\
    );
\accum_reg_39_23[4]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(7),
      I1 => accum_reg_39_23_reg_3(7),
      O => \accum_reg_39_23[4]_i_2__5_n_0\
    );
\accum_reg_39_23[4]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(7),
      I1 => accum_reg_39_23_reg_4(7),
      O => \accum_reg_39_23[4]_i_2__6_n_0\
    );
\accum_reg_39_23[4]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(7),
      I1 => accum_reg_39_23_reg_5(7),
      O => \accum_reg_39_23[4]_i_2__7_n_0\
    );
\accum_reg_39_23[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(6),
      I1 => accum_reg_39_23_reg(6),
      O => \accum_reg_39_23[4]_i_3__1_n_0\
    );
\accum_reg_39_23[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(6),
      I1 => accum_reg_39_23_reg_0(6),
      O => \accum_reg_39_23[4]_i_3__2_n_0\
    );
\accum_reg_39_23[4]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(6),
      I1 => accum_reg_39_23_reg_1(6),
      O => \accum_reg_39_23[4]_i_3__3_n_0\
    );
\accum_reg_39_23[4]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(6),
      I1 => accum_reg_39_23_reg_2(6),
      O => \accum_reg_39_23[4]_i_3__4_n_0\
    );
\accum_reg_39_23[4]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(6),
      I1 => accum_reg_39_23_reg_3(6),
      O => \accum_reg_39_23[4]_i_3__5_n_0\
    );
\accum_reg_39_23[4]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(6),
      I1 => accum_reg_39_23_reg_4(6),
      O => \accum_reg_39_23[4]_i_3__6_n_0\
    );
\accum_reg_39_23[4]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(6),
      I1 => accum_reg_39_23_reg_5(6),
      O => \accum_reg_39_23[4]_i_3__7_n_0\
    );
\accum_reg_39_23[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(5),
      I1 => accum_reg_39_23_reg(5),
      O => \accum_reg_39_23[4]_i_4__1_n_0\
    );
\accum_reg_39_23[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(5),
      I1 => accum_reg_39_23_reg_0(5),
      O => \accum_reg_39_23[4]_i_4__2_n_0\
    );
\accum_reg_39_23[4]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(5),
      I1 => accum_reg_39_23_reg_1(5),
      O => \accum_reg_39_23[4]_i_4__3_n_0\
    );
\accum_reg_39_23[4]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(5),
      I1 => accum_reg_39_23_reg_2(5),
      O => \accum_reg_39_23[4]_i_4__4_n_0\
    );
\accum_reg_39_23[4]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(5),
      I1 => accum_reg_39_23_reg_3(5),
      O => \accum_reg_39_23[4]_i_4__5_n_0\
    );
\accum_reg_39_23[4]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(5),
      I1 => accum_reg_39_23_reg_4(5),
      O => \accum_reg_39_23[4]_i_4__6_n_0\
    );
\accum_reg_39_23[4]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(5),
      I1 => accum_reg_39_23_reg_5(5),
      O => \accum_reg_39_23[4]_i_4__7_n_0\
    );
\accum_reg_39_23[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(4),
      I1 => accum_reg_39_23_reg(4),
      O => \accum_reg_39_23[4]_i_5__1_n_0\
    );
\accum_reg_39_23[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(4),
      I1 => accum_reg_39_23_reg_0(4),
      O => \accum_reg_39_23[4]_i_5__2_n_0\
    );
\accum_reg_39_23[4]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(4),
      I1 => accum_reg_39_23_reg_1(4),
      O => \accum_reg_39_23[4]_i_5__3_n_0\
    );
\accum_reg_39_23[4]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(4),
      I1 => accum_reg_39_23_reg_2(4),
      O => \accum_reg_39_23[4]_i_5__4_n_0\
    );
\accum_reg_39_23[4]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(4),
      I1 => accum_reg_39_23_reg_3(4),
      O => \accum_reg_39_23[4]_i_5__5_n_0\
    );
\accum_reg_39_23[4]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(4),
      I1 => accum_reg_39_23_reg_4(4),
      O => \accum_reg_39_23[4]_i_5__6_n_0\
    );
\accum_reg_39_23[4]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(4),
      I1 => accum_reg_39_23_reg_5(4),
      O => \accum_reg_39_23[4]_i_5__7_n_0\
    );
\accum_reg_39_23[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(11),
      I1 => accum_reg_39_23_reg(11),
      O => \accum_reg_39_23[8]_i_2__1_n_0\
    );
\accum_reg_39_23[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(11),
      I1 => accum_reg_39_23_reg_0(11),
      O => \accum_reg_39_23[8]_i_2__2_n_0\
    );
\accum_reg_39_23[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(11),
      I1 => accum_reg_39_23_reg_1(11),
      O => \accum_reg_39_23[8]_i_2__3_n_0\
    );
\accum_reg_39_23[8]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(11),
      I1 => accum_reg_39_23_reg_2(11),
      O => \accum_reg_39_23[8]_i_2__4_n_0\
    );
\accum_reg_39_23[8]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(11),
      I1 => accum_reg_39_23_reg_3(11),
      O => \accum_reg_39_23[8]_i_2__5_n_0\
    );
\accum_reg_39_23[8]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(11),
      I1 => accum_reg_39_23_reg_4(11),
      O => \accum_reg_39_23[8]_i_2__6_n_0\
    );
\accum_reg_39_23[8]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(11),
      I1 => accum_reg_39_23_reg_5(11),
      O => \accum_reg_39_23[8]_i_2__7_n_0\
    );
\accum_reg_39_23[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(10),
      I1 => accum_reg_39_23_reg(10),
      O => \accum_reg_39_23[8]_i_3__1_n_0\
    );
\accum_reg_39_23[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(10),
      I1 => accum_reg_39_23_reg_0(10),
      O => \accum_reg_39_23[8]_i_3__2_n_0\
    );
\accum_reg_39_23[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(10),
      I1 => accum_reg_39_23_reg_1(10),
      O => \accum_reg_39_23[8]_i_3__3_n_0\
    );
\accum_reg_39_23[8]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(10),
      I1 => accum_reg_39_23_reg_2(10),
      O => \accum_reg_39_23[8]_i_3__4_n_0\
    );
\accum_reg_39_23[8]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(10),
      I1 => accum_reg_39_23_reg_3(10),
      O => \accum_reg_39_23[8]_i_3__5_n_0\
    );
\accum_reg_39_23[8]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(10),
      I1 => accum_reg_39_23_reg_4(10),
      O => \accum_reg_39_23[8]_i_3__6_n_0\
    );
\accum_reg_39_23[8]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(10),
      I1 => accum_reg_39_23_reg_5(10),
      O => \accum_reg_39_23[8]_i_3__7_n_0\
    );
\accum_reg_39_23[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(9),
      I1 => accum_reg_39_23_reg(9),
      O => \accum_reg_39_23[8]_i_4__1_n_0\
    );
\accum_reg_39_23[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(9),
      I1 => accum_reg_39_23_reg_0(9),
      O => \accum_reg_39_23[8]_i_4__2_n_0\
    );
\accum_reg_39_23[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(9),
      I1 => accum_reg_39_23_reg_1(9),
      O => \accum_reg_39_23[8]_i_4__3_n_0\
    );
\accum_reg_39_23[8]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(9),
      I1 => accum_reg_39_23_reg_2(9),
      O => \accum_reg_39_23[8]_i_4__4_n_0\
    );
\accum_reg_39_23[8]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(9),
      I1 => accum_reg_39_23_reg_3(9),
      O => \accum_reg_39_23[8]_i_4__5_n_0\
    );
\accum_reg_39_23[8]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(9),
      I1 => accum_reg_39_23_reg_4(9),
      O => \accum_reg_39_23[8]_i_4__6_n_0\
    );
\accum_reg_39_23[8]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(9),
      I1 => accum_reg_39_23_reg_5(9),
      O => \accum_reg_39_23[8]_i_4__7_n_0\
    );
\accum_reg_39_23[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(8),
      I1 => accum_reg_39_23_reg(8),
      O => \accum_reg_39_23[8]_i_5__1_n_0\
    );
\accum_reg_39_23[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(8),
      I1 => accum_reg_39_23_reg_0(8),
      O => \accum_reg_39_23[8]_i_5__2_n_0\
    );
\accum_reg_39_23[8]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(8),
      I1 => accum_reg_39_23_reg_1(8),
      O => \accum_reg_39_23[8]_i_5__3_n_0\
    );
\accum_reg_39_23[8]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(8),
      I1 => accum_reg_39_23_reg_2(8),
      O => \accum_reg_39_23[8]_i_5__4_n_0\
    );
\accum_reg_39_23[8]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(8),
      I1 => accum_reg_39_23_reg_3(8),
      O => \accum_reg_39_23[8]_i_5__5_n_0\
    );
\accum_reg_39_23[8]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(8),
      I1 => accum_reg_39_23_reg_4(8),
      O => \accum_reg_39_23[8]_i_5__6_n_0\
    );
\accum_reg_39_23[8]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_1\(8),
      I1 => accum_reg_39_23_reg_5(8),
      O => \accum_reg_39_23[8]_i_5__7_n_0\
    );
\accum_reg_39_23_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_reg_39_23_reg[0]_i_2_n_0\,
      CO(2) => \accum_reg_39_23_reg[0]_i_2_n_1\,
      CO(1) => \accum_reg_39_23_reg[0]_i_2_n_2\,
      CO(0) => \accum_reg_39_23_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(3 downto 0),
      O(3 downto 0) => \accum_reg_39_23_reg[3]_2\(3 downto 0),
      S(3) => \accum_reg_39_23[0]_i_3__1_n_0\,
      S(2) => \accum_reg_39_23[0]_i_4__5_n_0\,
      S(1) => \accum_reg_39_23[0]_i_5__5_n_0\,
      S(0) => \accum_reg_39_23[0]_i_6__3_n_0\
    );
\accum_reg_39_23_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_reg_39_23_reg[0]_i_3_n_0\,
      CO(2) => \accum_reg_39_23_reg[0]_i_3_n_1\,
      CO(1) => \accum_reg_39_23_reg[0]_i_3_n_2\,
      CO(0) => \accum_reg_39_23_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \accum_reg_39_23[0]_i_4__1_n_0\,
      S(2) => \accum_reg_39_23[0]_i_5__1_n_0\,
      S(1) => \accum_reg_39_23[0]_i_6_n_0\,
      S(0) => \accum_reg_39_23[0]_i_7_n_0\
    );
\accum_reg_39_23_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_reg_39_23_reg[0]_i_3__0_n_0\,
      CO(2) => \accum_reg_39_23_reg[0]_i_3__0_n_1\,
      CO(1) => \accum_reg_39_23_reg[0]_i_3__0_n_2\,
      CO(0) => \accum_reg_39_23_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(3 downto 0),
      O(3 downto 0) => \accum_reg_39_23_reg[3]\(3 downto 0),
      S(3) => \accum_reg_39_23[0]_i_4__2_n_0\,
      S(2) => \accum_reg_39_23[0]_i_5__2_n_0\,
      S(1) => \accum_reg_39_23[0]_i_6__0_n_0\,
      S(0) => \accum_reg_39_23[0]_i_7__0_n_0\
    );
\accum_reg_39_23_reg[0]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_reg_39_23_reg[0]_i_3__1_n_0\,
      CO(2) => \accum_reg_39_23_reg[0]_i_3__1_n_1\,
      CO(1) => \accum_reg_39_23_reg[0]_i_3__1_n_2\,
      CO(0) => \accum_reg_39_23_reg[0]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(3 downto 0),
      O(3 downto 0) => \accum_reg_39_23_reg[3]_0\(3 downto 0),
      S(3) => \accum_reg_39_23[0]_i_4__3_n_0\,
      S(2) => \accum_reg_39_23[0]_i_5__3_n_0\,
      S(1) => \accum_reg_39_23[0]_i_6__1_n_0\,
      S(0) => \accum_reg_39_23[0]_i_7__1_n_0\
    );
\accum_reg_39_23_reg[0]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_reg_39_23_reg[0]_i_3__2_n_0\,
      CO(2) => \accum_reg_39_23_reg[0]_i_3__2_n_1\,
      CO(1) => \accum_reg_39_23_reg[0]_i_3__2_n_2\,
      CO(0) => \accum_reg_39_23_reg[0]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(3 downto 0),
      O(3 downto 0) => \accum_reg_39_23_reg[3]_1\(3 downto 0),
      S(3) => \accum_reg_39_23[0]_i_4__4_n_0\,
      S(2) => \accum_reg_39_23[0]_i_5__4_n_0\,
      S(1) => \accum_reg_39_23[0]_i_6__2_n_0\,
      S(0) => \accum_reg_39_23[0]_i_7__2_n_0\
    );
\accum_reg_39_23_reg[0]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_reg_39_23_reg[0]_i_3__3_n_0\,
      CO(2) => \accum_reg_39_23_reg[0]_i_3__3_n_1\,
      CO(1) => \accum_reg_39_23_reg[0]_i_3__3_n_2\,
      CO(0) => \accum_reg_39_23_reg[0]_i_3__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(3 downto 0),
      O(3 downto 0) => \accum_reg_39_23_reg[3]_3\(3 downto 0),
      S(3) => \accum_reg_39_23[0]_i_4__6_n_0\,
      S(2) => \accum_reg_39_23[0]_i_5__6_n_0\,
      S(1) => \accum_reg_39_23[0]_i_6__4_n_0\,
      S(0) => \accum_reg_39_23[0]_i_7__3_n_0\
    );
\accum_reg_39_23_reg[0]_i_3__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_reg_39_23_reg[0]_i_3__4_n_0\,
      CO(2) => \accum_reg_39_23_reg[0]_i_3__4_n_1\,
      CO(1) => \accum_reg_39_23_reg[0]_i_3__4_n_2\,
      CO(0) => \accum_reg_39_23_reg[0]_i_3__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(3 downto 0),
      O(3 downto 0) => \accum_reg_39_23_reg[3]_4\(3 downto 0),
      S(3) => \accum_reg_39_23[0]_i_4__7_n_0\,
      S(2) => \accum_reg_39_23[0]_i_5__7_n_0\,
      S(1) => \accum_reg_39_23[0]_i_6__5_n_0\,
      S(0) => \accum_reg_39_23[0]_i_7__4_n_0\
    );
\accum_reg_39_23_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[8]_i_1__0_n_0\,
      CO(3) => \accum_reg_39_23_reg[12]_i_1__0_n_0\,
      CO(2) => \accum_reg_39_23_reg[12]_i_1__0_n_1\,
      CO(1) => \accum_reg_39_23_reg[12]_i_1__0_n_2\,
      CO(0) => \accum_reg_39_23_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(15 downto 12),
      O(3 downto 0) => \accum_reg_39_23_reg[15]\(3 downto 0),
      S(3) => \accum_reg_39_23[12]_i_2__1_n_0\,
      S(2) => \accum_reg_39_23[12]_i_3__1_n_0\,
      S(1) => \accum_reg_39_23[12]_i_4__1_n_0\,
      S(0) => \accum_reg_39_23[12]_i_5__1_n_0\
    );
\accum_reg_39_23_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[8]_i_1__1_n_0\,
      CO(3) => \accum_reg_39_23_reg[12]_i_1__1_n_0\,
      CO(2) => \accum_reg_39_23_reg[12]_i_1__1_n_1\,
      CO(1) => \accum_reg_39_23_reg[12]_i_1__1_n_2\,
      CO(0) => \accum_reg_39_23_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(15 downto 12),
      O(3 downto 0) => \accum_reg_39_23_reg[15]_0\(3 downto 0),
      S(3) => \accum_reg_39_23[12]_i_2__2_n_0\,
      S(2) => \accum_reg_39_23[12]_i_3__2_n_0\,
      S(1) => \accum_reg_39_23[12]_i_4__2_n_0\,
      S(0) => \accum_reg_39_23[12]_i_5__2_n_0\
    );
\accum_reg_39_23_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[8]_i_1__2_n_0\,
      CO(3) => \accum_reg_39_23_reg[12]_i_1__2_n_0\,
      CO(2) => \accum_reg_39_23_reg[12]_i_1__2_n_1\,
      CO(1) => \accum_reg_39_23_reg[12]_i_1__2_n_2\,
      CO(0) => \accum_reg_39_23_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(15 downto 12),
      O(3 downto 0) => \accum_reg_39_23_reg[15]_1\(3 downto 0),
      S(3) => \accum_reg_39_23[12]_i_2__3_n_0\,
      S(2) => \accum_reg_39_23[12]_i_3__3_n_0\,
      S(1) => \accum_reg_39_23[12]_i_4__3_n_0\,
      S(0) => \accum_reg_39_23[12]_i_5__3_n_0\
    );
\accum_reg_39_23_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[8]_i_1__3_n_0\,
      CO(3) => \accum_reg_39_23_reg[12]_i_1__3_n_0\,
      CO(2) => \accum_reg_39_23_reg[12]_i_1__3_n_1\,
      CO(1) => \accum_reg_39_23_reg[12]_i_1__3_n_2\,
      CO(0) => \accum_reg_39_23_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(15 downto 12),
      O(3 downto 0) => \accum_reg_39_23_reg[15]_2\(3 downto 0),
      S(3) => \accum_reg_39_23[12]_i_2__4_n_0\,
      S(2) => \accum_reg_39_23[12]_i_3__4_n_0\,
      S(1) => \accum_reg_39_23[12]_i_4__4_n_0\,
      S(0) => \accum_reg_39_23[12]_i_5__4_n_0\
    );
\accum_reg_39_23_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[8]_i_1__4_n_0\,
      CO(3) => \accum_reg_39_23_reg[12]_i_1__4_n_0\,
      CO(2) => \accum_reg_39_23_reg[12]_i_1__4_n_1\,
      CO(1) => \accum_reg_39_23_reg[12]_i_1__4_n_2\,
      CO(0) => \accum_reg_39_23_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(15 downto 12),
      O(3 downto 0) => \accum_reg_39_23_reg[15]_3\(3 downto 0),
      S(3) => \accum_reg_39_23[12]_i_2__5_n_0\,
      S(2) => \accum_reg_39_23[12]_i_3__5_n_0\,
      S(1) => \accum_reg_39_23[12]_i_4__5_n_0\,
      S(0) => \accum_reg_39_23[12]_i_5__5_n_0\
    );
\accum_reg_39_23_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[8]_i_1__5_n_0\,
      CO(3) => \accum_reg_39_23_reg[12]_i_1__5_n_0\,
      CO(2) => \accum_reg_39_23_reg[12]_i_1__5_n_1\,
      CO(1) => \accum_reg_39_23_reg[12]_i_1__5_n_2\,
      CO(0) => \accum_reg_39_23_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(15 downto 12),
      O(3 downto 0) => \accum_reg_39_23_reg[15]_4\(3 downto 0),
      S(3) => \accum_reg_39_23[12]_i_2__6_n_0\,
      S(2) => \accum_reg_39_23[12]_i_3__6_n_0\,
      S(1) => \accum_reg_39_23[12]_i_4__6_n_0\,
      S(0) => \accum_reg_39_23[12]_i_5__6_n_0\
    );
\accum_reg_39_23_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[8]_i_1__6_n_0\,
      CO(3) => \accum_reg_39_23_reg[12]_i_1__6_n_0\,
      CO(2) => \accum_reg_39_23_reg[12]_i_1__6_n_1\,
      CO(1) => \accum_reg_39_23_reg[12]_i_1__6_n_2\,
      CO(0) => \accum_reg_39_23_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(15 downto 12),
      O(3 downto 0) => \accum_reg_39_23_reg[15]_5\(3 downto 0),
      S(3) => \accum_reg_39_23[12]_i_2__7_n_0\,
      S(2) => \accum_reg_39_23[12]_i_3__7_n_0\,
      S(1) => \accum_reg_39_23[12]_i_4__7_n_0\,
      S(0) => \accum_reg_39_23[12]_i_5__7_n_0\
    );
\accum_reg_39_23_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[12]_i_1__0_n_0\,
      CO(3) => \accum_reg_39_23_reg[16]_i_1__0_n_0\,
      CO(2) => \accum_reg_39_23_reg[16]_i_1__0_n_1\,
      CO(1) => \accum_reg_39_23_reg[16]_i_1__0_n_2\,
      CO(0) => \accum_reg_39_23_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1 downto 0) => \^o_1\(17 downto 16),
      O(3 downto 0) => \accum_reg_39_23_reg[19]\(3 downto 0),
      S(3) => \accum_reg_39_23[16]_i_2__0_n_0\,
      S(2) => \accum_reg_39_23[16]_i_3__0_n_0\,
      S(1) => \accum_reg_39_23[16]_i_4_n_0\,
      S(0) => \accum_reg_39_23[16]_i_5_n_0\
    );
\accum_reg_39_23_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[12]_i_1__1_n_0\,
      CO(3) => \accum_reg_39_23_reg[16]_i_1__1_n_0\,
      CO(2) => \accum_reg_39_23_reg[16]_i_1__1_n_1\,
      CO(1) => \accum_reg_39_23_reg[16]_i_1__1_n_2\,
      CO(0) => \accum_reg_39_23_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1 downto 0) => \^o_1\(17 downto 16),
      O(3 downto 0) => \accum_reg_39_23_reg[19]_0\(3 downto 0),
      S(3) => \accum_reg_39_23[16]_i_2__1_n_0\,
      S(2) => \accum_reg_39_23[16]_i_3__1_n_0\,
      S(1) => \accum_reg_39_23[16]_i_4__0_n_0\,
      S(0) => \accum_reg_39_23[16]_i_5__0_n_0\
    );
\accum_reg_39_23_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[12]_i_1__2_n_0\,
      CO(3) => \accum_reg_39_23_reg[16]_i_1__2_n_0\,
      CO(2) => \accum_reg_39_23_reg[16]_i_1__2_n_1\,
      CO(1) => \accum_reg_39_23_reg[16]_i_1__2_n_2\,
      CO(0) => \accum_reg_39_23_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1 downto 0) => \^o_1\(17 downto 16),
      O(3 downto 0) => \accum_reg_39_23_reg[19]_1\(3 downto 0),
      S(3) => \accum_reg_39_23[16]_i_2__2_n_0\,
      S(2) => \accum_reg_39_23[16]_i_3__2_n_0\,
      S(1) => \accum_reg_39_23[16]_i_4__1_n_0\,
      S(0) => \accum_reg_39_23[16]_i_5__1_n_0\
    );
\accum_reg_39_23_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[12]_i_1__3_n_0\,
      CO(3) => \accum_reg_39_23_reg[16]_i_1__3_n_0\,
      CO(2) => \accum_reg_39_23_reg[16]_i_1__3_n_1\,
      CO(1) => \accum_reg_39_23_reg[16]_i_1__3_n_2\,
      CO(0) => \accum_reg_39_23_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1 downto 0) => \^o_1\(17 downto 16),
      O(3 downto 0) => \accum_reg_39_23_reg[19]_2\(3 downto 0),
      S(3) => \accum_reg_39_23[16]_i_2__3_n_0\,
      S(2) => \accum_reg_39_23[16]_i_3__3_n_0\,
      S(1) => \accum_reg_39_23[16]_i_4__2_n_0\,
      S(0) => \accum_reg_39_23[16]_i_5__2_n_0\
    );
\accum_reg_39_23_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[12]_i_1__4_n_0\,
      CO(3) => \accum_reg_39_23_reg[16]_i_1__4_n_0\,
      CO(2) => \accum_reg_39_23_reg[16]_i_1__4_n_1\,
      CO(1) => \accum_reg_39_23_reg[16]_i_1__4_n_2\,
      CO(0) => \accum_reg_39_23_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1 downto 0) => \^o_1\(17 downto 16),
      O(3 downto 0) => \accum_reg_39_23_reg[19]_3\(3 downto 0),
      S(3) => \accum_reg_39_23[16]_i_2__4_n_0\,
      S(2) => \accum_reg_39_23[16]_i_3__4_n_0\,
      S(1) => \accum_reg_39_23[16]_i_4__3_n_0\,
      S(0) => \accum_reg_39_23[16]_i_5__3_n_0\
    );
\accum_reg_39_23_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[12]_i_1__5_n_0\,
      CO(3) => \accum_reg_39_23_reg[16]_i_1__5_n_0\,
      CO(2) => \accum_reg_39_23_reg[16]_i_1__5_n_1\,
      CO(1) => \accum_reg_39_23_reg[16]_i_1__5_n_2\,
      CO(0) => \accum_reg_39_23_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1 downto 0) => \^o_1\(17 downto 16),
      O(3 downto 0) => \accum_reg_39_23_reg[19]_4\(3 downto 0),
      S(3) => \accum_reg_39_23[16]_i_2__5_n_0\,
      S(2) => \accum_reg_39_23[16]_i_3__5_n_0\,
      S(1) => \accum_reg_39_23[16]_i_4__4_n_0\,
      S(0) => \accum_reg_39_23[16]_i_5__4_n_0\
    );
\accum_reg_39_23_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[12]_i_1__6_n_0\,
      CO(3) => \accum_reg_39_23_reg[16]_i_1__6_n_0\,
      CO(2) => \accum_reg_39_23_reg[16]_i_1__6_n_1\,
      CO(1) => \accum_reg_39_23_reg[16]_i_1__6_n_2\,
      CO(0) => \accum_reg_39_23_reg[16]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1 downto 0) => \^o_1\(17 downto 16),
      O(3 downto 0) => \accum_reg_39_23_reg[19]_5\(3 downto 0),
      S(3) => \accum_reg_39_23[16]_i_2__6_n_0\,
      S(2) => \accum_reg_39_23[16]_i_3__6_n_0\,
      S(1) => \accum_reg_39_23[16]_i_4__5_n_0\,
      S(0) => \accum_reg_39_23[16]_i_5__5_n_0\
    );
\accum_reg_39_23_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[16]_i_1__0_n_0\,
      CO(3) => \accum_reg_39_23_reg[20]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[20]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[20]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1) => \^o_1\(17),
      DI(0) => \^o_1\(17),
      O(3 downto 0) => \accum_reg_39_23_reg[23]\(3 downto 0),
      S(3) => \accum_reg_39_23[20]_i_2_n_0\,
      S(2) => \accum_reg_39_23[20]_i_3_n_0\,
      S(1) => \accum_reg_39_23[20]_i_4_n_0\,
      S(0) => \accum_reg_39_23[20]_i_5_n_0\
    );
\accum_reg_39_23_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[16]_i_1__1_n_0\,
      CO(3) => \accum_reg_39_23_reg[20]_i_1__0_n_0\,
      CO(2) => \accum_reg_39_23_reg[20]_i_1__0_n_1\,
      CO(1) => \accum_reg_39_23_reg[20]_i_1__0_n_2\,
      CO(0) => \accum_reg_39_23_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1) => \^o_1\(17),
      DI(0) => \^o_1\(17),
      O(3 downto 0) => \accum_reg_39_23_reg[23]_0\(3 downto 0),
      S(3) => \accum_reg_39_23[20]_i_2__0_n_0\,
      S(2) => \accum_reg_39_23[20]_i_3__0_n_0\,
      S(1) => \accum_reg_39_23[20]_i_4__0_n_0\,
      S(0) => \accum_reg_39_23[20]_i_5__0_n_0\
    );
\accum_reg_39_23_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[16]_i_1__2_n_0\,
      CO(3) => \accum_reg_39_23_reg[20]_i_1__1_n_0\,
      CO(2) => \accum_reg_39_23_reg[20]_i_1__1_n_1\,
      CO(1) => \accum_reg_39_23_reg[20]_i_1__1_n_2\,
      CO(0) => \accum_reg_39_23_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1) => \^o_1\(17),
      DI(0) => \^o_1\(17),
      O(3 downto 0) => \accum_reg_39_23_reg[23]_1\(3 downto 0),
      S(3) => \accum_reg_39_23[20]_i_2__1_n_0\,
      S(2) => \accum_reg_39_23[20]_i_3__1_n_0\,
      S(1) => \accum_reg_39_23[20]_i_4__1_n_0\,
      S(0) => \accum_reg_39_23[20]_i_5__1_n_0\
    );
\accum_reg_39_23_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[16]_i_1__3_n_0\,
      CO(3) => \accum_reg_39_23_reg[20]_i_1__2_n_0\,
      CO(2) => \accum_reg_39_23_reg[20]_i_1__2_n_1\,
      CO(1) => \accum_reg_39_23_reg[20]_i_1__2_n_2\,
      CO(0) => \accum_reg_39_23_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1) => \^o_1\(17),
      DI(0) => \^o_1\(17),
      O(3 downto 0) => \accum_reg_39_23_reg[23]_2\(3 downto 0),
      S(3) => \accum_reg_39_23[20]_i_2__2_n_0\,
      S(2) => \accum_reg_39_23[20]_i_3__2_n_0\,
      S(1) => \accum_reg_39_23[20]_i_4__2_n_0\,
      S(0) => \accum_reg_39_23[20]_i_5__2_n_0\
    );
\accum_reg_39_23_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[16]_i_1__4_n_0\,
      CO(3) => \accum_reg_39_23_reg[20]_i_1__3_n_0\,
      CO(2) => \accum_reg_39_23_reg[20]_i_1__3_n_1\,
      CO(1) => \accum_reg_39_23_reg[20]_i_1__3_n_2\,
      CO(0) => \accum_reg_39_23_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1) => \^o_1\(17),
      DI(0) => \^o_1\(17),
      O(3 downto 0) => \accum_reg_39_23_reg[23]_3\(3 downto 0),
      S(3) => \accum_reg_39_23[20]_i_2__3_n_0\,
      S(2) => \accum_reg_39_23[20]_i_3__3_n_0\,
      S(1) => \accum_reg_39_23[20]_i_4__3_n_0\,
      S(0) => \accum_reg_39_23[20]_i_5__3_n_0\
    );
\accum_reg_39_23_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[16]_i_1__5_n_0\,
      CO(3) => \accum_reg_39_23_reg[20]_i_1__4_n_0\,
      CO(2) => \accum_reg_39_23_reg[20]_i_1__4_n_1\,
      CO(1) => \accum_reg_39_23_reg[20]_i_1__4_n_2\,
      CO(0) => \accum_reg_39_23_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1) => \^o_1\(17),
      DI(0) => \^o_1\(17),
      O(3 downto 0) => \accum_reg_39_23_reg[23]_4\(3 downto 0),
      S(3) => \accum_reg_39_23[20]_i_2__4_n_0\,
      S(2) => \accum_reg_39_23[20]_i_3__4_n_0\,
      S(1) => \accum_reg_39_23[20]_i_4__4_n_0\,
      S(0) => \accum_reg_39_23[20]_i_5__4_n_0\
    );
\accum_reg_39_23_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[16]_i_1__6_n_0\,
      CO(3) => \accum_reg_39_23_reg[20]_i_1__5_n_0\,
      CO(2) => \accum_reg_39_23_reg[20]_i_1__5_n_1\,
      CO(1) => \accum_reg_39_23_reg[20]_i_1__5_n_2\,
      CO(0) => \accum_reg_39_23_reg[20]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => \^o_1\(17),
      DI(2) => \^o_1\(17),
      DI(1) => \^o_1\(17),
      DI(0) => \^o_1\(17),
      O(3 downto 0) => \accum_reg_39_23_reg[23]_5\(3 downto 0),
      S(3) => \accum_reg_39_23[20]_i_2__5_n_0\,
      S(2) => \accum_reg_39_23[20]_i_3__5_n_0\,
      S(1) => \accum_reg_39_23[20]_i_4__5_n_0\,
      S(0) => \accum_reg_39_23[20]_i_5__5_n_0\
    );
\accum_reg_39_23_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[20]_i_1_n_0\,
      CO(3 downto 0) => \NLW_accum_reg_39_23_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accum_reg_39_23_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \accum_reg_39_23_reg[24]\(0),
      S(3 downto 1) => B"000",
      S(0) => \accum_reg_39_23[24]_i_2_n_0\
    );
\accum_reg_39_23_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[20]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_accum_reg_39_23_reg[24]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accum_reg_39_23_reg[24]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \accum_reg_39_23_reg[24]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \accum_reg_39_23[24]_i_2__0_n_0\
    );
\accum_reg_39_23_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[20]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_accum_reg_39_23_reg[24]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accum_reg_39_23_reg[24]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \accum_reg_39_23_reg[24]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \accum_reg_39_23[24]_i_2__1_n_0\
    );
\accum_reg_39_23_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[20]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_accum_reg_39_23_reg[24]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accum_reg_39_23_reg[24]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \accum_reg_39_23_reg[24]_2\(0),
      S(3 downto 1) => B"000",
      S(0) => \accum_reg_39_23[24]_i_2__2_n_0\
    );
\accum_reg_39_23_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[20]_i_1__3_n_0\,
      CO(3 downto 0) => \NLW_accum_reg_39_23_reg[24]_i_1__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accum_reg_39_23_reg[24]_i_1__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \accum_reg_39_23_reg[24]_3\(0),
      S(3 downto 1) => B"000",
      S(0) => \accum_reg_39_23[24]_i_2__3_n_0\
    );
\accum_reg_39_23_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[20]_i_1__4_n_0\,
      CO(3 downto 0) => \NLW_accum_reg_39_23_reg[24]_i_1__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accum_reg_39_23_reg[24]_i_1__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \accum_reg_39_23_reg[24]_4\(0),
      S(3 downto 1) => B"000",
      S(0) => \accum_reg_39_23[24]_i_2__4_n_0\
    );
\accum_reg_39_23_reg[24]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[20]_i_1__5_n_0\,
      CO(3 downto 0) => \NLW_accum_reg_39_23_reg[24]_i_1__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accum_reg_39_23_reg[24]_i_1__5_O_UNCONNECTED\(3 downto 1),
      O(0) => \accum_reg_39_23_reg[24]_5\(0),
      S(3 downto 1) => B"000",
      S(0) => \accum_reg_39_23[24]_i_2__5_n_0\
    );
\accum_reg_39_23_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[0]_i_3_n_0\,
      CO(3) => \accum_reg_39_23_reg[4]_i_1__0_n_0\,
      CO(2) => \accum_reg_39_23_reg[4]_i_1__0_n_1\,
      CO(1) => \accum_reg_39_23_reg[4]_i_1__0_n_2\,
      CO(0) => \accum_reg_39_23_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(7 downto 4),
      O(3 downto 0) => \accum_reg_39_23_reg[7]\(3 downto 0),
      S(3) => \accum_reg_39_23[4]_i_2__1_n_0\,
      S(2) => \accum_reg_39_23[4]_i_3__1_n_0\,
      S(1) => \accum_reg_39_23[4]_i_4__1_n_0\,
      S(0) => \accum_reg_39_23[4]_i_5__1_n_0\
    );
\accum_reg_39_23_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[0]_i_3__0_n_0\,
      CO(3) => \accum_reg_39_23_reg[4]_i_1__1_n_0\,
      CO(2) => \accum_reg_39_23_reg[4]_i_1__1_n_1\,
      CO(1) => \accum_reg_39_23_reg[4]_i_1__1_n_2\,
      CO(0) => \accum_reg_39_23_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(7 downto 4),
      O(3 downto 0) => \accum_reg_39_23_reg[7]_0\(3 downto 0),
      S(3) => \accum_reg_39_23[4]_i_2__2_n_0\,
      S(2) => \accum_reg_39_23[4]_i_3__2_n_0\,
      S(1) => \accum_reg_39_23[4]_i_4__2_n_0\,
      S(0) => \accum_reg_39_23[4]_i_5__2_n_0\
    );
\accum_reg_39_23_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[0]_i_3__1_n_0\,
      CO(3) => \accum_reg_39_23_reg[4]_i_1__2_n_0\,
      CO(2) => \accum_reg_39_23_reg[4]_i_1__2_n_1\,
      CO(1) => \accum_reg_39_23_reg[4]_i_1__2_n_2\,
      CO(0) => \accum_reg_39_23_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(7 downto 4),
      O(3 downto 0) => \accum_reg_39_23_reg[7]_1\(3 downto 0),
      S(3) => \accum_reg_39_23[4]_i_2__3_n_0\,
      S(2) => \accum_reg_39_23[4]_i_3__3_n_0\,
      S(1) => \accum_reg_39_23[4]_i_4__3_n_0\,
      S(0) => \accum_reg_39_23[4]_i_5__3_n_0\
    );
\accum_reg_39_23_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[0]_i_3__2_n_0\,
      CO(3) => \accum_reg_39_23_reg[4]_i_1__3_n_0\,
      CO(2) => \accum_reg_39_23_reg[4]_i_1__3_n_1\,
      CO(1) => \accum_reg_39_23_reg[4]_i_1__3_n_2\,
      CO(0) => \accum_reg_39_23_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(7 downto 4),
      O(3 downto 0) => \accum_reg_39_23_reg[7]_2\(3 downto 0),
      S(3) => \accum_reg_39_23[4]_i_2__4_n_0\,
      S(2) => \accum_reg_39_23[4]_i_3__4_n_0\,
      S(1) => \accum_reg_39_23[4]_i_4__4_n_0\,
      S(0) => \accum_reg_39_23[4]_i_5__4_n_0\
    );
\accum_reg_39_23_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[0]_i_2_n_0\,
      CO(3) => \accum_reg_39_23_reg[4]_i_1__4_n_0\,
      CO(2) => \accum_reg_39_23_reg[4]_i_1__4_n_1\,
      CO(1) => \accum_reg_39_23_reg[4]_i_1__4_n_2\,
      CO(0) => \accum_reg_39_23_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(7 downto 4),
      O(3 downto 0) => \accum_reg_39_23_reg[7]_3\(3 downto 0),
      S(3) => \accum_reg_39_23[4]_i_2__5_n_0\,
      S(2) => \accum_reg_39_23[4]_i_3__5_n_0\,
      S(1) => \accum_reg_39_23[4]_i_4__5_n_0\,
      S(0) => \accum_reg_39_23[4]_i_5__5_n_0\
    );
\accum_reg_39_23_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[0]_i_3__3_n_0\,
      CO(3) => \accum_reg_39_23_reg[4]_i_1__5_n_0\,
      CO(2) => \accum_reg_39_23_reg[4]_i_1__5_n_1\,
      CO(1) => \accum_reg_39_23_reg[4]_i_1__5_n_2\,
      CO(0) => \accum_reg_39_23_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(7 downto 4),
      O(3 downto 0) => \accum_reg_39_23_reg[7]_4\(3 downto 0),
      S(3) => \accum_reg_39_23[4]_i_2__6_n_0\,
      S(2) => \accum_reg_39_23[4]_i_3__6_n_0\,
      S(1) => \accum_reg_39_23[4]_i_4__6_n_0\,
      S(0) => \accum_reg_39_23[4]_i_5__6_n_0\
    );
\accum_reg_39_23_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[0]_i_3__4_n_0\,
      CO(3) => \accum_reg_39_23_reg[4]_i_1__6_n_0\,
      CO(2) => \accum_reg_39_23_reg[4]_i_1__6_n_1\,
      CO(1) => \accum_reg_39_23_reg[4]_i_1__6_n_2\,
      CO(0) => \accum_reg_39_23_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(7 downto 4),
      O(3 downto 0) => \accum_reg_39_23_reg[7]_5\(3 downto 0),
      S(3) => \accum_reg_39_23[4]_i_2__7_n_0\,
      S(2) => \accum_reg_39_23[4]_i_3__7_n_0\,
      S(1) => \accum_reg_39_23[4]_i_4__7_n_0\,
      S(0) => \accum_reg_39_23[4]_i_5__7_n_0\
    );
\accum_reg_39_23_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[4]_i_1__0_n_0\,
      CO(3) => \accum_reg_39_23_reg[8]_i_1__0_n_0\,
      CO(2) => \accum_reg_39_23_reg[8]_i_1__0_n_1\,
      CO(1) => \accum_reg_39_23_reg[8]_i_1__0_n_2\,
      CO(0) => \accum_reg_39_23_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(11 downto 8),
      O(3 downto 0) => \accum_reg_39_23_reg[11]\(3 downto 0),
      S(3) => \accum_reg_39_23[8]_i_2__1_n_0\,
      S(2) => \accum_reg_39_23[8]_i_3__1_n_0\,
      S(1) => \accum_reg_39_23[8]_i_4__1_n_0\,
      S(0) => \accum_reg_39_23[8]_i_5__1_n_0\
    );
\accum_reg_39_23_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[4]_i_1__1_n_0\,
      CO(3) => \accum_reg_39_23_reg[8]_i_1__1_n_0\,
      CO(2) => \accum_reg_39_23_reg[8]_i_1__1_n_1\,
      CO(1) => \accum_reg_39_23_reg[8]_i_1__1_n_2\,
      CO(0) => \accum_reg_39_23_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(11 downto 8),
      O(3 downto 0) => \accum_reg_39_23_reg[11]_0\(3 downto 0),
      S(3) => \accum_reg_39_23[8]_i_2__2_n_0\,
      S(2) => \accum_reg_39_23[8]_i_3__2_n_0\,
      S(1) => \accum_reg_39_23[8]_i_4__2_n_0\,
      S(0) => \accum_reg_39_23[8]_i_5__2_n_0\
    );
\accum_reg_39_23_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[4]_i_1__2_n_0\,
      CO(3) => \accum_reg_39_23_reg[8]_i_1__2_n_0\,
      CO(2) => \accum_reg_39_23_reg[8]_i_1__2_n_1\,
      CO(1) => \accum_reg_39_23_reg[8]_i_1__2_n_2\,
      CO(0) => \accum_reg_39_23_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(11 downto 8),
      O(3 downto 0) => \accum_reg_39_23_reg[11]_1\(3 downto 0),
      S(3) => \accum_reg_39_23[8]_i_2__3_n_0\,
      S(2) => \accum_reg_39_23[8]_i_3__3_n_0\,
      S(1) => \accum_reg_39_23[8]_i_4__3_n_0\,
      S(0) => \accum_reg_39_23[8]_i_5__3_n_0\
    );
\accum_reg_39_23_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[4]_i_1__3_n_0\,
      CO(3) => \accum_reg_39_23_reg[8]_i_1__3_n_0\,
      CO(2) => \accum_reg_39_23_reg[8]_i_1__3_n_1\,
      CO(1) => \accum_reg_39_23_reg[8]_i_1__3_n_2\,
      CO(0) => \accum_reg_39_23_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(11 downto 8),
      O(3 downto 0) => \accum_reg_39_23_reg[11]_2\(3 downto 0),
      S(3) => \accum_reg_39_23[8]_i_2__4_n_0\,
      S(2) => \accum_reg_39_23[8]_i_3__4_n_0\,
      S(1) => \accum_reg_39_23[8]_i_4__4_n_0\,
      S(0) => \accum_reg_39_23[8]_i_5__4_n_0\
    );
\accum_reg_39_23_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[4]_i_1__4_n_0\,
      CO(3) => \accum_reg_39_23_reg[8]_i_1__4_n_0\,
      CO(2) => \accum_reg_39_23_reg[8]_i_1__4_n_1\,
      CO(1) => \accum_reg_39_23_reg[8]_i_1__4_n_2\,
      CO(0) => \accum_reg_39_23_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(11 downto 8),
      O(3 downto 0) => \accum_reg_39_23_reg[11]_3\(3 downto 0),
      S(3) => \accum_reg_39_23[8]_i_2__5_n_0\,
      S(2) => \accum_reg_39_23[8]_i_3__5_n_0\,
      S(1) => \accum_reg_39_23[8]_i_4__5_n_0\,
      S(0) => \accum_reg_39_23[8]_i_5__5_n_0\
    );
\accum_reg_39_23_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[4]_i_1__5_n_0\,
      CO(3) => \accum_reg_39_23_reg[8]_i_1__5_n_0\,
      CO(2) => \accum_reg_39_23_reg[8]_i_1__5_n_1\,
      CO(1) => \accum_reg_39_23_reg[8]_i_1__5_n_2\,
      CO(0) => \accum_reg_39_23_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(11 downto 8),
      O(3 downto 0) => \accum_reg_39_23_reg[11]_4\(3 downto 0),
      S(3) => \accum_reg_39_23[8]_i_2__6_n_0\,
      S(2) => \accum_reg_39_23[8]_i_3__6_n_0\,
      S(1) => \accum_reg_39_23[8]_i_4__6_n_0\,
      S(0) => \accum_reg_39_23[8]_i_5__6_n_0\
    );
\accum_reg_39_23_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[4]_i_1__6_n_0\,
      CO(3) => \accum_reg_39_23_reg[8]_i_1__6_n_0\,
      CO(2) => \accum_reg_39_23_reg[8]_i_1__6_n_1\,
      CO(1) => \accum_reg_39_23_reg[8]_i_1__6_n_2\,
      CO(0) => \accum_reg_39_23_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^o_1\(11 downto 8),
      O(3 downto 0) => \accum_reg_39_23_reg[11]_5\(3 downto 0),
      S(3) => \accum_reg_39_23[8]_i_2__7_n_0\,
      S(2) => \accum_reg_39_23[8]_i_3__7_n_0\,
      S(1) => \accum_reg_39_23[8]_i_4__7_n_0\,
      S(0) => \accum_reg_39_23[8]_i_5__7_n_0\
    );
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(0),
      Q => \^o_1\(0),
      R => '0'
    );
\fd_prim_array[10].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(10),
      Q => \^o_1\(10),
      R => '0'
    );
\fd_prim_array[11].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(11),
      Q => \^o_1\(11),
      R => '0'
    );
\fd_prim_array[12].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(12),
      Q => \^o_1\(12),
      R => '0'
    );
\fd_prim_array[13].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(13),
      Q => \^o_1\(13),
      R => '0'
    );
\fd_prim_array[14].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(14),
      Q => \^o_1\(14),
      R => '0'
    );
\fd_prim_array[15].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(15),
      Q => \^o_1\(15),
      R => '0'
    );
\fd_prim_array[16].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(16),
      Q => \^o_1\(16),
      R => '0'
    );
\fd_prim_array[17].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(17),
      Q => \^o_1\(17),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(1),
      Q => \^o_1\(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(2),
      Q => \^o_1\(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(3),
      Q => \^o_1\(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(4),
      Q => \^o_1\(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(5),
      Q => \^o_1\(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(6),
      Q => \^o_1\(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(7),
      Q => \^o_1\(7),
      R => '0'
    );
\fd_prim_array[8].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(8),
      Q => \^o_1\(8),
      R => '0'
    );
\fd_prim_array[9].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(9),
      Q => \^o_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_26\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_26\ : entity is "single_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_26\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_26\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(0),
      Q => o(0),
      R => '0'
    );
\fd_prim_array[10].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(10),
      Q => o(10),
      R => '0'
    );
\fd_prim_array[11].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(11),
      Q => o(11),
      R => '0'
    );
\fd_prim_array[12].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(12),
      Q => o(12),
      R => '0'
    );
\fd_prim_array[13].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(13),
      Q => o(13),
      R => '0'
    );
\fd_prim_array[14].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(14),
      Q => o(14),
      R => '0'
    );
\fd_prim_array[15].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(15),
      Q => o(15),
      R => '0'
    );
\fd_prim_array[16].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(16),
      Q => o(16),
      R => '0'
    );
\fd_prim_array[17].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(17),
      Q => o(17),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(1),
      Q => o(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(2),
      Q => o(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(3),
      Q => o(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(4),
      Q => o(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(5),
      Q => o(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(6),
      Q => o(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(7),
      Q => o(7),
      R => '0'
    );
\fd_prim_array[8].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(8),
      Q => o(8),
      R => '0'
    );
\fd_prim_array[9].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(9),
      Q => o(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_58\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_58\ : entity is "single_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_58\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_58\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(0),
      Q => o(0),
      R => '0'
    );
\fd_prim_array[10].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(10),
      Q => o(10),
      R => '0'
    );
\fd_prim_array[11].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(11),
      Q => o(11),
      R => '0'
    );
\fd_prim_array[12].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(12),
      Q => o(12),
      R => '0'
    );
\fd_prim_array[13].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(13),
      Q => o(13),
      R => '0'
    );
\fd_prim_array[14].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(14),
      Q => o(14),
      R => '0'
    );
\fd_prim_array[15].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(15),
      Q => o(15),
      R => '0'
    );
\fd_prim_array[16].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(16),
      Q => o(16),
      R => '0'
    );
\fd_prim_array[17].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(17),
      Q => o(17),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(1),
      Q => o(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(2),
      Q => o(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(3),
      Q => o(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(4),
      Q => o(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(5),
      Q => o(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(6),
      Q => o(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(7),
      Q => o(7),
      R => '0'
    );
\fd_prim_array[8].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(8),
      Q => o(8),
      R => '0'
    );
\fd_prim_array[9].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(9),
      Q => o(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized5\ is
  port (
    o : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized5\ : entity is "single_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized5\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized5\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[17].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[18].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[18].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[19].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[19].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[20].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[20].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[21].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[21].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[22].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[22].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[23].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[23].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[24].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[24].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(0),
      Q => o(0),
      R => '0'
    );
\fd_prim_array[10].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(10),
      Q => o(10),
      R => '0'
    );
\fd_prim_array[11].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(11),
      Q => o(11),
      R => '0'
    );
\fd_prim_array[12].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(12),
      Q => o(12),
      R => '0'
    );
\fd_prim_array[13].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(13),
      Q => o(13),
      R => '0'
    );
\fd_prim_array[14].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(14),
      Q => o(14),
      R => '0'
    );
\fd_prim_array[15].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(15),
      Q => o(15),
      R => '0'
    );
\fd_prim_array[16].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(16),
      Q => o(16),
      R => '0'
    );
\fd_prim_array[17].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(17),
      Q => o(17),
      R => '0'
    );
\fd_prim_array[18].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(18),
      Q => o(18),
      R => '0'
    );
\fd_prim_array[19].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(19),
      Q => o(19),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(1),
      Q => o(1),
      R => '0'
    );
\fd_prim_array[20].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(20),
      Q => o(20),
      R => '0'
    );
\fd_prim_array[21].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(21),
      Q => o(21),
      R => '0'
    );
\fd_prim_array[22].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(22),
      Q => o(22),
      R => '0'
    );
\fd_prim_array[23].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(23),
      Q => o(23),
      R => '0'
    );
\fd_prim_array[24].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(24),
      Q => o(24),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(2),
      Q => o(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(3),
      Q => o(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(4),
      Q => o(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(5),
      Q => o(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(6),
      Q => o(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(7),
      Q => o(7),
      R => '0'
    );
\fd_prim_array[8].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(8),
      Q => o(8),
      R => '0'
    );
\fd_prim_array[9].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => i(9),
      Q => o(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized7\ is
  port (
    o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized7\ : entity is "single_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized7\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized7\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[10].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[11].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[12].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[13].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[14].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[15].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[16].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[8].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[9].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(0),
      Q => o(0),
      R => '0'
    );
\fd_prim_array[10].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(10),
      Q => o(10),
      R => '0'
    );
\fd_prim_array[11].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(11),
      Q => o(11),
      R => '0'
    );
\fd_prim_array[12].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(12),
      Q => o(12),
      R => '0'
    );
\fd_prim_array[13].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(13),
      Q => o(13),
      R => '0'
    );
\fd_prim_array[14].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(14),
      Q => o(14),
      R => '0'
    );
\fd_prim_array[15].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(15),
      Q => o(15),
      R => '0'
    );
\fd_prim_array[16].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(16),
      Q => o(16),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(1),
      Q => o(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(2),
      Q => o(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(3),
      Q => o(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(4),
      Q => o(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(5),
      Q => o(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(6),
      Q => o(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(7),
      Q => o(7),
      R => '0'
    );
\fd_prim_array[8].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(8),
      Q => o(8),
      R => '0'
    );
\fd_prim_array[9].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => adc_trig(0),
      D => i(9),
      Q => o(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_srlc33e is
  port (
    \accum_reg_39_23_reg[0]\ : out STD_LOGIC;
    logical1_y_net_x0 : out STD_LOGIC;
    logical2_y_net_x0 : out STD_LOGIC;
    logical3_y_net_x0 : out STD_LOGIC;
    logical4_y_net_x0 : out STD_LOGIC;
    logical5_y_net_x0 : out STD_LOGIC;
    logical6_y_net_x0 : out STD_LOGIC;
    logical7_y_net : out STD_LOGIC;
    \op_mem_37_22_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \qspo_int_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_srlc33e : entity is "srlc33e";
end minized_petalinux_minized_demodulate_0_0_srlc33e;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_srlc33e is
  signal \^accum_reg_39_23_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \accum_reg_39_23[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \accum_reg_39_23[0]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \accum_reg_39_23[0]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \accum_reg_39_23[0]_i_1__2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \accum_reg_39_23[0]_i_1__3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \accum_reg_39_23[0]_i_1__4\ : label is "soft_lutpair55";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
begin
  \accum_reg_39_23_reg[0]\ <= \^accum_reg_39_23_reg[0]\;
\accum_reg_39_23[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[0]\,
      I1 => \op_mem_37_22_reg[0]\,
      I2 => \qspo_int_reg[7]\(0),
      O => logical1_y_net_x0
    );
\accum_reg_39_23[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[0]\,
      I1 => \op_mem_37_22_reg[0]\,
      I2 => \qspo_int_reg[7]\(1),
      O => logical2_y_net_x0
    );
\accum_reg_39_23[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[0]\,
      I1 => \op_mem_37_22_reg[0]\,
      I2 => \qspo_int_reg[7]\(2),
      O => logical3_y_net_x0
    );
\accum_reg_39_23[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[0]\,
      I1 => \op_mem_37_22_reg[0]\,
      I2 => \qspo_int_reg[7]\(3),
      O => logical4_y_net_x0
    );
\accum_reg_39_23[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[0]\,
      I1 => \op_mem_37_22_reg[0]\,
      I2 => \qspo_int_reg[7]\(4),
      O => logical5_y_net_x0
    );
\accum_reg_39_23[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[0]\,
      I1 => \op_mem_37_22_reg[0]\,
      I2 => \qspo_int_reg[7]\(5),
      O => logical6_y_net_x0
    );
\accum_reg_39_23[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[0]\,
      I1 => \op_mem_37_22_reg[0]\,
      I2 => \qspo_int_reg[7]\(6),
      O => logical7_y_net
    );
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \op_mem_37_22_reg[0]\,
      Q => \^accum_reg_39_23_reg[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_srlc33e_29 is
  port (
    delay1_q_net : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_srlc33e_29 : entity is "srlc33e";
end minized_petalinux_minized_demodulate_0_0_srlc33e_29;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_srlc33e_29 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => delay1_q_net,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_srlc33e_42 is
  port (
    \^ce\ : out STD_LOGIC;
    CE : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_srlc33e_42 : entity is "srlc33e";
end minized_petalinux_minized_demodulate_0_0_srlc33e_42;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_srlc33e_42 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => CE,
      Q => \^ce\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_srlc33e_44 is
  port (
    \accum_reg_39_23_reg[24]\ : out STD_LOGIC;
    logical1_y_net : out STD_LOGIC;
    logical2_y_net : out STD_LOGIC;
    logical3_y_net : out STD_LOGIC;
    logical4_y_net : out STD_LOGIC;
    logical5_y_net : out STD_LOGIC;
    logical6_y_net : out STD_LOGIC;
    logical7_y_net_x0 : out STD_LOGIC;
    \qspo_int_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    qspo : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_srlc33e_44 : entity is "srlc33e";
end minized_petalinux_minized_demodulate_0_0_srlc33e_44;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_srlc33e_44 is
  signal \^accum_reg_39_23_reg[24]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \accum_reg_39_23[0]_i_2__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \accum_reg_39_23[0]_i_2__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \accum_reg_39_23[0]_i_2__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \accum_reg_39_23[0]_i_2__3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \accum_reg_39_23[0]_i_2__4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \fd_prim_array[0].bit_is_0.fdre_comp_i_1\ : label is "soft_lutpair26";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
begin
  \accum_reg_39_23_reg[24]\ <= \^accum_reg_39_23_reg[24]\;
\accum_reg_39_23[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[24]\,
      I1 => qspo(0),
      O => logical1_y_net
    );
\accum_reg_39_23[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[24]\,
      I1 => qspo(1),
      O => logical2_y_net
    );
\accum_reg_39_23[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[24]\,
      I1 => qspo(3),
      O => logical4_y_net
    );
\accum_reg_39_23[0]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[24]\,
      I1 => qspo(4),
      O => logical5_y_net
    );
\accum_reg_39_23[0]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[24]\,
      I1 => qspo(5),
      O => logical6_y_net
    );
\accum_reg_39_23[0]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[24]\,
      I1 => qspo(6),
      O => logical7_y_net_x0
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^accum_reg_39_23_reg[24]\,
      I1 => qspo(2),
      O => logical3_y_net
    );
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qspo_int_reg[7]\(0),
      Q => \^accum_reg_39_23_reg[24]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_srlc33e_48 is
  port (
    ce : out STD_LOGIC;
    \qspo_int_reg[5]\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_srlc33e_48 : entity is "srlc33e";
end minized_petalinux_minized_demodulate_0_0_srlc33e_48;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_srlc33e_48 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qspo_int_reg[5]\,
      Q => ce,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_srlc33e_50 is
  port (
    ce : out STD_LOGIC;
    \qspo_int_reg[4]\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_srlc33e_50 : entity is "srlc33e";
end minized_petalinux_minized_demodulate_0_0_srlc33e_50;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_srlc33e_50 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qspo_int_reg[4]\,
      Q => ce,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_srlc33e_61 is
  port (
    delay1_q_net : out STD_LOGIC;
    inverter2_op_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_srlc33e_61 : entity is "srlc33e";
end minized_petalinux_minized_demodulate_0_0_srlc33e_61;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_srlc33e_61 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inverter2_op_net,
      Q => delay1_q_net,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_srlc33e_64 is
  port (
    delay1_q_net : out STD_LOGIC;
    inverter1_op_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_srlc33e_64 : entity is "srlc33e";
end minized_petalinux_minized_demodulate_0_0_srlc33e_64;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_srlc33e_64 is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inverter1_op_net,
      Q => delay1_q_net,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1\ is
  port (
    ce : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    inverter2_op_net : out STD_LOGIC;
    delay1_q_net : in STD_LOGIC;
    register2_q_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1\ : entity is "srlc33e";
end \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1\ is
  signal \^q_1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fd_prim_array[0].bit_is_0.fdre_comp_i_1__1\ : label is "soft_lutpair1";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
  attribute SOFT_HLUTNM of \reg_array[0].fde_used.u2_i_1\ : label is "soft_lutpair1";
  attribute fpga_dont_touch of \reg_array[0].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name : string;
  attribute srl_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[0].srlc32_used.u1\ : label is "TRUE";
begin
  q(0) <= \^q\(0);
\fd_prim_array[0].bit_is_0.fdre_comp_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => delay1_q_net,
      O => ce
    );
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^q_1\,
      Q => \^q\(0),
      R => '0'
    );
\reg_array[0].fde_used.u2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => inverter2_op_net
    );
\reg_array[0].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => clk,
      D => register2_q_net,
      Q => \^q_1\,
      Q31 => \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized11\ is
  port (
    q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized11\ : entity is "srlc33e";
end \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized11\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized11\ is
  signal srlc32_out_0 : STD_LOGIC;
  signal srlc32_out_1 : STD_LOGIC;
  signal srlc32_out_10 : STD_LOGIC;
  signal srlc32_out_11 : STD_LOGIC;
  signal srlc32_out_12 : STD_LOGIC;
  signal srlc32_out_13 : STD_LOGIC;
  signal srlc32_out_14 : STD_LOGIC;
  signal srlc32_out_15 : STD_LOGIC;
  signal srlc32_out_2 : STD_LOGIC;
  signal srlc32_out_3 : STD_LOGIC;
  signal srlc32_out_4 : STD_LOGIC;
  signal srlc32_out_5 : STD_LOGIC;
  signal srlc32_out_6 : STD_LOGIC;
  signal srlc32_out_7 : STD_LOGIC;
  signal srlc32_out_8 : STD_LOGIC;
  signal srlc32_out_9 : STD_LOGIC;
  signal \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[0].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name : string;
  attribute srl_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[0].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[10].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[10].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[10].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[10].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[10].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[10].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[10].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[11].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[11].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[11].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[11].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[11].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[11].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[11].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[12].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[12].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[12].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[12].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[12].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[12].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[12].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[13].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[13].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[13].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[13].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[13].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[13].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[13].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[14].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[14].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[14].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[14].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[14].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[14].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[14].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[15].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[15].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[15].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[15].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[15].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[15].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[15].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[1].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[1].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[1].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[1].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[1].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[1].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[1].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[2].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[2].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[2].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[2].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[2].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[2].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[2].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[3].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[3].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[3].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[3].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[3].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[3].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[3].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[4].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[4].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[4].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[4].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[4].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[4].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[4].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[5].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[5].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[5].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[5].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[5].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[5].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[5].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[6].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[6].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[6].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[6].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[6].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[6].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[6].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[7].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[7].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[7].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[7].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[7].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[7].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[7].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[8].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[8].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[8].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[8].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[8].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[8].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[8].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[9].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[9].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[9].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[9].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[9].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[9].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[9].srlc32_used.u1\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_0,
      Q => q(0),
      R => '0'
    );
\reg_array[0].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(0),
      Q => srlc32_out_0,
      Q31 => \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[10].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_10,
      Q => q(10),
      R => '0'
    );
\reg_array[10].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(10),
      Q => srlc32_out_10,
      Q31 => \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[11].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_11,
      Q => q(11),
      R => '0'
    );
\reg_array[11].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(11),
      Q => srlc32_out_11,
      Q31 => \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[12].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_12,
      Q => q(12),
      R => '0'
    );
\reg_array[12].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(12),
      Q => srlc32_out_12,
      Q31 => \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[13].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_13,
      Q => q(13),
      R => '0'
    );
\reg_array[13].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(13),
      Q => srlc32_out_13,
      Q31 => \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[14].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_14,
      Q => q(14),
      R => '0'
    );
\reg_array[14].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(14),
      Q => srlc32_out_14,
      Q31 => \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[15].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_15,
      Q => q(15),
      R => '0'
    );
\reg_array[15].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(15),
      Q => srlc32_out_15,
      Q31 => \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[1].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_1,
      Q => q(1),
      R => '0'
    );
\reg_array[1].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(1),
      Q => srlc32_out_1,
      Q31 => \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[2].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_2,
      Q => q(2),
      R => '0'
    );
\reg_array[2].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(2),
      Q => srlc32_out_2,
      Q31 => \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[3].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_3,
      Q => q(3),
      R => '0'
    );
\reg_array[3].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(3),
      Q => srlc32_out_3,
      Q31 => \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[4].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_4,
      Q => q(4),
      R => '0'
    );
\reg_array[4].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(4),
      Q => srlc32_out_4,
      Q31 => \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[5].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_5,
      Q => q(5),
      R => '0'
    );
\reg_array[5].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(5),
      Q => srlc32_out_5,
      Q31 => \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[6].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_6,
      Q => q(6),
      R => '0'
    );
\reg_array[6].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(6),
      Q => srlc32_out_6,
      Q31 => \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[7].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_7,
      Q => q(7),
      R => '0'
    );
\reg_array[7].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(7),
      Q => srlc32_out_7,
      Q31 => \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[8].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_8,
      Q => q(8),
      R => '0'
    );
\reg_array[8].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(8),
      Q => srlc32_out_8,
      Q31 => \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[9].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_9,
      Q => q(9),
      R => '0'
    );
\reg_array[9].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => adc_trig(0),
      CLK => clk,
      D => d(9),
      Q => srlc32_out_9,
      Q31 => \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized13\ is
  port (
    q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized13\ : entity is "srlc33e";
end \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized13\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized13\ is
  signal inp : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \reg_array[0].fde_used.u2_i_1__0_n_0\ : STD_LOGIC;
  signal \reg_array[0].fde_used.u2_i_1__0_n_1\ : STD_LOGIC;
  signal \reg_array[0].fde_used.u2_i_1__0_n_2\ : STD_LOGIC;
  signal \reg_array[0].fde_used.u2_i_1__0_n_3\ : STD_LOGIC;
  signal \reg_array[0].fde_used.u2_i_2_n_0\ : STD_LOGIC;
  signal \reg_array[0].fde_used.u2_i_3_n_0\ : STD_LOGIC;
  signal \reg_array[0].fde_used.u2_i_4_n_0\ : STD_LOGIC;
  signal \reg_array[0].fde_used.u2_i_5_n_0\ : STD_LOGIC;
  signal \reg_array[0].fde_used.u2_i_6_n_0\ : STD_LOGIC;
  signal \reg_array[0].fde_used.u2_i_7_n_0\ : STD_LOGIC;
  signal \reg_array[12].fde_used.u2_i_1_n_0\ : STD_LOGIC;
  signal \reg_array[12].fde_used.u2_i_1_n_1\ : STD_LOGIC;
  signal \reg_array[12].fde_used.u2_i_1_n_2\ : STD_LOGIC;
  signal \reg_array[12].fde_used.u2_i_1_n_3\ : STD_LOGIC;
  signal \reg_array[16].fde_used.u2_i_1_n_3\ : STD_LOGIC;
  signal \reg_array[4].fde_used.u2_i_1_n_0\ : STD_LOGIC;
  signal \reg_array[4].fde_used.u2_i_1_n_1\ : STD_LOGIC;
  signal \reg_array[4].fde_used.u2_i_1_n_2\ : STD_LOGIC;
  signal \reg_array[4].fde_used.u2_i_1_n_3\ : STD_LOGIC;
  signal \reg_array[8].fde_used.u2_i_1_n_0\ : STD_LOGIC;
  signal \reg_array[8].fde_used.u2_i_1_n_1\ : STD_LOGIC;
  signal \reg_array[8].fde_used.u2_i_1_n_2\ : STD_LOGIC;
  signal \reg_array[8].fde_used.u2_i_1_n_3\ : STD_LOGIC;
  signal \NLW_reg_array[16].fde_used.u2_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_array[16].fde_used.u2_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_array[0].fde_used.u2_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \reg_array[0].fde_used.u2_i_7\ : label is "soft_lutpair40";
  attribute XILINX_LEGACY_PRIM of \reg_array[10].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[10].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[10].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[11].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[11].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[11].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[12].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[12].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[12].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[13].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[13].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[13].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[14].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[14].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[14].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[15].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[15].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[15].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[16].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[16].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[16].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[17].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[17].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[17].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[1].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[1].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[1].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[2].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[2].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[2].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[3].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[3].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[3].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[4].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[4].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[4].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[5].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[5].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[5].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[6].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[6].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[6].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[7].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[7].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[7].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[8].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[8].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[8].fde_used.u2\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[9].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[9].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[9].fde_used.u2\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(0),
      Q => q(0),
      R => '0'
    );
\reg_array[0].fde_used.u2_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_array[0].fde_used.u2_i_1__0_n_0\,
      CO(2) => \reg_array[0].fde_used.u2_i_1__0_n_1\,
      CO(1) => \reg_array[0].fde_used.u2_i_1__0_n_2\,
      CO(0) => \reg_array[0].fde_used.u2_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => P(17),
      O(3 downto 0) => inp(3 downto 0),
      S(3 downto 1) => P(20 downto 18),
      S(0) => \reg_array[0].fde_used.u2_i_2_n_0\
    );
\reg_array[0].fde_used.u2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => P(17),
      I1 => \reg_array[0].fde_used.u2_i_3_n_0\,
      I2 => \reg_array[0].fde_used.u2_i_4_n_0\,
      I3 => \reg_array[0].fde_used.u2_i_5_n_0\,
      I4 => \reg_array[0].fde_used.u2_i_6_n_0\,
      I5 => \reg_array[0].fde_used.u2_i_7_n_0\,
      O => \reg_array[0].fde_used.u2_i_2_n_0\
    );
\reg_array[0].fde_used.u2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(1),
      I1 => P(16),
      O => \reg_array[0].fde_used.u2_i_3_n_0\
    );
\reg_array[0].fde_used.u2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => P(2),
      I1 => P(5),
      I2 => P(6),
      I3 => P(4),
      I4 => P(16),
      I5 => P(3),
      O => \reg_array[0].fde_used.u2_i_4_n_0\
    );
\reg_array[0].fde_used.u2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFEF0000"
    )
        port map (
      I0 => P(12),
      I1 => P(15),
      I2 => P(35),
      I3 => P(14),
      I4 => P(16),
      I5 => P(13),
      O => \reg_array[0].fde_used.u2_i_5_n_0\
    );
\reg_array[0].fde_used.u2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => P(7),
      I1 => P(10),
      I2 => P(11),
      I3 => P(9),
      I4 => P(16),
      I5 => P(8),
      O => \reg_array[0].fde_used.u2_i_6_n_0\
    );
\reg_array[0].fde_used.u2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(0),
      I1 => P(16),
      O => \reg_array[0].fde_used.u2_i_7_n_0\
    );
\reg_array[10].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(10),
      Q => q(10),
      R => '0'
    );
\reg_array[11].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(11),
      Q => q(11),
      R => '0'
    );
\reg_array[12].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(12),
      Q => q(12),
      R => '0'
    );
\reg_array[12].fde_used.u2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_array[8].fde_used.u2_i_1_n_0\,
      CO(3) => \reg_array[12].fde_used.u2_i_1_n_0\,
      CO(2) => \reg_array[12].fde_used.u2_i_1_n_1\,
      CO(1) => \reg_array[12].fde_used.u2_i_1_n_2\,
      CO(0) => \reg_array[12].fde_used.u2_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => inp(15 downto 12),
      S(3 downto 0) => P(32 downto 29)
    );
\reg_array[13].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(13),
      Q => q(13),
      R => '0'
    );
\reg_array[14].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(14),
      Q => q(14),
      R => '0'
    );
\reg_array[15].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(15),
      Q => q(15),
      R => '0'
    );
\reg_array[16].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(16),
      Q => q(16),
      R => '0'
    );
\reg_array[16].fde_used.u2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_array[12].fde_used.u2_i_1_n_0\,
      CO(3 downto 1) => \NLW_reg_array[16].fde_used.u2_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_array[16].fde_used.u2_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_reg_array[16].fde_used.u2_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => inp(17 downto 16),
      S(3 downto 2) => B"00",
      S(1 downto 0) => P(34 downto 33)
    );
\reg_array[17].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(17),
      Q => q(17),
      R => '0'
    );
\reg_array[1].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(1),
      Q => q(1),
      R => '0'
    );
\reg_array[2].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(2),
      Q => q(2),
      R => '0'
    );
\reg_array[3].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(3),
      Q => q(3),
      R => '0'
    );
\reg_array[4].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(4),
      Q => q(4),
      R => '0'
    );
\reg_array[4].fde_used.u2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_array[0].fde_used.u2_i_1__0_n_0\,
      CO(3) => \reg_array[4].fde_used.u2_i_1_n_0\,
      CO(2) => \reg_array[4].fde_used.u2_i_1_n_1\,
      CO(1) => \reg_array[4].fde_used.u2_i_1_n_2\,
      CO(0) => \reg_array[4].fde_used.u2_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => inp(7 downto 4),
      S(3 downto 0) => P(24 downto 21)
    );
\reg_array[5].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(5),
      Q => q(5),
      R => '0'
    );
\reg_array[6].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(6),
      Q => q(6),
      R => '0'
    );
\reg_array[7].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(7),
      Q => q(7),
      R => '0'
    );
\reg_array[8].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(8),
      Q => q(8),
      R => '0'
    );
\reg_array[8].fde_used.u2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_array[4].fde_used.u2_i_1_n_0\,
      CO(3) => \reg_array[8].fde_used.u2_i_1_n_0\,
      CO(2) => \reg_array[8].fde_used.u2_i_1_n_1\,
      CO(1) => \reg_array[8].fde_used.u2_i_1_n_2\,
      CO(0) => \reg_array[8].fde_used.u2_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => inp(11 downto 8),
      S(3 downto 0) => P(28 downto 25)
    );
\reg_array[9].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inp(9),
      Q => q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1_69\ is
  port (
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CE : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1_69\ : entity is "srlc33e";
end \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1_69\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1_69\ is
  signal \^q\ : STD_LOGIC;
  signal \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[0].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name : string;
  attribute srl_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[0].srlc32_used.u1\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^q\,
      Q => q(0),
      R => '0'
    );
\reg_array[0].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => clk,
      D => CE,
      Q => \^q\,
      Q31 => \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized3\ is
  port (
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    register2_q_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized3\ : entity is "srlc33e";
end \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized3\ is
  signal \^q\ : STD_LOGIC;
  signal \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[0].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name : string;
  attribute srl_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[0].srlc32_used.u1\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^q\,
      Q => q(0),
      R => '0'
    );
\reg_array[0].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => clk,
      D => register2_q_net,
      Q => \^q\,
      Q31 => \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg : in STD_LOGIC_VECTOR ( 24 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_5 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_4 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_3 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_2 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \^d\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5\ : entity is "srlc33e";
end \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5\ is
  signal delay2_q_net : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \pipe_28_22[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][10]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][10]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][12]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][12]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][13]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][13]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][14]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][14]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][16]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][16]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][17]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][17]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][18]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][18]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][19]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][19]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][20]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][20]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][21]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][21]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][22]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][22]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][23]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][23]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][24]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][24]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][8]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_28_22[0][9]_i_3_n_0\ : STD_LOGIC;
  signal srlc32_out_0 : STD_LOGIC;
  signal srlc32_out_1 : STD_LOGIC;
  signal srlc32_out_2 : STD_LOGIC;
  signal \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[0].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name : string;
  attribute srl_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[0].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[1].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[1].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[1].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[1].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[1].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[1].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[1].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[2].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[2].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[2].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[2].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[2].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[2].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[2].srlc32_used.u1\ : label is "TRUE";
begin
\pipe_28_22[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(0),
      I1 => accum_reg_39_23_reg_0(0),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(0),
      I4 => delay2_q_net(0),
      I5 => Q(0),
      O => \pipe_28_22[0][0]_i_2_n_0\
    );
\pipe_28_22[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(0),
      I1 => accum_reg_39_23_reg_4(0),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(0),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(0),
      O => \pipe_28_22[0][0]_i_3_n_0\
    );
\pipe_28_22[0][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(10),
      I1 => accum_reg_39_23_reg_0(10),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(10),
      I4 => delay2_q_net(0),
      I5 => Q(10),
      O => \pipe_28_22[0][10]_i_2_n_0\
    );
\pipe_28_22[0][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(10),
      I1 => accum_reg_39_23_reg_4(10),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(10),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(10),
      O => \pipe_28_22[0][10]_i_3_n_0\
    );
\pipe_28_22[0][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(11),
      I1 => accum_reg_39_23_reg_0(11),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(11),
      I4 => delay2_q_net(0),
      I5 => Q(11),
      O => \pipe_28_22[0][11]_i_2_n_0\
    );
\pipe_28_22[0][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(11),
      I1 => accum_reg_39_23_reg_4(11),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(11),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(11),
      O => \pipe_28_22[0][11]_i_3_n_0\
    );
\pipe_28_22[0][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(12),
      I1 => accum_reg_39_23_reg_0(12),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(12),
      I4 => delay2_q_net(0),
      I5 => Q(12),
      O => \pipe_28_22[0][12]_i_2_n_0\
    );
\pipe_28_22[0][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(12),
      I1 => accum_reg_39_23_reg_4(12),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(12),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(12),
      O => \pipe_28_22[0][12]_i_3_n_0\
    );
\pipe_28_22[0][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(13),
      I1 => accum_reg_39_23_reg_0(13),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(13),
      I4 => delay2_q_net(0),
      I5 => Q(13),
      O => \pipe_28_22[0][13]_i_2_n_0\
    );
\pipe_28_22[0][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(13),
      I1 => accum_reg_39_23_reg_4(13),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(13),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(13),
      O => \pipe_28_22[0][13]_i_3_n_0\
    );
\pipe_28_22[0][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(14),
      I1 => accum_reg_39_23_reg_0(14),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(14),
      I4 => delay2_q_net(0),
      I5 => Q(14),
      O => \pipe_28_22[0][14]_i_2_n_0\
    );
\pipe_28_22[0][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(14),
      I1 => accum_reg_39_23_reg_4(14),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(14),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(14),
      O => \pipe_28_22[0][14]_i_3_n_0\
    );
\pipe_28_22[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(15),
      I1 => accum_reg_39_23_reg_0(15),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(15),
      I4 => delay2_q_net(0),
      I5 => Q(15),
      O => \pipe_28_22[0][15]_i_2_n_0\
    );
\pipe_28_22[0][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(15),
      I1 => accum_reg_39_23_reg_4(15),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(15),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(15),
      O => \pipe_28_22[0][15]_i_3_n_0\
    );
\pipe_28_22[0][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(16),
      I1 => accum_reg_39_23_reg_0(16),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(16),
      I4 => delay2_q_net(0),
      I5 => Q(16),
      O => \pipe_28_22[0][16]_i_2_n_0\
    );
\pipe_28_22[0][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(16),
      I1 => accum_reg_39_23_reg_4(16),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(16),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(16),
      O => \pipe_28_22[0][16]_i_3_n_0\
    );
\pipe_28_22[0][17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(17),
      I1 => accum_reg_39_23_reg_0(17),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(17),
      I4 => delay2_q_net(0),
      I5 => Q(17),
      O => \pipe_28_22[0][17]_i_2_n_0\
    );
\pipe_28_22[0][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(17),
      I1 => accum_reg_39_23_reg_4(17),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(17),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(17),
      O => \pipe_28_22[0][17]_i_3_n_0\
    );
\pipe_28_22[0][18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(18),
      I1 => accum_reg_39_23_reg_0(18),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(18),
      I4 => delay2_q_net(0),
      I5 => Q(18),
      O => \pipe_28_22[0][18]_i_2_n_0\
    );
\pipe_28_22[0][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(18),
      I1 => accum_reg_39_23_reg_4(18),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(18),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(18),
      O => \pipe_28_22[0][18]_i_3_n_0\
    );
\pipe_28_22[0][19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(19),
      I1 => accum_reg_39_23_reg_0(19),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(19),
      I4 => delay2_q_net(0),
      I5 => Q(19),
      O => \pipe_28_22[0][19]_i_2_n_0\
    );
\pipe_28_22[0][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(19),
      I1 => accum_reg_39_23_reg_4(19),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(19),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(19),
      O => \pipe_28_22[0][19]_i_3_n_0\
    );
\pipe_28_22[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(1),
      I1 => accum_reg_39_23_reg_0(1),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(1),
      I4 => delay2_q_net(0),
      I5 => Q(1),
      O => \pipe_28_22[0][1]_i_2_n_0\
    );
\pipe_28_22[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(1),
      I1 => accum_reg_39_23_reg_4(1),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(1),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(1),
      O => \pipe_28_22[0][1]_i_3_n_0\
    );
\pipe_28_22[0][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(20),
      I1 => accum_reg_39_23_reg_0(20),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(20),
      I4 => delay2_q_net(0),
      I5 => Q(20),
      O => \pipe_28_22[0][20]_i_2_n_0\
    );
\pipe_28_22[0][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(20),
      I1 => accum_reg_39_23_reg_4(20),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(20),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(20),
      O => \pipe_28_22[0][20]_i_3_n_0\
    );
\pipe_28_22[0][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(21),
      I1 => accum_reg_39_23_reg_0(21),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(21),
      I4 => delay2_q_net(0),
      I5 => Q(21),
      O => \pipe_28_22[0][21]_i_2_n_0\
    );
\pipe_28_22[0][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(21),
      I1 => accum_reg_39_23_reg_4(21),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(21),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(21),
      O => \pipe_28_22[0][21]_i_3_n_0\
    );
\pipe_28_22[0][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(22),
      I1 => accum_reg_39_23_reg_0(22),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(22),
      I4 => delay2_q_net(0),
      I5 => Q(22),
      O => \pipe_28_22[0][22]_i_2_n_0\
    );
\pipe_28_22[0][22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(22),
      I1 => accum_reg_39_23_reg_4(22),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(22),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(22),
      O => \pipe_28_22[0][22]_i_3_n_0\
    );
\pipe_28_22[0][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(23),
      I1 => accum_reg_39_23_reg_0(23),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(23),
      I4 => delay2_q_net(0),
      I5 => Q(23),
      O => \pipe_28_22[0][23]_i_2_n_0\
    );
\pipe_28_22[0][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(23),
      I1 => accum_reg_39_23_reg_4(23),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(23),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(23),
      O => \pipe_28_22[0][23]_i_3_n_0\
    );
\pipe_28_22[0][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(24),
      I1 => accum_reg_39_23_reg_0(24),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(24),
      I4 => delay2_q_net(0),
      I5 => Q(24),
      O => \pipe_28_22[0][24]_i_2_n_0\
    );
\pipe_28_22[0][24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(24),
      I1 => accum_reg_39_23_reg_4(24),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(24),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(24),
      O => \pipe_28_22[0][24]_i_3_n_0\
    );
\pipe_28_22[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(2),
      I1 => accum_reg_39_23_reg_0(2),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(2),
      I4 => delay2_q_net(0),
      I5 => Q(2),
      O => \pipe_28_22[0][2]_i_2_n_0\
    );
\pipe_28_22[0][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(2),
      I1 => accum_reg_39_23_reg_4(2),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(2),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(2),
      O => \pipe_28_22[0][2]_i_3_n_0\
    );
\pipe_28_22[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(3),
      I1 => accum_reg_39_23_reg_0(3),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(3),
      I4 => delay2_q_net(0),
      I5 => Q(3),
      O => \pipe_28_22[0][3]_i_2_n_0\
    );
\pipe_28_22[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(3),
      I1 => accum_reg_39_23_reg_4(3),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(3),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(3),
      O => \pipe_28_22[0][3]_i_3_n_0\
    );
\pipe_28_22[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(4),
      I1 => accum_reg_39_23_reg_0(4),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(4),
      I4 => delay2_q_net(0),
      I5 => Q(4),
      O => \pipe_28_22[0][4]_i_2_n_0\
    );
\pipe_28_22[0][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(4),
      I1 => accum_reg_39_23_reg_4(4),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(4),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(4),
      O => \pipe_28_22[0][4]_i_3_n_0\
    );
\pipe_28_22[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(5),
      I1 => accum_reg_39_23_reg_0(5),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(5),
      I4 => delay2_q_net(0),
      I5 => Q(5),
      O => \pipe_28_22[0][5]_i_2_n_0\
    );
\pipe_28_22[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(5),
      I1 => accum_reg_39_23_reg_4(5),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(5),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(5),
      O => \pipe_28_22[0][5]_i_3_n_0\
    );
\pipe_28_22[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(6),
      I1 => accum_reg_39_23_reg_0(6),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(6),
      I4 => delay2_q_net(0),
      I5 => Q(6),
      O => \pipe_28_22[0][6]_i_2_n_0\
    );
\pipe_28_22[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(6),
      I1 => accum_reg_39_23_reg_4(6),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(6),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(6),
      O => \pipe_28_22[0][6]_i_3_n_0\
    );
\pipe_28_22[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(7),
      I1 => accum_reg_39_23_reg_0(7),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(7),
      I4 => delay2_q_net(0),
      I5 => Q(7),
      O => \pipe_28_22[0][7]_i_2_n_0\
    );
\pipe_28_22[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(7),
      I1 => accum_reg_39_23_reg_4(7),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(7),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(7),
      O => \pipe_28_22[0][7]_i_3_n_0\
    );
\pipe_28_22[0][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(8),
      I1 => accum_reg_39_23_reg_0(8),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(8),
      I4 => delay2_q_net(0),
      I5 => Q(8),
      O => \pipe_28_22[0][8]_i_2_n_0\
    );
\pipe_28_22[0][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(8),
      I1 => accum_reg_39_23_reg_4(8),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(8),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(8),
      O => \pipe_28_22[0][8]_i_3_n_0\
    );
\pipe_28_22[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_1(9),
      I1 => accum_reg_39_23_reg_0(9),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg(9),
      I4 => delay2_q_net(0),
      I5 => Q(9),
      O => \pipe_28_22[0][9]_i_2_n_0\
    );
\pipe_28_22[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => accum_reg_39_23_reg_5(9),
      I1 => accum_reg_39_23_reg_4(9),
      I2 => delay2_q_net(1),
      I3 => accum_reg_39_23_reg_3(9),
      I4 => delay2_q_net(0),
      I5 => accum_reg_39_23_reg_2(9),
      O => \pipe_28_22[0][9]_i_3_n_0\
    );
\pipe_28_22_reg[0][0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][0]_i_2_n_0\,
      I1 => \pipe_28_22[0][0]_i_3_n_0\,
      O => D(0),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][10]_i_2_n_0\,
      I1 => \pipe_28_22[0][10]_i_3_n_0\,
      O => D(10),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][11]_i_2_n_0\,
      I1 => \pipe_28_22[0][11]_i_3_n_0\,
      O => D(11),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][12]_i_2_n_0\,
      I1 => \pipe_28_22[0][12]_i_3_n_0\,
      O => D(12),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][13]_i_2_n_0\,
      I1 => \pipe_28_22[0][13]_i_3_n_0\,
      O => D(13),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][14]_i_2_n_0\,
      I1 => \pipe_28_22[0][14]_i_3_n_0\,
      O => D(14),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][15]_i_2_n_0\,
      I1 => \pipe_28_22[0][15]_i_3_n_0\,
      O => D(15),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][16]_i_2_n_0\,
      I1 => \pipe_28_22[0][16]_i_3_n_0\,
      O => D(16),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][17]_i_2_n_0\,
      I1 => \pipe_28_22[0][17]_i_3_n_0\,
      O => D(17),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][18]_i_2_n_0\,
      I1 => \pipe_28_22[0][18]_i_3_n_0\,
      O => D(18),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][19]_i_2_n_0\,
      I1 => \pipe_28_22[0][19]_i_3_n_0\,
      O => D(19),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][1]_i_2_n_0\,
      I1 => \pipe_28_22[0][1]_i_3_n_0\,
      O => D(1),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][20]_i_2_n_0\,
      I1 => \pipe_28_22[0][20]_i_3_n_0\,
      O => D(20),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][21]_i_2_n_0\,
      I1 => \pipe_28_22[0][21]_i_3_n_0\,
      O => D(21),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][22]_i_2_n_0\,
      I1 => \pipe_28_22[0][22]_i_3_n_0\,
      O => D(22),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][23]_i_2_n_0\,
      I1 => \pipe_28_22[0][23]_i_3_n_0\,
      O => D(23),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][24]_i_2_n_0\,
      I1 => \pipe_28_22[0][24]_i_3_n_0\,
      O => D(24),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][2]_i_2_n_0\,
      I1 => \pipe_28_22[0][2]_i_3_n_0\,
      O => D(2),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][3]_i_2_n_0\,
      I1 => \pipe_28_22[0][3]_i_3_n_0\,
      O => D(3),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][4]_i_2_n_0\,
      I1 => \pipe_28_22[0][4]_i_3_n_0\,
      O => D(4),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][5]_i_2_n_0\,
      I1 => \pipe_28_22[0][5]_i_3_n_0\,
      O => D(5),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][6]_i_2_n_0\,
      I1 => \pipe_28_22[0][6]_i_3_n_0\,
      O => D(6),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][7]_i_2_n_0\,
      I1 => \pipe_28_22[0][7]_i_3_n_0\,
      O => D(7),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][8]_i_2_n_0\,
      I1 => \pipe_28_22[0][8]_i_3_n_0\,
      O => D(8),
      S => delay2_q_net(2)
    );
\pipe_28_22_reg[0][9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \pipe_28_22[0][9]_i_2_n_0\,
      I1 => \pipe_28_22[0][9]_i_3_n_0\,
      O => D(9),
      S => delay2_q_net(2)
    );
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_0,
      Q => delay2_q_net(0),
      R => '0'
    );
\reg_array[0].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => clk,
      D => \^d\(0),
      Q => srlc32_out_0,
      Q31 => \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[1].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_1,
      Q => delay2_q_net(1),
      R => '0'
    );
\reg_array[1].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => clk,
      D => \^d\(1),
      Q => srlc32_out_1,
      Q31 => \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[2].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_2,
      Q => delay2_q_net(2),
      R => '0'
    );
\reg_array[2].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => clk,
      D => \^d\(2),
      Q => srlc32_out_2,
      Q31 => \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5_46\ is
  port (
    q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_no_async_controls.output_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5_46\ : entity is "srlc33e";
end \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5_46\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5_46\ is
  signal srlc32_out_0 : STD_LOGIC;
  signal srlc32_out_1 : STD_LOGIC;
  signal srlc32_out_2 : STD_LOGIC;
  signal \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[0].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name : string;
  attribute srl_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[0].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[1].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[1].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[1].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[1].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[1].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[1].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[1].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[2].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[2].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[2].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[2].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[2].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[2].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[2].srlc32_used.u1\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_0,
      Q => q(0),
      R => '0'
    );
\reg_array[0].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => clk,
      D => \i_no_async_controls.output_reg[3]\(0),
      Q => srlc32_out_0,
      Q31 => \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[1].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_1,
      Q => q(1),
      R => '0'
    );
\reg_array[1].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => clk,
      D => \i_no_async_controls.output_reg[3]\(1),
      Q => srlc32_out_1,
      Q31 => \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[2].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_2,
      Q => q(2),
      R => '0'
    );
\reg_array[2].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => clk,
      D => \i_no_async_controls.output_reg[3]\(2),
      Q => srlc32_out_2,
      Q31 => \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized7\ is
  port (
    q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    o : in STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized7\ : entity is "srlc33e";
end \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized7\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized7\ is
  signal srlc32_out_0 : STD_LOGIC;
  signal srlc32_out_1 : STD_LOGIC;
  signal srlc32_out_10 : STD_LOGIC;
  signal srlc32_out_11 : STD_LOGIC;
  signal srlc32_out_12 : STD_LOGIC;
  signal srlc32_out_13 : STD_LOGIC;
  signal srlc32_out_14 : STD_LOGIC;
  signal srlc32_out_15 : STD_LOGIC;
  signal srlc32_out_16 : STD_LOGIC;
  signal srlc32_out_17 : STD_LOGIC;
  signal srlc32_out_18 : STD_LOGIC;
  signal srlc32_out_19 : STD_LOGIC;
  signal srlc32_out_2 : STD_LOGIC;
  signal srlc32_out_20 : STD_LOGIC;
  signal srlc32_out_21 : STD_LOGIC;
  signal srlc32_out_22 : STD_LOGIC;
  signal srlc32_out_23 : STD_LOGIC;
  signal srlc32_out_24 : STD_LOGIC;
  signal srlc32_out_3 : STD_LOGIC;
  signal srlc32_out_4 : STD_LOGIC;
  signal srlc32_out_5 : STD_LOGIC;
  signal srlc32_out_6 : STD_LOGIC;
  signal srlc32_out_7 : STD_LOGIC;
  signal srlc32_out_8 : STD_LOGIC;
  signal srlc32_out_9 : STD_LOGIC;
  signal \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[16].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[17].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[18].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[19].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[20].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[21].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[22].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[23].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[24].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[0].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name : string;
  attribute srl_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[0].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[10].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[10].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[10].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[10].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[10].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[10].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[10].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[11].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[11].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[11].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[11].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[11].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[11].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[11].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[12].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[12].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[12].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[12].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[12].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[12].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[12].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[13].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[13].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[13].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[13].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[13].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[13].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[13].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[14].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[14].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[14].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[14].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[14].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[14].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[14].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[15].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[15].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[15].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[15].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[15].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[15].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[15].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[16].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[16].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[16].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[16].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[16].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[16].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[16].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[17].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[17].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[17].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[17].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[17].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[17].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[17].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[17].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[18].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[18].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[18].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[18].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[18].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[18].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[18].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[18].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[19].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[19].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[19].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[19].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[19].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[19].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[19].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[19].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[1].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[1].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[1].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[1].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[1].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[1].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[1].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[20].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[20].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[20].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[20].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[20].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[20].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[20].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[21].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[21].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[21].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[21].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[21].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[21].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[21].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[21].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[22].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[22].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[22].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[22].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[22].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[22].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[22].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[22].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[23].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[23].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[23].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[23].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[23].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[23].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[23].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[24].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[24].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[24].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[24].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[24].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[24].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[24].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[2].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[2].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[2].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[2].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[2].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[2].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[2].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[3].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[3].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[3].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[3].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[3].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[3].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[3].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[4].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[4].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[4].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[4].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[4].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[4].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[4].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[5].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[5].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[5].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[5].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[5].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[5].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[5].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[6].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[6].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[6].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[6].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[6].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[6].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[6].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[7].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[7].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[7].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[7].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[7].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[7].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[7].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[8].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[8].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[8].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[8].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[8].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[8].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[8].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[9].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[9].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[9].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[9].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[9].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[9].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[9].srlc32_used.u1\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_0,
      Q => q(0),
      R => '0'
    );
\reg_array[0].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(0),
      Q => srlc32_out_0,
      Q31 => \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[10].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_10,
      Q => q(10),
      R => '0'
    );
\reg_array[10].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(10),
      Q => srlc32_out_10,
      Q31 => \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[11].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_11,
      Q => q(11),
      R => '0'
    );
\reg_array[11].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(11),
      Q => srlc32_out_11,
      Q31 => \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[12].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_12,
      Q => q(12),
      R => '0'
    );
\reg_array[12].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(12),
      Q => srlc32_out_12,
      Q31 => \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[13].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_13,
      Q => q(13),
      R => '0'
    );
\reg_array[13].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(13),
      Q => srlc32_out_13,
      Q31 => \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[14].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_14,
      Q => q(14),
      R => '0'
    );
\reg_array[14].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(14),
      Q => srlc32_out_14,
      Q31 => \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[15].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_15,
      Q => q(15),
      R => '0'
    );
\reg_array[15].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(15),
      Q => srlc32_out_15,
      Q31 => \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[16].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_16,
      Q => q(16),
      R => '0'
    );
\reg_array[16].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(16),
      Q => srlc32_out_16,
      Q31 => \NLW_reg_array[16].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[17].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_17,
      Q => q(17),
      R => '0'
    );
\reg_array[17].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(17),
      Q => srlc32_out_17,
      Q31 => \NLW_reg_array[17].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[18].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_18,
      Q => q(18),
      R => '0'
    );
\reg_array[18].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(18),
      Q => srlc32_out_18,
      Q31 => \NLW_reg_array[18].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[19].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_19,
      Q => q(19),
      R => '0'
    );
\reg_array[19].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(19),
      Q => srlc32_out_19,
      Q31 => \NLW_reg_array[19].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[1].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_1,
      Q => q(1),
      R => '0'
    );
\reg_array[1].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(1),
      Q => srlc32_out_1,
      Q31 => \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[20].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_20,
      Q => q(20),
      R => '0'
    );
\reg_array[20].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(20),
      Q => srlc32_out_20,
      Q31 => \NLW_reg_array[20].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[21].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_21,
      Q => q(21),
      R => '0'
    );
\reg_array[21].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(21),
      Q => srlc32_out_21,
      Q31 => \NLW_reg_array[21].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[22].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_22,
      Q => q(22),
      R => '0'
    );
\reg_array[22].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(22),
      Q => srlc32_out_22,
      Q31 => \NLW_reg_array[22].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[23].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_23,
      Q => q(23),
      R => '0'
    );
\reg_array[23].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(23),
      Q => srlc32_out_23,
      Q31 => \NLW_reg_array[23].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[24].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_24,
      Q => q(24),
      R => '0'
    );
\reg_array[24].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(24),
      Q => srlc32_out_24,
      Q31 => \NLW_reg_array[24].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[2].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_2,
      Q => q(2),
      R => '0'
    );
\reg_array[2].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(2),
      Q => srlc32_out_2,
      Q31 => \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[3].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_3,
      Q => q(3),
      R => '0'
    );
\reg_array[3].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(3),
      Q => srlc32_out_3,
      Q31 => \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[4].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_4,
      Q => q(4),
      R => '0'
    );
\reg_array[4].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(4),
      Q => srlc32_out_4,
      Q31 => \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[5].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_5,
      Q => q(5),
      R => '0'
    );
\reg_array[5].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(5),
      Q => srlc32_out_5,
      Q31 => \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[6].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_6,
      Q => q(6),
      R => '0'
    );
\reg_array[6].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(6),
      Q => srlc32_out_6,
      Q31 => \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[7].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_7,
      Q => q(7),
      R => '0'
    );
\reg_array[7].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(7),
      Q => srlc32_out_7,
      Q31 => \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[8].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_8,
      Q => q(8),
      R => '0'
    );
\reg_array[8].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(8),
      Q => srlc32_out_8,
      Q31 => \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[9].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srlc32_out_9,
      Q => q(9),
      R => '0'
    );
\reg_array[9].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01100",
      CE => '1',
      CLK => clk,
      D => o(9),
      Q => srlc32_out_9,
      Q31 => \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized9\ is
  port (
    q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized9\ : entity is "srlc33e";
end \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized9\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized9\ is
  signal srlc32_out_0 : STD_LOGIC;
  signal srlc32_out_1 : STD_LOGIC;
  signal srlc32_out_10 : STD_LOGIC;
  signal srlc32_out_11 : STD_LOGIC;
  signal srlc32_out_12 : STD_LOGIC;
  signal srlc32_out_13 : STD_LOGIC;
  signal srlc32_out_14 : STD_LOGIC;
  signal srlc32_out_15 : STD_LOGIC;
  signal srlc32_out_2 : STD_LOGIC;
  signal srlc32_out_3 : STD_LOGIC;
  signal srlc32_out_4 : STD_LOGIC;
  signal srlc32_out_5 : STD_LOGIC;
  signal srlc32_out_6 : STD_LOGIC;
  signal srlc32_out_7 : STD_LOGIC;
  signal srlc32_out_8 : STD_LOGIC;
  signal srlc32_out_9 : STD_LOGIC;
  signal \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[0].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name : string;
  attribute srl_name of \reg_array[0].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[0].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[10].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[10].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[10].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[10].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[10].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[10].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[10].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[11].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[11].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[11].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[11].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[11].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[11].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[11].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[12].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[12].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[12].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[12].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[12].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[12].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[12].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[13].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[13].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[13].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[13].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[13].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[13].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[13].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[14].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[14].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[14].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[14].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[14].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[14].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[14].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[15].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[15].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[15].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[15].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[15].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[15].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[15].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[1].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[1].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[1].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[1].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[1].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[1].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[1].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[2].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[2].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[2].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[2].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[2].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[2].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[2].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[3].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[3].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[3].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[3].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[3].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[3].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[3].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[4].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[4].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[4].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[4].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[4].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[4].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[4].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[5].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[5].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[5].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[5].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[5].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[5].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[5].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[6].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[6].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[6].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[6].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[6].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[6].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[6].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[7].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[7].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[7].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[7].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[7].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[7].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[7].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[8].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[8].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[8].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[8].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[8].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[8].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[8].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[9].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[9].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[9].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[9].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[9].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[9].srlc32_used.u1\ : label is "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[9].srlc32_used.u1\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_0,
      Q => q(0),
      R => '0'
    );
\reg_array[0].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(0),
      Q => srlc32_out_0,
      Q31 => \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[10].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_10,
      Q => q(10),
      R => '0'
    );
\reg_array[10].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(10),
      Q => srlc32_out_10,
      Q31 => \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[11].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_11,
      Q => q(11),
      R => '0'
    );
\reg_array[11].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(11),
      Q => srlc32_out_11,
      Q31 => \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[12].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_12,
      Q => q(12),
      R => '0'
    );
\reg_array[12].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(12),
      Q => srlc32_out_12,
      Q31 => \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[13].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_13,
      Q => q(13),
      R => '0'
    );
\reg_array[13].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(13),
      Q => srlc32_out_13,
      Q31 => \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[14].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_14,
      Q => q(14),
      R => '0'
    );
\reg_array[14].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(14),
      Q => srlc32_out_14,
      Q31 => \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[15].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_15,
      Q => q(15),
      R => '0'
    );
\reg_array[15].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(15),
      Q => srlc32_out_15,
      Q31 => \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[1].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_1,
      Q => q(1),
      R => '0'
    );
\reg_array[1].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(1),
      Q => srlc32_out_1,
      Q31 => \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[2].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_2,
      Q => q(2),
      R => '0'
    );
\reg_array[2].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(2),
      Q => srlc32_out_2,
      Q31 => \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[3].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_3,
      Q => q(3),
      R => '0'
    );
\reg_array[3].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(3),
      Q => srlc32_out_3,
      Q31 => \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[4].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_4,
      Q => q(4),
      R => '0'
    );
\reg_array[4].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(4),
      Q => srlc32_out_4,
      Q31 => \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[5].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_5,
      Q => q(5),
      R => '0'
    );
\reg_array[5].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(5),
      Q => srlc32_out_5,
      Q31 => \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[6].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_6,
      Q => q(6),
      R => '0'
    );
\reg_array[6].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(6),
      Q => srlc32_out_6,
      Q31 => \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[7].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_7,
      Q => q(7),
      R => '0'
    );
\reg_array[7].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(7),
      Q => srlc32_out_7,
      Q31 => \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[8].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_8,
      Q => q(8),
      R => '0'
    );
\reg_array[8].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(8),
      Q => srlc32_out_8,
      Q31 => \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[9].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => adc_trig(0),
      D => srlc32_out_9,
      Q => q(9),
      R => '0'
    );
\reg_array[9].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00001",
      CE => adc_trig(0),
      CLK => clk,
      D => adc_in(9),
      Q => srlc32_out_9,
      Q31 => \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134 is
  port (
    accum_reg_39_23_reg_5 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    logical7_y_net : in STD_LOGIC;
    logical1_y_net : in STD_LOGIC;
    \fd_prim_array[3].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \fd_prim_array[7].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134 : entity is "sysgen_accum_1da481a134";
end minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134 is
begin
\accum_reg_39_23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_5(0),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_5(10),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_5(11),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_5(12),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_5(13),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_5(14),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_5(15),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_5(16),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_5(17),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_5(18),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_5(19),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_5(1),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(0),
      Q => accum_reg_39_23_reg_5(20),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(1),
      Q => accum_reg_39_23_reg_5(21),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(2),
      Q => accum_reg_39_23_reg_5(22),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(3),
      Q => accum_reg_39_23_reg_5(23),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_1\(0),
      Q => accum_reg_39_23_reg_5(24),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_5(2),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_5(3),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_5(4),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_5(5),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_5(6),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_5(7),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_5(8),
      R => logical7_y_net
    );
\accum_reg_39_23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical1_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_5(9),
      R => logical7_y_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_30 is
  port (
    accum_reg_39_23_reg_4 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    logical6_y_net_x0 : in STD_LOGIC;
    logical2_y_net : in STD_LOGIC;
    \fd_prim_array[3].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \fd_prim_array[7].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_30 : entity is "sysgen_accum_1da481a134";
end minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_30;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_30 is
begin
\accum_reg_39_23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_4(0),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_4(10),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_4(11),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_4(12),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_4(13),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_4(14),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_4(15),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_4(16),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_4(17),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_4(18),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_4(19),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_4(1),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(0),
      Q => accum_reg_39_23_reg_4(20),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(1),
      Q => accum_reg_39_23_reg_4(21),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(2),
      Q => accum_reg_39_23_reg_4(22),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(3),
      Q => accum_reg_39_23_reg_4(23),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_1\(0),
      Q => accum_reg_39_23_reg_4(24),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_4(2),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_4(3),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_4(4),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_4(5),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_4(6),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_4(7),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_4(8),
      R => logical6_y_net_x0
    );
\accum_reg_39_23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical2_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_4(9),
      R => logical6_y_net_x0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_31 is
  port (
    accum_reg_39_23_reg_3 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    logical5_y_net_x0 : in STD_LOGIC;
    logical3_y_net : in STD_LOGIC;
    \fd_prim_array[3].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \fd_prim_array[7].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_31 : entity is "sysgen_accum_1da481a134";
end minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_31;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_31 is
begin
\accum_reg_39_23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_3(0),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_3(10),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_3(11),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_3(12),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_3(13),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_3(14),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_3(15),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_3(16),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_3(17),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_3(18),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_3(19),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_3(1),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(0),
      Q => accum_reg_39_23_reg_3(20),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(1),
      Q => accum_reg_39_23_reg_3(21),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(2),
      Q => accum_reg_39_23_reg_3(22),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(3),
      Q => accum_reg_39_23_reg_3(23),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_1\(0),
      Q => accum_reg_39_23_reg_3(24),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_3(2),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_3(3),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_3(4),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_3(5),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_3(6),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_3(7),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_3(8),
      R => logical5_y_net_x0
    );
\accum_reg_39_23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical3_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_3(9),
      R => logical5_y_net_x0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_32 is
  port (
    accum_reg_39_23_reg_2 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    logical4_y_net_x0 : in STD_LOGIC;
    logical4_y_net : in STD_LOGIC;
    \fd_prim_array[3].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \fd_prim_array[7].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_32 : entity is "sysgen_accum_1da481a134";
end minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_32;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_32 is
begin
\accum_reg_39_23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_2(0),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_2(10),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_2(11),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_2(12),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_2(13),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_2(14),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_2(15),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_2(16),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_2(17),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_2(18),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_2(19),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_2(1),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(0),
      Q => accum_reg_39_23_reg_2(20),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(1),
      Q => accum_reg_39_23_reg_2(21),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(2),
      Q => accum_reg_39_23_reg_2(22),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(3),
      Q => accum_reg_39_23_reg_2(23),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_1\(0),
      Q => accum_reg_39_23_reg_2(24),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_2(2),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_2(3),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_2(4),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_2(5),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_2(6),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_2(7),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_2(8),
      R => logical4_y_net_x0
    );
\accum_reg_39_23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical4_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_2(9),
      R => logical4_y_net_x0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_33 is
  port (
    accum_reg_39_23_reg_1 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    logical3_y_net_x0 : in STD_LOGIC;
    logical5_y_net : in STD_LOGIC;
    \fd_prim_array[3].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \fd_prim_array[7].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_33 : entity is "sysgen_accum_1da481a134";
end minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_33;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_33 is
begin
\accum_reg_39_23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_1(0),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_1(10),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_1(11),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_1(12),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_1(13),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_1(14),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_1(15),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_1(16),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_1(17),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_1(18),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_1(19),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_1(1),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(0),
      Q => accum_reg_39_23_reg_1(20),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(1),
      Q => accum_reg_39_23_reg_1(21),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(2),
      Q => accum_reg_39_23_reg_1(22),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(3),
      Q => accum_reg_39_23_reg_1(23),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_1\(0),
      Q => accum_reg_39_23_reg_1(24),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_1(2),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_1(3),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_1(4),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_1(5),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_1(6),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_1(7),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_1(8),
      R => logical3_y_net_x0
    );
\accum_reg_39_23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical5_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_1(9),
      R => logical3_y_net_x0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_34 is
  port (
    accum_reg_39_23_reg_0 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    logical2_y_net_x0 : in STD_LOGIC;
    logical6_y_net : in STD_LOGIC;
    \fd_prim_array[3].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \fd_prim_array[7].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_34 : entity is "sysgen_accum_1da481a134";
end minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_34;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_34 is
begin
\accum_reg_39_23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_0(0),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_0(10),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_0(11),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_0(12),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_0(13),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_0(14),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_0(15),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_0(16),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_0(17),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_0(18),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_0(19),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_0(1),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(0),
      Q => accum_reg_39_23_reg_0(20),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(1),
      Q => accum_reg_39_23_reg_0(21),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(2),
      Q => accum_reg_39_23_reg_0(22),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(3),
      Q => accum_reg_39_23_reg_0(23),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_1\(0),
      Q => accum_reg_39_23_reg_0(24),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_0(2),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[3].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_0(3),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_0(4),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_0(5),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg_0(6),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg_0(7),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg_0(8),
      R => logical2_y_net_x0
    );
\accum_reg_39_23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical6_y_net,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg_0(9),
      R => logical2_y_net_x0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_35 is
  port (
    accum_reg_39_23_reg : out STD_LOGIC_VECTOR ( 24 downto 0 );
    logical1_y_net_x0 : in STD_LOGIC;
    logical7_y_net_x0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \fd_prim_array[7].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_35 : entity is "sysgen_accum_1da481a134";
end minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_35;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_35 is
begin
\accum_reg_39_23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => O(0),
      Q => accum_reg_39_23_reg(0),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg(10),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg(11),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg(12),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg(13),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg(14),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[15].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg(15),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg(16),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg(17),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg(18),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[17].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg(19),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => O(1),
      Q => accum_reg_39_23_reg(1),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(0),
      Q => accum_reg_39_23_reg(20),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(1),
      Q => accum_reg_39_23_reg(21),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(2),
      Q => accum_reg_39_23_reg(22),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_0\(3),
      Q => accum_reg_39_23_reg(23),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[17].bit_is_0.fdre_comp_1\(0),
      Q => accum_reg_39_23_reg(24),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => O(2),
      Q => accum_reg_39_23_reg(2),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => O(3),
      Q => accum_reg_39_23_reg(3),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg(4),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg(5),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(2),
      Q => accum_reg_39_23_reg(6),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[7].bit_is_0.fdre_comp\(3),
      Q => accum_reg_39_23_reg(7),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(0),
      Q => accum_reg_39_23_reg(8),
      R => logical1_y_net_x0
    );
\accum_reg_39_23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => logical7_y_net_x0,
      D => \fd_prim_array[11].bit_is_0.fdre_comp\(1),
      Q => accum_reg_39_23_reg(9),
      R => logical1_y_net_x0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_accum_223ad8fd43 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    tx_high : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxfreq : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_accum_223ad8fd43 : entity is "sysgen_accum_223ad8fd43";
end minized_petalinux_minized_demodulate_0_0_sysgen_accum_223ad8fd43;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_accum_223ad8fd43 is
  signal \accum_reg_39_23[0]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__7_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__7_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__7_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__7_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__7_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__7_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__7_n_4\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__7_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__7_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1__7_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__6_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__6_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__6_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__6_n_4\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__6_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__6_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[20]_i_1__6_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__7_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[0]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[10]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[11]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[12]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[13]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[14]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[15]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[1]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[2]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[3]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[4]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[5]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[6]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[7]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[8]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[9]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_accum_reg_39_23_reg[20]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \out\(7 downto 0) <= \^out\(7 downto 0);
\accum_reg_39_23[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(3),
      I2 => \accum_reg_39_23_reg_n_0_[3]\,
      O => \accum_reg_39_23[0]_i_2_n_0\
    );
\accum_reg_39_23[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(2),
      I2 => \accum_reg_39_23_reg_n_0_[2]\,
      O => \accum_reg_39_23[0]_i_3_n_0\
    );
\accum_reg_39_23[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(1),
      I2 => \accum_reg_39_23_reg_n_0_[1]\,
      O => \accum_reg_39_23[0]_i_4_n_0\
    );
\accum_reg_39_23[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(0),
      I2 => \accum_reg_39_23_reg_n_0_[0]\,
      O => \accum_reg_39_23[0]_i_5_n_0\
    );
\accum_reg_39_23[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(15),
      I2 => \accum_reg_39_23_reg_n_0_[15]\,
      O => \accum_reg_39_23[12]_i_2_n_0\
    );
\accum_reg_39_23[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(14),
      I2 => \accum_reg_39_23_reg_n_0_[14]\,
      O => \accum_reg_39_23[12]_i_3_n_0\
    );
\accum_reg_39_23[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(13),
      I2 => \accum_reg_39_23_reg_n_0_[13]\,
      O => \accum_reg_39_23[12]_i_4_n_0\
    );
\accum_reg_39_23[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(12),
      I2 => \accum_reg_39_23_reg_n_0_[12]\,
      O => \accum_reg_39_23[12]_i_5_n_0\
    );
\accum_reg_39_23[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(7),
      I2 => \accum_reg_39_23_reg_n_0_[7]\,
      O => \accum_reg_39_23[4]_i_2_n_0\
    );
\accum_reg_39_23[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(6),
      I2 => \accum_reg_39_23_reg_n_0_[6]\,
      O => \accum_reg_39_23[4]_i_3_n_0\
    );
\accum_reg_39_23[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(5),
      I2 => \accum_reg_39_23_reg_n_0_[5]\,
      O => \accum_reg_39_23[4]_i_4_n_0\
    );
\accum_reg_39_23[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(4),
      I2 => \accum_reg_39_23_reg_n_0_[4]\,
      O => \accum_reg_39_23[4]_i_5_n_0\
    );
\accum_reg_39_23[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(11),
      I2 => \accum_reg_39_23_reg_n_0_[11]\,
      O => \accum_reg_39_23[8]_i_2_n_0\
    );
\accum_reg_39_23[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(10),
      I2 => \accum_reg_39_23_reg_n_0_[10]\,
      O => \accum_reg_39_23[8]_i_3_n_0\
    );
\accum_reg_39_23[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(9),
      I2 => \accum_reg_39_23_reg_n_0_[9]\,
      O => \accum_reg_39_23[8]_i_4_n_0\
    );
\accum_reg_39_23[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => tx_high(0),
      I1 => rxfreq(8),
      I2 => \accum_reg_39_23_reg_n_0_[8]\,
      O => \accum_reg_39_23[8]_i_5_n_0\
    );
\accum_reg_39_23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[0]_i_1__0_n_7\,
      Q => \accum_reg_39_23_reg_n_0_[0]\,
      R => '0'
    );
\accum_reg_39_23_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_reg_39_23_reg[0]_i_1__0_n_0\,
      CO(2) => \accum_reg_39_23_reg[0]_i_1__0_n_1\,
      CO(1) => \accum_reg_39_23_reg[0]_i_1__0_n_2\,
      CO(0) => \accum_reg_39_23_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \accum_reg_39_23_reg_n_0_[3]\,
      DI(2) => \accum_reg_39_23_reg_n_0_[2]\,
      DI(1) => \accum_reg_39_23_reg_n_0_[1]\,
      DI(0) => \accum_reg_39_23_reg_n_0_[0]\,
      O(3) => \accum_reg_39_23_reg[0]_i_1__0_n_4\,
      O(2) => \accum_reg_39_23_reg[0]_i_1__0_n_5\,
      O(1) => \accum_reg_39_23_reg[0]_i_1__0_n_6\,
      O(0) => \accum_reg_39_23_reg[0]_i_1__0_n_7\,
      S(3) => \accum_reg_39_23[0]_i_2_n_0\,
      S(2) => \accum_reg_39_23[0]_i_3_n_0\,
      S(1) => \accum_reg_39_23[0]_i_4_n_0\,
      S(0) => \accum_reg_39_23[0]_i_5_n_0\
    );
\accum_reg_39_23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[8]_i_1__7_n_5\,
      Q => \accum_reg_39_23_reg_n_0_[10]\,
      R => '0'
    );
\accum_reg_39_23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[8]_i_1__7_n_4\,
      Q => \accum_reg_39_23_reg_n_0_[11]\,
      R => '0'
    );
\accum_reg_39_23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[12]_i_1__7_n_7\,
      Q => \accum_reg_39_23_reg_n_0_[12]\,
      R => '0'
    );
\accum_reg_39_23_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[8]_i_1__7_n_0\,
      CO(3) => \accum_reg_39_23_reg[12]_i_1__7_n_0\,
      CO(2) => \accum_reg_39_23_reg[12]_i_1__7_n_1\,
      CO(1) => \accum_reg_39_23_reg[12]_i_1__7_n_2\,
      CO(0) => \accum_reg_39_23_reg[12]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3) => \accum_reg_39_23_reg_n_0_[15]\,
      DI(2) => \accum_reg_39_23_reg_n_0_[14]\,
      DI(1) => \accum_reg_39_23_reg_n_0_[13]\,
      DI(0) => \accum_reg_39_23_reg_n_0_[12]\,
      O(3) => \accum_reg_39_23_reg[12]_i_1__7_n_4\,
      O(2) => \accum_reg_39_23_reg[12]_i_1__7_n_5\,
      O(1) => \accum_reg_39_23_reg[12]_i_1__7_n_6\,
      O(0) => \accum_reg_39_23_reg[12]_i_1__7_n_7\,
      S(3) => \accum_reg_39_23[12]_i_2_n_0\,
      S(2) => \accum_reg_39_23[12]_i_3_n_0\,
      S(1) => \accum_reg_39_23[12]_i_4_n_0\,
      S(0) => \accum_reg_39_23[12]_i_5_n_0\
    );
\accum_reg_39_23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[12]_i_1__7_n_6\,
      Q => \accum_reg_39_23_reg_n_0_[13]\,
      R => '0'
    );
\accum_reg_39_23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[12]_i_1__7_n_5\,
      Q => \accum_reg_39_23_reg_n_0_[14]\,
      R => '0'
    );
\accum_reg_39_23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[12]_i_1__7_n_4\,
      Q => \accum_reg_39_23_reg_n_0_[15]\,
      R => '0'
    );
\accum_reg_39_23_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[16]_i_1__7_n_7\,
      Q => \^out\(0),
      R => '0'
    );
\accum_reg_39_23_reg[16]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[12]_i_1__7_n_0\,
      CO(3) => \accum_reg_39_23_reg[16]_i_1__7_n_0\,
      CO(2) => \accum_reg_39_23_reg[16]_i_1__7_n_1\,
      CO(1) => \accum_reg_39_23_reg[16]_i_1__7_n_2\,
      CO(0) => \accum_reg_39_23_reg[16]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accum_reg_39_23_reg[16]_i_1__7_n_4\,
      O(2) => \accum_reg_39_23_reg[16]_i_1__7_n_5\,
      O(1) => \accum_reg_39_23_reg[16]_i_1__7_n_6\,
      O(0) => \accum_reg_39_23_reg[16]_i_1__7_n_7\,
      S(3 downto 0) => \^out\(3 downto 0)
    );
\accum_reg_39_23_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[16]_i_1__7_n_6\,
      Q => \^out\(1),
      R => '0'
    );
\accum_reg_39_23_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[16]_i_1__7_n_5\,
      Q => \^out\(2),
      R => '0'
    );
\accum_reg_39_23_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[16]_i_1__7_n_4\,
      Q => \^out\(3),
      R => '0'
    );
\accum_reg_39_23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[0]_i_1__0_n_6\,
      Q => \accum_reg_39_23_reg_n_0_[1]\,
      R => '0'
    );
\accum_reg_39_23_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[20]_i_1__6_n_7\,
      Q => \^out\(4),
      R => '0'
    );
\accum_reg_39_23_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[16]_i_1__7_n_0\,
      CO(3) => \NLW_accum_reg_39_23_reg[20]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => \accum_reg_39_23_reg[20]_i_1__6_n_1\,
      CO(1) => \accum_reg_39_23_reg[20]_i_1__6_n_2\,
      CO(0) => \accum_reg_39_23_reg[20]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accum_reg_39_23_reg[20]_i_1__6_n_4\,
      O(2) => \accum_reg_39_23_reg[20]_i_1__6_n_5\,
      O(1) => \accum_reg_39_23_reg[20]_i_1__6_n_6\,
      O(0) => \accum_reg_39_23_reg[20]_i_1__6_n_7\,
      S(3 downto 0) => \^out\(7 downto 4)
    );
\accum_reg_39_23_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[20]_i_1__6_n_6\,
      Q => \^out\(5),
      R => '0'
    );
\accum_reg_39_23_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[20]_i_1__6_n_5\,
      Q => \^out\(6),
      R => '0'
    );
\accum_reg_39_23_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[20]_i_1__6_n_4\,
      Q => \^out\(7),
      R => '0'
    );
\accum_reg_39_23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[0]_i_1__0_n_5\,
      Q => \accum_reg_39_23_reg_n_0_[2]\,
      R => '0'
    );
\accum_reg_39_23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[0]_i_1__0_n_4\,
      Q => \accum_reg_39_23_reg_n_0_[3]\,
      R => '0'
    );
\accum_reg_39_23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[4]_i_1__7_n_7\,
      Q => \accum_reg_39_23_reg_n_0_[4]\,
      R => '0'
    );
\accum_reg_39_23_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[0]_i_1__0_n_0\,
      CO(3) => \accum_reg_39_23_reg[4]_i_1__7_n_0\,
      CO(2) => \accum_reg_39_23_reg[4]_i_1__7_n_1\,
      CO(1) => \accum_reg_39_23_reg[4]_i_1__7_n_2\,
      CO(0) => \accum_reg_39_23_reg[4]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3) => \accum_reg_39_23_reg_n_0_[7]\,
      DI(2) => \accum_reg_39_23_reg_n_0_[6]\,
      DI(1) => \accum_reg_39_23_reg_n_0_[5]\,
      DI(0) => \accum_reg_39_23_reg_n_0_[4]\,
      O(3) => \accum_reg_39_23_reg[4]_i_1__7_n_4\,
      O(2) => \accum_reg_39_23_reg[4]_i_1__7_n_5\,
      O(1) => \accum_reg_39_23_reg[4]_i_1__7_n_6\,
      O(0) => \accum_reg_39_23_reg[4]_i_1__7_n_7\,
      S(3) => \accum_reg_39_23[4]_i_2_n_0\,
      S(2) => \accum_reg_39_23[4]_i_3_n_0\,
      S(1) => \accum_reg_39_23[4]_i_4_n_0\,
      S(0) => \accum_reg_39_23[4]_i_5_n_0\
    );
\accum_reg_39_23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[4]_i_1__7_n_6\,
      Q => \accum_reg_39_23_reg_n_0_[5]\,
      R => '0'
    );
\accum_reg_39_23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[4]_i_1__7_n_5\,
      Q => \accum_reg_39_23_reg_n_0_[6]\,
      R => '0'
    );
\accum_reg_39_23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[4]_i_1__7_n_4\,
      Q => \accum_reg_39_23_reg_n_0_[7]\,
      R => '0'
    );
\accum_reg_39_23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[8]_i_1__7_n_7\,
      Q => \accum_reg_39_23_reg_n_0_[8]\,
      R => '0'
    );
\accum_reg_39_23_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[4]_i_1__7_n_0\,
      CO(3) => \accum_reg_39_23_reg[8]_i_1__7_n_0\,
      CO(2) => \accum_reg_39_23_reg[8]_i_1__7_n_1\,
      CO(1) => \accum_reg_39_23_reg[8]_i_1__7_n_2\,
      CO(0) => \accum_reg_39_23_reg[8]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3) => \accum_reg_39_23_reg_n_0_[11]\,
      DI(2) => \accum_reg_39_23_reg_n_0_[10]\,
      DI(1) => \accum_reg_39_23_reg_n_0_[9]\,
      DI(0) => \accum_reg_39_23_reg_n_0_[8]\,
      O(3) => \accum_reg_39_23_reg[8]_i_1__7_n_4\,
      O(2) => \accum_reg_39_23_reg[8]_i_1__7_n_5\,
      O(1) => \accum_reg_39_23_reg[8]_i_1__7_n_6\,
      O(0) => \accum_reg_39_23_reg[8]_i_1__7_n_7\,
      S(3) => \accum_reg_39_23[8]_i_2_n_0\,
      S(2) => \accum_reg_39_23[8]_i_3_n_0\,
      S(1) => \accum_reg_39_23[8]_i_4_n_0\,
      S(0) => \accum_reg_39_23[8]_i_5_n_0\
    );
\accum_reg_39_23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[8]_i_1__7_n_6\,
      Q => \accum_reg_39_23_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_accum_5df5f8241b is
  port (
    i : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_array[0].fde_used.u2\ : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \inferred_dsp.use_p_reg.p_reg_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \inferred_dsp.use_p_reg.p_reg_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \inferred_dsp.use_p_reg.p_reg_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \inferred_dsp.use_p_reg.p_reg_reg_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_accum_5df5f8241b : entity is "sysgen_accum_5df5f8241b";
end minized_petalinux_minized_demodulate_0_0_sysgen_accum_5df5f8241b;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_accum_5df5f8241b is
begin
\accum_reg_39_23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => O(0),
      Q => i(0),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg_0\(2),
      Q => i(10),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg_0\(3),
      Q => i(11),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg_1\(0),
      Q => i(12),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg_1\(1),
      Q => i(13),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg_1\(2),
      Q => i(14),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg_1\(3),
      Q => i(15),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg_2\(0),
      Q => i(16),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg_2\(1),
      Q => i(17),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => O(1),
      Q => i(1),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => O(2),
      Q => i(2),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => O(3),
      Q => i(3),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg\(0),
      Q => i(4),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg\(1),
      Q => i(5),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg\(2),
      Q => i(6),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg\(3),
      Q => i(7),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg_0\(0),
      Q => i(8),
      R => \reg_array[0].fde_used.u2\
    );
\accum_reg_39_23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => q(0),
      D => \inferred_dsp.use_p_reg.p_reg_reg_0\(1),
      Q => i(9),
      R => \reg_array[0].fde_used.u2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_accum_5e6bf75022 is
  port (
    \accum_reg_39_23_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \accum_reg_39_23_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    qspo : in STD_LOGIC_VECTOR ( 0 to 0 );
    relational1_op_net : in STD_LOGIC;
    delay1_q_net : in STD_LOGIC;
    o : in STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_accum_5e6bf75022 : entity is "sysgen_accum_5e6bf75022";
end minized_petalinux_minized_demodulate_0_0_sysgen_accum_5e6bf75022;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_accum_5e6bf75022 is
  signal \^q\ : STD_LOGIC_VECTOR ( 24 downto 0 );
begin
  Q(24 downto 0) <= \^q\(24 downto 0);
\accum_reg_39_23[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(11),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(11),
      O => \accum_reg_39_23_reg[11]_0\(3)
    );
\accum_reg_39_23[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(10),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(10),
      O => \accum_reg_39_23_reg[11]_0\(2)
    );
\accum_reg_39_23[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(9),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(9),
      O => \accum_reg_39_23_reg[11]_0\(1)
    );
\accum_reg_39_23[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(8),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(8),
      O => \accum_reg_39_23_reg[11]_0\(0)
    );
\accum_reg_39_23[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(15),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(15),
      O => \accum_reg_39_23_reg[15]_0\(3)
    );
\accum_reg_39_23[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(14),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(14),
      O => \accum_reg_39_23_reg[15]_0\(2)
    );
\accum_reg_39_23[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(13),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(13),
      O => \accum_reg_39_23_reg[15]_0\(1)
    );
\accum_reg_39_23[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(12),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(12),
      O => \accum_reg_39_23_reg[15]_0\(0)
    );
\accum_reg_39_23[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(19),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(17),
      O => \accum_reg_39_23_reg[19]_0\(3)
    );
\accum_reg_39_23[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(18),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(17),
      O => \accum_reg_39_23_reg[19]_0\(2)
    );
\accum_reg_39_23[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(17),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(17),
      O => \accum_reg_39_23_reg[19]_0\(1)
    );
\accum_reg_39_23[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(16),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(16),
      O => \accum_reg_39_23_reg[19]_0\(0)
    );
\accum_reg_39_23[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(23),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(17),
      O => \accum_reg_39_23_reg[23]_0\(3)
    );
\accum_reg_39_23[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(22),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(17),
      O => \accum_reg_39_23_reg[23]_0\(2)
    );
\accum_reg_39_23[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(21),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(17),
      O => \accum_reg_39_23_reg[23]_0\(1)
    );
\accum_reg_39_23[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(20),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(17),
      O => \accum_reg_39_23_reg[23]_0\(0)
    );
\accum_reg_39_23[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(24),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(17),
      O => \accum_reg_39_23_reg[24]_0\(0)
    );
\accum_reg_39_23[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(3),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(3),
      O => \accum_reg_39_23_reg[3]_0\(3)
    );
\accum_reg_39_23[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(2),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(2),
      O => \accum_reg_39_23_reg[3]_0\(2)
    );
\accum_reg_39_23[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(1),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(1),
      O => \accum_reg_39_23_reg[3]_0\(1)
    );
\accum_reg_39_23[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(0),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(0),
      O => \accum_reg_39_23_reg[3]_0\(0)
    );
\accum_reg_39_23[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(7),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(7),
      O => \accum_reg_39_23_reg[7]_0\(3)
    );
\accum_reg_39_23[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(6),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(6),
      O => \accum_reg_39_23_reg[7]_0\(2)
    );
\accum_reg_39_23[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(5),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(5),
      O => \accum_reg_39_23_reg[7]_0\(1)
    );
\accum_reg_39_23[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5AA2A"
    )
        port map (
      I0 => \^q\(4),
      I1 => qspo(0),
      I2 => relational1_op_net,
      I3 => delay1_q_net,
      I4 => o(4),
      O => \accum_reg_39_23_reg[7]_0\(0)
    );
\accum_reg_39_23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\accum_reg_39_23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\accum_reg_39_23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\accum_reg_39_23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\accum_reg_39_23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\accum_reg_39_23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\accum_reg_39_23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\accum_reg_39_23_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\accum_reg_39_23_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(17),
      Q => \^q\(17),
      R => '0'
    );
\accum_reg_39_23_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(18),
      Q => \^q\(18),
      R => '0'
    );
\accum_reg_39_23_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(19),
      Q => \^q\(19),
      R => '0'
    );
\accum_reg_39_23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\accum_reg_39_23_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(20),
      Q => \^q\(20),
      R => '0'
    );
\accum_reg_39_23_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(21),
      Q => \^q\(21),
      R => '0'
    );
\accum_reg_39_23_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(22),
      Q => \^q\(22),
      R => '0'
    );
\accum_reg_39_23_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(23),
      Q => \^q\(23),
      R => '0'
    );
\accum_reg_39_23_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(24),
      Q => \^q\(24),
      R => '0'
    );
\accum_reg_39_23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\accum_reg_39_23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\accum_reg_39_23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\accum_reg_39_23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\accum_reg_39_23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\accum_reg_39_23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\accum_reg_39_23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\accum_reg_39_23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_logical_622c03a89a is
  port (
    \pipe_16_22_reg[0][20]\ : out STD_LOGIC;
    \pipe_16_22_reg[0][20]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    btaudio : in STD_LOGIC_VECTOR ( 0 to 0 );
    nobtsignal : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_high : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_logical_622c03a89a : entity is "sysgen_logical_622c03a89a";
end minized_petalinux_minized_demodulate_0_0_sysgen_logical_622c03a89a;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_logical_622c03a89a is
  signal \latency_pipe_5_26[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \^pipe_16_22_reg[0][20]\ : STD_LOGIC;
begin
  \pipe_16_22_reg[0][20]\ <= \^pipe_16_22_reg[0][20]\;
\latency_pipe_5_26[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => nobtsignal(0),
      I1 => tx_high(0),
      O => \latency_pipe_5_26[0][0]_i_1_n_0\
    );
\latency_pipe_5_26_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \latency_pipe_5_26[0][0]_i_1_n_0\,
      Q => \^pipe_16_22_reg[0][20]\,
      R => '0'
    );
\pipe_16_22[0][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => btaudio(0),
      I1 => \^pipe_16_22_reg[0][20]\,
      O => \pipe_16_22_reg[0][20]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35 is
  port (
    \pipe_44_22_reg[0][12]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    data5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    data150 : out STD_LOGIC;
    \pipe_44_22_reg[0][12]_0\ : out STD_LOGIC;
    \pipe_44_22_reg[0][12]_1\ : out STD_LOGIC;
    \pipe_44_22_reg[0][12]_2\ : out STD_LOGIC;
    \pipe_44_22_reg[0][12]_3\ : out STD_LOGIC;
    audiostreamdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    audiostreamvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    clk : in STD_LOGIC;
    \pipe_16_22_reg[0][4]_0\ : in STD_LOGIC;
    \pipe_16_22_reg[0][3]_0\ : in STD_LOGIC;
    \pipe_16_22_reg[0][2]_0\ : in STD_LOGIC;
    \pipe_16_22_reg[0][1]_0\ : in STD_LOGIC;
    \pipe_16_22_reg[0][0]_0\ : in STD_LOGIC;
    \pipe_16_22_reg[0][24]_0\ : in STD_LOGIC;
    \pipe_16_22_reg[0][23]_0\ : in STD_LOGIC;
    \pipe_16_22_reg[0][22]_0\ : in STD_LOGIC;
    \pipe_16_22_reg[0][21]_0\ : in STD_LOGIC;
    \pipe_16_22_reg[0][20]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35 : entity is "sysgen_mux_2508bd7f35";
end minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35 is
  signal \pipe_16_22[0][24]_i_1__0_n_0\ : STD_LOGIC;
  signal unregy_join_6_1 : STD_LOGIC_VECTOR ( 19 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pipe_16_22[0][10]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pipe_16_22[0][11]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pipe_16_22[0][12]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pipe_16_22[0][13]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pipe_16_22[0][14]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pipe_16_22[0][15]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pipe_16_22[0][16]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pipe_16_22[0][17]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pipe_16_22[0][18]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pipe_16_22[0][5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pipe_16_22[0][6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pipe_16_22[0][7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pipe_16_22[0][8]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pipe_16_22[0][9]_i_1\ : label is "soft_lutpair4";
begin
\pipe_16_22[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(5),
      I1 => Q(5),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(10)
    );
\pipe_16_22[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(6),
      I1 => Q(6),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(11)
    );
\pipe_16_22[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(7),
      I1 => Q(7),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(12)
    );
\pipe_16_22[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(8),
      I1 => Q(8),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(13)
    );
\pipe_16_22[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(9),
      I1 => Q(9),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(14)
    );
\pipe_16_22[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(10),
      I1 => Q(10),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(15)
    );
\pipe_16_22[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(11),
      I1 => Q(11),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(16)
    );
\pipe_16_22[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(12),
      I1 => Q(12),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(17)
    );
\pipe_16_22[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(13),
      I1 => Q(13),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(18)
    );
\pipe_16_22[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(14),
      I1 => Q(14),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(19)
    );
\pipe_16_22[0][24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => audiostreamdata(15),
      I1 => audiostreamvalid(0),
      O => \pipe_16_22[0][24]_i_1__0_n_0\
    );
\pipe_16_22[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(0),
      I1 => Q(0),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(5)
    );
\pipe_16_22[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(1),
      I1 => Q(1),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(6)
    );
\pipe_16_22[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(2),
      I1 => Q(2),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(7)
    );
\pipe_16_22[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(3),
      I1 => Q(3),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(8)
    );
\pipe_16_22[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => audiostreamdata(4),
      I1 => Q(4),
      I2 => audiostreamvalid(0),
      O => unregy_join_6_1(9)
    );
\pipe_16_22_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22_reg[0][0]_0\,
      Q => data0(0),
      R => audiostreamvalid(0)
    );
\pipe_16_22_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(10),
      Q => \pipe_44_22_reg[0][12]\(5),
      R => '0'
    );
\pipe_16_22_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(11),
      Q => \pipe_44_22_reg[0][12]\(6),
      R => '0'
    );
\pipe_16_22_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(12),
      Q => \pipe_44_22_reg[0][12]\(7),
      R => '0'
    );
\pipe_16_22_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(13),
      Q => \pipe_44_22_reg[0][12]\(8),
      R => '0'
    );
\pipe_16_22_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(14),
      Q => \pipe_44_22_reg[0][12]\(9),
      R => '0'
    );
\pipe_16_22_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(15),
      Q => \pipe_44_22_reg[0][12]\(10),
      R => '0'
    );
\pipe_16_22_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(16),
      Q => \pipe_44_22_reg[0][12]\(11),
      R => '0'
    );
\pipe_16_22_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(17),
      Q => \pipe_44_22_reg[0][12]\(12),
      R => '0'
    );
\pipe_16_22_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(18),
      Q => \pipe_44_22_reg[0][12]\(13),
      R => '0'
    );
\pipe_16_22_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(19),
      Q => \pipe_44_22_reg[0][12]\(14),
      R => '0'
    );
\pipe_16_22_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22_reg[0][1]_0\,
      Q => data5(0),
      R => audiostreamvalid(0)
    );
\pipe_16_22_reg[0][20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22_reg[0][20]_0\,
      Q => \pipe_44_22_reg[0][12]_3\,
      S => \pipe_16_22[0][24]_i_1__0_n_0\
    );
\pipe_16_22_reg[0][21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22_reg[0][21]_0\,
      Q => \pipe_44_22_reg[0][12]_2\,
      S => \pipe_16_22[0][24]_i_1__0_n_0\
    );
\pipe_16_22_reg[0][22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22_reg[0][22]_0\,
      Q => \pipe_44_22_reg[0][12]_1\,
      S => \pipe_16_22[0][24]_i_1__0_n_0\
    );
\pipe_16_22_reg[0][23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22_reg[0][23]_0\,
      Q => \pipe_44_22_reg[0][12]_0\,
      S => \pipe_16_22[0][24]_i_1__0_n_0\
    );
\pipe_16_22_reg[0][24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22_reg[0][24]_0\,
      Q => data150,
      S => \pipe_16_22[0][24]_i_1__0_n_0\
    );
\pipe_16_22_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22_reg[0][2]_0\,
      Q => data5(1),
      R => audiostreamvalid(0)
    );
\pipe_16_22_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22_reg[0][3]_0\,
      Q => data5(2),
      R => audiostreamvalid(0)
    );
\pipe_16_22_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22_reg[0][4]_0\,
      Q => data5(3),
      R => audiostreamvalid(0)
    );
\pipe_16_22_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(5),
      Q => \pipe_44_22_reg[0][12]\(0),
      R => '0'
    );
\pipe_16_22_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(6),
      Q => \pipe_44_22_reg[0][12]\(1),
      R => '0'
    );
\pipe_16_22_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(7),
      Q => \pipe_44_22_reg[0][12]\(2),
      R => '0'
    );
\pipe_16_22_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(8),
      Q => \pipe_44_22_reg[0][12]\(3),
      R => '0'
    );
\pipe_16_22_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => unregy_join_6_1(9),
      Q => \pipe_44_22_reg[0][12]\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35_54 is
  port (
    \pipe_16_22_reg[0][24]_0\ : out STD_LOGIC;
    \pipe_16_22_reg[0][23]_0\ : out STD_LOGIC;
    \pipe_16_22_reg[0][22]_0\ : out STD_LOGIC;
    \pipe_16_22_reg[0][21]_0\ : out STD_LOGIC;
    \pipe_16_22_reg[0][20]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \pipe_16_22_reg[0][4]_0\ : out STD_LOGIC;
    \pipe_16_22_reg[0][3]_0\ : out STD_LOGIC;
    \pipe_16_22_reg[0][2]_0\ : out STD_LOGIC;
    \pipe_16_22_reg[0][1]_0\ : out STD_LOGIC;
    \pipe_16_22_reg[0][0]_0\ : out STD_LOGIC;
    audiostreamvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \pipe_20_22_reg[0]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \latency_pipe_5_26_reg[0][0]\ : in STD_LOGIC;
    \pipe_20_22_reg[0][24]\ : in STD_LOGIC;
    \pipe_20_22_reg[0][23]\ : in STD_LOGIC;
    \pipe_20_22_reg[0][22]\ : in STD_LOGIC;
    \pipe_20_22_reg[0][21]\ : in STD_LOGIC;
    \pipe_20_22_reg[0][20]\ : in STD_LOGIC;
    \latency_pipe_5_26_reg[0][0]_0\ : in STD_LOGIC;
    btaudio : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35_54 : entity is "sysgen_mux_2508bd7f35";
end minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35_54;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35_54 is
  signal \pipe_16_22[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][17]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][18]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_16_22_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \pipe_16_22_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \pipe_16_22_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \pipe_16_22_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \pipe_16_22_reg_n_0_[0][24]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pipe_16_22[0][10]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pipe_16_22[0][11]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pipe_16_22[0][12]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pipe_16_22[0][13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pipe_16_22[0][14]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pipe_16_22[0][16]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pipe_16_22[0][17]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pipe_16_22[0][18]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pipe_16_22[0][19]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pipe_16_22[0][20]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pipe_16_22[0][22]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pipe_16_22[0][23]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pipe_16_22[0][24]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pipe_16_22[0][5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pipe_16_22[0][6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pipe_16_22[0][7]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pipe_16_22[0][8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pipe_16_22[0][9]_i_1\ : label is "soft_lutpair13";
begin
\pipe_16_22[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(10),
      I1 => btaudio(5),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][10]_i_1_n_0\
    );
\pipe_16_22[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(11),
      I1 => btaudio(6),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][11]_i_1_n_0\
    );
\pipe_16_22[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(12),
      I1 => btaudio(7),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][12]_i_1_n_0\
    );
\pipe_16_22[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(13),
      I1 => btaudio(8),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][13]_i_1_n_0\
    );
\pipe_16_22[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(14),
      I1 => btaudio(9),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][14]_i_1_n_0\
    );
\pipe_16_22[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(15),
      I1 => btaudio(10),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][15]_i_1_n_0\
    );
\pipe_16_22[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(16),
      I1 => btaudio(11),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][16]_i_1_n_0\
    );
\pipe_16_22[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(17),
      I1 => btaudio(12),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][17]_i_1_n_0\
    );
\pipe_16_22[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(18),
      I1 => btaudio(13),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][18]_i_1_n_0\
    );
\pipe_16_22[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(19),
      I1 => btaudio(14),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][19]_i_1_n_0\
    );
\pipe_16_22[0][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pipe_16_22_reg_n_0_[0][20]\,
      I1 => audiostreamvalid(0),
      O => \pipe_16_22_reg[0][20]_0\
    );
\pipe_16_22[0][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pipe_16_22_reg_n_0_[0][21]\,
      I1 => audiostreamvalid(0),
      O => \pipe_16_22_reg[0][21]_0\
    );
\pipe_16_22[0][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pipe_16_22_reg_n_0_[0][22]\,
      I1 => audiostreamvalid(0),
      O => \pipe_16_22_reg[0][22]_0\
    );
\pipe_16_22[0][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pipe_16_22_reg_n_0_[0][23]\,
      I1 => audiostreamvalid(0),
      O => \pipe_16_22_reg[0][23]_0\
    );
\pipe_16_22[0][24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pipe_16_22_reg_n_0_[0][24]\,
      I1 => audiostreamvalid(0),
      O => \pipe_16_22_reg[0][24]_0\
    );
\pipe_16_22[0][4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][4]_i_1_n_0\
    );
\pipe_16_22[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(5),
      I1 => btaudio(0),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][5]_i_1_n_0\
    );
\pipe_16_22[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(6),
      I1 => btaudio(1),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][6]_i_1_n_0\
    );
\pipe_16_22[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(7),
      I1 => btaudio(2),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][7]_i_1_n_0\
    );
\pipe_16_22[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(8),
      I1 => btaudio(3),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][8]_i_1_n_0\
    );
\pipe_16_22[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \pipe_20_22_reg[0]\(9),
      I1 => btaudio(4),
      I2 => \latency_pipe_5_26_reg[0][0]_0\,
      O => \pipe_16_22[0][9]_i_1_n_0\
    );
\pipe_16_22_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22_reg[0]\(0),
      Q => \pipe_16_22_reg[0][0]_0\,
      R => \pipe_16_22[0][4]_i_1_n_0\
    );
\pipe_16_22_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][10]_i_1_n_0\,
      Q => Q(5),
      R => '0'
    );
\pipe_16_22_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][11]_i_1_n_0\,
      Q => Q(6),
      R => '0'
    );
\pipe_16_22_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][12]_i_1_n_0\,
      Q => Q(7),
      R => '0'
    );
\pipe_16_22_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][13]_i_1_n_0\,
      Q => Q(8),
      R => '0'
    );
\pipe_16_22_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][14]_i_1_n_0\,
      Q => Q(9),
      R => '0'
    );
\pipe_16_22_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][15]_i_1_n_0\,
      Q => Q(10),
      R => '0'
    );
\pipe_16_22_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][16]_i_1_n_0\,
      Q => Q(11),
      R => '0'
    );
\pipe_16_22_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][17]_i_1_n_0\,
      Q => Q(12),
      R => '0'
    );
\pipe_16_22_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][18]_i_1_n_0\,
      Q => Q(13),
      R => '0'
    );
\pipe_16_22_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][19]_i_1_n_0\,
      Q => Q(14),
      R => '0'
    );
\pipe_16_22_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22_reg[0]\(1),
      Q => \pipe_16_22_reg[0][1]_0\,
      R => \pipe_16_22[0][4]_i_1_n_0\
    );
\pipe_16_22_reg[0][20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22_reg[0][20]\,
      Q => \pipe_16_22_reg_n_0_[0][20]\,
      S => \latency_pipe_5_26_reg[0][0]\
    );
\pipe_16_22_reg[0][21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22_reg[0][21]\,
      Q => \pipe_16_22_reg_n_0_[0][21]\,
      S => \latency_pipe_5_26_reg[0][0]\
    );
\pipe_16_22_reg[0][22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22_reg[0][22]\,
      Q => \pipe_16_22_reg_n_0_[0][22]\,
      S => \latency_pipe_5_26_reg[0][0]\
    );
\pipe_16_22_reg[0][23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22_reg[0][23]\,
      Q => \pipe_16_22_reg_n_0_[0][23]\,
      S => \latency_pipe_5_26_reg[0][0]\
    );
\pipe_16_22_reg[0][24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22_reg[0][24]\,
      Q => \pipe_16_22_reg_n_0_[0][24]\,
      S => \latency_pipe_5_26_reg[0][0]\
    );
\pipe_16_22_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22_reg[0]\(2),
      Q => \pipe_16_22_reg[0][2]_0\,
      R => \pipe_16_22[0][4]_i_1_n_0\
    );
\pipe_16_22_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22_reg[0]\(3),
      Q => \pipe_16_22_reg[0][3]_0\,
      R => \pipe_16_22[0][4]_i_1_n_0\
    );
\pipe_16_22_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22_reg[0]\(4),
      Q => \pipe_16_22_reg[0][4]_0\,
      R => \pipe_16_22[0][4]_i_1_n_0\
    );
\pipe_16_22_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][5]_i_1_n_0\,
      Q => Q(0),
      R => '0'
    );
\pipe_16_22_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][6]_i_1_n_0\,
      Q => Q(1),
      R => '0'
    );
\pipe_16_22_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][7]_i_1_n_0\,
      Q => Q(2),
      R => '0'
    );
\pipe_16_22_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][8]_i_1_n_0\,
      Q => Q(3),
      R => '0'
    );
\pipe_16_22_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_16_22[0][9]_i_1_n_0\,
      Q => Q(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_mux_51cbab73f4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    agcvalue : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_16_22_reg[0][19]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_16_22_reg[0][23]\ : in STD_LOGIC;
    \pipe_16_22_reg[0][22]\ : in STD_LOGIC;
    \pipe_16_22_reg[0][21]\ : in STD_LOGIC;
    \pipe_16_22_reg[0][20]\ : in STD_LOGIC;
    data150 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_mux_51cbab73f4 : entity is "sysgen_mux_51cbab73f4";
end minized_petalinux_minized_demodulate_0_0_sysgen_mux_51cbab73f4;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_mux_51cbab73f4 is
  signal \pipe_44_22[0][10]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][12]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][12]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][12]_i_4_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][12]_i_5_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][13]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][13]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][13]_i_4_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][13]_i_5_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][14]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][14]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][14]_i_4_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][14]_i_5_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][15]_i_5_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_44_22[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \unregy_join_6_1__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pipe_44_22[0][14]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pipe_44_22[0][15]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pipe_44_22[0][2]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pipe_44_22[0][3]_i_2\ : label is "soft_lutpair19";
begin
\pipe_44_22[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \pipe_44_22[0][12]_i_5_n_0\,
      I1 => \pipe_44_22[0][8]_i_2_n_0\,
      I2 => agcvalue(3),
      I3 => agcvalue(2),
      I4 => \pipe_44_22[0][4]_i_2_n_0\,
      O => \unregy_join_6_1__0\(0)
    );
\pipe_44_22[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][14]_i_3_n_0\,
      I1 => \pipe_44_22[0][14]_i_4_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][14]_i_5_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][10]_i_2_n_0\,
      O => \unregy_join_6_1__0\(10)
    );
\pipe_44_22[0][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(8),
      I1 => data5(7),
      I2 => agcvalue(1),
      I3 => data5(6),
      I4 => agcvalue(0),
      I5 => data5(5),
      O => \pipe_44_22[0][10]_i_2_n_0\
    );
\pipe_44_22[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][15]_i_3_n_0\,
      I1 => \pipe_44_22[0][15]_i_4_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][15]_i_5_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][11]_i_2_n_0\,
      O => \unregy_join_6_1__0\(11)
    );
\pipe_44_22[0][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(9),
      I1 => data5(8),
      I2 => agcvalue(1),
      I3 => data5(7),
      I4 => agcvalue(0),
      I5 => data5(6),
      O => \pipe_44_22[0][11]_i_2_n_0\
    );
\pipe_44_22[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][12]_i_2_n_0\,
      I1 => \pipe_44_22[0][12]_i_3_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][12]_i_4_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][12]_i_5_n_0\,
      O => \unregy_join_6_1__0\(12)
    );
\pipe_44_22[0][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_16_22_reg[0][23]\,
      I1 => \pipe_16_22_reg[0][22]\,
      I2 => agcvalue(1),
      I3 => \pipe_16_22_reg[0][21]\,
      I4 => agcvalue(0),
      I5 => \pipe_16_22_reg[0][20]\,
      O => \pipe_44_22[0][12]_i_2_n_0\
    );
\pipe_44_22[0][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_16_22_reg[0][19]\(2),
      I1 => \pipe_16_22_reg[0][19]\(1),
      I2 => agcvalue(1),
      I3 => \pipe_16_22_reg[0][19]\(0),
      I4 => agcvalue(0),
      I5 => data5(15),
      O => \pipe_44_22[0][12]_i_3_n_0\
    );
\pipe_44_22[0][12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(14),
      I1 => data5(13),
      I2 => agcvalue(1),
      I3 => data5(12),
      I4 => agcvalue(0),
      I5 => data5(11),
      O => \pipe_44_22[0][12]_i_4_n_0\
    );
\pipe_44_22[0][12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(10),
      I1 => data5(9),
      I2 => agcvalue(1),
      I3 => data5(8),
      I4 => agcvalue(0),
      I5 => data5(7),
      O => \pipe_44_22[0][12]_i_5_n_0\
    );
\pipe_44_22[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][13]_i_2_n_0\,
      I1 => \pipe_44_22[0][13]_i_3_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][13]_i_4_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][13]_i_5_n_0\,
      O => \unregy_join_6_1__0\(13)
    );
\pipe_44_22[0][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data150,
      I1 => \pipe_16_22_reg[0][23]\,
      I2 => agcvalue(1),
      I3 => \pipe_16_22_reg[0][22]\,
      I4 => agcvalue(0),
      I5 => \pipe_16_22_reg[0][21]\,
      O => \pipe_44_22[0][13]_i_2_n_0\
    );
\pipe_44_22[0][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_16_22_reg[0][20]\,
      I1 => \pipe_16_22_reg[0][19]\(2),
      I2 => agcvalue(1),
      I3 => \pipe_16_22_reg[0][19]\(1),
      I4 => agcvalue(0),
      I5 => \pipe_16_22_reg[0][19]\(0),
      O => \pipe_44_22[0][13]_i_3_n_0\
    );
\pipe_44_22[0][13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(15),
      I1 => data5(14),
      I2 => agcvalue(1),
      I3 => data5(13),
      I4 => agcvalue(0),
      I5 => data5(12),
      O => \pipe_44_22[0][13]_i_4_n_0\
    );
\pipe_44_22[0][13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(11),
      I1 => data5(10),
      I2 => agcvalue(1),
      I3 => data5(9),
      I4 => agcvalue(0),
      I5 => data5(8),
      O => \pipe_44_22[0][13]_i_5_n_0\
    );
\pipe_44_22[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][14]_i_2_n_0\,
      I1 => \pipe_44_22[0][14]_i_3_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][14]_i_4_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][14]_i_5_n_0\,
      O => \unregy_join_6_1__0\(14)
    );
\pipe_44_22[0][14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data150,
      I1 => agcvalue(1),
      I2 => \pipe_16_22_reg[0][23]\,
      I3 => agcvalue(0),
      I4 => \pipe_16_22_reg[0][22]\,
      O => \pipe_44_22[0][14]_i_2_n_0\
    );
\pipe_44_22[0][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_16_22_reg[0][21]\,
      I1 => \pipe_16_22_reg[0][20]\,
      I2 => agcvalue(1),
      I3 => \pipe_16_22_reg[0][19]\(2),
      I4 => agcvalue(0),
      I5 => \pipe_16_22_reg[0][19]\(1),
      O => \pipe_44_22[0][14]_i_3_n_0\
    );
\pipe_44_22[0][14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_16_22_reg[0][19]\(0),
      I1 => data5(15),
      I2 => agcvalue(1),
      I3 => data5(14),
      I4 => agcvalue(0),
      I5 => data5(13),
      O => \pipe_44_22[0][14]_i_4_n_0\
    );
\pipe_44_22[0][14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(12),
      I1 => data5(11),
      I2 => agcvalue(1),
      I3 => data5(10),
      I4 => agcvalue(0),
      I5 => data5(9),
      O => \pipe_44_22[0][14]_i_5_n_0\
    );
\pipe_44_22[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][15]_i_2_n_0\,
      I1 => \pipe_44_22[0][15]_i_3_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][15]_i_4_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][15]_i_5_n_0\,
      O => \unregy_join_6_1__0\(15)
    );
\pipe_44_22[0][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => agcvalue(1),
      I1 => data150,
      I2 => agcvalue(0),
      I3 => \pipe_16_22_reg[0][23]\,
      O => \pipe_44_22[0][15]_i_2_n_0\
    );
\pipe_44_22[0][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_16_22_reg[0][22]\,
      I1 => \pipe_16_22_reg[0][21]\,
      I2 => agcvalue(1),
      I3 => \pipe_16_22_reg[0][20]\,
      I4 => agcvalue(0),
      I5 => \pipe_16_22_reg[0][19]\(2),
      O => \pipe_44_22[0][15]_i_3_n_0\
    );
\pipe_44_22[0][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_16_22_reg[0][19]\(1),
      I1 => \pipe_16_22_reg[0][19]\(0),
      I2 => agcvalue(1),
      I3 => data5(15),
      I4 => agcvalue(0),
      I5 => data5(14),
      O => \pipe_44_22[0][15]_i_4_n_0\
    );
\pipe_44_22[0][15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(13),
      I1 => data5(12),
      I2 => agcvalue(1),
      I3 => data5(11),
      I4 => agcvalue(0),
      I5 => data5(10),
      O => \pipe_44_22[0][15]_i_5_n_0\
    );
\pipe_44_22[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][13]_i_5_n_0\,
      I1 => \pipe_44_22[0][9]_i_2_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][5]_i_2_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][1]_i_2_n_0\,
      O => \unregy_join_6_1__0\(1)
    );
\pipe_44_22[0][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => agcvalue(1),
      I1 => data0(0),
      I2 => agcvalue(0),
      O => \pipe_44_22[0][1]_i_2_n_0\
    );
\pipe_44_22[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][14]_i_5_n_0\,
      I1 => \pipe_44_22[0][10]_i_2_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][6]_i_2_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][2]_i_2_n_0\,
      O => \unregy_join_6_1__0\(2)
    );
\pipe_44_22[0][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => agcvalue(1),
      I1 => data0(0),
      I2 => agcvalue(0),
      I3 => data5(0),
      O => \pipe_44_22[0][2]_i_2_n_0\
    );
\pipe_44_22[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][15]_i_5_n_0\,
      I1 => \pipe_44_22[0][11]_i_2_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][7]_i_2_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][3]_i_2_n_0\,
      O => \unregy_join_6_1__0\(3)
    );
\pipe_44_22[0][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => data5(1),
      I1 => data5(0),
      I2 => agcvalue(1),
      I3 => agcvalue(0),
      I4 => data0(0),
      O => \pipe_44_22[0][3]_i_2_n_0\
    );
\pipe_44_22[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][12]_i_4_n_0\,
      I1 => \pipe_44_22[0][12]_i_5_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][8]_i_2_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][4]_i_2_n_0\,
      O => \unregy_join_6_1__0\(4)
    );
\pipe_44_22[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(2),
      I1 => data5(1),
      I2 => agcvalue(1),
      I3 => data5(0),
      I4 => agcvalue(0),
      I5 => data0(0),
      O => \pipe_44_22[0][4]_i_2_n_0\
    );
\pipe_44_22[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][13]_i_4_n_0\,
      I1 => \pipe_44_22[0][13]_i_5_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][9]_i_2_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][5]_i_2_n_0\,
      O => \unregy_join_6_1__0\(5)
    );
\pipe_44_22[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(3),
      I1 => data5(2),
      I2 => agcvalue(1),
      I3 => data5(1),
      I4 => agcvalue(0),
      I5 => data5(0),
      O => \pipe_44_22[0][5]_i_2_n_0\
    );
\pipe_44_22[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][14]_i_4_n_0\,
      I1 => \pipe_44_22[0][14]_i_5_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][10]_i_2_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][6]_i_2_n_0\,
      O => \unregy_join_6_1__0\(6)
    );
\pipe_44_22[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(4),
      I1 => data5(3),
      I2 => agcvalue(1),
      I3 => data5(2),
      I4 => agcvalue(0),
      I5 => data5(1),
      O => \pipe_44_22[0][6]_i_2_n_0\
    );
\pipe_44_22[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][15]_i_4_n_0\,
      I1 => \pipe_44_22[0][15]_i_5_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][11]_i_2_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][7]_i_2_n_0\,
      O => \unregy_join_6_1__0\(7)
    );
\pipe_44_22[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(5),
      I1 => data5(4),
      I2 => agcvalue(1),
      I3 => data5(3),
      I4 => agcvalue(0),
      I5 => data5(2),
      O => \pipe_44_22[0][7]_i_2_n_0\
    );
\pipe_44_22[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][12]_i_3_n_0\,
      I1 => \pipe_44_22[0][12]_i_4_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][12]_i_5_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][8]_i_2_n_0\,
      O => \unregy_join_6_1__0\(8)
    );
\pipe_44_22[0][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(6),
      I1 => data5(5),
      I2 => agcvalue(1),
      I3 => data5(4),
      I4 => agcvalue(0),
      I5 => data5(3),
      O => \pipe_44_22[0][8]_i_2_n_0\
    );
\pipe_44_22[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pipe_44_22[0][13]_i_3_n_0\,
      I1 => \pipe_44_22[0][13]_i_4_n_0\,
      I2 => agcvalue(3),
      I3 => \pipe_44_22[0][13]_i_5_n_0\,
      I4 => agcvalue(2),
      I5 => \pipe_44_22[0][9]_i_2_n_0\,
      O => \unregy_join_6_1__0\(9)
    );
\pipe_44_22[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(7),
      I1 => data5(6),
      I2 => agcvalue(1),
      I3 => data5(5),
      I4 => agcvalue(0),
      I5 => data5(4),
      O => \pipe_44_22[0][9]_i_2_n_0\
    );
\pipe_44_22_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(0),
      Q => Q(0),
      R => '0'
    );
\pipe_44_22_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(10),
      Q => Q(10),
      R => '0'
    );
\pipe_44_22_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(11),
      Q => Q(11),
      R => '0'
    );
\pipe_44_22_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(12),
      Q => Q(12),
      R => '0'
    );
\pipe_44_22_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(13),
      Q => Q(13),
      R => '0'
    );
\pipe_44_22_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(14),
      Q => Q(14),
      R => '0'
    );
\pipe_44_22_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(15),
      Q => Q(15),
      R => '0'
    );
\pipe_44_22_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(1),
      Q => Q(1),
      R => '0'
    );
\pipe_44_22_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(2),
      Q => Q(2),
      R => '0'
    );
\pipe_44_22_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(3),
      Q => Q(3),
      R => '0'
    );
\pipe_44_22_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(4),
      Q => Q(4),
      R => '0'
    );
\pipe_44_22_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(5),
      Q => Q(5),
      R => '0'
    );
\pipe_44_22_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(6),
      Q => Q(6),
      R => '0'
    );
\pipe_44_22_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(7),
      Q => Q(7),
      R => '0'
    );
\pipe_44_22_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(8),
      Q => Q(8),
      R => '0'
    );
\pipe_44_22_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \unregy_join_6_1__0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_mux_58fb6be996 is
  port (
    \inferred_dsp.reg_mult.m_reg_reg\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    S : in STD_LOGIC_VECTOR ( 17 downto 0 );
    o : in STD_LOGIC_VECTOR ( 17 downto 0 );
    qspo : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_mux_58fb6be996 : entity is "sysgen_mux_58fb6be996";
end minized_petalinux_minized_demodulate_0_0_sysgen_mux_58fb6be996;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_mux_58fb6be996 is
  signal \pipe_20_22[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][17]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][9]_i_1_n_0\ : STD_LOGIC;
begin
\pipe_20_22[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => S(0),
      I1 => o(0),
      I2 => qspo(0),
      I3 => qspo(1),
      I4 => \fd_prim_array[17].bit_is_0.fdre_comp\(0),
      O => \pipe_20_22[0][0]_i_1_n_0\
    );
\pipe_20_22[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(10),
      I1 => o(10),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(10),
      I4 => qspo(1),
      I5 => Q(8),
      O => \pipe_20_22[0][10]_i_1_n_0\
    );
\pipe_20_22[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(11),
      I1 => o(11),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(11),
      I4 => qspo(1),
      I5 => Q(9),
      O => \pipe_20_22[0][11]_i_1_n_0\
    );
\pipe_20_22[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(12),
      I1 => o(12),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(12),
      I4 => qspo(1),
      I5 => Q(10),
      O => \pipe_20_22[0][12]_i_1_n_0\
    );
\pipe_20_22[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(13),
      I1 => o(13),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(13),
      I4 => qspo(1),
      I5 => Q(11),
      O => \pipe_20_22[0][13]_i_1_n_0\
    );
\pipe_20_22[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(14),
      I1 => o(14),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(14),
      I4 => qspo(1),
      I5 => Q(12),
      O => \pipe_20_22[0][14]_i_1_n_0\
    );
\pipe_20_22[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(15),
      I1 => o(15),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(15),
      I4 => qspo(1),
      I5 => Q(13),
      O => \pipe_20_22[0][15]_i_1_n_0\
    );
\pipe_20_22[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(16),
      I1 => o(16),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(16),
      I4 => qspo(1),
      I5 => Q(14),
      O => \pipe_20_22[0][16]_i_1_n_0\
    );
\pipe_20_22[0][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(17),
      I1 => o(17),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(17),
      I4 => qspo(1),
      I5 => Q(15),
      O => \pipe_20_22[0][17]_i_1_n_0\
    );
\pipe_20_22[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => S(1),
      I1 => o(1),
      I2 => qspo(0),
      I3 => qspo(1),
      I4 => \fd_prim_array[17].bit_is_0.fdre_comp\(1),
      O => \pipe_20_22[0][1]_i_1_n_0\
    );
\pipe_20_22[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(2),
      I1 => o(2),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(2),
      I4 => qspo(1),
      I5 => Q(0),
      O => \pipe_20_22[0][2]_i_1_n_0\
    );
\pipe_20_22[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(3),
      I1 => o(3),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(3),
      I4 => qspo(1),
      I5 => Q(1),
      O => \pipe_20_22[0][3]_i_1_n_0\
    );
\pipe_20_22[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(4),
      I1 => o(4),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(4),
      I4 => qspo(1),
      I5 => Q(2),
      O => \pipe_20_22[0][4]_i_1_n_0\
    );
\pipe_20_22[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(5),
      I1 => o(5),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(5),
      I4 => qspo(1),
      I5 => Q(3),
      O => \pipe_20_22[0][5]_i_1_n_0\
    );
\pipe_20_22[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(6),
      I1 => o(6),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(6),
      I4 => qspo(1),
      I5 => Q(4),
      O => \pipe_20_22[0][6]_i_1_n_0\
    );
\pipe_20_22[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(7),
      I1 => o(7),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(7),
      I4 => qspo(1),
      I5 => Q(5),
      O => \pipe_20_22[0][7]_i_1_n_0\
    );
\pipe_20_22[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(8),
      I1 => o(8),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(8),
      I4 => qspo(1),
      I5 => Q(6),
      O => \pipe_20_22[0][8]_i_1_n_0\
    );
\pipe_20_22[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => S(9),
      I1 => o(9),
      I2 => qspo(0),
      I3 => \fd_prim_array[17].bit_is_0.fdre_comp\(9),
      I4 => qspo(1),
      I5 => Q(7),
      O => \pipe_20_22[0][9]_i_1_n_0\
    );
\pipe_20_22_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][0]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(0),
      R => '0'
    );
\pipe_20_22_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][10]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(10),
      R => '0'
    );
\pipe_20_22_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][11]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(11),
      R => '0'
    );
\pipe_20_22_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][12]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(12),
      R => '0'
    );
\pipe_20_22_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][13]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(13),
      R => '0'
    );
\pipe_20_22_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][14]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(14),
      R => '0'
    );
\pipe_20_22_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][15]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(15),
      R => '0'
    );
\pipe_20_22_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][16]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(16),
      R => '0'
    );
\pipe_20_22_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][17]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(17),
      R => '0'
    );
\pipe_20_22_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][1]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(1),
      R => '0'
    );
\pipe_20_22_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][2]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(2),
      R => '0'
    );
\pipe_20_22_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][3]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(3),
      R => '0'
    );
\pipe_20_22_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][4]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(4),
      R => '0'
    );
\pipe_20_22_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][5]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(5),
      R => '0'
    );
\pipe_20_22_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][6]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(6),
      R => '0'
    );
\pipe_20_22_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][7]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(7),
      R => '0'
    );
\pipe_20_22_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][8]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(8),
      R => '0'
    );
\pipe_20_22_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][9]_i_1_n_0\,
      Q => \inferred_dsp.reg_mult.m_reg_reg\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_mux_5ff663aadf is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_mux_5ff663aadf : entity is "sysgen_mux_5ff663aadf";
end minized_petalinux_minized_demodulate_0_0_sysgen_mux_5ff663aadf;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_mux_5ff663aadf is
begin
\pipe_16_22_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\pipe_16_22_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\pipe_16_22_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\pipe_16_22_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\pipe_16_22_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\pipe_16_22_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\pipe_16_22_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\pipe_16_22_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\pipe_16_22_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\pipe_16_22_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\pipe_16_22_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\pipe_16_22_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\pipe_16_22_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\pipe_16_22_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\pipe_16_22_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\pipe_16_22_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_mux_97355f4bd1 is
  port (
    filterredsignal : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC;
    o : in STD_LOGIC_VECTOR ( 17 downto 0 );
    inputsignalselect : in STD_LOGIC_VECTOR ( 1 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_mux_97355f4bd1 : entity is "sysgen_mux_97355f4bd1";
end minized_petalinux_minized_demodulate_0_0_sysgen_mux_97355f4bd1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_mux_97355f4bd1 is
  signal \pipe_20_22[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][17]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][17]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pipe_20_22[0][16]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \pipe_20_22[0][17]_i_2\ : label is "soft_lutpair39";
begin
\pipe_20_22[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(0),
      I1 => o(0),
      I2 => douta(2),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(1),
      O => \pipe_20_22[0][0]_i_1_n_0\
    );
\pipe_20_22[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(10),
      I1 => o(10),
      I2 => douta(12),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(11),
      O => \pipe_20_22[0][10]_i_1_n_0\
    );
\pipe_20_22[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(11),
      I1 => o(11),
      I2 => douta(13),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(12),
      O => \pipe_20_22[0][11]_i_1_n_0\
    );
\pipe_20_22[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(12),
      I1 => o(12),
      I2 => douta(14),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(13),
      O => \pipe_20_22[0][12]_i_1_n_0\
    );
\pipe_20_22[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(13),
      I1 => o(13),
      I2 => douta(15),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(14),
      O => \pipe_20_22[0][13]_i_1_n_0\
    );
\pipe_20_22[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => o(14),
      I1 => inputsignalselect(0),
      I2 => inputsignalselect(1),
      I3 => douta(14),
      O => \pipe_20_22[0][14]_i_1_n_0\
    );
\pipe_20_22[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => o(15),
      I1 => inputsignalselect(0),
      I2 => inputsignalselect(1),
      I3 => douta(15),
      O => \pipe_20_22[0][15]_i_1_n_0\
    );
\pipe_20_22[0][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => o(16),
      I1 => inputsignalselect(0),
      I2 => inputsignalselect(1),
      I3 => douta(15),
      O => \pipe_20_22[0][16]_i_1_n_0\
    );
\pipe_20_22[0][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => inputsignalselect(1),
      I1 => douta(15),
      O => \pipe_20_22[0][17]_i_1_n_0\
    );
\pipe_20_22[0][17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => o(17),
      I1 => inputsignalselect(0),
      I2 => inputsignalselect(1),
      I3 => douta(15),
      O => \pipe_20_22[0][17]_i_2_n_0\
    );
\pipe_20_22[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(1),
      I1 => o(1),
      I2 => douta(3),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(2),
      O => \pipe_20_22[0][1]_i_1_n_0\
    );
\pipe_20_22[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(2),
      I1 => o(2),
      I2 => douta(4),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(3),
      O => \pipe_20_22[0][2]_i_1_n_0\
    );
\pipe_20_22[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(3),
      I1 => o(3),
      I2 => douta(5),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(4),
      O => \pipe_20_22[0][3]_i_1_n_0\
    );
\pipe_20_22[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(4),
      I1 => o(4),
      I2 => douta(6),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(5),
      O => \pipe_20_22[0][4]_i_1_n_0\
    );
\pipe_20_22[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(5),
      I1 => o(5),
      I2 => douta(7),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(6),
      O => \pipe_20_22[0][5]_i_1_n_0\
    );
\pipe_20_22[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(6),
      I1 => o(6),
      I2 => douta(8),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(7),
      O => \pipe_20_22[0][6]_i_1_n_0\
    );
\pipe_20_22[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(7),
      I1 => o(7),
      I2 => douta(9),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(8),
      O => \pipe_20_22[0][7]_i_1_n_0\
    );
\pipe_20_22[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(8),
      I1 => o(8),
      I2 => douta(10),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(9),
      O => \pipe_20_22[0][8]_i_1_n_0\
    );
\pipe_20_22[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => douta(9),
      I1 => o(9),
      I2 => douta(11),
      I3 => inputsignalselect(0),
      I4 => inputsignalselect(1),
      I5 => douta(10),
      O => \pipe_20_22[0][9]_i_1_n_0\
    );
\pipe_20_22_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][0]_i_1_n_0\,
      Q => filterredsignal(0),
      R => '0'
    );
\pipe_20_22_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][10]_i_1_n_0\,
      Q => filterredsignal(10),
      R => '0'
    );
\pipe_20_22_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][11]_i_1_n_0\,
      Q => filterredsignal(11),
      R => '0'
    );
\pipe_20_22_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][12]_i_1_n_0\,
      Q => filterredsignal(12),
      R => '0'
    );
\pipe_20_22_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][13]_i_1_n_0\,
      Q => filterredsignal(13),
      R => '0'
    );
\pipe_20_22_reg[0][14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][14]_i_1_n_0\,
      Q => filterredsignal(14),
      S => \pipe_20_22[0][17]_i_1_n_0\
    );
\pipe_20_22_reg[0][15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][15]_i_1_n_0\,
      Q => filterredsignal(15),
      S => \pipe_20_22[0][17]_i_1_n_0\
    );
\pipe_20_22_reg[0][16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][16]_i_1_n_0\,
      Q => filterredsignal(16),
      S => \pipe_20_22[0][17]_i_1_n_0\
    );
\pipe_20_22_reg[0][17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][17]_i_2_n_0\,
      Q => filterredsignal(17),
      S => \pipe_20_22[0][17]_i_1_n_0\
    );
\pipe_20_22_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][1]_i_1_n_0\,
      Q => filterredsignal(1),
      R => '0'
    );
\pipe_20_22_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][2]_i_1_n_0\,
      Q => filterredsignal(2),
      R => '0'
    );
\pipe_20_22_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][3]_i_1_n_0\,
      Q => filterredsignal(3),
      R => '0'
    );
\pipe_20_22_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][4]_i_1_n_0\,
      Q => filterredsignal(4),
      R => '0'
    );
\pipe_20_22_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][5]_i_1_n_0\,
      Q => filterredsignal(5),
      R => '0'
    );
\pipe_20_22_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][6]_i_1_n_0\,
      Q => filterredsignal(6),
      R => '0'
    );
\pipe_20_22_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][7]_i_1_n_0\,
      Q => filterredsignal(7),
      R => '0'
    );
\pipe_20_22_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][8]_i_1_n_0\,
      Q => filterredsignal(8),
      R => '0'
    );
\pipe_20_22_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][9]_i_1_n_0\,
      Q => filterredsignal(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_mux_a111c33481 is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_mux_a111c33481 : entity is "sysgen_mux_a111c33481";
end minized_petalinux_minized_demodulate_0_0_sysgen_mux_a111c33481;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_mux_a111c33481 is
begin
\pipe_16_22_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\pipe_16_22_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\pipe_16_22_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\pipe_16_22_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\pipe_16_22_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\pipe_16_22_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\pipe_16_22_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\pipe_16_22_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\pipe_16_22_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_mux_abe5b40344 is
  port (
    \pipe_16_22_reg[0][24]\ : out STD_LOGIC;
    \pipe_20_22_reg[0]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \pipe_16_22_reg[0][23]\ : out STD_LOGIC;
    \pipe_16_22_reg[0][22]\ : out STD_LOGIC;
    \pipe_16_22_reg[0][21]\ : out STD_LOGIC;
    \pipe_16_22_reg[0][20]\ : out STD_LOGIC;
    inputsignalselect : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \latency_pipe_5_26_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    out1 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_mux_abe5b40344 : entity is "sysgen_mux_abe5b40344";
end minized_petalinux_minized_demodulate_0_0_sysgen_mux_abe5b40344;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_mux_abe5b40344 is
  signal \pipe_20_22[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][17]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][18]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][20]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][21]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][22]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][24]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \^pipe_20_22_reg[0]\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pipe_16_22[0][20]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pipe_16_22[0][21]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \pipe_16_22[0][23]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \pipe_16_22[0][24]_i_2__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pipe_20_22[0][23]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \pipe_20_22[0][24]_i_1\ : label is "soft_lutpair36";
begin
  \pipe_20_22_reg[0]\(24 downto 0) <= \^pipe_20_22_reg[0]\(24 downto 0);
\pipe_16_22[0][20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pipe_20_22_reg[0]\(20),
      I1 => \latency_pipe_5_26_reg[0]\,
      O => \pipe_16_22_reg[0][20]\
    );
\pipe_16_22[0][21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pipe_20_22_reg[0]\(21),
      I1 => \latency_pipe_5_26_reg[0]\,
      O => \pipe_16_22_reg[0][21]\
    );
\pipe_16_22[0][22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pipe_20_22_reg[0]\(22),
      I1 => \latency_pipe_5_26_reg[0]\,
      O => \pipe_16_22_reg[0][22]\
    );
\pipe_16_22[0][23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pipe_20_22_reg[0]\(23),
      I1 => \latency_pipe_5_26_reg[0]\,
      O => \pipe_16_22_reg[0][23]\
    );
\pipe_16_22[0][24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^pipe_20_22_reg[0]\(24),
      I1 => \latency_pipe_5_26_reg[0]\,
      O => \pipe_16_22_reg[0][24]\
    );
\pipe_20_22[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(2),
      I1 => douta(4),
      I2 => inputsignalselect(0),
      I3 => douta(3),
      I4 => inputsignalselect(1),
      I5 => out1(10),
      O => \pipe_20_22[0][10]_i_1_n_0\
    );
\pipe_20_22[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(3),
      I1 => douta(5),
      I2 => inputsignalselect(0),
      I3 => douta(4),
      I4 => inputsignalselect(1),
      I5 => out1(11),
      O => \pipe_20_22[0][11]_i_1_n_0\
    );
\pipe_20_22[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(4),
      I1 => douta(6),
      I2 => inputsignalselect(0),
      I3 => douta(5),
      I4 => inputsignalselect(1),
      I5 => out1(12),
      O => \pipe_20_22[0][12]_i_1_n_0\
    );
\pipe_20_22[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(5),
      I1 => douta(7),
      I2 => inputsignalselect(0),
      I3 => douta(6),
      I4 => inputsignalselect(1),
      I5 => out1(13),
      O => \pipe_20_22[0][13]_i_1_n_0\
    );
\pipe_20_22[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(6),
      I1 => douta(8),
      I2 => inputsignalselect(0),
      I3 => douta(7),
      I4 => inputsignalselect(1),
      I5 => out1(14),
      O => \pipe_20_22[0][14]_i_1_n_0\
    );
\pipe_20_22[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(7),
      I1 => douta(9),
      I2 => inputsignalselect(0),
      I3 => douta(8),
      I4 => inputsignalselect(1),
      I5 => out1(15),
      O => \pipe_20_22[0][15]_i_1_n_0\
    );
\pipe_20_22[0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(8),
      I1 => douta(10),
      I2 => inputsignalselect(0),
      I3 => douta(9),
      I4 => inputsignalselect(1),
      I5 => out1(16),
      O => \pipe_20_22[0][16]_i_1_n_0\
    );
\pipe_20_22[0][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(9),
      I1 => douta(11),
      I2 => inputsignalselect(0),
      I3 => douta(10),
      I4 => inputsignalselect(1),
      I5 => out1(17),
      O => \pipe_20_22[0][17]_i_1_n_0\
    );
\pipe_20_22[0][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(10),
      I1 => douta(12),
      I2 => inputsignalselect(0),
      I3 => douta(11),
      I4 => inputsignalselect(1),
      I5 => out1(18),
      O => \pipe_20_22[0][18]_i_1_n_0\
    );
\pipe_20_22[0][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(11),
      I1 => douta(13),
      I2 => inputsignalselect(0),
      I3 => douta(12),
      I4 => inputsignalselect(1),
      I5 => out1(19),
      O => \pipe_20_22[0][19]_i_1_n_0\
    );
\pipe_20_22[0][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(12),
      I1 => douta(14),
      I2 => inputsignalselect(0),
      I3 => douta(13),
      I4 => inputsignalselect(1),
      I5 => out1(20),
      O => \pipe_20_22[0][20]_i_1_n_0\
    );
\pipe_20_22[0][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(13),
      I1 => douta(15),
      I2 => inputsignalselect(0),
      I3 => douta(14),
      I4 => inputsignalselect(1),
      I5 => out1(21),
      O => \pipe_20_22[0][21]_i_1_n_0\
    );
\pipe_20_22[0][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => douta(14),
      I1 => inputsignalselect(0),
      I2 => douta(15),
      I3 => inputsignalselect(1),
      I4 => out1(22),
      O => \pipe_20_22[0][22]_i_1_n_0\
    );
\pipe_20_22[0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => inputsignalselect(0),
      I1 => douta(15),
      I2 => inputsignalselect(1),
      I3 => out1(23),
      O => \pipe_20_22[0][23]_i_1_n_0\
    );
\pipe_20_22[0][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => inputsignalselect(0),
      I1 => douta(15),
      I2 => inputsignalselect(1),
      I3 => out1(24),
      O => \pipe_20_22[0][24]_i_1_n_0\
    );
\pipe_20_22[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => inputsignalselect(1),
      I1 => inputsignalselect(0),
      O => \pipe_20_22[0][5]_i_1_n_0\
    );
\pipe_20_22[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => out1(6),
      I1 => inputsignalselect(0),
      I2 => douta(0),
      I3 => inputsignalselect(1),
      O => \pipe_20_22[0][6]_i_1_n_0\
    );
\pipe_20_22[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => douta(1),
      I1 => inputsignalselect(0),
      I2 => douta(0),
      I3 => inputsignalselect(1),
      I4 => out1(7),
      O => \pipe_20_22[0][7]_i_1_n_0\
    );
\pipe_20_22[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(0),
      I1 => douta(2),
      I2 => inputsignalselect(0),
      I3 => douta(1),
      I4 => inputsignalselect(1),
      I5 => out1(8),
      O => \pipe_20_22[0][8]_i_1_n_0\
    );
\pipe_20_22[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta(1),
      I1 => douta(3),
      I2 => inputsignalselect(0),
      I3 => douta(2),
      I4 => inputsignalselect(1),
      I5 => out1(9),
      O => \pipe_20_22[0][9]_i_1_n_0\
    );
\pipe_20_22_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => out1(0),
      Q => \^pipe_20_22_reg[0]\(0),
      R => \pipe_20_22[0][5]_i_1_n_0\
    );
\pipe_20_22_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][10]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(10),
      R => '0'
    );
\pipe_20_22_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][11]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(11),
      R => '0'
    );
\pipe_20_22_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][12]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(12),
      R => '0'
    );
\pipe_20_22_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][13]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(13),
      R => '0'
    );
\pipe_20_22_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][14]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(14),
      R => '0'
    );
\pipe_20_22_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][15]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(15),
      R => '0'
    );
\pipe_20_22_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][16]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(16),
      R => '0'
    );
\pipe_20_22_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][17]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(17),
      R => '0'
    );
\pipe_20_22_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][18]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(18),
      R => '0'
    );
\pipe_20_22_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][19]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(19),
      R => '0'
    );
\pipe_20_22_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => out1(1),
      Q => \^pipe_20_22_reg[0]\(1),
      R => \pipe_20_22[0][5]_i_1_n_0\
    );
\pipe_20_22_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][20]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(20),
      R => '0'
    );
\pipe_20_22_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][21]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(21),
      R => '0'
    );
\pipe_20_22_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][22]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(22),
      R => '0'
    );
\pipe_20_22_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][23]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(23),
      R => '0'
    );
\pipe_20_22_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][24]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(24),
      R => '0'
    );
\pipe_20_22_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => out1(2),
      Q => \^pipe_20_22_reg[0]\(2),
      R => \pipe_20_22[0][5]_i_1_n_0\
    );
\pipe_20_22_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => out1(3),
      Q => \^pipe_20_22_reg[0]\(3),
      R => \pipe_20_22[0][5]_i_1_n_0\
    );
\pipe_20_22_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => out1(4),
      Q => \^pipe_20_22_reg[0]\(4),
      R => \pipe_20_22[0][5]_i_1_n_0\
    );
\pipe_20_22_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => out1(5),
      Q => \^pipe_20_22_reg[0]\(5),
      R => \pipe_20_22[0][5]_i_1_n_0\
    );
\pipe_20_22_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][6]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(6),
      R => '0'
    );
\pipe_20_22_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][7]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(7),
      R => '0'
    );
\pipe_20_22_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][8]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(8),
      R => '0'
    );
\pipe_20_22_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][9]_i_1_n_0\,
      Q => \^pipe_20_22_reg[0]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_mux_d6a7a9af27 is
  port (
    audiomonitorstream : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    o : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    selectmonitorstream : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_20_22_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_mux_d6a7a9af27 : entity is "sysgen_mux_d6a7a9af27";
end minized_petalinux_minized_demodulate_0_0_sysgen_mux_d6a7a9af27;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_mux_d6a7a9af27 is
  signal \pipe_20_22[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_20_22[0][9]_i_1_n_0\ : STD_LOGIC;
begin
\pipe_20_22[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(0),
      I1 => Q(0),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(0),
      O => \pipe_20_22[0][0]_i_1_n_0\
    );
\pipe_20_22[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(10),
      I1 => Q(10),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(10),
      O => \pipe_20_22[0][10]_i_1_n_0\
    );
\pipe_20_22[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(11),
      I1 => Q(11),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(11),
      O => \pipe_20_22[0][11]_i_1_n_0\
    );
\pipe_20_22[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(12),
      I1 => Q(12),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(12),
      O => \pipe_20_22[0][12]_i_1_n_0\
    );
\pipe_20_22[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(13),
      I1 => Q(13),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(13),
      O => \pipe_20_22[0][13]_i_1_n_0\
    );
\pipe_20_22[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(14),
      I1 => Q(14),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(14),
      O => \pipe_20_22[0][14]_i_1_n_0\
    );
\pipe_20_22[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(15),
      I1 => Q(15),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(15),
      O => \pipe_20_22[0][15]_i_1_n_0\
    );
\pipe_20_22[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(1),
      I1 => Q(1),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(1),
      O => \pipe_20_22[0][1]_i_1_n_0\
    );
\pipe_20_22[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(2),
      I1 => Q(2),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(2),
      O => \pipe_20_22[0][2]_i_1_n_0\
    );
\pipe_20_22[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(3),
      I1 => Q(3),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(3),
      O => \pipe_20_22[0][3]_i_1_n_0\
    );
\pipe_20_22[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(4),
      I1 => Q(4),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(4),
      O => \pipe_20_22[0][4]_i_1_n_0\
    );
\pipe_20_22[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(5),
      I1 => Q(5),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(5),
      O => \pipe_20_22[0][5]_i_1_n_0\
    );
\pipe_20_22[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(6),
      I1 => Q(6),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(6),
      O => \pipe_20_22[0][6]_i_1_n_0\
    );
\pipe_20_22[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(7),
      I1 => Q(7),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(7),
      O => \pipe_20_22[0][7]_i_1_n_0\
    );
\pipe_20_22[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(8),
      I1 => Q(8),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(8),
      O => \pipe_20_22[0][8]_i_1_n_0\
    );
\pipe_20_22[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => o(9),
      I1 => Q(9),
      I2 => selectmonitorstream(0),
      I3 => selectmonitorstream(1),
      I4 => \pipe_20_22_reg[0]\(9),
      O => \pipe_20_22[0][9]_i_1_n_0\
    );
\pipe_20_22_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][0]_i_1_n_0\,
      Q => audiomonitorstream(0),
      R => '0'
    );
\pipe_20_22_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][10]_i_1_n_0\,
      Q => audiomonitorstream(10),
      R => '0'
    );
\pipe_20_22_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][11]_i_1_n_0\,
      Q => audiomonitorstream(11),
      R => '0'
    );
\pipe_20_22_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][12]_i_1_n_0\,
      Q => audiomonitorstream(12),
      R => '0'
    );
\pipe_20_22_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][13]_i_1_n_0\,
      Q => audiomonitorstream(13),
      R => '0'
    );
\pipe_20_22_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][14]_i_1_n_0\,
      Q => audiomonitorstream(14),
      R => '0'
    );
\pipe_20_22_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][15]_i_1_n_0\,
      Q => audiomonitorstream(15),
      R => '0'
    );
\pipe_20_22_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][1]_i_1_n_0\,
      Q => audiomonitorstream(1),
      R => '0'
    );
\pipe_20_22_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][2]_i_1_n_0\,
      Q => audiomonitorstream(2),
      R => '0'
    );
\pipe_20_22_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][3]_i_1_n_0\,
      Q => audiomonitorstream(3),
      R => '0'
    );
\pipe_20_22_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][4]_i_1_n_0\,
      Q => audiomonitorstream(4),
      R => '0'
    );
\pipe_20_22_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][5]_i_1_n_0\,
      Q => audiomonitorstream(5),
      R => '0'
    );
\pipe_20_22_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][6]_i_1_n_0\,
      Q => audiomonitorstream(6),
      R => '0'
    );
\pipe_20_22_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][7]_i_1_n_0\,
      Q => audiomonitorstream(7),
      R => '0'
    );
\pipe_20_22_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][8]_i_1_n_0\,
      Q => audiomonitorstream(8),
      R => '0'
    );
\pipe_20_22_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_20_22[0][9]_i_1_n_0\,
      Q => audiomonitorstream(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_mux_eafcf3d881 is
  port (
    addra : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    register2_q_net : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_mux_eafcf3d881 : entity is "sysgen_mux_eafcf3d881";
end minized_petalinux_minized_demodulate_0_0_sysgen_mux_eafcf3d881;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_mux_eafcf3d881 is
begin
\comp0.core_instance0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => S(7),
      I1 => Q(7),
      I2 => register2_q_net,
      O => addra(7)
    );
\comp0.core_instance0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => S(6),
      I1 => Q(6),
      I2 => register2_q_net,
      O => addra(6)
    );
\comp0.core_instance0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => S(5),
      I1 => Q(5),
      I2 => register2_q_net,
      O => addra(5)
    );
\comp0.core_instance0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => S(4),
      I1 => Q(4),
      I2 => register2_q_net,
      O => addra(4)
    );
\comp0.core_instance0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => S(3),
      I1 => Q(3),
      I2 => register2_q_net,
      O => addra(3)
    );
\comp0.core_instance0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => S(2),
      I1 => Q(2),
      I2 => register2_q_net,
      O => addra(2)
    );
\comp0.core_instance0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => S(1),
      I1 => Q(1),
      I2 => register2_q_net,
      O => addra(1)
    );
\comp0.core_instance0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => S(0),
      I1 => Q(0),
      I2 => register2_q_net,
      O => addra(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_mux_ee9f110cde is
  port (
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    D : in STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_mux_ee9f110cde : entity is "sysgen_mux_ee9f110cde";
end minized_petalinux_minized_demodulate_0_0_sysgen_mux_ee9f110cde;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_mux_ee9f110cde is
begin
\pipe_28_22_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\pipe_28_22_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\pipe_28_22_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\pipe_28_22_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\pipe_28_22_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\pipe_28_22_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\pipe_28_22_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\pipe_28_22_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => Q(16),
      R => '0'
    );
\pipe_28_22_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => Q(17),
      R => '0'
    );
\pipe_28_22_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => Q(18),
      R => '0'
    );
\pipe_28_22_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => Q(19),
      R => '0'
    );
\pipe_28_22_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\pipe_28_22_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => Q(20),
      R => '0'
    );
\pipe_28_22_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => Q(21),
      R => '0'
    );
\pipe_28_22_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => Q(22),
      R => '0'
    );
\pipe_28_22_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => Q(23),
      R => '0'
    );
\pipe_28_22_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(24),
      Q => Q(24),
      R => '0'
    );
\pipe_28_22_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\pipe_28_22_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\pipe_28_22_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\pipe_28_22_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\pipe_28_22_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\pipe_28_22_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\pipe_28_22_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\pipe_28_22_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_relational_76a291a9bc is
  port (
    relational_op_net : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_relational_76a291a9bc : entity is "sysgen_relational_76a291a9bc";
end minized_petalinux_minized_demodulate_0_0_sysgen_relational_76a291a9bc;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_relational_76a291a9bc is
  signal \result_12_3_rel__0\ : STD_LOGIC;
begin
\op_mem_37_22_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \result_12_3_rel__0\,
      Q => relational_op_net,
      R => '0'
    );
result_12_3_rel: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      O => \result_12_3_rel__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_sysgen_relational_9ff7dff7d3 is
  port (
    \reg_array[0].fde_used.u2\ : out STD_LOGIC;
    CE : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \i_no_async_controls.output_reg[5]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    o : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \qspo_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_array[0].fde_used.u2_0\ : in STD_LOGIC;
    \accum_reg_39_23_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_sysgen_relational_9ff7dff7d3 : entity is "sysgen_relational_9ff7dff7d3";
end minized_petalinux_minized_demodulate_0_0_sysgen_relational_9ff7dff7d3;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_sysgen_relational_9ff7dff7d3 is
  signal \accum_reg_39_23[11]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[11]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[11]_i_4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[11]_i_5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[15]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[15]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[15]_i_4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[15]_i_5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[19]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[19]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[19]_i_4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[19]_i_5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[23]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[23]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[23]_i_4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[23]_i_5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[3]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[3]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[3]_i_4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[3]_i_5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[7]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[7]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[7]_i_4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[7]_i_5_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^reg_array[0].fde_used.u2\ : STD_LOGIC;
  signal \NLW_accum_reg_39_23_reg[24]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accum_reg_39_23_reg[24]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  \reg_array[0].fde_used.u2\ <= \^reg_array[0].fde_used.u2\;
\accum_reg_39_23[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(11),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[11]_i_2_n_0\
    );
\accum_reg_39_23[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(10),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[11]_i_3_n_0\
    );
\accum_reg_39_23[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(9),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[11]_i_4_n_0\
    );
\accum_reg_39_23[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(8),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[11]_i_5_n_0\
    );
\accum_reg_39_23[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(15),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[15]_i_2_n_0\
    );
\accum_reg_39_23[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(14),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[15]_i_3_n_0\
    );
\accum_reg_39_23[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(13),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[15]_i_4_n_0\
    );
\accum_reg_39_23[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(12),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[15]_i_5_n_0\
    );
\accum_reg_39_23[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(17),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[19]_i_2_n_0\
    );
\accum_reg_39_23[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(17),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[19]_i_3_n_0\
    );
\accum_reg_39_23[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(17),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[19]_i_4_n_0\
    );
\accum_reg_39_23[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(16),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[19]_i_5_n_0\
    );
\accum_reg_39_23[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(17),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[23]_i_2_n_0\
    );
\accum_reg_39_23[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(17),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[23]_i_3_n_0\
    );
\accum_reg_39_23[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(17),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[23]_i_4_n_0\
    );
\accum_reg_39_23[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(17),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[23]_i_5_n_0\
    );
\accum_reg_39_23[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(3),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[3]_i_2_n_0\
    );
\accum_reg_39_23[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(2),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[3]_i_3_n_0\
    );
\accum_reg_39_23[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(1),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[3]_i_4_n_0\
    );
\accum_reg_39_23[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(0),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[3]_i_5_n_0\
    );
\accum_reg_39_23[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(7),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[7]_i_2_n_0\
    );
\accum_reg_39_23[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(6),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[7]_i_3_n_0\
    );
\accum_reg_39_23[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(5),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[7]_i_4_n_0\
    );
\accum_reg_39_23[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => o(4),
      I1 => \qspo_int_reg[0]\(0),
      I2 => \^reg_array[0].fde_used.u2\,
      I3 => \reg_array[0].fde_used.u2_0\,
      O => \accum_reg_39_23[7]_i_5_n_0\
    );
\accum_reg_39_23_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[7]_i_1_n_0\,
      CO(3) => \accum_reg_39_23_reg[11]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[11]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[11]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \accum_reg_39_23[11]_i_2_n_0\,
      DI(2) => \accum_reg_39_23[11]_i_3_n_0\,
      DI(1) => \accum_reg_39_23[11]_i_4_n_0\,
      DI(0) => \accum_reg_39_23[11]_i_5_n_0\,
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => \accum_reg_39_23_reg[11]\(3 downto 0)
    );
\accum_reg_39_23_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[11]_i_1_n_0\,
      CO(3) => \accum_reg_39_23_reg[15]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[15]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[15]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \accum_reg_39_23[15]_i_2_n_0\,
      DI(2) => \accum_reg_39_23[15]_i_3_n_0\,
      DI(1) => \accum_reg_39_23[15]_i_4_n_0\,
      DI(0) => \accum_reg_39_23[15]_i_5_n_0\,
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => \accum_reg_39_23_reg[15]\(3 downto 0)
    );
\accum_reg_39_23_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[15]_i_1_n_0\,
      CO(3) => \accum_reg_39_23_reg[19]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[19]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[19]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \accum_reg_39_23[19]_i_2_n_0\,
      DI(2) => \accum_reg_39_23[19]_i_3_n_0\,
      DI(1) => \accum_reg_39_23[19]_i_4_n_0\,
      DI(0) => \accum_reg_39_23[19]_i_5_n_0\,
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => \accum_reg_39_23_reg[19]\(3 downto 0)
    );
\accum_reg_39_23_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[19]_i_1_n_0\,
      CO(3) => \accum_reg_39_23_reg[23]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[23]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[23]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \accum_reg_39_23[23]_i_2_n_0\,
      DI(2) => \accum_reg_39_23[23]_i_3_n_0\,
      DI(1) => \accum_reg_39_23[23]_i_4_n_0\,
      DI(0) => \accum_reg_39_23[23]_i_5_n_0\,
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => \accum_reg_39_23_reg[23]\(3 downto 0)
    );
\accum_reg_39_23_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_accum_reg_39_23_reg[24]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accum_reg_39_23_reg[24]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => D(24),
      S(3 downto 1) => B"000",
      S(0) => \accum_reg_39_23_reg[24]\(0)
    );
\accum_reg_39_23_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_reg_39_23_reg[3]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[3]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[3]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \accum_reg_39_23[3]_i_2_n_0\,
      DI(2) => \accum_reg_39_23[3]_i_3_n_0\,
      DI(1) => \accum_reg_39_23[3]_i_4_n_0\,
      DI(0) => \accum_reg_39_23[3]_i_5_n_0\,
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => \accum_reg_39_23_reg[3]\(3 downto 0)
    );
\accum_reg_39_23_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[3]_i_1_n_0\,
      CO(3) => \accum_reg_39_23_reg[7]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[7]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[7]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \accum_reg_39_23[7]_i_2_n_0\,
      DI(2) => \accum_reg_39_23[7]_i_3_n_0\,
      DI(1) => \accum_reg_39_23[7]_i_4_n_0\,
      DI(0) => \accum_reg_39_23[7]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \accum_reg_39_23_reg[7]\(3 downto 0)
    );
\op_mem_37_22_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \i_no_async_controls.output_reg[5]\,
      Q => \^reg_array[0].fde_used.u2\,
      R => '0'
    );
\reg_array[0].fde_used.u2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^reg_array[0].fde_used.u2\,
      I1 => \reg_array[0].fde_used.u2_0\,
      O => CE
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_bindec : entity is "bindec";
end minized_petalinux_minized_demodulate_0_0_bindec;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    douta_array : in STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end minized_petalinux_minized_demodulate_0_0_blk_mem_gen_mux;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_mux is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \douta[14]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \douta[15]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair45";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(16),
      I1 => sel_pipe,
      I2 => douta_array(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(26),
      I1 => sel_pipe,
      I2 => douta_array(10),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(27),
      I1 => sel_pipe,
      I2 => douta_array(11),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(28),
      I1 => sel_pipe,
      I2 => douta_array(12),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(29),
      I1 => sel_pipe,
      I2 => douta_array(13),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(30),
      I1 => sel_pipe,
      I2 => douta_array(14),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(31),
      I1 => sel_pipe,
      I2 => douta_array(15),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(17),
      I1 => sel_pipe,
      I2 => douta_array(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(18),
      I1 => sel_pipe,
      I2 => douta_array(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(19),
      I1 => sel_pipe,
      I2 => douta_array(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(20),
      I1 => sel_pipe,
      I2 => douta_array(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(21),
      I1 => sel_pipe,
      I2 => douta_array(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(22),
      I1 => sel_pipe,
      I2 => douta_array(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(23),
      I1 => sel_pipe,
      I2 => douta_array(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(24),
      I1 => sel_pipe,
      I2 => douta_array(8),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(25),
      I1 => sel_pipe,
      I2 => douta_array(9),
      O => douta(9)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe,
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0004000500050005000500050005000500050005000500050005000500050005",
      INIT_21 => X"FFFEFFFFFFFF0000000000010001000200020002000300030003000400040004",
      INIT_22 => X"FFF3FFF3FFF4FFF5FFF5FFF6FFF7FFF8FFF8FFF9FFFAFFFBFFFBFFFCFFFDFFFD",
      INIT_23 => X"FFEDFFEDFFECFFEDFFEDFFEDFFEDFFEEFFEEFFEEFFEFFFEFFFF0FFF1FFF1FFF2",
      INIT_24 => X"FFFAFFF9FFF7FFF6FFF5FFF4FFF2FFF1FFF0FFF0FFEFFFEEFFEEFFEDFFEDFFED",
      INIT_25 => X"00170015001300120010000E000C000A00080006000500030001FFFFFFFDFFFC",
      INIT_26 => X"0022002300220023002200220022002100200020001F001E001C001B001A0018",
      INIT_27 => X"FFEF002D00190026001C001F001A001E001C0020001F00210021002200220023",
      INIT_28 => X"F55DF57BF622F760F91BFB3CFDBE00A3037705F207D4089008680985086F01D6",
      INIT_29 => X"040C03CD036802DB022201400035FF0AFDC4FC6EFB11F9BAF875F753F661F5B3",
      INIT_2A => X"00D70124017201C20211025D02A702ED032F036D03A603D9040304220431042C",
      INIT_2B => X"FF72FF6BFF62FF5AFF54FF50FF50FF55FF61FF73FF8DFFB0FFDC0010004C008F",
      INIT_2C => X"FF9DFF94FF8CFF86FF82FF80FF7FFF80FF81FF83FF84FF85FF84FF82FF7FFF79",
      INIT_2D => X"00410040003D00390032002A002000150009FFFCFFEEFFDFFFD1FFC2FFB5FFA8",
      INIT_2E => X"FFEBFFF0FFF5FFFB00010008000F0017001E0025002C00320038003C003F0041",
      INIT_2F => X"00050001FFFEFFFAFFF6FFF2FFEFFFEBFFE8FFE6FFE4FFE3FFE3FFE4FFE6FFE8",
      INIT_30 => X"FFF90007FFF90007FFF90007FFF90007FFF90007FFFA0006FFFA0006FFFA0006",
      INIT_31 => X"FFF80008FFF80008FFF80008FFF80008FFF80008FFF90008FFF90007FFF90007",
      INIT_32 => X"FFF6000AFFF6000AFFF6000AFFF70009FFF70009FFF70009FFF70009FFF80009",
      INIT_33 => X"FFF3000DFFF4000CFFF4000CFFF4000CFFF5000BFFF5000BFFF5000BFFF6000A",
      INIT_34 => X"FFEF0011FFEF0011FFF00010FFF1000FFFF1000FFFF2000EFFF2000EFFF3000D",
      INIT_35 => X"FFE4001AFFE60019FFE80017FFE90016FFEA0015FFEC0014FFED0013FFEE0012",
      INIT_36 => X"FFC00036FFCB0031FFD0002AFFD30025FFD60021FFDA001EFFDE001DFFE1001B",
      INIT_37 => X"F98C032CFE6601CDFF390110FF6E00B5FF920084FFA2005EFFA80045FFB2003B",
      INIT_38 => X"012C01B20047FE0AFF1C0094FB99F78FFAD801C71C233B31F1C7800035081545",
      INIT_39 => X"003D002900490005FFFDFFAAFFB8FF95FFEC001D00AD009C0043FF3FFF11FFA3",
      INIT_3A => X"0015FFFC001AFFFD0017FFF6000EFFEB0005FFE2FFFEFFDCFFFDFFE0000F0001",
      INIT_3B => X"000AFFF40009FFF30009FFF30009FFF2000AFFF2000AFFF1000BFFF2000EFFF7",
      INIT_3C => X"0009FFF70009FFF70009FFF7000AFFF8000BFFF8000BFFF8000BFFF7000AFFF5",
      INIT_3D => X"0007FFF90007FFF80008FFF80008FFF80008FFF80008FFF80008FFF80009FFF8",
      INIT_3E => X"0007FFFA0007FFFA0007FFFA0007FFF90007FFF90007FFF90007FFF90007FFF9",
      INIT_3F => X"0006FFFA0006FFFA0006FFFA0006FFFA0006FFFA0006FFFA0006FFFA0006FFFA",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => addrb(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => dinb(15 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => douta(15 downto 0),
      DOBDO(15 downto 0) => doutb(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_35\,
      ENARDEN => ena,
      ENBWREN => enb,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"1415000145040011054105045505550541554154414105411000414500015050",
      INITP_01 => X"EBEAFFFEBAFBFFEEFABEFAFBAAFAAAFABEAABEABBEBEFABEEFFFBEBAFFFEAFAC",
      INITP_02 => X"41554154414105411000414500015050EBEAFFFEBAFBFFEEFABEFAFBAAFAAAFA",
      INITP_03 => X"BEAABEABBEBEFABEEFFFBEBAFFFEAFAC14150001450400110541050455055505",
      INITP_04 => X"154014144510443AFAFAAFFAAAAAAAAAAABFFFEAAABFFFEAAAABFFFFFFEAAAAA",
      INITP_05 => X"5414410000511115000050510444511445104441144414540000050411114140",
      INITP_06 => X"0141444441015555505041111111445104411111145055554144440554144415",
      INITP_07 => X"AAAAAAFFFFFFFAAAABFFFEAAABFFFEAAAAAAAAAAABFFABEBEB04410441054000",
      INIT_00 => X"5C15565150724A7A446C3E48381131C92B72250D1F9D192212A10C19068D0000",
      INIT_01 => X"B0B1AB7FA717A27C9DAF98B193858E2B88A583F57E1D781D72F96DB0674761BD",
      INIT_02 => X"E99BE761E4E0E118DE0ADBB8D822D449D12FCDD5C93BC563C14EBDFDB972B4AD",
      INIT_03 => X"FF55FFDFFF1AFE06FDA4FCF4FBF5FAA9F90FF829F6F6F477F2ACF097EE37EC8E",
      INIT_04 => X"EE37F097F2ACF477F6F6F829F90FFAA9FBF5FCF4FDA4FE06FF1AFFDFFF55FF7D",
      INIT_05 => X"B972BDFDC14EC563C93BCDD5D12FD449D822DBB8DE0AE118E4E0E761E99BEC8E",
      INIT_06 => X"67476DB072F9781D7E1D83F588A58E2B938598B19DAFA27CA717AB7FB0B1B4AD",
      INIT_07 => X"068D0C1912A119221F9D250D2B7231C938113E48446C4A7A507256515C1561BD",
      INIT_08 => X"A3EBA9AFAF8EB586BB94C1B8C7EFCE37D48EDAF3E063E6DEED5FF3E7F9730000",
      INIT_09 => X"4F4F548158E95D846251674F6C7B71D5775B7C0B81E387E38D07925098B99E43",
      INIT_0A => X"1665189F1B201EE821F6244827DE2BB72ED1322B36C53A9D3EB24203468E4B53",
      INIT_0B => X"00AB002100E601FA025C030C040B055706F107D7090A0B890D540F6911C91372",
      INIT_0C => X"11C90F690D540B89090A07D706F10557040B030C025C01FA00E6002100AB0083",
      INIT_0D => X"468E42033EB23A9D36C5322B2ED12BB727DE244821F61EE81B20189F16651372",
      INIT_0E => X"98B992508D0787E381E37C0B775B71D56C7B674F62515D8458E954814F4F4B53",
      INIT_0F => X"F973F3E7ED5FE6DEE063DAF3D48ECE37C7EFC1B8BB94B586AF8EA9AFA3EB9E43",
      INIT_10 => X"11C90F690D540B89090A07D706F10557040B030C025C01FA00E6002100AB0083",
      INIT_11 => X"468E42033EB23A9D36C5322B2ED12BB727DE244821F61EE81B20189F16651372",
      INIT_12 => X"98B992508D0787E381E37C0B775B71D56C7B674F62515D8458E954814F4F4B53",
      INIT_13 => X"F973F3E7ED5FE6DEE063DAF3D48ECE37C7EFC1B8BB94B586AF8EA9AFA3EB9E43",
      INIT_14 => X"5C15565150724A7A446C3E48381131C92B72250D1F9D192212A10C19068D0000",
      INIT_15 => X"B0B1AB7FA717A27C9DAF98B193858E2B88A583F57E1D781D72F96DB0674761BD",
      INIT_16 => X"E99BE761E4E0E118DE0ADBB8D822D449D12FCDD5C93BC563C14EBDFDB972B4AD",
      INIT_17 => X"FF55FFDFFF1AFE06FDA4FCF4FBF5FAA9F90FF829F6F6F477F2ACF097EE37EC8E",
      INIT_18 => X"EE37F097F2ACF477F6F6F829F90FFAA9FBF5FCF4FDA4FE06FF1AFFDFFF55FF7D",
      INIT_19 => X"B972BDFDC14EC563C93BCDD5D12FD449D822DBB8DE0AE118E4E0E761E99BEC8E",
      INIT_1A => X"67476DB072F9781D7E1D83F588A58E2B938598B19DAFA27CA717AB7FB0B1B4AD",
      INIT_1B => X"068D0C1912A119221F9D250D2B7231C938113E48446C4A7A507256515C1561BD",
      INIT_1C => X"A3EBA9AFAF8EB586BB94C1B8C7EFCE37D48EDAF3E063E6DEED5FF3E7F9730000",
      INIT_1D => X"4F4F548158E95D846251674F6C7B71D5775B7C0B81E387E38D07925098B99E43",
      INIT_1E => X"1665189F1B201EE821F6244827DE2BB72ED1322B36C53A9D3EB24203468E4B53",
      INIT_1F => X"00AB002100E601FA025C030C040B055706F107D7090A0B890D540F6911C91372",
      INIT_20 => X"FEBFFED0FEE0FEEFFEFDFF0BFF19FF26FF32FF3EFF49FF54FF5EFF68FF72FF7B",
      INIT_21 => X"FE5EFE79FE94FEAEFEC7FEDFFEF7FE0EFE24FE3AFE4FFE64FE77FE8AFE9DFEAE",
      INIT_22 => X"FD6BFD8CFDADFDCEFDEFFD10FD31FD51FD71FD90FDAFFDCEFDECFE09FE26FE42",
      INIT_23 => X"FC9CFCB1FCC8FCE0FCF9FC14FC30FC4CFC6AFC88FCA8FCC7FCE7FD08FD29FD4A",
      INIT_24 => X"FCB3FC96FC7EFC6BFC5BFC50FC48FC43FC42FC45FC4AFC51FC5CFC69FC78FC89",
      INIT_25 => X"FEA4FE1FFEA1FE2CFDBFFD5AFDFCFDA5FD56FD0CFCCAFC8DFC57FC26FCFAFCD4",
      INIT_26 => X"055E052C040703EE03E102E102EC020201240151008800CA0016FF6BFFCAFF33",
      INIT_27 => X"130611E910DC0FDF0EF20E140D460C870BD80A3709A4092108AB074406EA069D",
      INIT_28 => X"28CC269F25832378227E20961FBF1DFA1C451BA21A10188F171F16C015711433",
      INIT_29 => X"46974462423C40253E1E3C273A40386936A334ED324730B32F2F2DBD2B5B2A0B",
      INIT_2A => X"6BEB68F26603641D61415F6F5CA95AED583E559B5304517A4EFE4C8F4A2E48DB",
      INIT_2B => X"948692498F0C8CCE8A928757851F82E97FB77D897A60783C751E730670F56DEC",
      INIT_2C => X"BDFBBB22B83CB64CB352B14FAE42AC2EA913A6F1A4C9A19C9F6B9C3699FD97C3",
      INIT_2D => X"E040DE7CDCA2DAB2D8ADD694D467D227CFD5CD71CBFCC976C6E0C43CC289BFC9",
      INIT_2E => X"F7EEF6D6F5A0F44CF2DBF14DF0A2EEDBEDF9EBFCEAE3E8B1E765E500E383E1ED",
      INIT_2F => X"FF96FF81FF4AFFF3FF7AFEE1FE26FE4BFD4FFD32FCF5FB98FB1BFA7FF9C3F8E8",
      INIT_30 => X"F77CF86DF940FAF3FB87FBFBFC4FFD83FD97FE8AFE5CFF0EFF9FFF0EFF5DFF8A",
      INIT_31 => X"E042E2E9E478E5EFE74EE993EABEECCFEDC5EFA0F05FF202F389F4F2F53EF66C",
      INIT_32 => X"BE47C011C2CEC57EC71FC9B0CC32CEA3D002D250D48BD6B3D8C7DAC6DCB0DE84",
      INIT_33 => X"95E898259A5F9D979FCCA2FCA529A74FAA70AC8AAF9DB1A7B4A8B6A0B98EBB70",
      INIT_34 => X"6C326E3671427355766F78907BB67DE180118345857C88B58AF18D2E906C92AB",
      INIT_35 => X"46A048E84B3F4DA54F185199542756C258695B1C5DDB5FA6627B645A67436936",
      INIT_36 => X"28842AC82C1D2D842FFC3184331E34C83683384F3A2B3C173E13401F423B4466",
      INIT_37 => X"136D149F15E216351799190E1A941B2B1CD31E8D1F5821342221242025302751",
      INIT_38 => X"058206C50715077308DE095809DF0A760B1B0CCF0D920E640F4610381139124B",
      INIT_39 => X"FE9CFF2CFFC6FF69001600CD008E0159012F021002FD02F403F804080424054D",
      INIT_3A => X"FC93FCB5FCDDFC09FC3BFC73FCB0FCF4FD3FFD90FDE8FD48FDAFFE1EFE95FE14",
      INIT_3B => X"FC78FC65FC54FC45FC38FC2EFC26FC21FC1FFC20FC25FC2DFC39FC49FC5EFC76",
      INIT_3C => X"FD4EFD2CFD0BFCE9FCC8FCA8FC87FC68FC49FC2BFC0DFCF1FCD6FCBDFCA4FC8D",
      INIT_3D => X"FE4DFE30FE13FDF5FDD7FDB8FD99FD79FD59FD39FD18FDF7FDD5FDB4FD92FD70",
      INIT_3E => X"FEB8FEA7FE94FE81FE6EFE5AFE45FE2FFE18FE01FEEAFED1FEB8FE9EFE84FE68",
      INIT_3F => X"FF84FF7BFF71FF67FF5DFF52FF47FF3BFF2FFF22FF15FF07FEF8FEE9FEDAFEC9",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => douta(16 downto 9),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => douta(17),
      DOPADOP(0) => douta(8),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"5FFFFFFFE96321FFFFFFF54D635BFFFFFD6D84D490DA5BFF82B3FED77FFF7FFF",
      INITP_01 => X"13F5927FFFFFFF5C7E798FFFFFFFE55FF86BFFFFFFEF9FEB5FFFFFFFE04DEC16",
      INITP_02 => X"FFFA90FF39BFFFFFFFFF3FFA9BFFFFFFFCCFFC9C3FFFFFFFF13FAFC1FFFFFFF5",
      INITP_03 => X"1FFF2FFFFFFFFCEEFFF7FFFF55FF3F67FAFBFFE0DFFFDFFFF43FFF93BFEFFFFF",
      INITP_04 => X"AFB5DFBBEDFDF779EF84BFFF2FBF7FFFFEEEFF39FBFEE9FFDD85DEF77B3FFFEF",
      INITP_05 => X"FF629FEC45F7DDCFF6BFFDC633F7EF9FFF8DFEB1ECFD4BFFFBBFBDC93DA7FFFA",
      INITP_06 => X"FFFFFFF2605F27F7EEA7FA5EFD9EABFFDDFFFFD7FFBFFFFDFFFF9C77FA5DFE45",
      INITP_07 => X"FF3CFFFFFFFD147FE287FFFFFFF76FDF95FFFFFFFE109289FFFFFFDF57FEFFFF",
      INITP_08 => X"FFF187FFFFFFFFCBBFFF69FFFFFFFE01FFE5D1FFFFFFFA73FF874BFFFFFFF15F",
      INITP_09 => X"775D7EFFFFF8D45615A3FFFFFFFFFF897F28FBFFFE7FFE7B7FC88BFFF1FFFF3E",
      INITP_0A => X"D7ABD7FFDFFFFF6FF66FFFCEC37FFEFFE5C3FFFD6DFFE2367A957EFFFFFFF88F",
      INITP_0B => X"CE97E8527853FFE79DFD32FFB9FFFF7F7FB1EBFF977BBEFF5CE30DFF157EF7EF",
      INITP_0C => X"2EFFF67775DFFFFFFFFB2BFFEF1BFE7F7E18C5FF81EFFFFFFE57FFFDBFFF3FFF",
      INITP_0D => X"ED7FFFFC5F8E3FA1FF9EE47F37F39F7FF9BFEFFF493FFFFEBF773D08FC52BFF2",
      INITP_0E => X"F17F8A2BFFFFFFFEE7FEAA3FFFFFFEDEFC03F9FFFFFFF8C0DE63FFFFFFFFF7EC",
      INITP_0F => X"CFFF06FF69FFFFD47FD81FF64FFFFA5FFE47FFB47FFF83FFEC1FF93CFFFBFFFD",
      INIT_00 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"0E101010141CFF00FF00FFFF0000FFFFFFFFFFFFFFFFFF00FFFF000208060606",
      INIT_02 => X"0A0400FF0004000402020C0A0E14121818120C060600FFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFF0200FF00FFFF00020204060A080C04040A0C0C060204060C0A0408",
      INIT_04 => X"0402FF040404060208020006FF04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02000204060802080402020406",
      INIT_06 => X"061A2A343E494D4F49473A3C30281E1614140E0404040002FFFFFFFFFFFFFFFF",
      INIT_07 => X"1C0A04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFF0834556571797F79592E1A0CFFFFFFFF001E2E415D7D898983756F6341",
      INIT_09 => X"B5BBB99B876B4712FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFF12496B93A39B978D6126FFFFFFFFFFFFFF0C3A516F93",
      INIT_0B => X"FF12364F87B1D6DED6C4AFA15F24FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02436391A1A3A59F71320CFFFFFFFFFF",
      INIT_0D => X"10FFFFFFFFFFFF08284787BBDCE6E2E4D4A9653C1AFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A658BA1AFAFA36D3C",
      INIT_0F => X"A1A99D7F4508FFFFFFFFFFFF00224977A7DEE6E4D2C6A7613C1AFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C5F8997",
      INIT_11 => X"FF1A53778585857B4D18FFFFFFFFFFFFFF284F699FD8F4FFECCCC2AD69240CFF",
      INIT_12 => X"85591EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFF3461737B79796B36FFFFFFFFFFFFFFFF244D6FA5DAF8F8E4C6AD",
      INIT_14 => X"F4E2AD93874DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFF1E4F73776F6B614502FFFFFFFFFFFFFF1E4B6791C8E2",
      INIT_16 => X"91958F877F6151361A04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF080E1022282822202020200E0E222E364B6373",
      INIT_18 => X"574D2202FFFFFFFFFFFFFF00020202FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFF040A1C2020180A02FFFFFFFFFFFFFFFFFFFF0E2E3E4D65777D85776B",
      INIT_1A => X"362A18FFFFFFFFFFFFFFFFFFFFFF0E12163A281E1A0EFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFF021A203A3C57574F4B532C2A0A0AFFFFFFFFFFFFFFFFFFFF20303C3038",
      INIT_1C => X"24FF45FF24FF04FFFFFFFFFFFFFFFFFF040802474F1E3A5B2416160008FFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFF02FF123A2628323222321AFF02FFFFFFFFFFFFFFFFFFFF0AFF",
      INIT_1E => X"FFFFFFFFFF22FF1EFFFFFFFFFFFFFFFFFFFFFFFF0AFF3C203A3E3A4926322208",
      INIT_1F => X"0C2000FFFFFFFFFFFFFFFFFF0AFF220E183C3A302E1E2EFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"00FF060EFF10FF1A0018FFFFFFFF06FFFFFFFFFFFFFFFFFFFFFF12042626FF0E",
      INIT_21 => X"FF1E14362E260C3E3E100404042E0C220A3620260E3A532C2EFF1A1E18FFFF0A",
      INIT_22 => X"0A32260EFF04FFFFFFFFFFFFFFFFFF04FFFF0A14FF14041AFFFFFFFFFFFF02FF",
      INIT_23 => X"FFFF0206FFFFFF300E22021C02FF02082AFFFF1E2202121E180CFFFF47002812",
      INIT_24 => X"140CFF08FF1EFFFFFF20FFFFFFFFFF02040EFFFFFF0AFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FF12FF0CFFFF02FF0210181C18FF2C200E041A1E0EFF02260606021AFF0E16FF",
      INIT_26 => X"FF060E181EFF04FFFF02FFFF1EFF1012FF0EFFFF14FFFFFF000212FF0A0410FF",
      INIT_27 => X"FF08FF180AFFFFFFFF00FFFF08223822061E0C3EFFFFFF26FF04FF321E00FF1E",
      INIT_28 => X"000412FFFFFF10FFFF00FF2024FFFF1EFFFFFFFFFFFFFFFFFFFFFFFFFF28FF2C",
      INIT_29 => X"FFFFFFFF0E0CFFFFFF14FFFFFFFF0EFF0E0C26FFFFFF000E16FF040C320404FF",
      INIT_2A => X"FF160610FFFF0C1CFFFF0EFF16FF183608FF1810FF10FFFFFF12FFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFF36060216081408FFFF04FFFFFFFFFFFF1A1A18122422322C202816",
      INIT_2C => X"20100E060000FFFFFFFFFFFF04FF020E1AFFFF080E12FFFFFF0004FFFFFFFFFF",
      INIT_2D => X"FFFFFFFF0402FF0CFF04FF12FFFFFFFF02FFFFFF06FF001AFFFF08280C160E14",
      INIT_2E => X"08021804180E00FFFFFFFF0600FFFFFF061E00120EFF00FFFFFF0400FFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFF0EFF20FFFF040C1C1200FF102C06FFFFFFFFFFFFFF04FF120810",
      INIT_30 => X"FF0E0A0622001A140C120C1AFFFF040EFFFFFFFFFFFFFF08080A00140CFF14FF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFF02FFFF0606141C0E120E04040CFF06FF10FFFFFF",
      INIT_32 => X"FFFFFFFFFF0EFF020A0006FF120A0606FFFF06FFFFFF06FFFF0AFFFF02020412",
      INIT_33 => X"FFFF04FFFFFF08FFFFFFFFFFFFFFFFFFFFFFFF0EFF0EFF1E0E0200FF00FFFFFF",
      INIT_34 => X"0EFFFFFFFFFF04FF06040406FFFF02000204020CFF08FFFFFF0AFFFFFFFF06FF",
      INIT_35 => X"FFFFFF04FFFFFF000600FF000002FFFFFF0A020AFF04FF0C040A041612FF0608",
      INIT_36 => X"0C06020C0C080000040A0002FFFF06020400FF04080606020A0E02FF00FFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02FFFFFFFFFFFFFFFFFF02080C0A18",
      INIT_38 => X"0C0208060C0E0E120E12060E060AFF04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0206FFFF02FF00FFFFFFFF02",
      INIT_3A => X"FFFFFFFFFFFF02101820282E3C41494D4F45494338342E20221C10140E0C04FF",
      INIT_3B => X"9BA1958365431C06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFF0E262E4953574B41321A08FFFFFFFFFFFF0822536F8B8F",
      INIT_3D => X"FF1A366595A9ABB9AF998D612806FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF082A495D5D6F715B412404FFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFF02124B739DB1B7D0D4BF9D6D472A06FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A3A45595D636953341A02FFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFF06386981A5A7BFC4C29F795D3614FFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04222C3C434F4F411C02FF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFF0A2C597B95939FABA1976D492C1EFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF142C34383838382C0E",
      INIT_45 => X"2208FFFFFFFFFFFFFFFFFF061232577B897F938D8B75552A1A16FFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A122E3C494B453E32",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFF1A3C617D8F87858175593612FFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFF04180C06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF16345553574B433A24",
      INIT_49 => X"08FFFFFFFFFFFFFFFFFF1C41678199A1ABA99575573012FFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFF0A161A142016FFFFFFFFFFFFFFFFFFFFFFFF06283853636763614726",
      INIT_4B => X"04FFFFFFFFFFFFFF0818323C4F6169716B634B4B2E10FFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0E1620283026281C1A",
      INIT_4D => X"2424343A494349473E341E141008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFF00081C16161C26200E080C0C0600FF040E1A1C",
      INIT_4F => X"383A2E26281622020C120C06FF0204FF00FFFFFFFFFFFF10FFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFF0AFF0AFFFFFF02FFFF100014122028303E3A3A43",
      INIT_51 => X"00FFFF0AFF0CFF18FF1008FF04FF10FF08FFFFFFFFFFFF08FFFFFFFFFFFFFFFF",
      INIT_52 => X"0C06FF08FF0200FFFFFFFFFFFFFFFFFFFF0AFF000C141618181416061402FF00",
      INIT_53 => X"FFFFFF0810FF00FF1EFF080C2000FF0612FFFFFFFF02FF06FFFFFFFF02FF0CFF",
      INIT_54 => X"161A2824282C0A06140602FF02FFFFFFFFFFFFFFFF02FF04FF16020AFF120222",
      INIT_55 => X"02FFFFFF28061A18102A1214061AFFFFFFFFFFFFFFFF06FFFFFF0C14FF120220",
      INIT_56 => X"1AFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFFFF12FF0E060002FF20FFFFFFFF",
      INIT_57 => X"12FF24FF10FFFF360A20FF18FF1812FF06FF04FF00FFFF12FF2AFF1E1E221E02",
      INIT_58 => X"0408080E10FF00FF0CFFFFFFFFFFFF0CFFFFFFFF28FFFF02FF1AFF14FFFFFFFF",
      INIT_59 => X"082600FFFFFF0800FFFF0E2C2C08060E5114300CFF26040EFF06060AFF02020A",
      INIT_5A => X"FF140C0A04FF1E2210FFFFFF0A00FFFFFF14FF06FFFF161832FF0E0E32FFFFFF",
      INIT_5B => X"0CFFFFFFFF06FFFFFF00121618042C0E221AFF18FF18FFFFFFFFFFFF02FFFFFF",
      INIT_5C => X"FF04FF0EFF0408FF0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0006FF12FF02FFFF",
      INIT_5D => X"FF0000FFFFFF04FFFFFFFFFF0A06040604181206040C0E1006FFFFFF06FFFFFF",
      INIT_5E => X"041A0A120A0410040CFF0C060000FF02FFFFFFFFFFFF0AFFFFFFFF0400FFFFFF",
      INIT_5F => X"FFFF0004FF0E060812080C02040AFF06FF060208FF00000804FF10FF100C0604",
      INIT_60 => X"FF04FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFF0202FF0C000E040604FF02FFFFFFFFFFFFFFFFFFFFFFFFFF06060402",
      INIT_62 => X"06040804040C040AFF06FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"00FF02FFFF020208080C0C120E10100C120E0C08040A00FFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFF0204060E0A0A080404060200FFFFFFFFFFFFFFFFFF000002FF02020602FF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFF06000606080C0604060406FFFFFFFFFFFFFFFFFF",
      INIT_66 => X"00FFFFFF000200FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"04040200FF02FF00FFFFFFFFFFFFFFFF02FFFFFF0002020000FF020200FFFFFF",
      INIT_68 => X"06060A060A060804040204020404FF00020002FFFFFFFFFFFFFFFFFF0000FF00",
      INIT_69 => X"FF04FFFFFFFF06020002020200FF02020000FF02060608020404080402080408",
      INIT_6A => X"00060400020000020000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_6B => X"FFFFFFFFFF0008120E08FFFFFFFFFFFFFFFF0610160AFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"0404060600FFFFFFFFFFFFFF04080E0602000402060A060E04FFFFFFFFFF06FF",
      INIT_6D => X"0A02FFFFFFFFFF02FF040006FF0202080E0E0E0400FF04040402FFFFFFFFFFFF",
      INIT_6E => X"000200FFFFFFFFFF02040404060602040000FFFFFFFFFFFFFF0002080C080806",
      INIT_6F => X"FF02FF00020204FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02FFFFFF0000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040202FFFFFF020802060004",
      INIT_71 => X"2E2E2C2A2622261C14120A0C0804FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040C10161A2020242C2C30",
      INIT_73 => X"FFFFFFFFFFFF000C243C495D697573736F5F4F432E1800FFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF061A202E2E302E261E0E08",
      INIT_75 => X"57574B3414FFFFFFFFFFFFFFFFFFFF203659677D878583716149361AFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A36435359",
      INIT_77 => X"677B7F7B6D59341604FFFFFFFFFFFFFFFF102C617BA1B7BDC2AD8F754F34FFFF",
      INIT_78 => X"1AFFFFFFFFFFFFFFFFFFFFFFFF000602FFFFFFFFFFFFFFFFFFFFFFFFFF0A3453",
      INIT_79 => X"FF0E3269839799A185614D16FFFFFFFFFFFFFFFFFF1C5D87B5D6E8E4C8A78161",
      INIT_7A => X"AD8B32FFFFFFFFFFFFFFFFFFFFFFFFFF021018201C08FFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFF1A4B81A9BFBDAD956F32FFFFFFFFFFFFFFFFFF1E4D8FC4EEECDECE",
      INIT_7C => X"CAD4E6DAAB5F3606FFFFFFFFFFFFFFFFFFFFFFFFFF1836453C3614FFFFFFFFFF",
      INIT_7D => X"0CFFFFFFFFFFFFFFFFFF2C579BB9D6D2B58D5932FFFFFFFFFFFFFFFF084B97C2",
      INIT_7E => X"28636B616F85854F2A1E120AFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C2649433020",
      INIT_7F => X"1E2628301E0EFFFFFFFFFFFFFFFF063A5D858585797B6318FFFFFFFFFFFFFF06",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFDDFC3BF3DFFFFFEDFFFCFFCCFFFFFE07FDA3FC63FFFFE9BFCADFCDEBFFFF",
      INITP_01 => X"8FFFFFFFFEFD51F3C7FFFFFEB7CD3F8CFFFFFF9FFF71FFD7FFFFFA1FE90FDBFF",
      INITP_02 => X"BFCEFFFFFFF99F94FE0DFFFFFFF2FF93F857FFFFFF79EB2FC5FFFFFFFD0FF2BF",
      INITP_03 => X"FCEFF41FFFFFFE0FFBBFAE7FFFFFE23F26FEA5FFFFFFE4FF73FF47FFFFFF3FE6",
      INITP_04 => X"B7FC67FCDFFFEFFD87E37FF9BFFF5FFBDFA6FF0AFFFEFFDAFF25FC8BFFF3FF79",
      INITP_05 => X"FFE6BFE17F31FFFFFFABFEEFFABFFFDFF9CFED3F9C7FFEFFF1FF2FFDF7FFFDFF",
      INITP_06 => X"DFFFFFC13F85FF59FFFFFC57F3BFFA5FFFFFC97F7FFFFBFFFFFF57F0CFFF7FFF",
      INITP_07 => X"E52B9FFFFFFC5FFF7FE17FFFFFE77BCFF007FFFFEBFFA9FF94FFFFFE3FF8BFFF",
      INITP_08 => X"FFFFF7EF593FFFFFFFFE5C4436FFFFFFFEB317603FFFFFFFE436A987FFFFFBFF",
      INITP_09 => X"3FFFFFFFD5BF45B6FFFFFFF06FF856DFFFFFFFFDF899FFFFFFFFEB1F669AFFFF",
      INITP_0A => X"FFFFD7711D3FFFFFFE355D1DFFFFEF7FFA105FFFFFFEBFFB657FFFFFFFF3FE63",
      INITP_0B => X"4FFF27FF8FDFEB27F87BFEAEFF85FD283FFFFF7B6BFFFFFDFFFF99726A49FFF7",
      INITP_0C => X"8EEDBFF7CFFFAE7FFDFFFDFFFFE00FDBFF46FF8BFF7F07BFFFFD9FFFA0FFFFF0",
      INITP_0D => X"FFFFFFFFFFFD1DED10B67ECAFE9B23FFFFFFFEFFE597FFDBFFFE5FFF82CCFF9C",
      INITP_0E => X"661F8DFFFAD8DAFFF77FFFF7FFFFFFFE277F5B33327B1FB5BFFB3BFFC3FFAC9F",
      INITP_0F => X"FFFFFFFFFFC8B7FEBCFFFF3C1740EBEFDFF159FFFFFFFFFFFFD5AFFFF51F8EB6",
      INIT_00 => X"FFFF18457F736D7B8777320C0604FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06",
      INIT_01 => X"FFFFFF0416202C3E433002FFFFFFFFFFFFFF205977818F8993772CFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFF123C698573777D7D3C06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFF08203C4555552A0EFFFFFFFFFFFFFF143E5B7D8791915112FF",
      INIT_04 => X"5F43FFFFFFFFFFFFFF2259796773797D2AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFF081E2A556B5B4B1EFFFFFFFFFFFFFF223E677B8995",
      INIT_06 => X"6579AFA77F38FFFFFFFFFFFF04347F736F7B91631EFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E36697F7F6B3006FFFFFFFFFFFF2849",
      INIT_08 => X"FFFF02285F91BDAB7D240800FFFFFFFFFF4B716B7B999B5BFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF023867858561411EFFFFFFFF",
      INIT_0A => X"02FFFFFFFFFF02366D9BD4B3793818FFFFFFFFFFFF36636B8BA3AD3E04FFFFFF",
      INIT_0B => X"16FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1861879373472A",
      INIT_0C => X"83614B320CFFFFFFFFFF04285FC4D2B775241EFFFFFFFFFF06696585A3E0A930",
      INIT_0D => X"C8D88D2C04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2A6781",
      INIT_0E => X"FF164F7F673E2A28FFFFFFFFFFFF0C4389CCBD932C1004FFFFFFFFFF385D5783",
      INIT_0F => X"675D65ADD4A32A02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFF3275775D342818FFFFFFFFFF1A325F99BD9B380E00FFFFFFFFFF32",
      INIT_11 => X"FFFF497975639DD0AB3AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFF245F6B4F221C18FFFFFFFF0022385B87A5993200FFFFFFFF",
      INIT_13 => X"FFFFFFFFFF558581719FCA8F1CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFF265D654B181212FFFFFFFF12324755858B7530FFFF",
      INIT_15 => X"FFFFFFFFFFFFFF2481A99185ABBF5502FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF1C456363410806FFFFFFFF02385D6779938541",
      INIT_17 => X"9F814BFFFFFFFFFFFFFF1C9DAB8B9FC2A73AFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E385D6B571EFFFFFFFFFFFF1449737F95",
      INIT_19 => X"818FA3A3650CFFFFFFFFFFFF0267B39B89A7BD6108FFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2E5D6D5B3400FFFFFFFFFFFF366B",
      INIT_1B => X"14658FA1B1B39745FFFFFFFFFFFFFF30AFB99395C68B24FFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF041C557F896520FFFFFFFFFFFF",
      INIT_1D => X"FFFFFF4393A1ABAB9B6DFFFFFFFFFFFFFF048FC6AB97AF9D28FFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02264555797130FFFFFFFF",
      INIT_1F => X"FFFFFFFFFF1E6595AFBFAB8D26FFFFFFFFFFFFFF5DC8BDADB1C2611AFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFF1004FFFFFFFFFFFFFFFFFFFF3063838F97650CFF",
      INIT_21 => X"360EFFFFFFFFFF164D7DA3C2C28B41FFFFFFFFFFFFFF51D2D4B5B9D28700FFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF0E08FFFFFFFFFFFFFFFFFFFF14478BA59F71",
      INIT_23 => X"937334FFFFFFFFFFFF0863A5A9BBBB914FFFFFFFFFFFFFFF34D2EEC2BBD69B08",
      INIT_24 => X"B730FFFFFFFFFFFFFFFFFFFFFFFFFFFF081600FFFFFFFFFFFFFFFFFF0A416F93",
      INIT_25 => X"6B959D894DFFFFFFFFFFFF0C65ADB3C4C29F67FFFFFFFFFFFFFF53BFFFE6CEE0",
      INIT_26 => X"E0E8D247FFFFFFFFFFFFFFFFFFFFFFFFFFFF062012FFFFFFFFFFFFFFFFFF183A",
      INIT_27 => X"122C638F957B3EFFFFFFFFFFFFFF4991C2C4C8A555FFFFFFFFFFFFFF369FFEF2",
      INIT_28 => X"FFFFE4E8EA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1208FFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFF0E2A557989835706FFFFFFFFFFFF498DBBBDD0BB771AFFFFFFFFFFFF08AB",
      INIT_2A => X"FF5DCEFFF0D0E2C62CFFFFFFFFFFFFFFFFFFFFFFFFFFFF140EFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFF104573878B7945FFFFFFFFFFFF1A69B3CCD2D0A13CFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFF57D6FFDAB7CAB726FFFFFFFFFFFFFFFFFFFFFFFFFFFF08FFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFF12416F79836D2AFFFFFFFFFFFF126BB9CCC4CC9D5FFFFFFF",
      INIT_2E => X"04FFFFFFFFFFFF0691FED8AFADC261FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFF1041636F897B410AFFFFFFFFFFFF579BB1B1B9A177",
      INIT_30 => X"A7B3A151FFFFFFFFFFFFFF2EA7E4BF97A5AB5FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF435D5F718B692EFFFFFFFFFFFF2C6999A9",
      INIT_32 => X"1063939B8B978F4B02FFFFFFFFFFFF0A5FB79F878FA55BFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C344751697749FFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFF1469777F93B9BB771AFFFFFFFFFFFFFF43A5AB95A5C4812AFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF203C414F616738FFFFFF",
      INIT_36 => X"3400FFFFFFFFFFFFFF2C6995B1B7C69336FFFFFFFFFFFFFF1863B9AFBBCABD4F",
      INIT_37 => X"BFCCB96716FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF042838414943",
      INIT_38 => X"28383A2E16FFFFFFFFFFFFFFFF41798197B5C8AF43FFFFFFFFFFFFFFFF67BFC4",
      INIT_39 => X"065581B3BDBBC2A15B02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020C",
      INIT_3A => X"FFFF0608120C02FFFFFFFFFFFFFFFFFF023C5B85979D956F26FFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFF183055859D9DA59D754B06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFF000C1A1A0604FFFFFFFF081A2A2A22201C16FFFFFF",
      INIT_3D => X"283A434B637B7B777F7F6B6D756145432CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF0018303E382A1602FFFFFFFFFFFFFFFFFF0A",
      INIT_3F => X"FFFF0210202A303A38385359576173836F818D7F5F4B2EFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020C1A0AFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFF000802040C1010121A181E1A243E5563819795859B9F71453414FFFFFF",
      INIT_42 => X"5545FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFF000E24261A140C06FF0008040A0022576B799BAFA5A9B9956D",
      INIT_44 => X"BDA1A3AB7D533A14FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF1620100608FFFFFF10040C1224457D8B89B5",
      INIT_46 => X"5D778997A399797769451E0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFF141A222A47",
      INIT_48 => X"04161E20415F6F8997A5957B7F654F2C26FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040600FFFF080C08FFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFF08101C2638596B6F7D917F6B6B5F3E2626FFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02FFFFFFFFFF00FF",
      INIT_4C => X"00020A08FFFFFFFFFFFFFFFF1220384D656F7D8F856F6B613E160CFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0C0C100C",
      INIT_4E => X"FFFF0006080A0812161002FFFFFFFFFF00161C2C4963717B8F8D7F6F65472614",
      INIT_4F => X"59451E06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFF060C0CFFFFFFFFFFFFFFFF0A1C28475F6575856F67",
      INIT_51 => X"5967777D654F4D3A1402FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF06080E100E02FFFFFFFFFFFFFFFF0A182E47",
      INIT_53 => X"FFFFFF0A1A2436495D65696769614D412C1200FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0406060A0A040602FFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFF000408122228363036383A3C3A363230262020201A160E00FF",
      INIT_56 => X"3441494B4F473C36240CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF020E1A222E302E2C22161204FFFFFF040C1822",
      INIT_58 => X"080E121826242A282826241C160C08FFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_59 => X"FF0202FFFFFFFFFFFFFFFFFFFFFFFFFFFF0008060A0C0C0E080606020000FF04",
      INIT_5A => X"241A16100E0806FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_5B => X"0C04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00060E161E242222",
      INIT_5C => X"FFFFFFFFFFFFFFFFFF0810101412100AFFFFFFFFFFFF040E14202224261C1410",
      INIT_5D => X"FFFFFFFFFF0C203445434336220CFFFFFFFFFFFFFFFFFF0C2234363C32261A00",
      INIT_5E => X"FF040C10161A1E1A160E08FFFFFFFFFFFFFFFF04121C262E2C281E1000FFFFFF",
      INIT_5F => X"080A0804FFFFFFFFFFFFFFFFFFFFFFFF00040A100C0E060202FFFFFFFFFFFFFF",
      INIT_60 => X"020806080C040400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0604080808",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF02040A0A0C0402FFFFFFFFFFFFFFFFFFFFFF02",
      INIT_62 => X"FFFFFFFFFFFFFF02080A1216161212121008080004FFFFFFFF00FFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFF04060C0C08060200FFFFFFFFFFFFFF0202080C100E100A0A",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFF02080808080404040004060A0A0A0E0E100E0A04FFFF",
      INIT_65 => X"FFFFFFFF020204060602FFFFFFFFFFFFFFFFFFFFFFFF0002FF02FFFFFFFFFFFF",
      INIT_66 => X"0A0A0C0806FFFFFFFFFFFFFFFFFFFFFFFF0006080A06060400FFFFFFFFFFFFFF",
      INIT_67 => X"0604040002FFFF0002060204060A0806060402FFFFFFFFFFFFFFFFFF0002020A",
      INIT_68 => X"06080C040C100E100E0E0C0806020000FFFFFFFFFFFF020206040406060A0804",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFF0202020204040604FFFFFFFFFFFFFFFFFFFFFFFF02",
      INIT_6A => X"FFFFFF00040A0C0E0A00040600FFFFFFFFFFFFFFFFFFFFFFFFFF0002FF00FFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02FF00FFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFF000200080A0E0C0E0E100C0A040400FFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"00000002040804080A080A060402FF0000FFFFFFFFFFFF00FF0204040204FF00",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF000404060A0A0C0A0A0A0604020200FF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFF00000000FFFFFFFFFFFFFFFFFFFFFF00020002020404020400FFFFFFFFFF",
      INIT_71 => X"060802FFFFFFFFFFFFFFFF02FF00020204080A060200FFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"0000FFFF0000020000FF02020204060604040002020602060208060A0C0A080A",
      INIT_73 => X"0404FF0000FFFFFF00FFFFFFFFFFFFFF0002040602000202040002FF000002FF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0200",
      INIT_75 => X"FFFFFFFF0402FFFF0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_76 => X"FFFFFFFFFF00FF0002FF00FFFF0004040602040202000204FFFFFFFFFFFFFFFF",
      INIT_77 => X"00FFFF0000FF02000408080A0A0A0A060A08080402020002FFFFFFFFFFFF02FF",
      INIT_78 => X"FFFFFF0200FF000200000002FFFFFFFFFF000000FFFF0200FF00FFFF00020200",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFF00FF04020402FF00FF00FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"020200FFFFFFFFFFFFFFFFFF0404040204060402020000FFFFFFFFFFFFFFFFFF",
      INIT_7C => X"0804040604060A060806040404040400FF02FF00FF0002020202020406020202",
      INIT_7D => X"FF00FFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF020200040A0A0A0A0C08",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFF040002000004FF0002FF00FFFFFFFFFFFFFFFFFFFF00",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_01 => X"0304040405073F003F003F3F00003F3F3F3F3F3F3F3F3F003F3F000002010101",
      INIT_02 => X"0201003F0001000100000302030504060604030101003F3F3F3F3F3F3F3F3F3F",
      INIT_03 => X"3F3F3F3F3F00003F003F3F000000010102020301010203030100010103020102",
      INIT_04 => X"01003F0101010100020000013F013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_05 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00000001010200020100000101",
      INIT_06 => X"01060A0D0F12131312110E0F0C0A070505050301010100003F3F3F3F3F3F3F3F",
      INIT_07 => X"0702013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_08 => X"3F3F3F020D15191C1E1F1E160B06033F3F3F3F00070B10171F2222201D1B1810",
      INIT_09 => X"2D2E2E26211A11043F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0A => X"3F3F3F3F3F3F3F3F3F3F04121A242826252318093F3F3F3F3F3F3F030E141B24",
      INIT_0B => X"3F040D13212C353735302B2817093F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00101824282829271C0C033F3F3F3F3F",
      INIT_0D => X"043F3F3F3F3F3F020A11212E36393838342A190F063F3F3F3F3F3F3F3F3F3F3F",
      INIT_0E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0E1922282B2B281B0F",
      INIT_0F => X"282A271F11023F3F3F3F3F3F0008121D29373938343129180F063F3F3F3F3F3F",
      INIT_10 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F07172225",
      INIT_11 => X"3F06141D2121211E13063F3F3F3F3F3F3F0A131A27353C3F3A32302B1A09033F",
      INIT_12 => X"2116073F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_13 => X"3F3F3F3F3F3F0D181C1E1E1E1A0D3F3F3F3F3F3F3F3F09131B29363D3D38312B",
      INIT_14 => X"3C382B2421133F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_15 => X"3F3F3F3F3F3F3F3F3F3F07131C1D1B1A1811003F3F3F3F3F3F3F071219243138",
      INIT_16 => X"242523211F18140D06013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_17 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F020304080A0A08080808080303080B0D12181C",
      INIT_18 => X"151308003F3F3F3F3F3F3F000000003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_19 => X"3F3F3F3F01020708080602003F3F3F3F3F3F3F3F3F3F030B0F13191D1F211D1A",
      INIT_1A => X"0D0A063F3F3F3F3F3F3F3F3F3F3F0304050E0A0706033F3F3F3F3F3F3F3F3F3F",
      INIT_1B => X"3F3F3F0006080E0F15151312140B0A02023F3F3F3F3F3F3F3F3F3F080C0F0C0E",
      INIT_1C => X"093F113F093F013F3F3F3F3F3F3F3F3F0102001113070E1609050500023F3F3F",
      INIT_1D => X"3F3F3F3F3F3F3F003F040E090A0C0C080C063F003F3F3F3F3F3F3F3F3F3F023F",
      INIT_1E => X"3F3F3F3F3F083F073F3F3F3F3F3F3F3F3F3F3F3F023F0F080E0F0E12090C0802",
      INIT_1F => X"0308003F3F3F3F3F3F3F3F3F023F0803060F0E0C0B070B3F3F3F3F3F3F3F3F3F",
      INIT_20 => X"003F01033F043F0600063F3F3F3F013F3F3F3F3F3F3F3F3F3F3F040109093F03",
      INIT_21 => X"3F07050D0B09030F0F040101010B0308020D0809030E140B0B3F0607063F3F02",
      INIT_22 => X"020C09033F013F3F3F3F3F3F3F3F3F013F3F02053F0501063F3F3F3F3F3F003F",
      INIT_23 => X"3F3F00013F3F3F0C03080007003F00020A3F3F070800040706033F3F11000A04",
      INIT_24 => X"05033F023F073F3F3F083F3F3F3F3F0001033F3F3F023F3F3F3F3F3F3F3F3F3F",
      INIT_25 => X"3F043F033F3F003F00040607063F0B0803010607033F0009010100063F03053F",
      INIT_26 => X"3F010306073F013F3F003F3F073F04043F033F3F053F3F3F0000043F0201043F",
      INIT_27 => X"3F023F06023F3F3F3F003F3F02080E080107030F3F3F3F093F013F0C07003F07",
      INIT_28 => X"0001043F3F3F043F3F003F08093F3F073F3F3F3F3F3F3F3F3F3F3F3F3F0A3F0B",
      INIT_29 => X"3F3F3F3F03033F3F3F053F3F3F3F033F0303093F3F3F0003053F01030C01013F",
      INIT_2A => X"3F0501043F3F03073F3F033F053F060D023F06043F043F3F3F043F3F3F3F3F3F",
      INIT_2B => X"3F3F3F3F3F0D0100050205023F3F013F3F3F3F3F3F0606060409080C0B080A05",
      INIT_2C => X"0804030100003F3F3F3F3F3F013F0003063F3F0203043F3F3F00013F3F3F3F3F",
      INIT_2D => X"3F3F3F3F01003F033F013F043F3F3F3F003F3F3F013F00063F3F020A03050305",
      INIT_2E => X"020006010603003F3F3F3F01003F3F3F01070004033F003F3F3F01003F3F3F3F",
      INIT_2F => X"3F3F3F3F3F3F033F083F3F01030704003F040B013F3F3F3F3F3F3F013F040204",
      INIT_30 => X"3F03020108000605030403063F3F01033F3F3F3F3F3F3F0202020005033F053F",
      INIT_31 => X"3F3F3F3F3F3F3F3F3F3F3F3F003F3F010105070304030101033F013F043F3F3F",
      INIT_32 => X"3F3F3F3F3F033F000200013F040201013F3F013F3F3F013F3F023F3F00000104",
      INIT_33 => X"3F3F013F3F3F023F3F3F3F3F3F3F3F3F3F3F3F033F033F070300003F003F3F3F",
      INIT_34 => X"033F3F3F3F3F013F010101013F3F0000000100033F023F3F3F023F3F3F3F013F",
      INIT_35 => X"3F3F3F013F3F3F0001003F0000003F3F3F0200023F013F0301020105043F0102",
      INIT_36 => X"0301000303020000010200003F3F010001003F01020101000203003F003F3F3F",
      INIT_37 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F3F3F3F3F3F3F0002030206",
      INIT_38 => X"03000201030303040304010301023F013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_39 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00013F3F003F003F3F3F3F00",
      INIT_3A => X"3F3F3F3F3F3F000406080A0B0F101213131112100E0D0B08080704050303013F",
      INIT_3B => X"26282520191007013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3C => X"3F3F3F3F3F3F3F3F3F03090B12141512100C06023F3F3F3F3F3F0208141B2223",
      INIT_3D => X"3F060D19252A2A2E2B2623180A013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F020A1217171B1C161009013F3F3F3F3F3F3F",
      INIT_3F => X"3F3F3F3F0004121C272C2D33342F271B110A013F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_40 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F060E111617181A140D06003F3F3F",
      INIT_41 => X"3F3F3F3F3F3F3F3F010E1A2029292F3030271E170D053F3F3F3F3F3F3F3F3F3F",
      INIT_42 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F01080B0F1013131007003F",
      INIT_43 => X"3F3F3F3F3F3F3F3F3F3F020B161E2524272A28251B120B073F3F3F3F3F3F3F3F",
      INIT_44 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F050B0D0E0E0E0E0B03",
      INIT_45 => X"08023F3F3F3F3F3F3F3F3F01040C151E221F2423221D150A06053F3F3F3F3F3F",
      INIT_46 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F02040B0F1212110F0C",
      INIT_47 => X"3F3F3F3F3F3F3F3F3F3F3F060F181F232121201D160D043F3F3F3F3F3F3F3F3F",
      INIT_48 => X"3F3F3F3F010603013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F050D15141512100E09",
      INIT_49 => X"023F3F3F3F3F3F3F3F3F0710192026282A2A251D150C043F3F3F3F3F3F3F3F3F",
      INIT_4A => X"3F3F3F3F0205060508053F3F3F3F3F3F3F3F3F3F3F3F010A0E14181918181109",
      INIT_4B => X"013F3F3F3F3F3F3F02060C0F13181A1C1A1812120B043F3F3F3F3F3F3F3F3F3F",
      INIT_4C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F020305080A0C090A0706",
      INIT_4D => X"09090D0E121012110F0D070504023F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_4E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F00020705050709080302030301003F01030607",
      INIT_4F => X"0E0E0B090A050800030403013F00013F003F3F3F3F3F3F043F3F3F3F3F3F3F3F",
      INIT_50 => X"3F3F3F3F3F3F3F3F3F3F3F3F023F023F3F3F003F3F04000504080A0C0F0E0E10",
      INIT_51 => X"003F3F023F033F063F04023F013F043F023F3F3F3F3F3F023F3F3F3F3F3F3F3F",
      INIT_52 => X"03013F023F00003F3F3F3F3F3F3F3F3F3F023F00030505060605050105003F00",
      INIT_53 => X"3F3F3F02043F003F073F020308003F01043F3F3F3F003F013F3F3F3F003F033F",
      INIT_54 => X"05060A090A0B02010501003F003F3F3F3F3F3F3F3F003F013F0500023F040008",
      INIT_55 => X"003F3F3F0A010606040A040501063F3F3F3F3F3F3F3F013F3F3F03053F040008",
      INIT_56 => X"063F003F3F3F3F3F3F3F3F3F3F3F3F3F3F033F3F043F030100003F083F3F3F3F",
      INIT_57 => X"043F093F043F3F0D02083F063F06043F013F013F003F3F043F0A3F0707080700",
      INIT_58 => X"01020203043F003F033F3F3F3F3F3F033F3F3F3F0A3F3F003F063F053F3F3F3F",
      INIT_59 => X"0209003F3F3F02003F3F030B0B02010314050C033F0901033F0101023F000002",
      INIT_5A => X"3F050302013F0708043F3F3F02003F3F3F053F013F3F05060C3F03030C3F3F3F",
      INIT_5B => X"033F3F3F3F013F3F3F00040506010B0308063F063F063F3F3F3F3F3F003F3F3F",
      INIT_5C => X"3F013F033F01023F033F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00013F043F003F3F",
      INIT_5D => X"3F00003F3F3F013F3F3F3F3F020101010106040101030304013F3F3F013F3F3F",
      INIT_5E => X"0106020402010401033F030100003F003F3F3F3F3F3F023F3F3F3F01003F3F3F",
      INIT_5F => X"3F3F00013F0301020402030001023F013F0100023F000002013F043F04030101",
      INIT_60 => X"3F013F3F3F3F3F3F3F3F3F3F3F3F3F3F00003F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_61 => X"3F3F3F3F00003F0300030101013F003F3F3F3F3F3F3F3F3F3F3F3F3F01010100",
      INIT_62 => X"01010201010301023F013F003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_63 => X"003F003F3F0000020203030403040403040303020102003F3F3F3F3F3F3F3F3F",
      INIT_64 => X"3F3F0001010302020201010100003F3F3F3F3F3F3F3F3F0000003F000001003F",
      INIT_65 => X"3F3F3F3F3F3F3F3F3F3F3F3F01000101020301010101013F3F3F3F3F3F3F3F3F",
      INIT_66 => X"003F3F3F0000003F3F3F003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_67 => X"010100003F003F003F3F3F3F3F3F3F3F003F3F3F00000000003F0000003F3F3F",
      INIT_68 => X"01010201020102010100010001013F000000003F3F3F3F3F3F3F3F3F00003F00",
      INIT_69 => X"3F013F3F3F3F010000000000003F000000003F00010102000101020100020102",
      INIT_6A => X"000101000000000000003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00",
      INIT_6B => X"3F3F3F3F3F00020403023F3F3F3F3F3F3F3F010405023F3F3F3F3F3F3F3F3F3F",
      INIT_6C => X"01010101003F3F3F3F3F3F3F010203010000010001020103013F3F3F3F3F013F",
      INIT_6D => X"02003F3F3F3F3F003F0100013F00000203030301003F010101003F3F3F3F3F3F",
      INIT_6E => X"0000003F3F3F3F3F000101010101000100003F3F3F3F3F3F3F00000203020201",
      INIT_6F => X"3F003F000000013F003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F0000",
      INIT_70 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0100003F3F3F000200010001",
      INIT_71 => X"0B0B0B0A090809070504020302013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_72 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F01030405060808090B0B0C",
      INIT_73 => X"3F3F3F3F3F3F0003090F12171A1D1C1C1B1713100B06003F3F3F3F3F3F3F3F3F",
      INIT_74 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0106080B0B0C0B09070302",
      INIT_75 => X"1515120D053F3F3F3F3F3F3F3F3F3F080D16191F2121201C18120D063F3F3F3F",
      INIT_76 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F060D101416",
      INIT_77 => X"191E1F1E1B160D05013F3F3F3F3F3F3F3F040B181E282D2F302B231D130D3F3F",
      INIT_78 => X"063F3F3F3F3F3F3F3F3F3F3F3F0001003F3F3F3F3F3F3F3F3F3F3F3F3F020D14",
      INIT_79 => X"3F030C1A20252628211813053F3F3F3F3F3F3F3F3F0717212D35393831292018",
      INIT_7A => X"2B220C3F3F3F3F3F3F3F3F3F3F3F3F3F0004060807023F3F3F3F3F3F3F3F3F3F",
      INIT_7B => X"3F3F3F3F3F0612202A2F2F2B251B0C3F3F3F3F3F3F3F3F3F071323303B3A3733",
      INIT_7C => X"323439362A170D013F3F3F3F3F3F3F3F3F3F3F3F3F060D110F0D053F3F3F3F3F",
      INIT_7D => X"033F3F3F3F3F3F3F3F3F0B15262E35342D23160C3F3F3F3F3F3F3F3F02122530",
      INIT_7E => X"0A181A181B2121130A0704023F3F3F3F3F3F3F3F3F3F3F3F3F3F030912100C08",
      INIT_7F => X"07090A0C07033F3F3F3F3F3F3F3F010E172121211E1E18063F3F3F3F3F3F3F01",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta_array(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3F3F06111F1C1B1E211D0C0301013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F01",
      INIT_01 => X"3F3F3F0105080B0F100C003F3F3F3F3F3F3F08161D202322241D0B3F3F3F3F3F",
      INIT_02 => X"3F3F3F3F3F040F1A211C1D1F1F0F013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_03 => X"3F3F3F3F3F3F3F02080F1115150A033F3F3F3F3F3F3F050F161F21242414043F",
      INIT_04 => X"17103F3F3F3F3F3F3F08161E191C1E1F0A3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_05 => X"3F3F3F3F3F3F3F3F3F3F3F02070A151A1612073F3F3F3F3F3F3F080F191E2225",
      INIT_06 => X"191E2B291F0E3F3F3F3F3F3F010D1F1C1B1E2418073F3F3F3F3F3F3F3F3F3F3F",
      INIT_07 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F030D1A1F1F1A0C013F3F3F3F3F3F0A12",
      INIT_08 => X"3F3F000A17242F2A1F0902003F3F3F3F3F121C1A1E2626163F3F3F3F3F3F3F3F",
      INIT_09 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F000E1921211810073F3F3F3F",
      INIT_0A => X"003F3F3F3F3F000D1B26342C1E0E063F3F3F3F3F3F0D181A22282B0F013F3F3F",
      INIT_0B => X"053F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F061821241C110A",
      INIT_0C => X"2018120C033F3F3F3F3F010A1730342D1D09073F3F3F3F3F011A192128372A0C",
      INIT_0D => X"3135230B013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0A1920",
      INIT_0E => X"3F05131F190F0A0A3F3F3F3F3F3F031022322F240B04013F3F3F3F3F0E171520",
      INIT_0F => X"1917192B34280A003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_10 => X"3F3F3F3F3F0C1D1D170D0A063F3F3F3F3F060C17262F260E03003F3F3F3F3F0C",
      INIT_11 => X"3F3F121E1D1827332A0E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_12 => X"3F3F3F3F3F3F3F3F09171A130807063F3F3F3F00080E162129260C003F3F3F3F",
      INIT_13 => X"3F3F3F3F3F1521201C273223073F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_14 => X"3F3F3F3F3F3F3F3F3F3F3F091719120604043F3F3F3F040C111521221D0C3F3F",
      INIT_15 => X"3F3F3F3F3F3F3F09202A24212A2F15003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_16 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F071118181002013F3F3F3F000E17191E242110",
      INIT_17 => X"2720123F3F3F3F3F3F3F07272A222730290E3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_18 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F030E171A15073F3F3F3F3F3F05121C1F25",
      INIT_19 => X"2023282819033F3F3F3F3F3F00192C2622292F18023F3F3F3F3F3F3F3F3F3F3F",
      INIT_1A => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0B171B160D003F3F3F3F3F3F0D1A",
      INIT_1B => X"051923282C2C25113F3F3F3F3F3F3F0C2B2E24253122093F3F3F3F3F3F3F3F3F",
      INIT_1C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0107151F2219083F3F3F3F3F3F",
      INIT_1D => X"3F3F3F1024282A2A261B3F3F3F3F3F3F3F0123312A252B270A3F3F3F3F3F3F3F",
      INIT_1E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F000911151E1C0C3F3F3F3F",
      INIT_1F => X"3F3F3F3F3F0719252B2F2A23093F3F3F3F3F3F3F17312F2B2C3018063F3F3F3F",
      INIT_20 => X"3F3F3F3F3F3F3F3F3F3F3F3F04013F3F3F3F3F3F3F3F3F3F0C1820232519033F",
      INIT_21 => X"0D033F3F3F3F3F05131F28303022103F3F3F3F3F3F3F1434342D2E3421003F3F",
      INIT_22 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F03023F3F3F3F3F3F3F3F3F3F05112229271C",
      INIT_23 => X"241C0D3F3F3F3F3F3F0218292A2E2E24133F3F3F3F3F3F3F0D343B302E352602",
      INIT_24 => X"2D0C3F3F3F3F3F3F3F3F3F3F3F3F3F3F0205003F3F3F3F3F3F3F3F3F02101B24",
      INIT_25 => X"1A252722133F3F3F3F3F3F03192B2C303027193F3F3F3F3F3F3F142F3F393337",
      INIT_26 => X"373934113F3F3F3F3F3F3F3F3F3F3F3F3F3F0108043F3F3F3F3F3F3F3F3F060E",
      INIT_27 => X"040B1823251E0F3F3F3F3F3F3F3F122430303129153F3F3F3F3F3F3F0D273F3C",
      INIT_28 => X"3F3F38393A1F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F04023F3F3F3F3F3F3F3F3F",
      INIT_29 => X"3F3F030A151E222015013F3F3F3F3F3F12232E2F332E1D063F3F3F3F3F3F022A",
      INIT_2A => X"3F17333F3B3338310B3F3F3F3F3F3F3F3F3F3F3F3F3F3F05033F3F3F3F3F3F3F",
      INIT_2B => X"3F3F3F3F3F04111C21221E113F3F3F3F3F3F061A2C323433280F3F3F3F3F3F3F",
      INIT_2C => X"3F3F3F3F15353F362D322D093F3F3F3F3F3F3F3F3F3F3F3F3F3F023F3F3F3F3F",
      INIT_2D => X"3F3F3F3F3F3F3F3F04101B1E201B0A3F3F3F3F3F3F041A2E32303227173F3F3F",
      INIT_2E => X"013F3F3F3F3F3F01243F352B2B30183F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2F => X"3F3F3F3F3F3F3F3F3F3F3F0410181B221E10023F3F3F3F3F3F15262C2C2E281D",
      INIT_30 => X"292C28143F3F3F3F3F3F3F0B29382F25292A173F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_31 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F1017171C221A0B3F3F3F3F3F3F0B1A262A",
      INIT_32 => X"0418242622252312003F3F3F3F3F3F02172D27212329163F3F3F3F3F3F3F3F3F",
      INIT_33 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F070D11141A1D123F3F3F3F3F3F3F",
      INIT_34 => X"3F3F3F3F051A1D1F242E2E1D063F3F3F3F3F3F3F10292A252930200A3F3F3F3F",
      INIT_35 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F080F101318190E3F3F3F",
      INIT_36 => X"0D003F3F3F3F3F3F3F0B1A252C2D31240D3F3F3F3F3F3F3F06182E2B2E322F13",
      INIT_37 => X"2F322E19053F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F010A0E101210",
      INIT_38 => X"0A0E0E0B053F3F3F3F3F3F3F3F101E20252D312B103F3F3F3F3F3F3F3F192F30",
      INIT_39 => X"0115202C2F2E302816003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0003",
      INIT_3A => X"3F3F01020403003F3F3F3F3F3F3F3F3F000F16212527251B093F3F3F3F3F3F3F",
      INIT_3B => X"3F3F3F3F060C1521272729271D12013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3C => X"3F3F3F3F3F3F3F3F3F3F3F0003060601013F3F3F3F02060A0A080807053F3F3F",
      INIT_3D => X"0A0E1012181E1E1D1F1F1A1B1D1811100B3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F00060C0F0E0A05003F3F3F3F3F3F3F3F3F02",
      INIT_3F => X"3F3F0004080A0C0E0E0E141615181C201B20231F17120B3F3F3F3F3F3F3F3F3F",
      INIT_40 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F000306023F3F3F3F3F3F3F3F",
      INIT_41 => X"3F3F3F000200010304040406060706090F15182025252126271C110D053F3F3F",
      INIT_42 => X"15113F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_43 => X"3F3F3F3F3F3F3F00030909060503013F000201020008151A1E262B292A2E251B",
      INIT_44 => X"2F28282A1F140E053F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_45 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F05080401023F3F3F0401030409111F22222D",
      INIT_46 => X"171D222528261E1D1A1107033F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_47 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F3F3F3F0506080A11",
      INIT_48 => X"0105070810171B222529251E1F19130B093F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_49 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0101003F3F0203023F3F3F3F3F",
      INIT_4A => X"3F3F3F3F3F020407090E161A1B1F241F1A1A170F09093F3F3F3F3F3F3F3F3F3F",
      INIT_4B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F3F3F003F",
      INIT_4C => X"000002023F3F3F3F3F3F3F3F04080E13191B1F23211B1A180F05033F3F3F3F3F",
      INIT_4D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0203030403",
      INIT_4E => X"3F3F0001020202040504003F3F3F3F3F0005070B12181C1E23231F1B19110905",
      INIT_4F => X"161107013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_50 => X"3F3F3F3F3F3F3F3F3F3F3F0103033F3F3F3F3F3F3F3F02070A1117191D211B19",
      INIT_51 => X"16191D1F1913130E05003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_52 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F0102030403003F3F3F3F3F3F3F3F02060B11",
      INIT_53 => X"3F3F3F0206090D1217191A191A1813100B04003F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_54 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F01010102020101003F3F3F3F3F",
      INIT_55 => X"3F3F3F3F3F3F3F00010204080A0D0C0D0E0E0F0E0D0C0C09080808060503003F",
      INIT_56 => X"0D10121213110F0D09033F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_57 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F000306080B0C0B0B080504013F3F3F01030608",
      INIT_58 => X"0203040609090A0A0A0909070503023F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F",
      INIT_59 => X"3F00003F3F3F3F3F3F3F3F3F3F3F3F3F3F000201020303030201010000003F01",
      INIT_5A => X"090605040302013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F",
      INIT_5B => X"03013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0001030507090808",
      INIT_5C => X"3F3F3F3F3F3F3F3F3F020404050404023F3F3F3F3F3F01030508080909070504",
      INIT_5D => X"3F3F3F3F3F03080D1110100D08033F3F3F3F3F3F3F3F3F03080D0D0F0C090600",
      INIT_5E => X"3F010304050607060503023F3F3F3F3F3F3F3F010407090B0B0A0704003F3F3F",
      INIT_5F => X"020202013F3F3F3F3F3F3F3F3F3F3F3F0001020403030100003F3F3F3F3F3F3F",
      INIT_60 => X"00020102030101003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0101020202",
      INIT_61 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F000102020301003F3F3F3F3F3F3F3F3F3F3F00",
      INIT_62 => X"3F3F3F3F3F3F3F00020204050504040404020200013F3F3F3F003F3F3F3F3F3F",
      INIT_63 => X"3F3F3F3F3F3F3F3F01010303020100003F3F3F3F3F3F3F000002030403040202",
      INIT_64 => X"3F3F3F3F3F3F3F3F3F3F00020202020101010001010202020303040302013F3F",
      INIT_65 => X"3F3F3F3F0000010101003F3F3F3F3F3F3F3F3F3F3F3F00003F003F3F3F3F3F3F",
      INIT_66 => X"02020302013F3F3F3F3F3F3F3F3F3F3F3F00010202010101003F3F3F3F3F3F3F",
      INIT_67 => X"01010100003F3F0000010001010202010101003F3F3F3F3F3F3F3F3F00000002",
      INIT_68 => X"010203010304030403030302010000003F3F3F3F3F3F00000101010101020201",
      INIT_69 => X"3F3F3F3F3F3F3F3F3F3F3F00000000010101013F3F3F3F3F3F3F3F3F3F3F3F00",
      INIT_6A => X"3F3F3F000102030302000101003F3F3F3F3F3F3F3F3F3F3F3F3F00003F003F3F",
      INIT_6B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F003F3F3F3F3F3F3F3F",
      INIT_6C => X"3F3F3F3F3F3F3F0000000202030303030403020101003F3F3F3F3F3F3F3F3F3F",
      INIT_6D => X"00000000010201020202020101003F00003F3F3F3F3F3F003F00010100013F00",
      INIT_6E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F0001010102020302020201010000003F",
      INIT_6F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_70 => X"3F3F000000003F3F3F3F3F3F3F3F3F3F3F000000000001010001003F3F3F3F3F",
      INIT_71 => X"0102003F3F3F3F3F3F3F3F003F0000000102020100003F3F3F3F3F3F3F3F3F3F",
      INIT_72 => X"00003F3F00000000003F00000001010101010000000100010002010203020202",
      INIT_73 => X"01013F00003F3F3F003F3F3F3F3F3F3F00000101000000000100003F0000003F",
      INIT_74 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0000",
      INIT_75 => X"3F3F3F3F01003F3F00003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F",
      INIT_76 => X"3F3F3F3F3F003F00003F003F3F00010101000100000000013F3F3F3F3F3F3F3F",
      INIT_77 => X"003F3F00003F0000010202020202020102020201000000003F3F3F3F3F3F003F",
      INIT_78 => X"3F3F3F00003F0000000000003F3F3F3F3F0000003F3F00003F003F3F00000000",
      INIT_79 => X"3F3F3F3F3F3F3F3F3F3F003F010001003F003F003F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7A => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7B => X"0000003F3F3F3F3F3F3F3F3F01010100010101000000003F3F3F3F3F3F3F3F3F",
      INIT_7C => X"020101010101020102010101010101003F003F003F0000000000000101000000",
      INIT_7D => X"3F003F3F3F3F00003F3F3F3F3F3F3F3F3F3F3F3F3F3F00000001020202020302",
      INIT_7E => X"3F3F3F3F3F3F3F3F3F3F0100000000013F00003F003F3F3F3F3F3F3F3F3F3F00",
      INIT_7F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta_array(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_rom is
  port (
    qspo : out STD_LOGIC_VECTOR ( 9 downto 0 );
    a : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qspo_ce : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_rom : entity is "rom";
end minized_petalinux_minized_demodulate_0_0_rom;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_rom is
  signal g0_b0_n_0 : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal g0_b8_n_0 : STD_LOGIC;
  signal g0_b9_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of g0_b8 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of g0_b9 : label is "soft_lutpair24";
begin
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFE0"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      I4 => a(4),
      O => g0_b0_n_0
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0033F3E0"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      I4 => a(4),
      O => g0_b1_n_0
    );
g0_b2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => a(1),
      I1 => a(2),
      I2 => a(3),
      I3 => a(4),
      O => g0_b2_n_0
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      I4 => a(4),
      O => g0_b3_n_0
    );
g0_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      I4 => a(4),
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      I4 => a(4),
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => a(0),
      I1 => a(3),
      I2 => a(4),
      O => g0_b6_n_0
    );
g0_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01555400"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      I4 => a(4),
      O => g0_b7_n_0
    );
g0_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00155540"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      I4 => a(4),
      O => g0_b8_n_0
    );
g0_b9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => a(1),
      I1 => a(2),
      I2 => a(3),
      I3 => a(4),
      O => g0_b9_n_0
    );
\qspo_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b0_n_0,
      Q => qspo(0),
      R => '0'
    );
\qspo_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b1_n_0,
      Q => qspo(1),
      R => '0'
    );
\qspo_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b2_n_0,
      Q => qspo(2),
      R => '0'
    );
\qspo_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b3_n_0,
      Q => qspo(3),
      R => '0'
    );
\qspo_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b4_n_0,
      Q => qspo(4),
      R => '0'
    );
\qspo_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b5_n_0,
      Q => qspo(5),
      R => '0'
    );
\qspo_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b6_n_0,
      Q => qspo(6),
      R => '0'
    );
\qspo_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b7_n_0,
      Q => qspo(7),
      R => '0'
    );
\qspo_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b8_n_0,
      Q => qspo(8),
      R => '0'
    );
\qspo_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b9_n_0,
      Q => qspo(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_rom__parameterized1\ is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qspo_ce : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_rom__parameterized1\ : entity is "rom";
end \minized_petalinux_minized_demodulate_0_0_rom__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_rom__parameterized1\ is
  signal g0_b0_n_0 : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair35";
begin
g0_b0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b0_n_0
    );
g0_b1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b1_n_0
    );
g0_b2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b2_n_0
    );
g0_b3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b3_n_0
    );
g0_b4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b6_n_0
    );
g0_b7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b7_n_0
    );
\qspo_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b0_n_0,
      Q => qspo(0),
      R => '0'
    );
\qspo_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b1_n_0,
      Q => qspo(1),
      R => '0'
    );
\qspo_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b2_n_0,
      Q => qspo(2),
      R => '0'
    );
\qspo_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b3_n_0,
      Q => qspo(3),
      R => '0'
    );
\qspo_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b4_n_0,
      Q => qspo(4),
      R => '0'
    );
\qspo_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b5_n_0,
      Q => qspo(5),
      R => '0'
    );
\qspo_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b6_n_0,
      Q => qspo(6),
      R => '0'
    );
\qspo_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b7_n_0,
      Q => qspo(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_rom__parameterized1_40\ is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qspo_ce : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_rom__parameterized1_40\ : entity is "rom";
end \minized_petalinux_minized_demodulate_0_0_rom__parameterized1_40\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_rom__parameterized1_40\ is
  signal g0_b0_n_0 : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair31";
begin
g0_b0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b0_n_0
    );
g0_b1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b1_n_0
    );
g0_b2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b2_n_0
    );
g0_b3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b3_n_0
    );
g0_b4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b6_n_0
    );
g0_b7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => a(0),
      I1 => a(1),
      I2 => a(2),
      I3 => a(3),
      O => g0_b7_n_0
    );
\qspo_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b0_n_0,
      Q => qspo(0),
      R => '0'
    );
\qspo_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b1_n_0,
      Q => qspo(1),
      R => '0'
    );
\qspo_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b2_n_0,
      Q => qspo(2),
      R => '0'
    );
\qspo_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b3_n_0,
      Q => qspo(3),
      R => '0'
    );
\qspo_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b4_n_0,
      Q => qspo(4),
      R => '0'
    );
\qspo_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b5_n_0,
      Q => qspo(5),
      R => '0'
    );
\qspo_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b6_n_0,
      Q => qspo(6),
      R => '0'
    );
\qspo_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => qspo_ce,
      D => g0_b7_n_0,
      Q => qspo(7),
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
FFhFwx0Z7fz6mtY6A5aE1N6pi1GRHYPZNOEM0uL8E7n4YtXNoiwaNiJ94RvvavkmQT3LfuLf8+xC
Wdn/ovm3Ng==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
BRrdNiqsrUppTUtPFFgJ0DC4I+mEOrXINpKiWOiItEZh/M3KrIU5UzjenmgPBJ9RrRVYEFRemwXg
TWojD86EpP2Nfr/2amZDJx2y0g1dp8t4qrISSgUt2YgvKx3zXcbSS3E9KyW/BoKNDdAzXDMbc0dG
b6Y/91di9OQOhhRmezs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f8L1nMX461PY6mcZz/rGq2poeGZo99ejbQ/aiU+uf82S1H17OwrwvdpnLtaIuA5oR5V0xWcSQUsb
o7KNCQ2i8ldbNnBPCgt6S2bONnPaOdsSqss5fLWujR9JneBcKjSLXZXmxOAJqaMY8sJ32hZje3Vm
gHF/vWTxU0V3p1i+WNz+ltcK88r7k5cDdjsgyDrwT0w+C6qh+qqAMbfrYCD+JEjl/GoycUKRon3j
aSx0GaU+tgwNQIes2DLLTsNOrbVT1r0bEbpeUXRB47aCcyiBNe6fZmpjUbmp8RxIgrcBnX6Nl4Mm
SXwGexakYxM3wWlfIll5EYSfeEEuFw14AVZeVQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PStcvdtDEQol6VJANKfzOg3qjemBLidRWhLTETa92VAxqfP/v4xg+G/GN5Lc+i3uDzRhyt9kcO8a
OEkIpdE0hIvGG0wVnVPa94W56jUeRZmkuhDNgLuz3dA24qFbzygsIOcUHrE6D3OegE42fiAZRm+G
KUbgkuFUmIaHApotDKfSx+LyWzMk4lGDOxsXyF3Xj/yw2S8/d/tLFd8AfUD2CZ6JbwUb8pibz6Ej
DdcgObJdH1NKc/1Ae+QmNdnrgs/ns5Zab8ZDJvhwsTlL79Td/aAE4xJdo710+jWo7wpb8zHFuM08
u1AdHa6AH4WwBh32KvOcfFBzTrxhWOYUa71/KA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FfywgklkzoTMSY5pB4eDKZXgMLJXdM2RMCj8QdBAhWZDZVLtj3kaZP4xBKEDURIOxLnlkc+8DCS7
Fgi9xLDjjWyOlIFpsMWwyYHKtQutOUL7t/ZqN8xGRYKZ5/h2vq3gRcPCE7ROOrt4ZClTP7WGpYN9
OXxrIYHHwI7+h3pMWibkd+FiR7X3gGtsIRA4BvRQY9Yfa/RL9bAnfhVakvy3slXlpkUTNkfKAl8B
Jx4TNdkn2aARmPy8aPvlwAMphJFKxCwSCebd1HnT1tYvEdxnDvBgs/1D34UB9Df3M7l1hA2+vLlh
tpQFYV0Nj303H5gkZW0Zj3Ye/yGShZRqL8jw4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
F30yV9IHYrLybOEoaUPzd88wcdiYyfMtT/tnhVkYSqyVdMQgkT4utnsnEA2q+5bvBn4MANBxHBeq
/d99LVE5BEiQRonl+Rib+8MqbuNw6qtIgSfuTYDkDaj/7myLwnj8q1Vhzd1XhxuajXUabRTyPqE6
aUVPk9Rf7NJ0Oi+Z0Oc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
F86pry7g1ooY2qGxlpJXNJlqo8gSGAYbxYse0SfERJ/0Zd0d/Bn18GXE4/352qaXnjqc7qMQBys/
bq44kqDrdq34V71eVkX6TYu6cgJDh9q0CNKLwX8RZVwze7Jaz5FN5uURMs+fzXxVR+KOG+GmytJ1
+1HcJsX6HOq9aCwIXJftU4b0Y0Nf+U8BP+HGxAcnS/YjUVOn4aaQf8/ziBU2u/GLdT5hSORWE2Zf
diVpcYTZ4Hsdakn82t4RJQlLHNGiveCSmIVLNyMuEn+GZa6ZT99Aa7ecbSaD8TuGXZPgr2V/ExWf
3/2izwZsPGz1olScEPk+7UoTGaQHqe29jHw5uw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
V9xNVeHYD78C6fMsK8MyENiJNsIF+0erFqiL7w1RgEfACra5SBSKy2hdodw8LNbv8ocuUaLX+Vfo
m2B0FTZ1As1ktLPxZeszYYs+bmjmOEdjWQaemVWHzbVh77N8wbbeEM7C03iWW1Vvj+fpyv+ZrEAe
7wLO1DdeM5kyUGnq8NkXhIFxZ5p432PKwowOyfsEYbfA6f3AuVtRWblrSJrTugaoFCHQKWYfFttV
P0vDzZvcbvhTxGqqexFTNULkfVT3CC7puGqfPBA1fiyWJqf99ypnJNur9FTQPra6ttD+jvxJMdMH
40tMId3yDcn2hcrdu6mWdp1eF3RXT/kPOEgxZA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aJa00Sv2D5rN5VYFtzuG31Z8BD2I8k7V+IaKQJ/JdYV+J2xKyVP+meK9FuqblNcH7ycxcDWIIN0M
Q+EzJ5Gzg9WL1b0g9V56Wv2dKCC4HPovHeIB7JGmmBxpx10fN8spceq00vqkS4wpTT45ENQmmsC9
rxeGh/xqA8UmRfzTJpK8PtMOahTH+X7YpZQdFrp3g4n32+OAHvqp0yI6V7kUpadhHmomQTkzcxyP
8RNYX1BVhCEU7gc/i9TWoQF16bsfB5tqHVfXoGaHNuHE0pOhLaFWTR38941OVB2Cj/c6ADAaC7FZ
zam3Fuqtgd98iBOmsPIoOwlrGXyO49KFmI71BQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 127552)
`protect data_block
s9KtnQcfzBRxKATIqGifcw05BrTq7UVz8+FOIvGJVDvoPqN7k+ldUSBMiiP4gK4Dd0omLi6exRJu
l457j9DhtS3pccRmg7JsnlNhHp18o0j2rRKeZuC1yOo0aPZvv7ZsS4LkJxcGVPiQPifjDCDZ51kA
37IVCQmRFuSHc7BMkWTI5JGFajm9sLGbi394marpY6/KTEhhsTBUkLvXeBEuYw2J73NBz8WfvPar
AhjKU0zemiw8Snz5TPYd6LCllSnFHFddNK2v2d0y+udB/WWBFGgvMCe2iTIaeMT7TzJt5z/FIrv8
Gr5rO0m7DTqPO6kKr+u+OCYWCyggZJH1NbXH42TYL/E1QfqHbqCN4hVumBb1Btld+82QeBqmyjUx
4QCG11O9BmaIiSS2z75eMiImjFHHYDd9SiZj81kmVQg8YLzXF8/z4vZzJazmvrm8K3JzVzNcwoir
Ghid+yadSH6aruAMq/sFejywm8C3UgML5U32WVeOiejU5gLr9W9VQG/8EOleghCZs5SAyE0KkDGG
0uDbQqPzq2GJMzMEXaDSLKF21P8klAVUSgQw2CpOXuazhaBkpOLd1sXUoztvvsw45rDWe3MvHlP/
1kG4X/NSz+xEI/JXNm5HNdtOOIvlHJnchqn255hV6iZYWgAgprj3Iukr7TrutL3e6yf0eYfFL2dF
FI8cXPQtcmOSuzdlL9FeZ8SAD5I4109Kg4/CXOr/hdf3oagpdv1vRmdk3BOnkW7m9XBd8fj+DnKo
m2ZIMme5ZsMqxR92QagFyZWzgV0qALp4y7O/x2+TZX94NLLksiWuKDjKxb6V01Jqx3h3PI0OpqY5
h6Uj0cfbrxCWgrIrwMPcsqYp/akB0e8AfzN932y6+NdFgYz+6p5CYfMTkSF/OEgGejOzIG8L5ohv
mRI46P5ooC5l7P7MJDStWvKpkW6I+YvtMx2U/ZM3lbKvPSJtKNE8/xxW/3ZZypT7/2b+JJ9z7dMf
HRKaVDs+SqorDxkjsu1hXSYDxKzXolWJ9qXYDzv78ccPCKp55obLyMLzR3cvTAqZQu/hTNMpu8gC
g9Sj4xDVt5rZBEloip5xYmrSJJuVtz7w7CZbW1/Zq10VT/Ouuqx8QzLqHmaDf6FCelqmlGW27lUo
OfqWNMsNb/l2hcEbJed8nnucB9UpS2kdoiUlts7CbbfnmSN9OTzptSHwWUcy91LdMJSbLU1aNiaF
wx92tKJ3VyunN58/3V1YL0aH3ruZynuM/pQJJAKUraeS5iB5563xLpFtllkYJYps8RCu/rVWVlXp
wQ3wOHLhG0XGVpAGrT0fFVNa/q/2ZW2316nTPGTKtAxEI21U6+Cs2iJZIZ4kDK/OBAHGW7wNwOgn
I3s9XO1Uh7+AMgYWJrhuUGgzQepVUlTECC//y6sVuXiQif1cCXywE0unBZjOjZTFeWwzynVAUpGZ
6HwFsNP4a5HfunvtBz8bHGtX2dwg/HNSpIG+YDfmP/GXzLkXcFW9wN+aEqQ6xxejpAbwa2F/+uKB
IvXXSDrBSXyf0URKrYRIff3bvwMkrrn0xR4sVrTgaFxrDgnZ2paCOyDsJ9gGGk+2p1kVn14nS8po
6LaQFYM7q0G/WessfAl/ozrUkUurA4awuzPMO0Dxd2jTgRQGzW6iFseX4BK+SQv21EmvN1EUB+uL
v8e/w8iCX2navljYGpJHJw8cktPe2w7b/G0j0OOCOk6nj9x/wMasO37Gvv/jgIHFq+HuyBRfyEZB
69O4L6yN5MZTniFz1JuxBj+rH9k9j1RKZoWXUbXLKlYQ70LwmJEoIV/6JK0cLkqQL+77GJoWH88L
nFRi5ZkarJZ4sKE5R5fsddNbTa7qZB/EyaCNHHb1XRYL5SfDPikpkKX7TU10idKzwU30185Zr415
VgI6ziERmJkUK/T/txekPMlZB+kOwVYRfa90ODSZ5UlL2klZA+bI8RqFvkQXXapTobgAPQXgqyR/
mU3t2IuNp9mblQR03OqboCFhgjXZot3mXAWlrFxKy6/cxKFQZCPd32/uX3crOt31ZNfnepUYmLfC
+LZebYPOd0hOySGtCmLgCIgIlzK+t70e2qbN4BWmE8E3+yANh/SHMhsMSDrzFN0n3eVZEKIE9eFm
ouG6kDUMVdS+XxM5hwkkC4HSGZvXNtDMLHgDTNBFOv2wEevwBUHzweLwxH4ABIB5kbdOCYi08pzo
Bw/Is3LsfS4NNuFVkGZ4wJTcH7ccbrdY4LHjKouOKXx0QYnsGwqzwTQfm8miUe4Geww2qYyOfeI+
LtnRgaGUGrRmVJEO+4CkP7Ymz8d8/6wPrqmayo/CiXAF+2hw/Uv8VXmrcGqBapPXiXLHOy2/juew
HRFzheSSukZ0YmZMZ7ADHN+T2iVIlcyGgO5QG9wyVS09zps9j7eeDjN8oMz0k6VZwdbmgJt/Az9s
flOqH9/tx3uR/YD7hBOReyGNYfTKJDaWWtYoV0T9W7i7Kwo8+OZQ2VGrVrr1B8pkcexjOqDxyhuV
dH7d4Hse3qxwlZCmlyoGNbFh2zKudbTSb/qLo6mez9iMlHbhZzFHS680pT11uFEXuFMCe/CXaq6u
IAEJhacDPC19ORuWJGOtDZ3F9I2KLSzShGzIjx2uG11QDHpShKeV9FybYAJ4dOFfv7LjiLECCuXu
HyK1r9Ye/oREl+gcKzdvZ8H23Pi2PoKwCVF/v6olE6NEWiZssychLVzrp1TViIqY26tmXXQMZRpp
zx2Diw+I2Q9U+JEIdsp02pYBKIneGfWO5pEftDwHaLHhRN4cWRbF8VdganvrP0twS2+92Kb3SHqP
K7AZKXNR+qAgBdPd3K6bFt67ctm/nAGYT98Frt+c/a7M70VW/dNBJE8EG9by5Zua7fetNRio++At
WXNNo/izfq0f3jPJeGNKGlUcEP7JukBzoP7NvIh8jvue0b/hTxw1AXIOAhey4UnuAk2109BSn+4A
UGogkpYrZXHGKMTyrjo1hAHsjaOGf9c5h2106aDEFhkpBJlJV1k1dnAqzdoeaVpKwTEV/J34bLuY
EExsQ/6jb664zUZLB4dB661EiMAWdEyygm65kVIxKOCNps7//Hmd45YrxDZe0aV+eokHtn4VfwYZ
rTodAQq2UEyUicc9gcBpQfNbQWWRAAxubfwMZYI8j2DLAsSGkwQw+7AMeV5h8np4nemG2YrX7TKR
x3CK4Vj8CF/RY+amc4Kw8Y1vB1fqYnm72a88zQEaOPRvRygur0yErbDtb1C+GqjUSX+UzX3EdgNX
DEjenNemWh5FChClkzzdtLK7Otv3f7C8h0Lz2w9CdZn1YvQTWHzw8ErSVnOj4FF+zkK7xQhyAp+J
mEm74t4x4CLDvt0vZEdlAnB2MJ4711c9xfGDqYGWp+8umGBPjf1QbPl38w4x7Jpm77UTzsqphVuO
vf1OyQ7hS4OQHuWgxBLBMtqRMZa8v1KD+OapFSa0EWlfUwx9+fc1w3Rlauwm90J6iskHoAaY1tOr
mHwH0fHIIRLsW7Q7UIe0zjgivR2L9mIrf+EPohscISNAuOsqia85NnpWbA577Hm2k+z03L6HYsFx
xjDLaD9lX6/jzl3YakJiBFz5wI8YF7yoNZlcP+ZxupFl8V8WgxOCUNY0h1HpPyMLFFoO2v5ErVzd
nvJ8TdTwXpOZ4jXYYFSO+9ApVUoJoX3HHAXLKUezSUW7nDjOSAvSq52qM9eLR2GIn/9sd5kPjIqN
fV2EcoDHXzWwVxGUzf9EDIJfJcxrQ7wlHYizh8aXcMU1soNFswZWvc0eT+nJIs88yt8aWeKvqiJS
4GHmwqjm02+MMB8tkQ9qixAlHtqvfYJElJBIWy5bmP/ljV+jch2+QWYo/fqL3XEI7WaXX8Pb2nmd
UBqDN7VaBpoFpk9BKFN5L0MvFCkE63hqQ3GzfeABZK/js6bHzCt40XlZjjWkwPw69wJzKiGgGfna
eCMr4+9Wb97gCYQujHfUW0Ds91L5F8bEE0kf01Pe7bvaWKVJttKFTWJWliaH61zzAs2ZzdHhtDJw
o3ZJAok/f6BySIH5Y6fDkYdl8foWSKERw5AiMqFtWNyvuC3dJADCpYOqOkJxcET0JfM/0Rk/lbyr
rw3s/tNEqqkbm0mK/CXzZUMkzKFlZR4sGBPE9pUjgjg9NNZKY99r5KcepMSU/7WuP2U+DVFVvNmM
RlTU4xra4I/KnE2/m8202dr4qsikaiYa8hFyB5vQSXWw3PAe4RJ4Y3y4a9re4Q0f0D4eGRlo5rxU
W6YiRlMbEIMhd4oDvAKG1fOTDxlcN7OZPu5ivm3b/W2/PTG7aJxk5CbyBLP7GLwO/Z93/S1Dm+t1
OhX8H9M9M3qCTLAtCzQwmICLwCol//4L8TvUJQ5lxkf4zSp+KVwBJWRnd6Q2fZsN2JUcR6R3busd
40Ffvi1c41IDjFhGuM6NOFoQQq1AzLgNNyP8v4vZVbruThZN5nlDKTCe0s1Dbk5LMphkFoPoweYW
khhAXexTh2s+hlUSs+NxvadK+idb2KpiV8Dk/8b4TTxP+NcF/EoMqZQmPDpkyv+vX0dDlbsw5uit
Wi7UoplanwFcv3Tyuv/ZKDjpxN3w4MHJYqgSjVKJagbvcwIVfr2B6B7EYxItBekgpGeonH1Oufnw
ZIb5t5QehLcOkGu/s45XnoAATsUm6/p1VUz8K7WnyGFbOrNLIaaeDhsZh7NuUWNqzrIlHMkdHsZN
8WRFkwut8iuTMfjS11BXEc/CrZrw+raFYnvUif5JnbC6zUN7kP0oAWIbR1MtHenincAZHPfhRBuM
Wtadq4nY9wzaoEdbKZ1VUWqHkBmx21PA+N9nLQT2vGvmN/cyf5sEmg/OVvllTvRlY/jlsZWYZ1NP
6L5OTRiBW0684we3TTQqvDNHfvr84tw5yYVKkerWvX7jOxoDEPUir4ftMi5ltr/cZwYnr3LSMP2p
6pQ7ejkKofO4eDUgXELc+sUyOuJ6oyzL3Aq4otzhRty8zOKGfpReUKhwLQN0izHUnlllHO+70Zhy
KNtz+HX4p/3Wg3L0tiiloAni8kTkLjGwRGHNBIF51S3SVWcR3E8krmFWkVAkZHm/EZPCDmZ/I7cQ
l4jb5EhQCVUB8HUeAwDNNUXGxQn0ShEI1vfeodg5R37i9rdtZ0Rbk/xxjXeDrTA53wLI+EUES2En
c26FqCTYRkGJHZk60JQ22iQ+SNmXjZ+IEs/iqovXry6aP7BWjD5Xqq1izesk/9u708/S9F0rdWaO
tUUBbrHjw+pnlQlMFaL+ekNr0jFaGniFG/A7ptlKvzpdHTl1vF7N2+4iYWbRZbAeRwyCJ3qXGoB9
oIAtVbZJWHBU/5uOOcIk0BrsyXydbkLnNIp/pNrWMGCpuEuU6QST9meE/u1bSTK/YNkyUnBgS5ub
p15IZMBuzZuGgjxr+VxPBojb5eXMJaxx5IZUjZfBLU3Fa2Xcc+513KXv8tocKXIc+P21KB7DYr27
6XeBwK1COIUfhzcamnzyBplTXxlj5WmjOnNi2hVovA65JqB8LfFe5VjC6xfixRclU+esQK46ZmED
5UN6nL3HRqA0No5TNgb6x/TQblNRHPWXstcDwn9Crd8nCXfFthXjewuiz/F2qRnVYjh8BvPJj6Ss
eX8OWfedQ5KO+/2BQf6q2yy7LL59aLu2992Um6Ybv4MZx4pgDMe+zNpKk+ESRxqBl30ahQ1qSZuH
z2aodTyJEM4whIV6wJzaI66lAcpVCaLYsswS/q5Ij00eQopGRDY4M9+pExurnUt7hVEI5kKohvyn
bFRpVfEu37piOqOuWTpIb9Kl75v7xYDwx4arFfG+uHc18XO0V4sfc8TVzgA+exz+Bd+BTJI26EB1
K1S2r240II7GHx8BNZA+GlbletHQ9ENq/AyS6VJLW9fP3t+TEpEgDGc40wcw0ys4V1KmwTk0f5Zi
6KLjDhnpdq++8sv3zFAOMCOSGGdm2s90Q96IOdizPsfMtqrl7M+qZHuBJ7btEHPeFBJLQG8D9eyG
XzqtsYsFQN1dWnyQ1w+DBdwCLBY9sDw+ypjAtuPZ/ftPArBaHLPOHedRyIppF8tLPFnhgiNPtmbB
DPLC8gF5HK7aUImjqmkCUCl6AyE2Zh2GNjvV9/ZokPu44uBo6FkGzGHTNjLGcx/MzsN+meqqWZwK
ZQ5zdqZO3VMMtatgXxy1Y7K9bN2okP5Z1Ho6QU4Ga1pkT3hcFyvGGmjueNEmA7NoAb8DYG1ccnWx
UWfjUU/g2HoxePk6OUIQOl4ZoEbfXc3UH4WEHz3CYEpoEbWkkvyhHcyJdPRhb1Ln3ve4OvtDZ/Ws
7//8tOxJbqv507m8UiGBM/Btk8bGmqJ7Hfnn1Ho7FBBzflpSDbjge+uS/QWFOXLYT20gXqnPw45A
M+B2Wk3os2UtVe0LMGi17wtMXd73UYpPqvcJ0P4KZi4BdlzYymLY7tBQvdpdMl/Rn8RyehHQTNo7
aPelCevshhR2m04684ZiolVbz3z933ufX6dfO4jP01GgbQjTef7GawXziOJFNapj65vTbAr0OT/z
1d47+7iptL99p1hk+0alM/5vn4hb6psJg8gIs2b8q1+HuJU2MRKDZwgs3NiAGJ/Lt5pA1pWz4UqE
xZao2bme59ATQ4rPxkfXvWQqobkKHWPMR/WtjMm9TllnCdSFDTE7erTCy0i845mEIWe82Qdv72Ey
xd1+ifoJosFPr5GHxAaUPHyN5yziWLFaQYSpKJGaToDUykUZS+QoYwVJaKHCNaP5DbN39vSm1CqS
SVBVd5gsmO8/1wDm5cGMQbtOW3C9bpeEhrt4bDUuuajRrgVVf+4cg7P+Donm+gqKj95bkFVatkXZ
aFo7Pk98oDPuoybtq97kBsyw053Y8xEfS318BrbwZyfYyjgIGyfcHo1tAz/7pCxndLHa8Wr5Eq1y
fnGvfvfZJPMe0CgCONw+hOmcL6LyN3T0Rv6+qYgEwlsb7amrg5qnjuaIIh6fktS67FKrbDWeIGKz
LtRA0mKq3b3V+C2v1J3U/tEA8X/53EKm6lOWDcwzbq20RpbE9dXwRzHocE/6gHrbn335LfGMS2qA
YZATWYNiF79/HuPWX18n0pf+EIftuDGgn7QvKzDoUm9/odseOmXd2owWxrOBtKzbx7axZi0iYi1y
jnzUHyawiA+d9dQWhjwsHzKj3LePeFwCnvLlTK5L2HaO+01REehVzT7JPXC84N2A9te1v7scBKQb
dMA7f6WAOKXNShyjd5MW/aIoSqBz2eLF1HkjpOqRAStZzEVwR7HZAinLsNHv7ItjImCekn0mA4Cm
fSXiraSnEx7rt+1nsIi1VHMCyYViNmo5vDab6q2XZMkTNMEkiWA/D8dcVtyLh/zSOgAWE6SDH4Sh
hq+/VbI9xnlIMt2m2osYvfBAWfkGBpcNWNr9jOWqDFtgMjpRX7d3jh4/gIbhgxNozJmimckU03at
v9XpgnG4bLSmETcWFWSOgNYqhU2aRoGP3rR1ytPkcbJ1p9clVJdYEhKK50RFR6LO2RC60JIacdBa
HwgASXM5GaAffNAGJjVoWYBnd3GVmeY3H594q7rbia1btYpzYp+OW2E22aN3f8IqyoC+4cTJxTG/
3VbRvlNSgiKQLzATpJkDMUv05V2/2vSlq+NDsZA2NtTrhzf6yNc6IGYXEo5raswGqI4l7mcEsCOj
y0TwhuNYBLDtuC+6clwFbqbz5+jFnfyUELZO21gKsLbHXjOcvnhmece2/R62h7QC41WqTXYbB1Pc
Oo0P0uCOPXVEaYbfJPDpcB1mgm/qdGmb29nyFacCVi3CcRMrMVlgIR/y1zfWFKzFzahkpeYy35lF
r6Bjmh7wFCD5Sslvee3e0yVUm827V+FFQYxPV6QnDalus1RDgbDi2Yim0QrOut/1GWIZfH54KbsE
CRpuwt8k/oEf9jfTw2S7H0cDH8/OikxBG9NvvB6ixi6tDe14wwagEErWMmfCcvyL9AbIh/JQelKg
qV3dzu6OYZn3VRn5d+XznAyxXa1c1Uayj7T1IkHch7WH5E4anCc4rsY3j2IBavctho+1vWQNyS31
goYARTJnbDvK72f0Z8ATGMVkKyKdp5rULCY7X9EVy9TVVUCg49weKb+wUBDoGgU7Fmsc96jBPAew
AdZSo453W7AIuo4ifRdwbLrc62RosaRRHmTvUz9EZr8thk0/z5W5SQ37GefrbTO6qvKNVLYU/aN6
uhfvXnQ0fyRetOb+IWk20tMR4KGk/Lt60uDK0WREDDeGdETS2cQ7QGVX3g05FzCr5J6wMpJV7EPS
I6WKg/dZ405yY27mY+HlK1mnSWuCqzF6GGddPa/jumIf11vmx5LBKDo1iGJN0toV+PgKOepv1CFI
N2eG4ns8SqoA56Z7LeZEzU0LVpi8Pn989yc8N/ZTo+cGrtnEzQpcZjr61oHhFt00J07obgpEiz/Z
dotk7sbGOpM7oz5HzNAFYEe5hj6KxeJZD1RNfyywLMeX4M9LPxxw0V7jjH58LRxbFS0VXimPErf7
jaRM6Bw05xqGcBJtRVL0S1iJsaBafntkegNudYh2LEzLS5hFo/iWkn+lyU7IB33hcQHv7q+4T1Az
T8rKMVkSMSTOqbBg/EdEaBqzav6fMqHTzwlGQoNbAw0NXKy9HvQGrQqTYFyMmUeZ8lw154LZI3PC
O5oKweeuBA4uuHwU8UoNBLH4R8chzbE/8MGBTXPQB3YRVdjvJNMh57chLk7VUZ/Fv9VUzfbxM+8b
z+dvagYN8THkNMeAS6Y86X8iUwdwcY9CFrKLsszOs4eDe2/ZjVWGYvVYxCI9H9AMiQF4mBcsub1f
8/YaJedfGT//kJnWUZJ9jcpRXLxMUI6N+xBWZ+zWB04xoV0ISj7hgAHN4XwN6N6karLpsk3GIROp
6rdC/QIuVTzspyn6CrbhsaomCmzYVnlClQFKZN7fFjxv7nbom6JNjhGg4kTSfZZIcbHMkRDY0tnR
Pe2vQS5fsmU+b4e12O3VzcZFoUoiu+bhmh0yUViQMC/Zmio1ZmUYZ9RP8iomy+ias4gZeNhEE5Mr
GOS6zgTWdJDTrKfHQcm3peKgBMppbhikin/TzOKvGG/abi5HVyEJqHc8bLUlG8PpCTuXfiBtpFCO
1XuNCEMAdsi/Ptrg/Qhd8KvMyXLGTUNj2dvC2hxRUbEHhHoDiq1uwantxbiWEjXL4lktVuXTpWG+
o8q3FKBFd+5/NONqCC3oVW+OABPyyYELtzHzYrQz2KJcTy9T0+MMj+8WuNWz98+hyTzp/VYY9M1S
7UtV5so//wPkQO8rK/RLbYT8kxin/8vhYEU4INWsWFvnnd5yeo2JEh6/WnzCLllgH3tE838h5dpr
L14f00CqVM6u12kqO8HKM5JgZVGASCmOLuofqX1DipLVHeA6qAzbw4Z4bjsSdZ0m2O+Cg5wXYwof
0RU0ibjegYQA4KEwaswnAsc4g5aLoQre5sAhELG7oWXg7FYvd3NWF5NGx/9hs895XAIuk63poNZX
I0m9QqcMMlEX1TnWnz3EwrITVyZygO50GE/UdgscgMcIfvVnB8kwjeMZz8Q7lTV5b4ChfKlxR7Yd
mXFLGpBlviJ8BfPzLViqSE6se0ca1nMOYqY7V2UcWbGdpjevDo//DFkfyqaElzytXFPK1lkQ1lVX
CZK7yUQwg6RJwKt67OOwZbJidEkZoZM2S7nCMXbVwrBciC7gCuageHHqIyVubs7xQP7dnA1teUj+
ED9NIe9uGb6iMQQY31JOUQQ9dPYRLJfFLcJtNACm5tjiptuMQpAUyMUf858BT58VhlfOCBRvQhTv
lZ1O6/B+DswQVx3iu2XY/6X84/Og+iM7IK5k96BSWEsnh2YdK/JgnV8e4ekKh2ehg2dC5hTYFlH4
+SuWfifMCPi9Ae6j12h5PQvW+bmMRtDe8LIm7C15WF62d0Pr/oX+IsmM/eNNkfL3OXnShu/wJa1y
KJ9vH1Z9EvtNAzD91itTqoDtUistP6vNPOyQJ02ctAro2uybDqerYHEzBmq4D3+ryQZCnJYuBWkn
IIr+Lal8OaRzG5PQ8mPvgv5gUcxiRVR73n74SdEDiNzfy81oVqFqcpDDwgHNnlT4bcHGHMxj+A5z
kM+CpdlYoJQ6koZ0gBDv55LYKpSqj2F4pRRP1QCkHUf9yXGVi5YlguCuOq+YJo+PQLddLSDTccmc
p710OPSQiGtbOM2vl9wvTwYNQokhDlQsrBjgo2Zq7f9NqzbBJxt/F+jp3d/6Ab4jWcqDGn6rTB9j
9cxZxe+FthabSkgdRcnQz0bFHnv8RwvCs2CK9znoQZ/yBgmDvW/gaWbcIi6f3O6taetAf+gBhoof
y3OaEwUKmwurq7X2Zy2JwUiEHHFl90JBbBWvF8ljPgYsIusZxDDlFvGKrqIdBNnhuArAabA9sY2e
mxOIvsie8nUNiy8qxNgkrEXP8aikfqt7OhfEi82vUD/A91rQf9qB7QKOlD7Vj5qAxLMl83oGWEnw
Eyqh4kpWBqbv3pkfEqC2rq2w+aXI+HIZa9PzyK78PTj7GTjQmhYAf+qKkszlEtUsMdw+Vr75n+pE
M4ZcDyvADuZPTCg1+ibdUnj2UCWbetEVXASUupLagK28m124UG8m3zdEJVfCUe6b3wImU6pdhPie
Maxb7N7WJ9PYFsHHNYCeYS/1MZMjYB49UjzxJLfYRIdaMXdl2rw9dFjKV4iAqOc/6e881h76rnF4
ThldwZUOHCbZJJVzrQAQKTztU4hptT2lae+Q1ezgS+fqTdGJOMEi+PlBWFgJqiC1PO4D75d9kYQQ
4DBx/WZ6/bQ1X7VEFTRgIgB4T8CdUy4E4kvJRO9o6m/DSILkZPSQJeATjHR8mnHFLW2v8W7zSLGX
1Lr0gxVoV7YGLffn7zpRB0683MAiYyorbNuMR+YMUJd4i7yKlH20GB8NzrP6NBQCjXtzK202kXvz
JyF9qy5pnZF6iLpyRt6EVkRqBsOWc5Urd2Zp84LxdofcN09opqwVPRv9pptQwrpOPNLzLt/ppICA
4xY7DZbm2Q1SavKGW7VS+5w2gavKPM4iuJGPaCdMfcYpQM/tK8jL8xE3iFGdj16tigFsSb0yAF+Z
M7+I1l1tQG9aUcRR2LGJMaJ6jlpJgzdg3rBkzwJkxX1bXwF6XKRj667ebBZWUbk+fLXCTKo5diVV
iFCHPxn0BikYhfbWGFPt0n0f1idhDo7O4Pr24eu3SzTInXY36tsV8nbOkvL6CetR+FfoOhSJ9td9
pMhl1nxYmdsHAyroQCXDa0Gwsw1caBI82BxpaNyi18LJbEYs5l2rfWPvz0DZOkAFHi7wLuHQVo7W
6a4FkD5E7+AlhH2nXoEHvAcbOeiv6zObuGa4N2TPsgCrXLI0OZX2yHADIOq8t5WybjsLoPdx5Ji3
gTXWudtToyxK6GP4bMEoYlpE5GIGdM6FSm7PkUvmi9tWaywbaUiv6KjGXi/zFiewattUsylPW51j
RGX6I8eM2sKcg28LOXSLssVO5+LQr26WCwuJ4/dHl9vnEyVknElt5lq0eijG1bqNJp+wbdO/lPyC
h3XMjntsqzTCVBvdT6scl0OIRtj/YMoECoad+aOtzWEe+Wc2Lzz4c708oKSBeTsKs/MY7Ui3MKq+
fm+1kDLQoX4nYvgMRs1X75HsOh8/DYcFseEB8jwnwYY1dKY9SpjoYWIQVeJqt/D7yAFAwqXxz6YA
2GYtGaSsuGGUuMuHTaDBkz/5IWY4kYIkPTV2RCFJZ49411UTe/ppXXBT1Jh8ujMumrjVSjSapHQQ
+BHDKMOesL8PV+atiZlZvAB4NufJgJZ23u4JoZjFCrdLIIjB9fHB7zNfyDbJoNP9hIFxCXOgmTvY
b7wxvyk+6eJ8B3YHVEgeESed0QxIyT96zt+S7rOPA3l4H0ej8yYHrxArieYInRxh317FcvccbjwM
isLDN9sTvfRkXeOxxR6v0brkKieGyH5rT2nxK9smpu0M5tA6LuFF79I/62b2XX2DPKUsBUCMlufi
XAm/+3mLOiEolJe71fjluO+0ZlJKG7Dw8c9FWe2+GylQNWQPWX57OOAq7juqKf4tr24qLL7V0tYc
Bchjwwvzr04mRT5PKDcowMOKcKn5jKrfIkrKrQeXk0cgjikhq75Ty3QI4wNwlA803Pcng4X88++J
quGEs/QpuceLT8eAuh7UjRlAFpfp2u+rjMCNZXErP7bM85oAoUqZSCEnrdwyQ9uXl2zbnGWwY7GU
zyfVY+pu61UClpZdSZ8uNe+Ic27SWhCPvzrMRCiEoFlaoPaKUuRGJEbYomfcVO21Q9gqT9fcc02M
p10pGDZO+XxgCRHqcPaQy8NfIGzmtObPbo+J6GZdq3V+Xf+N40DEmMIH7tGRfjRtiA8iG6Whv789
PFBzX8m77bR/Adol1iv+hjiMHJxBZoiJl2euUW1RPxLG/48PWjgwOls5ha3V/0YBDYUN07GUMyQJ
EchoDRRvPF7m0HTx3RTo42zbqHiTf7dHstoG4DGV4WEWGxZfhwUU4b28Zfry+HrHtQi+rey1Y8Ru
rwBs07x/eHqeAxnlg0XhHvNaXCPeCP/FW0BYTGJK3hFoSHwf3clnHRortWX0KLBbRz9cD5/uvJl8
5Fj5of9sNgdRcBCdgRZuwZ+r5+pGKUU2mFlBio7RHoCZ1MnCo820tsQ/5SaRsF0w8Xuj+t0lmt5H
jkIc+k7BQrBt0szbHWA+26BdQt16iSeYQv3wL+DiCFpKNo6ZIiRykDxT3uVuIrjIYUjQu9+DgoA6
/pVy9r2thHxYa3kAIOQ/VDTeVSIju0bPefjuyhf4bRxmskPPZIO1n3Duk7DD/26inEt/Eb4WqbcU
3eKUoTXe0PggvalJYPIRWbsCDx6KPtPw0TrqCeS/88XX0MKSMvW7peIAUywvkxs5S7yuH7w9D7sl
Dv9VZxBKs7m0Tov+vGPDb26OooOkMEaRIAy+2gyJ0QVUObVHZ4EQOM/YUXzwf/GWVcnTs+BvAnzs
5YyDpc84NDqKhSzjz6f6TDli0E0v5ZOJrjO9H89UPBksE/Cwo02JvlLmZeK9S3NmXxSXc2OP+eJn
qakOuA8KcmbKzgmcRsPneIcsfSKiZ7FhzXknkKJ9VvHuR69s5injq6ICjaBLYwVuDNEo0EQJeKFW
teS7VIgJxsDoGXcyGsDtmSOdEH1SFpU/WUdTiFII5qr9bk1AXPa4vKBiOkctqUCnVffwWAEq8/Fz
jtWvKthapEQwyrVYixlF5arJNZfI3gJ3OO9Ur5wP8DjgRxNphSXN+H6B66knGXoN0H85qi9Kjqtj
Qb5P5Sxb856etcU+ujIcSnixj8iVvucO2sgtiIGP1FfTVMlHWfgfB1NapMft/cM/1wK6TGuP6F2P
5qDvKAaEAFNUZGgYOIk36drkohUG/yv0g2vnus5vnirWR1rBWisxrQ806PeQQ0Ab8D5xYjdT/qzu
9VDslenmZmjxY9d3lxoqfYg4oYSYzuodGsuTU0a0OdVNkEqOsREVmpRXtu/Y1k+TbSfMQmpU9dgG
t15KDFJB9aX0dhqPvqeQiDgkl4Oqh6XXGgnY/KjzaL81rI62PD0YjJ9Hansg8xx7xZ3oVANoGDE2
n6R6x8zQIbqfCUuvjW+i0PL768LG2wnKHTvD9bZdotKA7xWkOTBOthkznsxWg5a3BH5C93Ctr9/4
4HbRPqC2eEWGwG4Z/s5QiyunhWp5sigWU7O5QdHefguGfHoie48bKAGpjJWKr7asHrOqa8TXYf8I
LtXUmfSctircT6O3gD95CxpRmQn7v77euanWEyWH8l9QWcNMLNqZeRRoYvXoNBcxgHmXoYU4XmIW
eYTgKxCHFIIiUZNM4cB+GYRmO9508esEShhHNhawR7IiNcYMtXsQtG+dUnkJYQJv4dfpoDMoz1Sy
xoxYamtse27z+3+SnpNamYqilVWSA94rBqOHrSRoKXRhmEFIMMncI+I2OpQqTnJf7+iLlrILTq1I
1RqSH76LNUfH9KUXjBoZfiMWEYrFvc/zuLa7r07BxsFd9ZGmYaKt2miEIhtDScx4p0yakhulW6Iw
2LOoM3jKCQfBIlkHY2+68mX/Wo+WYy5bQh1/T9NkRhpm0Mth30wjUeQb8y2xjj0X25T0K9QGalzI
EY78fNrFH7DmLZL5RTsg06hl9jAAIYKVIYPKhb+mR5nAx/hO9A2VWzKWHGdIv5Yp+UZX7K+IGlZR
jMjM0DTBkQipC7eKwrwAXEnFedaErqNdWurSj7+XOPnhgHb2LgbVwmxV9jvqpJk3gPmw46geucYl
uo2JZHXF92Ygzr7yLWoMyQ9HcYVDaHT5Y0k1NJIl2715N6PVpq7L9DeppE12h5MYLz0TO585ui8w
jmNm8jeJU20qxyGXnyR9W1IHbbXp1Ztz9blBGWA16nPL+evW9T8udoiL18Qn7qK9vThsyeAx/LK5
8/1Kqw2CrqCnA618KwlGgqi7DZMvlWRgR/qnkBJ0Y+u8Wh3aQH2xHsXCcr8tyVY4lO2PDLCXKapY
GfYZHfTvl5VeBqlZEJSmn4xGvslJEdv89PdnTD9ToTmqYPCsoEt8j0NDeFthTiI+Vf8yESRnYUM9
17stetfaj3R0p5d0wafg0JJry5vRxjZ/07jBV4Gm/2GnYRBaDwId5F9PLfid/HGUl0kjP2zY2CWH
9G8Zs97Rxy8Nx6CKYLqcWzppPP1cw/3UlaFJ+gIhcAyBEcDqn71cCFIY/edLIljljfEWFxz9dPrD
VKXhz67FzWOp1uqX3ZthQl/LKPE+rc7YJClKZjlS34j8PjPEjfedCKr9AputKQBf/LStIG5pgOTa
MTQOaxh6+t7GvY7Lp712JnjVJmGmhTlS56C8FJGRSssAM/miXRY9V5T0ndnuu4Mt8MRe0yBwwsSg
zWZMMleqpbAViRSz4hjzDeeU97vIjYd5obIXMtm4gBRjbiuhWrkPctl462+iPZEwaPaqAXP3snbe
i1ENl2LthYQb7URndGe7p1vSgoep/rloDkp3C+Qj74FhDeyW4Xv58+WO94WH6yRLbrq+e+USu4BC
+GehbMCueC+E2QlVKJWaYeXDcpGBs+XrmFaKBHQ+ggRRzbmQ+zaeotDUOoeZ1WxYc0JcKMDSQF+H
3pDgbmZuEsVZQn6oa9BUWNy1I8i/cGzUT9Bd/R3961y9APDCpuZ/1LB/wBm/WvMN/MFDxJ4jeEje
4TKbCImm8Fs/GZQTtznbi+3g0d9nYDFtdPSMy8UnIxKst0jmo1x6WVGxRDzvV3mMK8mcb1lJWVxx
1M3p4PC46LP1fYmgtKVGzK9u8nBwXzflQ99Mz9IHjCD92BZ/ZcvDSeAM1mLt1Z1FkAo3cwHihCh3
QAV+LLHWUtSFBKoS3gaEcqPP5h9Ijt0a1ABXJEU+KPcwTT7+ptEhCLcuocRvsvUPCGKCgrfpDPCE
Nf3uxG3T18OpZmSlKuBL6ZbdYbymi4ITQKtX8Y0Lt3EwL4P5nFkpY5G7MOEFLS8U/LwMmZHX4nsl
TfX/9XsIPhz6zsfYeBxsccriKYaGcIROrRVMVrK2mQp91G2qOj/e3Q8nwMg2xh4LxewVvvfdWxJw
quncuaYmmvX3xz/UDnA6J8oixcVk09fjhZdSlnm/JLEoncFg7GqqQpD7IiTEbWOaa0QIJ4axH5fY
b9zCsDWBHznS4EAyDOim4hFjcyEy1eN3k9c+B0o6TC0waLgSEZfY2dX6X3kTnx+kDsIgMve1gnkr
gxKnK8USfdrjI0UxhgnB84Qva35dtRBMhRWda8DYLKPxPDUPJIDJBKYHg8qFmK9w8w0KH1+72D8o
k1XYaQKWFAqPmklWeH5xQlEUyb0mBC+xyLTvngIwE3s7MQZ2RQZUNDwu25iLY+2Gmhb9tcp9/h8h
UztQW4CEtHRYW7So2Mkmwb7lAH6vZlslgRCe49c7acqq9/I4c7DYiPqYIE2OeTJsHocibOe4sP8c
wYa68M6rc9EKh5jqVdgwGhmvO1j/DuOIRimECB/SjW3fzjRHsEnTSLHAOP3jsZKk2aLWHc+duqhU
VKtUAIXGZemVWuYVAh2yigk/6dtL32Rp8jTpgDX3qhaM6lPbz86LomoQ59h5djUyGuRzAiu/Qtzx
tAdK9g7zZIY958t6I6IPAQz1MoAf7jf3p9o6DAxUL/mOTXRiPK4YarQ9TKnE2CzJG1vqOcmCvrX3
Gw954TjzvBakMlflRqqST+32RqrH63ExSXCyILPZ/H3oqOgylamxjfqDh3FU+wYFSv/ivK6pR99b
4ED/4iPw3K1hXBYRVjnNr6vaefZEMo9ER3zt07FL98rl/5ahIAcTLKCyfmgj4VH3bBxdxMyRZHNR
x19VsR6QjBimU1Vfspcs+Dv41Y4x90owwIjrITBg/IZVU00Ks9E0V4ZlDpV7ROyLnGSW81z6FNnz
qXJX/u9yeAmgFpuOsVW+vjSQ9oh2Q1RNM8Wuwm1Rp/eNEMyLzv5sOpQ/MwuBqCN2BG3aMKPmCcwb
NTMaN0vgrDLMvzqHAhIIToaywe0y6odXhPFS1PUgIBDXaH1L9214mTXiAL9VJ5h6hCAePChis04N
gc4Kstrst5/rDd4eoarSnBI23qjqvPvfkT2Js8AnJxKm+/YYPVCefQKuEtsr3hsIpklUnekNq8NI
A9uracptlCs8+RsSpz6Pf6ftCAgC+kj08Xx9RmjOOFnLg2OR1NZh3g39m9WyKwjS5o+dwgq2B75O
fy/n+MixEo4kklYpviQpnn7pCYVmnJKTd84b7dY/Csnb2yuJEllcozDLDl795NmAMLuQztvWg9Ro
iqk7Sbb4KNVknOEVUvSoXqvw5j7g7yKrmddj5t9bUne5ce/lK95L1gi09DHE7GwP082hmorwOGjj
Ug0MvBqIckhwK1r+wdojucPjupQ0ib/0GNuw9fDr3XgZ6rHCh6DQJh9pEo8RG5onvQhx22veYd09
iOYEd6mVfKH3DQZ5Ykm4cJ/mL3zpws4kSj0Iu5DvC0pFIL8fyZz7S+Hx5CWdvkEKv0V6RA8W3FS6
R0D7pU4JE2yOH6jvdUdT1Ag+/zI7zxRLyjTI7g7tMAtoDqCPbvnMvHcsulW5If6JZ4Tb/mJrps/V
SRSDaVRcG1AgsqwZi0SlDtnFq/Hh6bX8rcWWyho+VHdtriBhB1zr8LzW74Z1Cl9f2kQNaEfaFA0z
FcwodYcOKV1jYqfxaxZ1Y1fBUwi5plk9rOBIdGVvHOC0qvQ/A2q1gAzqG9ofSMCL0xJg7lRG3vRZ
SfFiGukh9FF+SJ1IBrBc/LJ9PQJzOzaj3638KFwNRDGvZGzKuN8/Ne1obEK3zVSETQHM9H21bUdi
uK4DyDVXbCh93l+tQTCGmnlizCDMDIxAEBOMX3DNxZlPc+QAL/4bPJr5gTnq7Hgdr7YIxUv76t/f
NK1HiYDv3pz1yYoX3e6HbyaviKCCs2pNeNK3ReNSNzNia92O7ImaUyN80P15u3lHwysgBntWVFFt
2G/UhFDq9675sITpSjFR787SaVQOx5jvuPwETJk3IfIun86sjOHKFoBzh6JKFQvh/7mtIwtUvOOq
JLL1l2adQZ9PGRqYGRlNjFCQ09qbiwiQ0E824Bd8DyUgqBixJjUW1T7sRlZg5btPZcWFQkqe/7Fg
3fOyKfKHG7MufiDfK7MRLbluYKYbF5aCjfPL0RRj3WRiiJBiw1KnSANULzvnSMt/Rwxb/wmzlgh5
k1cyC7RXQtHCnb9wUkNNYRo0hbLCduOEMXuPe31HbKjFBHPh0TZOEsFQT97gbvGpHs76G6hPKqZH
KY2T+GNlLm6nM6hiupirPRewagTqX7UShcM8um71BvgzOob7VUdRPJnKh9SElWBfScr9haq/bB0m
v/lZZdFkOQVZ5wH3WJRg1h+Ft+iaOktVVukJl/nuyeAcJVJqFizB4azBjbc82RArSoLccID3GAns
Pg6aSpME5ojQXvV05lFShA3jtibhRjXUyVPAPsyETGCabO1xNBXSh8hdCKJO4cJ61f2xKQi56Zs9
xLQIWWpi8sy60Gr8wTx05Ty5dmrqucQVFj0DgaOUyWXpxn9ehDG/S2tvQAP1IL5Zi+dJTm3n+iCw
cXLi1cw14PCIF0v44rZ4ECQDMdgaeu8RqroRLZFK1ePVxDAO3B4PY3oIqXMMGOVXF0Pivgl3eD6m
jtQgexiNs9tDD4mFqhj/YlO86g6Dhdj2+eF3w8roHJY8esf/bYhEf5aiKqkeeS9UJoqVtwQ/1ubR
YYIublbIreWw51dJpdDNXuMWIL/H1Vz+wvBFVYaUdYyXunjC/HKxzTwMCJ8oWyBvRzaUt1LlzG07
wZO/X6/0xQX8XvIIkRaOeWoYqQ52IYeNyBGoVX4RmIflguiRUZ8hKTDKssUf6C3D1paGY1zIsTMa
hWv9UzI/DPoeWZzdjwSrDytVXx/v5NZ59ikx3oDYMT9fwkM/dt1T7MZDbJwXWMNBWZR+zSakZEnV
jTdKh2OzV16UOPeNEH1bV0gHC3NZmiEvVqCg7vQEm2xigS3SopIZal9IqgyQ0qZ8WKzhZfsmur7o
1Nio/rO20EDTZMLlqd8joifTljJiPheEk2Ji1OpGWD3bxWtJbR797+igHkZ8e6qf1G8ralLl8rhv
nmVykUYhLVRA8OgduhkXKBtN0pCq9QfqlbbvEjPX1D9sOkeituT8zhE5zHoZA5kevkJtIi6P3cWH
fsSx/rM1cAe0SifjCVHxGW0uATxXY+KRrJxb9OsujyzBFNR/L6oQSv1YEOkWLg68pSohks9D4Qb0
ar5yjH4kOMcDphp67QgqTRjL/GiomJlrZBoO9ihM7nEN5iio71nI4WpLPtu7Cd8rFla5F0TVtWso
xOSkvq8fswdhw1x2hBJiPlXN0mqUSn+ccMT7LBOjfZwSb/wFRvdXidLuObSX52z3MguUoQHlgtij
KUCptDwO5LKPbejGXEFsNrbYaMYF7IJUcObgQL7We43dkmJr8YZlpBvv/yWv99BwBBdP2Jg4Zfvn
vbQp8EIfoBZNZq9gfyqL6o1IxEsstgxlhlM7PmkMktr9FbPXs63mazzYPM1STaydI1L79wmaeRYc
Jef7qKegQX72MF2ipHSDprZv3atsA0sRzN/c4fkQMlwPFxG8mWFSnJCKR8NT23SUpJUJNv3JFw9E
C0jAkHK9R0DEDocnr+fAw0nstJ364tWfA8Ss1H1WTOmBVgETKjgKg9Qx3WJB2yfTmlos+XFwZP0Z
2/SBXJ8T7mqlkPbHUbrtXJuypFKPYiUzZRMU+bGtjBjpuxQ3WdTE06tMvPOZ9VJ08wkNI1FLEXM6
U2CkrlsjXKK6G+CU/ymVvPWaRj2gZZkDf9tm3l89eL8Bt1fRBx53B/EYIOasAgnI+gYwye8IbIXS
wYt8NH8UVFgtZllBbopuqFyO0wYjNuAX8AIzn284Pfth/eSrOi3ydKKLORYzgibSqJ64FSp2ZZvQ
n7keZGVsrzWOlMCNcTYFSPpQl4Z9AMyBp0XrI5xWLxM8rl+9i1sSIrddp1u7JDC1zEmdxNVfqQ6t
XbuxrWyCcpRlL70HEbz0dVc07KYJDhMXiSwYdHAsHxT5kqnS4N1n1R2lidhi9bhdo1hlz5y5Bhem
yZH06KG/dEmqt3rhnDBCK/Do3EwsRB3VQi4OdUeoxF1GRlSW13iK2G8aLlV2YQANSnn5xogd7JVF
z4GADlC8BguDWIopBpbHABireWEAuBg6ucVRE/KCC/ldtqHedv5l1l4eadxNi1DL9j5EDg1VQ+AM
GRU+Uo564iF8dVYbOD1Q2ac2KtGf8OnXpb6PMSWed15vqU4PDcldRKyi6I5o2rl8mDt98tx8Vee7
xmHH8v/ncFzoRhgfuXfVaHEsKWbv8jxQi/ii1KbCpLJDXAz3oZFVVJr/WqFsOT+EggjEmkcTEINR
kZKoDIgki6XlZ6i6sWSLEAXX60CSQLVn5JJ/USQbNK8zCslJ68Qj5Q5LUIlleccRQcbfYk5EhMpe
AfBC9tkvRfxXGedRg11yprjw7otzSXW2WQhNTiLZoUY/HK9axi/d8lKJIHnE9StvYnicdTBVR/Qe
6lYB3f/W4iIY6p5kD64pcPbf4R+igmc+W8AByAaAqmLn4Mgm01flF48Rw/XsiL/zxyj0BsmeLOte
B8enNPLRMMyutTyTX6nelSFb9WqVg8UWgDpJPi/L2fKdYSxic6HO0RBtlxgIpqjYJ9Naq9rGOmZW
UEwiU0YA3JSqmi+vK3qTawFPert0Exhlg9uVxyGbPHGMQJea9KPo3dtUVZdXOXX4Q1HIVpGeGEWW
pVEfO6nF27QrpfquGRWEgz3o6TW3gVAwsvgq+GFdHtqNQQWeX5GlnKhlqIoRUKvV46K/Qs4cSnQY
IUajHbzQdeE4tYol5fTkfM1pBW0RL5wjahmwSYEN8cF9aQo0QvKEEaoQPBCjC/LXPFqSPIrNSwpi
snKjb1OisvczeFHYYBEfM7iQ6SvirXhzkzcfOU63tPjbREQsea3y/h4/siE5J+tIvM8Urw6i3QY3
C+iDH8GqcxPZHUN3bpdJ2rK6DxsYlewRdZcaLoKl6CBI64Pi04MCezntkbUtbYCb8DMBD6MTo6MY
wwBCr74NDP/lxTlJ1fp16Y70gOaplv/D8lbd2J4iFpmPCSpGx6egs0/usG74/egjG8jThSODs2lz
iD2BRAT7iUITTR3qBkPCgxkRT67NfE/MNDSKZfkoT2pYkCLcLbYUv4nO8olRE7KunMkrF03YpqbH
4XBAd5EosqwJF1omad731ua566WJnXDoceCKYiwTKGYdcpEnopiQg7y7lPP6AJn89rwSUYXFPvU9
9jCcZ4ZIpoC8/SSvKUo0LYijPTlI1jfihw1c+v8hS3LZMAgHzsySFIngHE5EZBMKASLGPfu0C/gC
5eYkT/7ka240KXgerTQhka7FxJ3e7F37bNYs+hA1aaVdJ5gH8z47kXrnsXy+B+fHh7xo2nDIS0jy
4QwL/sNJ0ImSVgJ1QnPW7Il2Z6firJjv50nqjFCx7gR0pxUxvHobOYce6ODwI/RBm+bm/uUg8OPW
v87vqKCQjNbgZYRiwOeTcR+0OwGYK2jVI3c9u5KdNCpH+5bt2vBCli6xutx1GysEIHZmi2FEe1OK
kyyUZ5PfCOMXBMg2hZL9vf+ukM+NIuvw9HW6A43kMK/jjFIyNBIUVhrUmXl6iSSz/Ni5EOUXSuGX
aYrX8owl+jqteKyLMXBQvpZdl8QLE8hjODl0yhmB21L4nBgrbJoEvbKR7k022a+3USIgKJ9IUaXE
XLK6Hia0LtAGb7tv25lFqH0M98ImrPE9czvvjeamI+GiiRk9c2qVcBNykflCi/vZ36Vc4rUJpxDY
4I4r5vzB6XrF/F0HNsSx4KAIlUHfcArquqZFfDKuEbLbQvoeOdTSmn+ovWaPv/XA4HzWUU4mDeYn
ZctUoRMFAi4kQfH8x8qBxno1wqwk2cNPcQPySvA5qNwcvMoJzes9pC7BWHDhG8pVcA+j0HJsPhHU
3Ad4vdtu0TCXbdnoj+RHUgmvqunVVshVXnX1HeWEyDj4sUnFy2NhqdQFpVEzE7yWE04EtkyUVeUK
w+qIoaaJsC6xKee6ycrxFm1e1SpadZZEzg/endRaGUQ8O5DibxWoXFyT3wksJ81ZQaKq8o9musab
ZSp3csKTxaCNGd/gAZ8V/PezpjwYYcOgIkb22RZNo7H2XEx9ZITTw06nXspefu6Mk2BMZ8YHCtH4
FhhtSJgY+kvRMUjWPJpz6wIaI8MnNgkU35cyr/qlH45fZcy/AqjvJc1f51Fd7xx5WD3Yvq69Z1vN
pwPe/Dhdwxut3GupjMbaofXVLdTELs7ZkK547QqkiJvIIdAWrrLSTgXvxiEdfrulIzUATOA5V2TO
SSoaldAFj2FiLqYoogs/o22fUcrGf/+pLmW0cYxgumkBi1W3UYHodQLSMUwVdHjK4K5AIhqyPZ4+
cY98o+OMEPEl+9PBFvfwLC6vR4fjHLpy+2vZGE7uN8GWuqhiJLLB44Lbs4VlaC+q+/to/L/UhtYT
tVNNeqs+xgweCSV779ozyFlZMArX/wV7F60Nas0JilWfxfmdcnt71wnGyWsgbOyxj0ZUXUHbfQmW
NEfydxE+uAHBZcgRpqZgWa6sAmtzJlOH6uUrVLG67lsArMkiz+0easZDRyC0Bpa0iXN+15IYRe1z
p3yecf2GVxThxTKfP8ReMVx9BLCEfVxiXqBnDQC8sFl82pPgC/3uCIvnMinMwKat92htjuWbJEKc
+mtYvel0xYk58Jsjw1ZgpE0rwa9oqyIXb1/0v+WeOoyGylIhqRtR774kOQ+evvLk5kMDKgtknclH
RB68g7l/JQJytl8p2EFH4SzgXXpuUmQlLp7MLguc4IfNyWYSoI/pXj6+MF8GERc1HDDd0VG7Q3Sk
IN69ixLhsGKWuBwtc6+X6nzgOwfc86HLshUCqYDJsahEHEVai5dgAkcb4bq78CXzp21iD1cOUqQt
KfI7N/R0htpOgIIxuB2x2Hp2jzgDdr8GvWrjVQMHkn8fsEVf1pwy8ospq6qC4hMP7VLTy8fWx7sd
iW7BT8eQo2DLULZAsc5o38WBOn/hapU0Ca1R/Vrj2mqIkXZJbhrmpPY6cku3uv2pjOYpxgMtoup7
z8TSxVais9GzX3mqd21Y5P3vSqVAtLfimJzInNzG22U6GL4hkPy1Xr2WU4OIqxHcPENe3rDBUwn+
nWRHrtjI4lMZrNtlUADuM2EUUbc0i47igNVDu1S9omXRrmq2FQ4gE/ZaPuKq924ZmGWAhksekpbF
38YgLc/Ip4cEVh7xofQNbxX08YERLS2Rfd2njwpVh1MfjPCuVTkOCXpKtAvZy9qLO7WfzjdC7L88
SaZZqDIgOdfz1eEUd5YTGIpFqCGNWETpZN8s7UOOzZr9V1JoAKPM3bCH1fCcg1BBhYF/BKu8u/kX
r9c7tiadRS1diefCqUgNY4ho6XlFcngRYndXV4xAIOnLdfOpYSz46abZrBcCeUMBMCXHg4lsh3qs
vCcRQ1P6HyhEcEgY4MFfeSVJ9hHbymMK/r1/Dvaun76HV4Z7pD0obroY71cyKPxeHCBwJcor3upa
3dqk07ssLhgbqboGZsx7plQiO/g0SnkfQ6uO8bDiH1u1Qp0u7J8TU2wHVL3vcgU8kqPkK+P/LqmR
VFGrcGRqg5v5g/fw1uc07GxbrpPWirGAnmZXajQ3Z9q/jUg5FR+j8kIVcGEJXkDWH+6CFvneRhP6
wZ4Su3O7OQ/dW2SN+6zFMLVlY6sLfWB91+rqa3+6aFUFZPmpegd8oSfjN2CuXqE+u2cAyTK2bChH
QlXdmrJ2QgOE/x2fz2fzSLbKDu7cMDjT01I8J2Gkf/awSeN0RKNTn13ZGoAqM0YigCzWYKLLiLEl
Ugofs/5daOWcOv648QLMYCd5L648B9JcaK6H2tCb6lLaF72MTvEawjx1MNheBt6tzsXKvGLJvkPa
EpW05ltjRCwyyBKApno+Oilkh5hfzU5Wv0XPxBdvHLomjrrEh5Yu424/jvY3PWgEkEw9yn86qT40
nj1v2bg9SDG9PJTreEEJRI1d/jo6yb28jMEv3lgbxsAuyz5skIdvjQIwc0nMWyVRbtq9iFaKJDnL
e2n9WbXLWZ295tyZvpsjq0/vwkYeg1gAt74ng/o5emdNNCnGNx75PtfEjVXaAoIIjqw9n7s0KI3Z
n7EBbUjRHTWFocVLc/SH63/9lN2Dy016Rnq0fyJ/M08UreqmguYmBVpD5o0N7gGcfHCLc/DmN1Y8
zty8xbpB7EUJ1NVrkBUhLMblO59bz+OD2eqbItbQtfcr1UXJgXs6z9GepQitqtzWGzp5O3h+T8vW
7/ksrtnUS5MrX3bLP0Z9XX/SssAxPLYoBBzA2EAlCxsRuNhRGbf90P7kkFDjpz9kynmLiXKJs+H/
qluB7s4+iw97Sqr2O80Is9q3gXu4IO1Wt2oSl1SCnfXaDZPwlo2yHbDL9Cr4k0/lmimYjlqlPSrz
06/4G+SVLPACjBSBMzaguzHP9ffIwIcjloyvrGyxWLzdSYj74G7M2jO6CqlcpLy7Rw5c1IP3egyn
8v6kdoF5IINPTYfHHmpZhgTc2kcnL/ZVvofYjeXgtRdWsNjVvh9REHCPWGEyiCdp2461M3WWp0N0
GnInTWw85QCAdvRaKd8Oh3SCMJDE4Fg86xUIJOpXXeJQU9gs9mpD7R/H20QrofX9U8RM57bKz/L4
rQFP5GlvxCFvvQnnwp0y+LKgn/gUrztuigkKU2mb04E1SixAzuOUpQS2dhqai1ZY9STE+GhJpiSW
nl9LZWdvKe9jJNYCwTV7/7YXguYV2c2ovSL7buZ3YoKi1tvpVUfOGqnnHloDA563KYoDF4szy3ZD
Ss1BC6FyS64TN7EvF7CHO7TQUnALnj/COwXKRb7Z25zBJ3CkGNyhGfhjYCAzgIzoRi/Dp8SM8Fdw
RVWd42D7kOjb0BG3eTwlvsjojCMic2NQ/6EDQBCx5lV7fnqI4em1VoJGGnvEa/7gZdEHXt6H5svy
UAaoQjQQzKSjtV3EMmNgmOGAVPNFl+3gPDOCJE7n37GLxiL9W2Ah6s3G/WXaG7+DerDhwX3Ap8F4
KTTzyJLHiyHMgLDDQ3ZBBbDSGv9RdJJwjNAcJBZOQIjbJCJrK48EsZZHCERFk/+2snhmp72CCc+Q
ASSrZ9VTse1HCGDuOKCi6bI6KSYOZahodFyR5Dvi4+xcwjg3Iz9g//l3dsTeyR7yRcKb6avPqowh
f/G9CuyOlDNy4PNFwhacToZLe8Fbj1Ag0R0P//uc9syivX8kdoxEGqlm+4gIo0yi3ZB52UrSJboP
yaT0R3YGqvRbQxKTrS26+kfgV5P00GYGyH3+ciOBJFdNPymJWPiPYptp+eIHLeWqYdV6GDmzfYVB
gQAeM8qwbfe3Egds7dhN4Bkk6bNtggA0FWI34drLHUrr+EI5jCdeUSMa0CcjEL89tU9ed1gWbJt4
ZyDXu6pV28wFcgiOX99p5HE6zniRw6QVXYrzppbIz+QZu4SLyrjyhxciixUXMF/OZT4LDFbn6ATI
2tLd377elMlCTTm701JGq6QRNMh/Bq+LJlK84tK4f43V9UUrUXrM2BtUJLI82lbe1bn5stii+zP9
M/9wgI5hQdQk2a2KkvL5HL/Wjwf0LXjnYFx2vZETyYvkmnBcnVQzs6TTIBEmNFb91SrX3XE3PpnJ
sdixY91cC8UPxsMDXzdggvxVWaTNi8RQfqEsQ2ex0kFeiN4UToZkDONr7oWwIMYHtdAACqKxn/NT
m0pFmmYZGLaqkVfW1oU4C1aRTya8IoP+JYnk/pSMR5UsO6zsZMgp1D6mq+fR8MhIF2/Yqv64lge3
DQHGPfzBtmT6C6rau/XEIzaGhpI1mu2TwpIfMCL0YTzZEeyOdc5kj5unmiyjQZUH3ULUVeAoImHA
j/VMBlZjafNrVt2rOr/0UAXrqKSnIRzfxvC7NvL26cYbqTdZzeAhYUM0MMHE0+fHw4tBeSitgpVw
nCbYuVyYZp8zwc4xuprDo4Jo/c6RRWDoe+QjS6e9/semRJ1Yu5l53XIDRkbu6WA9JRAFHgPtfqOg
LJTqRP9wa5z9xkG//ovjJOuYNXkwEwpmGwqiMOZ/u6gL4UlmEXc6GLQGArpPp3aNO+IItA9WZ6AF
WNLR2KkbHpYx3p24hZTxORxMaiOXvG/LMqIiUZd2CegbT2CMZHiNq/cVyJRq7yELR4hZSnLkCZZ6
EL350RUU0Djh9JgI7SrAp9v51yPgGoIyAc1R7MtvNfd2qpMWeNDvEty07k0tL0Rf5oekSuSZW9Qc
iwFA6E5TfoYishrvyknk6LN64IgMDHLKIs4cDhlVmWRdonxsiShhUwp/DcCMTs6Hfa34Oro9MVIz
rjQ05RZtHlfxPHRKINM63JZA4GLPF7gDkU3AtZyflmAI6wSy27ykzFRBF+YqcAf2oO5tlyfezTXi
/wCaKFrSab/HpSaThxQmBzxtLuGEI5ibyXLsCo2RGVMsAJnWFd+qW0YYLe6p/K1E//z5/e+9JQHW
oNK4FcgpR986iZsCBQm4h4W+f3dwMKfIZrVXVfEsK91k/iRyz8l2S1ZTL43mS/sZyhmUOqIopg5q
nMZ0KJtpIJfUzgEmjAQLXyoPlVCjccwg5TuOeFW01WCHHQfygnIGjtk1ndwWEK4B9k2j2wRANro3
Dj8BYloVHbkRusQTU8APwvFD/WdBIeVlKcjNTlyJ4bfP2xHZkh5wPKVDznrZVnoBmW+d9Jvjm1pL
14Dy3/ijctza+ocLwBtwRPa9iRQjicO9CTxK8MpkdOOLE0YkGlIQ90rI2hVWKmp5t7B3IyI/NKmE
v12Hh5MNYVQxSdjsZU4xG+AH2z3qTZYrOE4hEZi45yMxTlatBo9RQdq+IfiBtWc5EYf3uXvr0+IN
oMnTe780Wk+0ckzHA7Kr3wpcZPD8I5RKRqxevhAuMa1IEhRaqcmxD7ueIz40/INVkq9bHSFt8TCn
Xr+ILkcInBV3SM5N/2wKOo1YyIsb44Ea9ZWXwZOEMw3h4du6P87xntO3esn4c128EE0fbQToAxPs
Yyvo5F+p7P3DuQqTwyGUqvInzqTb4YkbJDrTJsHYNiFM8sI2HpVUM/FUxC87Sh+1/sTzhVmy6th2
4sTtIt6UTZIky1+Gds5i2zheuxgDMxEfzEW1COVLOJa+661VTaUwzBZek8Ji3kohaZkA2CXuSTJQ
HvBs4XPDMwpQy+5/z9aNWm4hQQQ4IRwtdJrQu+MqlWjzJ+l4Y6QgO3rGS11xqD+yfI4ykc8BKeWn
zIs6VdxEx+edlkyb2xW9QkAoiutPpD3TbiPb8CO9YA54ton9pHuLKSRT/Ze3Jvue/TKQQEj8Deb2
sdMUiGbAXCbnB0wxXeYl4vskKhFajt8urUNADehiNfffARNrPguj90RWkTmPbYuL97Dzgh/pjW4i
z7wg5tolDDrVpTun6lAL5XPgF4C46R7WyHbcIWZDXz89ZKxM5o+fxRwjhBfSWyi+oepbzeNWZXT7
4zOFKsPiSjMd/fpanGhTrz9njtXxyZFjmKuemLf9Dq5f81tCxLBJMg5LQI0WNn6ipoCw4zRu0lFJ
DNr/PFBa//amXSpR5VlDAkwrTXKrRIgX2Wh5+wyGlzJr1MsIb+6jQdsOqGY6E4o+CFu6rsLB8Oe+
bHx0Zg0/a57RgIz2uY8PvtQYgrIeTf2aGmvB5EzQPWTM+jLylu4zJClvUh0Hylhp2T98ojjDx/cL
xyzPvPm1u8To0hIH+KR17+9UxUk9v6QmQ7SwF3iWxhapPLRARbqGzTasvcmoIZgzBUSd8JfLBlAH
/jTslzCWud6KfwvNozKeh+MxdelgVsozWjvKy9s1U/buwjNhOI9YRuCeUINunw0WBCFAU3LWqLKP
k5c9JGnq17eTXx49NGL+gP4ZvlfGt4Fj1TaROVBKtkBQeGZDUFUR3scYujqQ5M8N4FS5ZdKJ4eYy
pSjyBmTwRaQrTmmIBA511srz9DJTILsGJfwUtaIoPerFKE4bx0JTd/4Oav53lpJYmLSg8bSnPwqc
PQ5eaJzfeOGfYregmwkB0ZO7+ITYZnIUEeMPFhGa3SSEUcE+Ica6Y9c/548obr0mpdp0D9qa7ihy
ok2u1gmRMkdviwOgTPvBgew/rLEmVXcQ+e0Eq4NUu/ctytF1DkG2qeNvnB8WQZ1JdTif6SbqwMaB
PoHrVwnEhZA/m7vN+Vi8VDVLNvgETriRBqhdA8M0+QNsjLZGHP+UEdeilM1rk1eKqez0W1KvzEY+
N+rKld0IinAUYhjAmla2Q/ytg9YUZSXK7g3tn59Qt/unQUbcIVqPO/lLxa6/25m8jJ5SqXYkdl1x
abUJYQLEUHEvMg8eq4V0N6xMg3SfZy6iTiW4l7onyulhjPQVApfXEZWV1ib/SD81uhMIKdicgyqR
h4nXH9YhM5FgZA8aLmALa9fQ2ksdvUqwNig/pUJeJ/3vNBGO0VQ/gcmzqoHbAG0Oort5qFDkDi/j
pT60urdu+8q7fTvBU3b5nEmiWqQYxSTEYFpwzeZmsJtsCsJvvGA2kccK4kYpKRk0txPUM6EpT0RP
GhYLTUyhpw1S8hRyD2G5eILZSwPqEHYce1sU6J79AjKAJMSaCtDJqMMsw6lL6sSqBqby+B2d9stw
kjMOpOzyMSDjpTLRcE5sv8pKeffQuwTHvuO7GEoyhzC9Y4j4VjGRkGoqeFW/Sdv/B3CQTV0yPZOY
ozcG3dGybw8D9Mz5N6QVFnMaGluiEh4Cqt6M65O1Of+A87HvjGPgUJTDsbD60BprVPbC9r38/O1t
91uLgEJ5jYdEF5k7YuHjALq916jZmAywqz+lLBlr1rvYDu3MCI6TZ1+d58FfnTCER+kyp8a3fUjK
UyQD+TiefLe7sDAWfGGagOk5tAOLaCHDrhdLXx+fpvkdVJX2xGJtxArAmpLKv6gC+aJOxwRITCqZ
CMavfB11J3oDc6qZgSb2/4bmmjVRo77LI4F07i0XXyLb9bN1Cf2fr28v/ZbPNd2gdfhQbY3OU9UN
wumSVx4934ynmhkv8kMZ870C+FWz83mjzj+bBpVHCJvQWnDr/lm6JuH5mXGr56ReTdw9zEmzPU4q
rSpGUHMuBet/yPyKXg3CLIrXcGUJmG8YqzR0vXBNphNVE6K9LMAYJrCu6s64wejIc4RlBU4XOsmm
cBJxed6/TKUbfZ/vmB84EnkhidxNoGpmCXhXn9IyKvjy0H+3UneRcZGtWVsFgdo7xrdB8SutlIre
z2mQPWMw2aqBN2aKUrVQBCjoY+hPvGcjvweyzvuZ194PM/wQcqK8Ws1R1h+0uz0nyTKlC8BwUYQ1
pd5y8Gag/D9KIuV9bemK74KiBK/FKLxj9W1UG0SRwM9e2bANuAgFEGJNYDJ4l6ZOMmsy1cgsVCi5
KH4xEPZ/besVxKBpz+KaHXWyFQwbndPs7RDTp9T4IToGuJMvcKt6yUOUVPsaFH2ic+fUwqCAYCRe
D5/hhNC5zIPXPRohAwAg+BVAPSM38/53DRP9LnvkdJHZ8O+UKvfUJ/fpldREThwbnK3ldzKLjauO
wRXxnI9Lg+zkouH92HxFogLkcRodPYxuS1EVVrrJtHZPml7UDMbZQSNd3XzZelvdQ3Gk4ZUHfRnR
LQwylOPg6chZheLe3qB4V6xeTJPp8BhlNCNd1rRdxM3paCximBdaaESLHS3J+oxWYcXZ2O6+MlmU
Ij+MvjT8aVig6zvCnIzWY8RMcsTTYSRNjr4V9E0R4zGMhn6Z+vWwmlFWbXXiwDndRUnv/pIwOKBf
F+qlvraRB1VX/+Q/6mTvwebVw54+hnAk1LqnU6JydMO4PnMNWYYuUQ7BqLJibcIT412XIgI2t3MB
daiDmGA0GAK1GyrBf3kXluIIPDcqsljJGoOQSI9BCBNHlqGXHEa0diRkQ+YvFg5v9TVZZGHdBvpO
eXuSBHkTE/3XLy0I5ddhgru6nBV7pEc3f0Len6aAXWZtQG31AFnqSz+J1PmWtckVjwilZ2IXTXV6
tYC7S0mo9902digTciha4erEEr6mvo3nGTGMVvNAyZbyp+hoY4myyt31SFLXMlYUovgDYGYSoRCX
MFFONLK6OyCX3Ss+TPSDSvFvRWKH4wW3eDAr99sxSl6MlF4FmJn/pMrlAAX9Cuh7rj2FHkFtkKaJ
uwkZ3v3+QkaqUhJIcMMftwDL/l8fkHkpv4fZ73Ypcd9ld1/KN7rDrQEleHyxUJnSrTduGVhgroyn
Yoj0Ht5rc16/KxtOLT5WXNttoL5aSCyq31ouEfSW8jP+AZN/jhYjanYMRoTxDJeG7ahFJxTr4G4h
m+5FEL1Df4E4lLZoFHP2JFEKy61d45Pc/Q+C8J1ihgSt/GBvV7o/mAvAaRLxd29KEbqdlwsFsDoA
PWpSHMzbZi/hU3aR0kHKCZEh6T6X7/DV3CkS5YLM/QoYUR9h7ETquYwreUTqkpCF/riYFFDxX9WO
uWGJxpWASsSKVXcVPAMZ8mO/pUO/2IIrOTMpaFUQjiZhxw9NkwiCLu5OwsBrzVHXrWwThkWZgt3Y
NbRqPbH+oQFtCLY0K8KwjeLtqt9g5BujhYmdzYNFP3PLTe9vEASJM+Hw9t9UXyLbx0mGl3Zbsqjo
G+iKbsfKfPamTo/5ORSleJReBtntH9HhRMGNDYMjxAZKPt9IRgxIONrfHYP0FmtxEwDSX9FzJswR
UVfjF2hmO1YF6r/iRFw0WVMOAOa1t+VuaNa9qoxdwrmRimsJaatlDh8LNcLmD89wMJhRIbZyoHt2
LU0i6+mzMUTanIIxbDlmt25NMT+TSFUHD59iKrkcjbvAWvoMJpI8sqYYv//YpzZoUvsKcHmYMUX2
s9QP5k7wv03MrkLNHPFY819V1ocZmA+mC5TBR6bP8mTxkC0z901/db2qoHIkvs5H9G2E9M0q9C0R
u1tA8bQMQCEf3kjjFTS9Hbbe0ne44Wnnt7pnXcvSyF75yqwhve9wOv5NcEP3a5NU5p514gDZ9UYw
bLYEhZZLgHUc5rP1UI39d4hD4Z8PjHC+Tc7PHX3qdMH/mhdOg4nKXV55RusH0H6kHfhRlEX0wuMW
BVkajpeureP6BD0K3IQopUP02ESCwv9RwxooxV9TqMBWuxBBnmZsVMBMenftj39QFpvXrl/7z4zk
uEf/s9Ch8cEYiyprpslae5eBaNTlvCG9aa48mtKpupihk+AIVpGctoAJM58UO8BdfE8zuEkxIG9j
n14+wsgZwrFue/N5cmETe2CjozTPhtRSx/3A7XHKqN+8PuMUQvWwoZrTHut2a3nFYWiMHaK+GBvp
Y6Q0KJyUznV2AHpYT9jI1sSP60ojCowOdCvU0JT9ZafCCkOU1RM5YzJGx1sPlH3lLv3T3EGcio5w
fAt1re636x9dCSKIh9sF+QgzZruLGuwCQRH2cZmyyIhJ2PurI4mLGsbFo6WZAtB09Bh5PDrdkcP/
su51kresCfqRenXdrY86+cKbnbw4QVWXaNRSM67ZIr0PrcnP6mYVNSrSFb6kRHZ1bKxikbKalyGf
pxkewo3hZUVl+5iWNbxx/g18XXEnSXmlCIdhLdnWTnfxEbEWN3Fcp4g50OtEnTNQ+NVzDfkcDJb3
iyIn/4cfoTUSuapthdOca7yajw2PBIShkS6oWCNpGoMojrHDYsb7bmWxNHBXwFl5eI/gTjZdQQnv
pofLYmGTxDOrOVxt7zIyjeg+qJXVot3SL/9UDI65klmemjPSfRN/gs87UMQY7aJwaYjf+v9bCiQa
676f/1yStvD2rc9GqNvOgOvFI8AsXNnYiOp2s8PpMBmLVUDDa1XfHgr4rZhfWpolJWqtBNNocs5E
z2PG8cJxd2woeMc+cF1TqqRbYpEsuZC9jIFCLAXTiePPGDfchNPDrBaTPzcb/O9KcMk+lhsDQnCX
MD1Yrbbavy1tbFEHFoZ55pzqnEaiHSbP18c+TJXcECkhevXKiYJZ0yjSTYS43pN5C2+2p/WyMPW7
8mhnjcXNA5IRLGVuJl3wwmMRn3hQFerx61DyQ9Bw5oPiwcnUlRLah03IPt+2eU1BP/x/r8po07CU
9sohtLD+XbdWbDOiX8Za69Gs8o0vwZyxEz5tAccJqoyZHpec5l9kq14U3wxoEg0uJbwT8yNcyCqH
ZaUENY5buFA1VgR1KjIBSUvtSYomzQDf9ZNZKprija2b8Mn+NuKg0/qJvJ4CXMdatuggsbQzaeU4
rgq62clPeiSUk9vctwwZtqcTnLuuAXlRfCRhlYwF3Fy3ULCUcDDysLra25OgDsvNLrHnakNGeRna
D86rZeMa7Rc7HO6lR8xmGB5WIMLVnxNH5t005VyeJHubbpxf2iFI+irY6E58/amgUpyVQB5QprU4
6m2JUZBPHzqGTBsFMEzfqRyK/reheIljdj/slmyBBctatwm9UiKE4lUy9JT3KFEUOvsr+cTfA7va
N8+Eb0uEqItxbRpBmWQo2CpcDEu4hpexzCzm98LdBfAxMEGYecEgMZsiG0lS2c+jC4OTPM4wHjl+
WSqnV+5q0knQDu3xdydeR0Nwgfwle+T3NtnnAMiZTqxA3sU9/zaNWA6YTpTeg1sYxGBht0oCDaWo
23zxPG1uAPxaVsEcc3dgK2rDejAzL+6zJZ+gT/S4cIERbPRYJhTV6qpkRSIcmGKPHhYkgnBsI2EN
RcUBP9D60rissei0AcJLcIPsztjOHxoGiSiU2AbQe4zYBNZD060j94YaQoD0Bqce+JKmKmfLZqlN
VHtgTfKlMAOw12MJKtj4EkfyDKwdOXrgpwA941GS3+1QFXoVlHrEayItXniqyVyInNE3pfo193FS
Jpb5FdsSndZqNKM+vkoL2IseP5+sbxYQwZTX4bIIEjRgJxc4kYZxvy50eiO/Uz7hS59RJmWy3ql2
35Fnj5BC+gELHtoSnfdYjyfnGotjF0chnsTgGnBfXIwOq7wYsvpcY18bTJLDqmPVpITl6+A/2HLU
amsELGDok0aGqgov6ry/R6OAGGrYpfT3eZzRipIRudjS5+qVBufuamyXymriZHUQZvZ0s1B7QcP0
k2M+f2CQXQiKco/wvcyL5t2RqTsK7sF3pfXEsOz7tjgTO3VJ5Wxbj7peQ4nUPekAbk8N01x6A/yZ
LUiP72f/w9H+T5QpbKweqCCgMwmd6tkvEXKzGsnMvitYadpeoXdqBoUk8tNMHbL5OnyfHYfiYZzE
/IT+1JRNM2A78b6LJHjcro3cWUCCdqmQRLdtY2SI+Jn8xQaJPxtPS37thpsikHe39InYBnCsBM66
IX6mX+2O5lRNgWJbaU4dDTrz8rRm34pdJ7j0oN7rjw5KsteHyu+w6gcBLtqWSVwfJA4UcyoIg2P/
b+Yk2UUDb/aXuTQopJT23GXbGAy66g+59KMp5TNGCl2clPJ6Z2jwU6OK5LfQdTtBr7cm1Zhn/mqU
HGggs9Rru4AhIhSJO9VgYijqH7r3DIGMwLe5EX+kTHhXfLsfzsGvA2+6VErPlhoVVcmONT2SMoPR
ihc4lgusQJPITtE+iT5DAbJwJsEoUPxCzc6c3uKIHhoIIQ9fy6KmIcNUhVTGcGUPzG+1VZvvC/wR
I91pt1Y1myzvwrHdtPSx+xR0kqAibk+4D9E43BNLCtWf4OL6BV0DJBOKUKgDY45A8v1brAUYp+7I
QUMv00YzIGdbHalhfzqAQvxHWVY3FjBpyTBoSGAsmhRfEZkw8HlVA0YXjEQeT+yFxbFTwrQ3DAw5
VvLXfpj6DpKOl+ID3h7qSapqLfDPZEgRHT+6aKl8WzCyr3+DnnxeMm+Q+ea9F2LQFKO+Uy9LJCeW
WO1ZfAr5NgSehda8GfZPAbPrS3QbmeAfXEoGELMKOI3WMB52vICCqsyyRyI5X5pJtbWle3pERPuK
n73sKLQa2Ico7uop0wVYqfP+ztNrjklvkI6DsacxAm17TZ8VJme+5LYMKCvToz5ZOPabXlSNvjbw
KOm4qKoffnE1smLEXDEPAcG8zd2U4EGfcN8TswTBtp0yMDtpn9mD+To035ih5Me16gFtNZkdR7FH
IOA4QlW3rPTOXkLX7y4JuapyE3YtpOXIsntgmP0WJV+42sVrYDHzm/scXPg6mIQ5NlCAgH4AJIIG
/csVcOB2EbLa/V51Y6LVD7m9nVRjmrbe3hT1bLWaywYnV2PbvRWEuVWvCokJ+kN4nGfQgcQvqPp0
2e0+pQ0FShpT/UGRxqNysi59aBgrze7X7MSMkRPLY4CZA27mxApRJTKbUSJK3Zylaq/Jh65vrnwn
CbuUX6pCDd0bsoxbA7zR+EytiGVO3vuUFGApQ1TsElZvyWkTNMzUhkCS56ngi62fChxXO+auE1vq
urOBK/9L+pJjNi4uZ6N58NrbeOhFI4QQAm8JmWmG9ZJkgF4jEtSHZvGpbgf1zwK7kSi3VThpQh3q
NWwxf/0AtaOHyBiic59AF0xCnLyuQTDf2plOX/tD9xRKiCuBvmHVgKw3mgOjJxB8W0lhOyV6PGdz
I7KlOXoxNaHsAea+kP+50pHhNr8T4XX5RMrjo4Vpd4P7695PPSRuheJ70ST6FM5Sh6TUJZqxAr2l
QcvpR33z4inAnz0Alb5m1rMrxtI1ofEnCWIKq6//8IA0ko7YYeANvN2g7dJ8cNU/4HW0RvohZFCd
DHIge23S5Zvb3Ye94HNQT40wjuOOqekZSGQdFo1bYayFyIzhKOIMTWeiz+qbPwIC3ApRwCjTfce9
k1AJvXNsx6LqbYTd69RCKjj9pi77gwBDHWWD9IFBDOmjLz/bPQrBJu042IhxdSdpHOw1RgxInQfR
wZ2yuIiUz3JswQXveQ7eUpNyFlRxeHjluT/UpEk/d42RtAajtVhFH6/tjLMGa6TB1BTDpCfWeFNV
pS3oa5qbfzNf/r0WsJQV6GEP68xBnr5jMWFc42rQPe6KLmsLyb6ycu468jSQZkJun7hGt/ayzDSA
eNr9Amua+76hoF3IpL9ITYeKVXec67xBZHF7n0rK4/dwKyg7eXyIATvwzr/Khhf/M/X6utdTNZpE
/4hFn3Lcy14MzKEeSC9vNI+Vva1W6R55e+uvpGhBsTNX1fzqjEtTuwjxAItw4osBEps6cbtswIVN
tZQxImUoW1vHN05n/wO/ILYMIqpVKeieXMpva1YJhIujKk1gez1q1dm7k5BBggvZPh2Nj9IOAF8Y
AEHkJpSXNAZf9Dlq8N9NzXDU36R9ujVeKIUuPx3qxhvU4Wr3t/TYjtImvTXA6hUnBzAJ/hxA3+nX
Z/DNZyqeU5SPAA1GTD8WoU0enOKbd6YVTawYW5pi9AJTv7oUb7+h2brODl/Lu8C7mh0mkbGBHhI3
xzpoScp1InxTqwtcwWJvt2yT9wVxaY7iNrPEWDCvDhWPBuvaSLFHBD0TQyfyz8Kmv9HKMOX56FbW
a6Gvd+4tG1QEc0ydmTCMZn8jqSF9BBgPr+eEANa3pMfc6CP6rmbV/dv9KB5H3eYBMuF8ji6N5Bn+
NFCsweKopR2mq0p+4WLrUf93NFAj2muRSYW3HpXT8XPTi2OfVpaPnUYhj3uo0bIHV01Uhw8+PRCj
cZuBrj49K2YFIsGoc/pPwymsth2XxCj0pre/a/+XQlVc0zbjtgYJbP7DgG46VZ9wmP6tPxlmXf1H
+6svGmj8DIRUORPL7Fzn37g8MfJ9Gg75anPxN//A22kYA57aQGb6+eYLtJxD+wy6FZ1Iw5P9oEel
si9zG+Y5uZ9hN/qvosNFJ/X2+KFbtNck7kMg0DFxFViKmrRdkx4thidAjMKPYHE8+jQoHAomern6
QxVKMnLvkrqJIIznCMQTZ2GngNNaEwmYnpq/RSlZ77YgsCnxn+YngrA47iAwOhKSoPzvv857/q1q
yP2k38W1HyZfJnbg5MmH4pHbtnT+dJuWzXAqeTW1GIQiuFKZgH9Plpj7h3TUcSjmmg7ef2VBbAVr
iVrDANbx+LS3RKMs1LE9o2pl9oUkZVaz914tTpd0aNpQeP9z+JeP9Y+CeUmhkYt0hDOOui1Hsz1Z
YtbNHgZacBEg44kPDntmHmEQrbsavEqbUjlbR2jOCzkOR2yoV0AizfDkMmFAcJgnbfSxjzTCZeBZ
yYABfU2ErwUNk5GSZ1KLvk/T3BeSScKVY5SnNhGEDotQ20AvyxZcaXslwd/fl0kSeU7XcheL21a4
BT563PGCb7H6JOyffAKn9GojbQdn+P3lPZw5fx3Oh5ksSzPCT+GRkNnWDToZuIcyK7RKDrqsxxO2
sO2AJae8kJt1rOfYJXxukmEZ+1tkv318362S7bpwLoSIPhUc4q5bAnnZmz2b5HobohDpvvyWC0ia
QJGawEHm5EGWucly5Kvl6LULON5zDcJ5K2dxsOOFZ/DKWkJFPU5PBdKDecwKCKPWO3kkzZfnsoG5
5YFLoC1ZvxvQhahKDS4Lt4YG3ixpvvtBb91cN4p4LP2Jy9QVR9+IkoTW8XWOYvJEnGhv5R78xjiZ
Kle62sDERY7wdhD8uhupSJ3aRR2qTui9RvMfjIHXFxSTCKZebBXGT+ueey5PV0vhneYcrA3azuPX
U4FCUaFeJinlHW7hbpJZ4qX7B8Jb+1gywvVEB7FZENgE4qnUJyTkLjheoVo0/qC4gpNw/inqcxHN
FRBi9lOaHx15fJwHaJhqhLnJoVLoptZSQI3qYh5sy/9nSvZKXbMzX4li4swT4iPdQeVFmJorWjYd
5AQcRMsxk1hpTn3KKaiYCUH95XEbf0f6yPj2+LyZ3KzVcDRa90sUL4B8JTRIF4U8+9+9TbVC+eaa
75cYcUypOa28wtz2ICkhiE5N6erx2lDem6UEjP7J8pPYm8qVhY7SrwmTwK6/HFQb0y1SMQi5AFoq
jUPRxdAxvQJNHLjHqRtNS+zxthEpZtCpzyaQp+3XBHgW49yiCGijHXa4aQ/1bGVsruDsub0gC30h
LB2Ouho+dV3MEqSy/hJkt7f4eB0QNT3OXtA6KLE0wNCe+pJOl/iFALSqcFYeY0vSxGrEJlz332ac
TZeXI1h1Z02b2X7DGDPqfoLMxPag3bGvSbr1BGSueUKaxoSWnEc803/KN7EA5DQHo69AP2VZlvKS
lz/RqfNkq3c0JYvBqxckDjzU67Mkl7+XG64EM/XhUk9wBqXFrWRh4LLq9xshdJNqG/wEwaFWb1vq
YycnV9Pex6h6Z7mBAXJr7ZJCV+oKceOaC9SqFon18o1G8oMb1GSJG4M/zJ7/MHUzZ6CnXUZygKW+
xtimows3H+cnjnYmB9mvio04TxO/IY6p3MZ+jU/Frj4IGl/E2c6Ly35n1Ug5xcnZqPlawEJijauO
2fj7npTxr+ZNk7eVxlWWYK8TDMKXzGGrA4oW7EjVA9e0s1tDrfSQN6qzV/s55ZxwO8eiBBEo/Wlg
oyyR9jBtJhhhCDIZGb5AVrwFuLip7/qFMd0qWOauSbjgkPqnii0CKW4QvXKS+1gssTj1jSuM1Ze3
w9g6kvrXhgv3E8AD1MQRTBVMIdXRviqqp+lGh8E2PY+UtY2tfQAPAxXhcL40gXZSNAx4z1xB3SqZ
LFiSIp+Pj4qVgiz9Z5XluC+uzMLNmxbjsNDHRHmgqWOmNYfzsJOmsxFY4TqZj6aDCqT5bLYfwMQo
zq1VEsjVeGcd0J21Q0sR1R92usnvdxW0Av6XEJO+b+RAOKAf4KcyTfqIrvu98QLqV6CqhmZ/Vwcq
qCAya6q7NCCjMco6ih31a9mjbV83hN0wTljUW9QO2y94lA7nNIXpJiPyDVjRViQsGcYuwyNeXHbX
SYE/UhbFkKmoDi5ejP72lpa+ECARSxK2gungjYLiBMDarxE2LXSI8AQ05yWWEGeHRIpuMa9GA7SQ
SP0uo/3nAYAxrqgUeLadYj3am6/RefhZHuP/qp3FF7FRN/zrqih6sZRRPURIiEd+ViwCilxiAuVr
f/66+JOmdC15KEvfseYsB7KtzE2OocfvH6DowxSUTpEds0U/+BOouOctUqWaj0tVyQEQd2ulf1ir
OeJRAG+9suP5cvqHKvSRlgC/JCc/vG+H54gHQ2NDdVP6ajYGwAFndqsTEOIVq8L5+dsL4SBQuMVM
u0bVJDovn12fB/yYCctGtUsKYGlcCloL/Sy++bu/h59oXnUe83ffySQpEU5zJzKZJcri/SZGAb7o
eYkm2cXShbphjx0Jni7tpSa+3l/SMlNwT47/doXxF1quzbFEsvSxJeZsU2Abi3KMXG2Mqd2DBaXQ
I/7JfgxG/5HvySt3dFtKdQwK/p/5ovE3o+LXNxp7mG6F2Vnd+GdK9Qyzl/lCEdWUSI/64mdEf4WE
89dMiy28qYYdB8H7WIuQp9Mv67RuHT0csISqSQstdz5KqrpjWQXPFRprLn0TiFahhhGWUVjEiC0B
XOr9OWZc3QIjZA9Z2EmYaR4qaYm0FLIHkceMzR2WVhyrdcoYxrPVAK0TZBjs0UERCGGeRWOKSg+w
wgeH9vxfl/arvcXWETBqX/vSKmdtVIv2x40UoXypBuOZf2JPS3ULIvQkeGNDWOpVeJgzJq8utNSD
KgpY5ItFjK53dZ5R9pGz98p3h6Z37L7IY6d+flO0ib+nOtHlTtIhc0HQJ9PuIhs0Svac4kmxSV3V
RUdg8MJCe7vb5lULz17ijr0cWtYTH3nfKQTmmRm/DYOV76sw1i2f1lDvX9E9TWXnjylFRUOk8Woi
jmqDHwz2iv76O6VG7Z2P2kFC2W1g0KjmpLD68JyWy/OhaboAi0K7mb5VZnlwiegFhzhBRIvk5exr
7hRB3WfplkQnPW1VvEH37kOpqDZOLymYkSqj4l0w6ryL1vwLPtXbu5kP4k9HvxNZDMEkwC3qHA8J
9T9jStfAAxTAgXVLMHoZUcLX20LiAq7ntbiUPH4tBxTpMyOSRjpOUTfhmqn58d3bRjwa7WOXJ7Ew
QDlIG87T0iQR/gFFfFw5DzonPjvWp5pe97R+n87OR5YfYrMRktIGOWRz/LvBvxTRKQWULyfXu6I+
SqbFi+K0E7XbyMbMffAstDsr4DTQi0IoxpjIiv/Ic7bkVH6qXIviwpnzghL/qLQB3S2h8+1+XSRB
inkUWLg4eEeP4x7ZGR4wDriDBYq/w0f5FARwSZWifUWrmK+uZe7+0u4GJKTzvhpMPkDavg6pxmIV
NzaXC3t5dOdG1XzUWGRj+9xvx5f310EKWor6slq8ZT4R+h4J8LV/qR8q6vgqKjgKOdG/3K1h4dfz
diASILhqj6jSXyqJ4FxTZIW5eYcKTbFwoA0ipT9SNwzuURp9GTijovZompVJzB8Yn3RTGWKbQAYs
Xyz08l2unerXJWkUpzSYQE1EcOMn/rLH9r7cmOt5OhAMcSP/viLKcqaZ3l0ZwYWUMjOczW/EvJBD
efpjMy8tI/G5EXXax+hA1qBuvRoqGZa7aJth1AqEKnSRyRIYvEGuYedkfp4eKKNBwmj0yrVxoKNj
Ej/nhSVopZM0zmE18no0Z2yQl2KIIYCiMRK4EpZkRStPcywt0Lcvsc1GyK9Ed6t7fmhLPAMMnTs0
GB/m/I9wfLw833LpCR5ozsE97pcm8zg8RiLKOXX4YzoSPAq01Pw/d3L2DbRv+29k4DefCW83uI7N
TYxZwr+0A4DjA5HLoACPFh7gJwBN/+HOPrL2HncQ39rW0BL9nHh9KWT/5iqZlGDcJvJtYMPxZloX
TK0YWuJAhoU3M5UXVoGgtpyBjDLx3rxS0hhS+pMQEmY8McQn+dhSIRPFKR+5zlsYY5lMAzhV0fum
HX3ihL8k0tB5Kzn0Hc4n9Saw6JifviyTsaKViRTTOLqp0yKCDxHQe8BUoNsj9aAiG0EJhE3EvVqR
lO7eHOoN8UNZ5vx3SnTUjZQRe7wzAs7CF4u+P/i54QZhI2mLche0hUe/n8lXjt3aE+VLidfdLOZe
houQM4baq5CAp5Q164NEuu7L5Or1Q4vJVFA6LCBPEQ/9q2ba8PaCJWjpZHD6R4iHqxa5m4iyme7Z
W/JtjriuaMLbpQzkGPJrSTq12iAJfBo3US8MsxHCXtcgkBcUE4nwpX6slWZLgFFeJsMN288h6dRl
oGUH1m4n/P0VzDHy5h5HDvq5kC9iXnEHde0CuwcHGVrfaeTHWThUG0S+pcPq6bWP2IQFO7+F5d53
tqX9b1PtBiOwcY6mK6yO5Ve521A3wto7r4yiVwQwhscCy22oJ8gJwK4wACD4FzvMo83TA2fZ2icP
3Rh7JO4EEqj2lREhPRhPkvfauEqNPya0o97gnM8OKPlW0Yh4mI66h435XLLrbbCrxt4dQoAlp1O3
y4FcIUJheJmLxClO2fqoQiVcp2hxClhWWg+QW4QxyRv9L1XcszRbg9JG/MeiCiydtFEk2hJptfV1
JBIPcpFIiXB4YI3mSVJQUdlngke5nHs4q20m4eru1bgywqwgOCQUS3xD1jv/ZxN4lcHZN+v4apS4
56KSSt4SgT3coyJ9lE9y0P1jJv2vpTcvRms+BrFE32u/aZPxqkR63Ja/0S+eDjLTz3HNabWWV/Ty
xXYQIJ/VfqriI625Ip+hC7SSg1p5khvSd5Vh1G/jo0s1HMa2ktNB6nBh081da1CsxTX5TwlNYJA9
VBvoT94Pd+Au2A94z+rnr9mmIrosfb8SlEoyKuRfxXEbL/0Ra57qCO8pF8seZ9UnDMgWNax3ZOhT
fcFFAFfmLJ6KCH5yw0TWVrgUwm5HQDO8PAAufWYmgfgsHQktSpb/tmzGQEsg4ehHv8hR8yFJhWgj
eL1v08xWGqO7LD98Vv1FgEvgbE8HgbB2Fw100W9rOBUBprxH5XMYP5sNxcVPE9ro39/HHVfKcKeE
aN+rPGh5nB193FDqFJ0WwqmW94UGdk3rfCziZpMpkEau2x7oljwEVOo5oeQitB2XIZCLZ/bhOgy+
K4FVZdPxXnEBbC4vGjiGJeZ+YDiEiEyxacdVmoOyl6lb+mdA3xzs3c+66GkrxXSYBSxpvVDRXUHn
5mnZgiJNMqls1KXmm91ZD4gITHA18Uv/nxFLbEELURcXiIuSyq9JCC8klb7Ls1Pvk7Zd8TJhxYf7
Rpk8+MEevP7yNzWo9t27NQbA+3l4VWXW1vv6+xDnT9jCKE3eEgTiRo4tha2dtUbyN617jcTXMZXl
eoAiDMKg6jSWb+VCcattMafBro8SDv+GKy3O/AvXrwbe3Qh88H6E2npcL/DAGHLI2QfOoy1hFT8E
vtgG24K8tx0ww5frCSGloKKTmtiPdHzaa1Lf4l+mHiJa/7Z68gwxEXBitm411tjqFdalBql6mKg2
8M+AjxE2XqphHgPqHHdFMM7+6vo+2qrRI+OhfhDI1m/CtNqQIKNlWeeQ5JeU1cGs7PzMozSN0Hct
U2ALXWzWFFcOxvYJmKuzHGzoEOL0ycoAhKs4wW1eHqp7DirpgFJR34GY93h+RvusaKHd+QjET0kT
5Qzr6rh3r/gwT25R/d6N6lTsH5A6y7Qo5mIsM/hkyqlDgqMIGwr9pdYeTcrdaPvqhdLfqZ0iIwc/
V2twRS9fgGIZ322++EcoB7GrIaQ/3yv79EpEuHz7e47usGXUmhiflCeHqLp5JuYxwqgdz2upw2xV
CHL86p3mtF5zMXYnoriAxEF0GyONCdqtQjdkmtlyX1EphDrcn8oAwOCKlv931oj8CZiehngjWI/h
u59IvnNM7IsumwGTCclFvQy3gD12tq3PXNQSKsaZspbQnposk5P0Yp8XA7DZahZhgYjsG50qvNzC
PklHlTR6swRb9oCxJZZKGpzVYhCPBa+viDiJIr3UUWiWy8eJ5xWnh2SHvvohDWedNSF2PVk7h2VG
P2fBOuVgl42VHUMQDIPz9myc5mSG5yH+DeddlHh/YeQv6gN793/78+KbaC6RwdLQOu/ocw93aqyA
97CFGsYqlDGuI36fv8vefAXb27orRET+0CFMpTrrHk3noBsFT5SHjiMmGmdZDZW67iG6YMWnKy08
GlYTzzMzxdJWdM04sR85+FLiAVra8Bg8AlEHOdy91tK4OkxB09+SqU5itH8SoGMWyuMBivOchLea
5YF6nlmQjWWPiP/lUFOoHekmz2WQhqXpsRpXtK5HiAlAGhzhWxRr4QDbEujDQ1aFghApnflfkj0u
YtiVkNXuFGARIj174vMfOqtpjsXJdqIqV5rRb5lcB+ahq2rpPtHx4OYO1DN7D8569U/xdlf/tVB4
iT5TlHfrDgiopCMEiPyKSoq/ozp3xgBuB1hvhvn+asQIDskc7/rcOkY8NaIiawGsuBt9XWS8QtyO
urvVESLjX2tSbjlK5lRTgNL2tTDeucAMEaAfc3olOO77d1s9ANWWERgDo2XYcQeukSPIQYgLInrp
QzZPR0tpTCSoJm6EwFn3+rAYfK4tGarSXSHXrGiNc/cGtkgjZQYaEn79gSXUCX6hXqB0Q+J2kyqf
+CMCoRRrhhlp0XUavQOxYfWk5BzSyvTFdDwh50Pj/SaKQRmfSEHpqSEKj9bJV12w4k2Q5qpk434Q
f8SZu2pR2PErkf+tx+w16LHcU7XF8k/H3C1WKeHjpSMOdVsHjDh+RdsKUabWOuRguRR2/ED7wXWd
Xpg8yr9iTg8jsn+PreAxna+uohN8XTUPbS+Iyzpb3EFyT13X3rf7tdlQZen+YsRSC+AFvHB3FfW8
3JtUflGVzQOxzCg5GpYoLo89UtAbOLPddyjH91BHu9Cei6ZQRyeOy1+DKqL9cRBwI/E1eQfFHbBL
0KGsa02Zkkv3rMSt0nbPaMLzaqm1ueoZ+Ln4vEEU1GWUq2xYP9JjhKU8JgrfVOWY0JOdTHLnPOm2
KY0vFW0cI60xrsddk6qtliix4/rNFZ83r96B7B9ZL8wCFcEOYw9u6536BtHHn59G8apxgaq1ZCuG
KNGe9gbJ/XCgoV06QIAn8HP3bWNcTK6ZIbmEJtWTheaZsT3+xWZzCQhtnvFvHP+2BzY0PSIuvYc1
dIO4Gc6ZE2cg6bVuFiAsJfFFHw9P9GzFE7iwyRGVwtRJzcCZ1i0+dhQuXYJaXha93VK0mZhpxgRz
XSKiRIW3F51CSOso8FEcqBpih0iF7rD5OW5YGy3MlH0DwjjJOkDjOVsfqKHzjegNYO82Jb6eGkcs
K4Sx+g4zJhKaMm5MzhHTpfhLa9jkYSkFuHznuKqQ40bW7mRjLwcYIl/ChZ0Ma7j9+bvEGzLjGo5t
dGo1vk+ogmqNAHrfS/SIv3QQmYOLRigVAWI+NyrRRGcTluUlrLABzaNhsspzZ/Efee6q6OoFLCI+
g+0pCLWfJHzplw/xyupPf9Ki1cTx2cyGRjyICiWLb3tqsSNOMmto1JyWV0IckeI4xhSrBucUbcBQ
IOQFGiMse/I/Xzw1RDmH5LSQMpllMds4aPMfkTRQwKf8ITlsoH8zPSXpHSrO9IoDjTRybU2h35Zv
GiP9qwkreTbsDLN/XWvgEYlJX0ck4Qa97wTSoUJPDXgJtF97DBkCDT7vKZ5FErc4/Q+ptwxYkOzm
11kaY7uSZgf4102dDEfSb5PJApPEEHhGlkmGMp714IgZZwNJlgpem07gEw8HTOxvCTSK2vGYWXqN
X03N7sguP7/V00CvelYfGXju7CKntfVVXT/OlsxWDiaYlIxWwJu1aVmAHHabeD1UwApDeE8JkZdw
5tP+UCgmLA3sJiMxNMEoXEG0UQZqYJdUvFtiM+9H6nG/3dsk1uOS/jxkri+DuPCUjgnV6qRbNB+Z
WxGce5GskZ9M+YK6lfKItir4cQAo7okJKL7eslj7jr7twBFEkFdTyEYepQ81WMM+8bzbhY/y5+NI
R0hGje8hcRfUCKrjdo2QYrmD20rhnCvQB4tXauodLYYDgvYoV/jTHDQSl//lE+wktCyY/ROJF/V1
arQRNDWm8o4XSXv4kKjZtmjw1jiAH+0T2Mlfb1vIZmW2gtHhN00Ba9IZ4TPL8haVm338N0iuu3p9
uU687sT7M6pWP/wwNKZxB8C299Zgn0zSjTZFD3o+CgmnN56AsDh348UK3RJr4v9KWoM4ArNqmwgN
Q0Dw74JzLvda1+1qwxidAnq9xn4YBNTcTmSW1uB26BL/fvzvEQAkTgOQl8hUCCN8+uvDBiLJzywo
oD0NuVcneX143kGFicgD2y2NMBo9w4/HncHifn2T80rrBr4H/XSiSPHBQxxskeelDLwX2GlqT9pW
zyxXTiYLK0XM820HdF1zzHKr4HbtFweqpxt92J9csq2898KOeSOReQcwQWVQE3bgASAS5EArFU8A
2WcuJfsR6Y9i6eRcARqlE7ABcdMSR5m7X7o5lYrrobqOVGZD65o93Ac0HP8sUr7pheS/guGMK81I
dc39cG46pjVTXeXqZthuugrjt47VaQ+mxaCuv3HfkCtndStEIWY85IfAANL/u7uZStpDAe5/cM3L
5hutPDbJf2aPpgQ7qfeT+RL4aP25ix5Xuma78emEFu0xn3r7AOZoO6eXwbQO6g4Injk8V9mK4Ojw
qatnrGx8raZBp0ZWy7oCRKTKNV5vm/+Wk1fbnu7V82YY9BLBqkFOMXtdXjjDc2vxDElDYhdErNfj
waFqGXPqh6ETu8NW9ecbzFcUhA1y+qrsfy9bWK9UEPGL+V6KyfV6whU0RttDonm+ha2MDnATidh/
YpQoHzZC9hWEt+ZGHKnX81XXmtn7BExbE7ApNapibjFGEOyLEruH/PTKcWGRCRspygyxp6p+U2CW
XCaOQwIXnNYhLYPtWfVRX1Qe7YaUkq60dTmJA6qZYltzLZJ0B5qrFJfsx4WJZ6hHwBrVKteTuMpk
H8I0dmzeTrpAXiDDyctBc5y9zaDqZqrbWRSy1nFh7/pgNDEyctuWt2kicuMxaH16QP+4NQLQUq5V
YgjyO9BYRiMF08o/egRokZgamY8h7kJllrQKP27/O+RkOay32IFkP0+ZoIAwHp0O75rfxvqwrRQv
v9pXWIRrd/BRaPHquDD+Gvf1dHn+y7+TbjSCgCXDT4abX3IOKnecNLxlmL7MLqfOZy2gQ8/y6G5s
ZGNe8b5NMy05kUfD1PX0sbyZwmr+/kJuEAYYBJcxQb0DD51ROCVeawuWviMS4QBJzYYJGpDWtBWl
jzme7pPyUL4X6cHwpi21AUWN3ZwZpb0njmu0rhXc06knX/9gvD2redAxS0ss5+rDNVbLZYI22gKg
Wu6VP4RJASeEMBD9mOTYa+gByROmEENapXIsbH6tyfR6VXEiLIGNIs0BQVKAPqdBaImETRFunmZK
XmeXQKFKg6PAl2MZuSKtc7dL8XEZV67HLdwXxHuslxHem+y+C0v+zWc4DUQytegs8RBvhvN5k/zI
Q+c2Z9V4d2c27JQIo9pb0YzAfThb3IYF94jdRhvrUT5ZoBqjflaWwykEXgVj0ISEJucPzpQmtQCL
l0o40p8S9srLAEOuhdneloqmchxoPFgXwHVW5lV4cPkEyuJc33kScCR5JkknbK6fWW4yJUz/1dZJ
ZJ7ZlIhYbB2pCFu/zecvesmxEjSp2Ap7hO9hmcHbNzpLSDDnXopiCLXTkiW70osUIq2Vn9x4hsb3
YJFbOLIH5dMJsPzsoqykmICO9srOCkkgNQgnS3lAD+zgREyMqnpDKP0uOGrL/cUSAEhU+aeYTZ8h
yDbS7FGXs7dMMUsmtSdMpxbK2soeCkDrijTsSuNRh3LCRXEz9X+SYWfWn2+cudhqsCPT/Vs4UEI0
I6Wp4B1bksouyfoUAfrB8crRsTRthNLvMGyqHRuUgMVX8V1DelsZQqppPCszlETOj0HYs6RR2A/4
cSPdzIAHbOxRsWAUc9/Qzz6oa4rX4kvlodO44HqatobYoC9DN69UnuAleR32hWGnuWUifR9Rp9Fq
kYYv/XRMmfEueKBVvR8rqVJA0tfevWAOZb528EvMzm3RlR+9nFBoVbmbAy96N0DmWgrsZIaAO4/F
mGYSiaMt//RGTdZLCgoOITg5C8EeX4iQSwZNaCNkE7+9gL678RwAb0QZQApOSlT7ei+U9bQWQHv9
iivHd+7Ao9690BKU33Wd8W4gk+PDIw3jX7BccYSecJyVDzTzN0rX5SCQeuBwuybRA+xgjbDupuWF
BAY6kxZWDEosB/EdOp742/oKZsNN+AmkttHV6CUn5IBgvhAFs9LSSktghBxjbUvS9U9qYPmPIZsN
FV0/a02VI1L+1BJJRgFdNzwG5HIh3oFS1sEwkjBiuc8zHtaG9ZhEBiU4VcDxlB10W/HRVo2y130R
cXDghLgE9GT7ofPybjupFP/6TauYz2RNyEMFWYJivWTg771S8wsdj8iTKhq+4JZgSyTFj9XdPh3h
DQVavCzgnjzdCmt2A6P+kr5ezt/+exMxDpQjWSat+JclMSXR2hZ+/PIdFkhsuQIMCTFn6F1XGj/G
mKWFHwmPExf4N0IVMCtzXCet8mbTvxDX48wm0k5dUGanbtTwpYNwEqgKJEM/x87OrYI/C5F1r0sO
TqqdAERV0kUrpkJ5csjJ6dVdOAL7tg/YB7NWDd7RMaAhC4fsdDWC3RL6vwdSevikbLtb+zSdUcP+
ApVqaHVOuGQQwnIW3+nz+itWGsopWE2i9KSHzEFaWZ2MTp4510VIDq/FvYIcoDSjgh17uHKTDE4U
N9AgA/MDM3fYcN4z0T49Ki04J/o1RPY7VPeUUDn2rKv4l7DAz+JW3OztB2jZFfxqKuRXibjZNCzv
b4R7dKNjQwSho0FOlrbpDbYhBQtJYbTMUnEZf1/jGLd+9HRy4/e0jMezibCHBcmnByaPn1qtUkef
onI4uZBNEfa6PalwQnNgO2dt5A0PORlgN28uYi8Gv7H4cN5J4NSSWJzLplngX2EePcN4z3e155cm
xutWXB7BJTMTfbcWCBWoyw7m8HjHIam1bX6vMhb6F3QnAkAY3B+nuXqfbKCTthePX7Hzih1W/99s
do0FnNnIOZbkEpaJgRTiFshnhneESg+Gtk4ah8PVMe8VlWdyPPDLzbOIP7n3auAc8nH02CMAma8B
ZWWeLY/71Ofa2M6IJvyL0n4yxLXh//uwZm7slnXaSUOCqdGKq4l88ImpEJzlKqAGXMsPFtWsTMW4
PfYClVQxOz6irhOPJFDjNsM1VS+1R0JDPGidPbNOdcKzmPHOk5pl3m5eGqivjnBfdNIVCY+xmtIM
f4mkqvQ4WvipcS+/1SnvGFZ1cPBRTUR/i8g8xYSLkV1PgycJ9SCa7PZyKNvORzg6P2mKfqEB4ctz
ihGbp2cDcIEF1SGP+ijlWfQFczX64e973cD0BWBk107YXMblsXYoxM/bE0w/wNGj2sm9oXflQjCW
+oa6Knw+PnDuegPSKbWhRnLtJU2pjZhhX94RFmgGhzm4ahamG2QH8Pfwao9LofBt28oE8GZKE0IT
X9IbPZB2/bx294Cv3hyYBDhaVcINjNHR3VYBtpCXxwpAqqXgQ7Uj252laeT1skcx4XFItBO8EEO0
PiXvb+kARDFZDYMB/EkrncLxVS3FlVzTNwygMMI5Y3Wcp3pj0mE98lvc9IfVU/jczG+V+Dq7WN0R
k0IgA6R+O2ujcu2urEPWr9hjWRaxhqQQ3FXsUwNmle/CiFfqZy1nD7Q47Vaf0gFWZxkJb/TmdyN8
UuZJ9hCq2s+YJLJ4AeZOgOz+BMhAnKTZmoalXmULW4DLghElv7EdJVSX+wB0drn4wPzsKQwDBa8E
HbU2+5XlERLEvEdC+goXBVoY/UptfVrqIJIBTkGtrJeWZv7L+xsBwxJiAm3f0OCqOAJmCuPZZlu7
Ho1E8Qfj/G5/OCTPaKgr4hoHjGGTC4TW/bkCgegRkxchNbWiAhv6HhuMg+WbGkX3sOzjvR2wtlZp
oHYiNmJ9kDgBfmjGUGOlhcBwhRY39Pajpas+Rwbm4jMh8+v3NfaWdG7vmKuR8LiR6/Dc4mJtwVab
poW0QMiAESmbWVXLPmBdM53soKqXBr0A5dATMQb4dYO0LqNjmY64deN10OgE0jXTXNXEw3N0dnB1
FeQIfHCQMRCN3DFMEVZ/R2KfWkJat4lBDtDal3co8EGbnFmAycE2s9D8ARa2jZNAuImJx9RaL1u5
jAVAFzSbzn127+OrZyEE5kAbIqLD4xLgtbxJUnvpN2mIEweMdM88J90gnMtueBZQ5huSXD0ubMWo
dnaHQzp91845n46N3Veukx7HU1xqZDrVjujuNpt+i0APPxbZd9QHx5iXUw271pB9sy+DsUkSJUes
UJ21s11KQ2p4oFysZt8NtE8wxT3l6/vjlgATtainWQRwbY4ROz/GqwBde7iAXr2Ae5jEQaTzd3Sy
9D89rgUw1dwXbCUXfObgf/NVPa8sISySSIIV83E6xCwyqmaDvz+O1NPbHXCm/Gt9I6BaSZ5KqfKt
ZrThV9L2d9fvyyHX4ebbCAijXeFE93S6X/LOkGXatRCK8kWbWWAaYJAUZdRunL7mYGnjDG8jgaQj
1S5O8a9LF23V+Fg0orokSvbcOUD6h7fnveCi8JRYvF7+f7O05PV7S3cACD9EPsI4a4JwVe7MmHOB
LoZV+B/qmla1jhg16+b5LnORqnfjkAvrmaCqXMHj1e6GwIa5Z88gs+s0oTDqwKlC3z9CVoPIQUlT
xFrCk+GWI+fm4PPQ+kMcYQsVL6gy+Izmj+cZXh82LZ9kKOH2PSylRvBeOBnTjzihtA5jOBHpVSkN
ZjSVixyrswXt0PTJDrWOd4D4IWlvdAHMue7qlnlF5h9KXB1hEfGIfo+HtNrpTVpoGW5lovm+tuFT
9V+ou8kGYhyPsjVTtGyODjuFGdIpVk6nX6fPvBdLyyIhkd+y4T8f+hYG3bHg3lu4n/Jp2ceqPC7O
4lgTU33mp4bOEPhhbUhSUF20jWOs9iH4F40NDgrJZvHipZh2ZTkcEGPUz3dFxqaUCxYvcD1Mp7Gi
SQdRA2vJ/dgObed2hemXw11BlNeibPRAadkM9hTntpV7695nakOHc4Ej1ffauxzBH2vMNfVGiVgU
dGyVuhuYpZRRrGZmjUrY7JgTYInqEA0AxGswZXCLkvTepKd5Ep4hAVQfl/n33+GCBt9iJlr8Ouai
J5gCmA58dH86KgV9waoCDDth6/EfWMsIwsGi8zNQJntFGQyvslDIg1KHECHywXeQxw8WovaQ+3jD
8BxkSwsZK/JcTGeHCJxsBM9NoBLr9McJ0Dg9mbFajZh9mZcMThaSoKXpmdTKvt3LjHhlO/TuHboP
CO3IVCgBGkh50VPmPXz6JD22YSHmCRlTNFOZMl/i/3lmsi+KrfQDlM9KFfB0yjyQf5MBDIsuxwJj
+9yO0o/2xm2Rot1XftefcdCrGa6bkiR+DTMtiJX4ntgzQWMnVjYAJhzBUnkW4qX9IaSKjAltCti/
WaEFmVBRYTflSEcOKPNmPfuom3k7TqXAszLV9qWJW9UnqrtArAlyRq8Y1OIi2pKNwzxBLlEQF/Ti
70hUmfzTCA50Trb82y/sGJTtqK2g/TPQc90BOD+qbvy+v1B8wLwLuXefpFwqnAox9/FS20tpAuI3
zrCUDKUtDaCkx3iKgZD05z6wfBegtesHBlEZ7Ea0JEgyfmOMXqbUffZIP87lPx+jaAyN2mm3gI7E
eFgJTg4Jn6Ox1oOeHlV8YlPA/JuJzPkvglS0W/xd+hZDrp9k+K6PjSkdwIlFnOkyewH3omr10TvR
1pSaFXLkdIBgQWZN6h0HRrmHQxCJ+VlwGdKgE02esoWTESAD9FAeC7Bzn72YKOPAhNG0kKYgMCgZ
luy2w3QByOv2mjHDWjjSQIHZr7KC0bg6bs2kIIytIfGnkOdLXXH9NGvC9T/Ce9Srv6tqSyNafrat
s1oG2sNr0L+OOXODa+rJQoljMvt7Qi5LjbHRA3Vv23zKzL07FBKzDAmqYvROtflv0VABopkx/8TZ
1PlGYJKHBSo/HGLyTSbqTvRRRuUntjXkNsSG+K/wNnOGRAhsD17hakCPVCj/iJkSUdgktGFoyyT3
0mK+Gos4I8zaLgs2IX0/AfWYFLCQaoXZW6pK3gBIS8wXMlvFdgkO35EV2Gvvv0qOu55E3IkHgkwc
mw8DUQedn8crWJTmZUA3NVGjzzp2W4oIRBDvQ/JCrU5b53n9ISTMU9fv99NFw2+JSnMCRa0yb3YI
U/yFlUtM5kGlE+s7fTNdnExOtelx4I4IalS59QtHKmrRsmHX8uywmC8JvWhWGbV449to3vi4zUrf
EOjEE11BlrKJgpiu+zjs6XH2XTWS/aFi4TeLDk74QoZonZnmPSyslf5zVyYMy8vSp5zMo6RVk6Z5
tv0i63DWHjmp9/d8kQjJs424tWoANIGxJnWFCJAdXxi78c5hVcideNCbMsg0jaG2PdGEPfsFOMSw
jRIg9qe1oWJpmM+Pp8eC6shl4Srzkiqsv5tCudrH8XlNBfZ0aHTAwCeEoWRf1LuLNRAw0m7A6wbR
S9Yd0+TjRoCdGQeqiAHP8Dj4axVSa3tyj/eXnIFizFQvn9Qs8ZrKP3aa8f9W0VjRDHFnmkpG7ikY
5H/sDOVrIKyyVJ80iRxevZajRuXKG3IBBUeaR2ODAxQbG0ddZZIe0LjwtPpvxCAdAC+byodpqfC6
OrYYSWST+OYvLXDRon4ix1PLQMdyib223QXKi/cYnouuiUa4Gt/8HcPR/sMUVju6KwW121GvPJqm
4Pknt1UVoHH02QgphCupDbz9h4CrmWGH5T0CoapABYlYc0zFcc4Dtsjo8XGWUYnRnuSSa8AV66jr
8O1fuZfhwalan/KqCiMIjg3cTSlT+/Etuz0v3L+OmdJ5HRvOjmVdDCr+oOa0JfihUg9dVHzad6Ob
4m0X9LUns5Q8rtgDuthKHUZjGclIhFu9QtSFnqN6Avh1i1/iShu425i1bnBtR0IjuukR/ae/e03c
ZeguPNM6Ntc3TnoiION74SP9hKygTkJjsiBjyOi5P7lKamzSceu4BcgKuDHQO4U5YgFPAiIAnFYx
YcKA/E4EfHIQmZQxctoy6eGy5Z+8wOX0tBmPJcJbfv7yz8BO4MsxiYqRQ0jorvqFvOqunVF5Yyc+
ZyHPX2UaylybMKXwj3omlF/6IU/7qCZLe7I03RxO5AbBAOAEPw09AMLBJCURPRPax/Cp0dK3vV7c
Hje/da0r16JBe5eyteffK/FzVRO1og3BhYCj+Oxa3+x8/enYCzBo7nzSVc6nRJp22BxMlEK0QCj/
uB7d2bcoBtSME5G1Tle1kaA0xa1cJEG/Ha2HDKKK+y4KRbCr/NK0m6xeKrdUbguIzrm0GF2AIP7X
aw8tSPKJ2bZlB0OxCCWFeDnBcZd0+17TWgLAJLWhVFv9Ax8QQDhEflKyG30YxT1Hr5SJZy103B8X
galz/UpiygVNydnPxaMUf8SrXB/dD7Wut7lcKQdUCswQ3nwVPyu7mFMhSIDx3o17t6OPw/oELeiR
I+W60arSdFH3fw6BMJEVZcc79d/9QOFIfdlQTKLpE15+7lJM/iDDexJKjG2UfWkhWM48T+AmfOmS
pkMpXSJ+02TD8tSfesdQD4k8UwH3aKKbFAm81YcabO/Kw7bEKOLkYOZUcoKcFiYvvC96Ce3KbHcC
o2RHVZnxKa0Ozy4hZ29x4BYRFKsSdTXgwe/Ob82giTI5AJAX+mub77Mj0Eog2TMhQcns42lUGPtA
k0lE3uPcvdGSyO1NIFn7eMyRcdA76f9zLmDfJ2DQ6npViETRXTnjoyIwxqE4xa75sDb+RlsPNIxM
46Y31HH6kFOHYePAopAsI+GvbN5amnxn32q8/BoL//4Ve1EAkltwvicR6wipfNy3TKfuTkizp89l
PDkXFywojJJR03N9E1pQL3hPtSiCngmEs1A9UxT9+G+MQXhIPzNq/55rn8NEJU1VJ+qBGCjxkH+r
TTR2EQqdDeWqDZVdI1IqbtuegeszWIDN9ILJG8ddqWLBCqIMNNpCawPze7zM7VXBcvyOAa8EGFsg
gPFiOHovMqh5RHkz2nuWNYO6Cw0uILPpca71aGmCCnMD3HWvduY/U69a1oUmi6A87W2x3GJUmMtY
irLhstdiYbOexB5G7wLgDFhH6nFYrpzXdIuIqCSPSqDPUL8B9qgG6zS15fW0h8XI/nocQmS5ohXC
CqI1NzES7QBIlQ/5tONgUX4oHjMcbTWs7X8lbOJgpZUOJ/dK5so9OXFHX24VEHkI6ZBa/iS4drtm
wVDj2iffx/IiqvAFYlaX/21/vNCbSSaUtA8QjNh3i33IrcipKtzQMvkEPZyskWLui/yETOiNFl1k
RXSaXuGOF5xAv1Byuaf1l3CVGlUQWWFZ2EHsi/lSz5og3kb2J4f1t/4GD4AO48L8P3uOIXjwr/OM
Nh1To2VpDqLdoqSTJe/SNJwFZw2wDCm6KTviMS9wQN0jMoRlaPy1qQKb72rcNjYuNaeSn+VjPfsn
bnZ3VBftxkxD/eTYzvsFAysFEVE27f+jlA9/R7blWrp0ik0G1tAmZV8Ti0Ys0WYPElNN9pUegdlP
WAA0zovses7/W0p8USWzjPr/phxX8yFTyr3ROnLGD0hKaTqp6kX+ghf57qeWTfLW/l/WSYoEBip8
0EKkDo59Ofua76zzutaLJaTTYVuGKAhKB7Z2RjX6ZNU6vasaOr7cAF/wLbVYbsLRkLnSisZq1CZp
isMPOKAV0ifPcLlEF3+OkFFIjfKO4Di0hcvJGMiCijLbQ7i3BUkL6lp5ksC1ebR2Bd8JeWLU7tzq
SZkD/mAtpWywxFZWS/kM0/7gC7J5r85JHIwXunOmYqoe+0EpZ4+8hg2kmmEXpry6xWRRoLc6FYqM
oRSP0gre4bJdlnphp6uMWYyei5Lnsp+Hu2iOak2KnrpH4Z7p2yt/xaeyqolXnDXidTip9vBsdYvH
CbyEFioB50wYuAPULKRlK0ryXUuBrUWfLPAdDZYijVtNdf42YlNjt0qMIzuENt61MQPj1b5U/A09
GI0iN0dwlwgkug3tSOJ7HqQvSNmAdc2Fa8gJB05GV+azoNA4wc/jq5AfAD8fE+cLCthnYJ0tYZDG
EiINinHN8mQludcEGOoZ6V2XLQBp3UkwtVJ3yPOb8cEGnkFIHqlSvPXoJXtSuMXJlI+nVe0qymZy
pPPSwd+1PZTyg9x/WRPERx24E2CvdAxtWEmI3C/qK+u7iz5GGQYXQFuHAjmHEWBZfRcJVTuA960+
rGtKGsKKeUM//ZlZq7X6Fqv5jQYFZY7uP6JhZA29eGrpxCu4PugCcmmuRTQYhcNAM0kAw5JyuKzR
pIEElVeOtPTpLheQB3OOOTv4iCHZyKWRglWzEuK5oVRKPZoTurUmALpHhwiDn6gCJMMHHZLKN8ca
loFD7sxBq7bpbP4c94dt3i8MuoHda7pajz9HGTPMo2a3jeSwwrFeLC4EdddxX6Au4WzqfpmSrGiS
wawtrtTyTUAqMOAS+aHGx3YgxIV918Zzp46MDQoJTQ7zi+k+g3NS4nxrC7VcMAHZPwe/Ihgb3dL+
x1T4nOqJFNWBuUVvc61AE7cf+EavckQjcnnvQ3qSxiOwfucwMtmNcpEbsiY0vr86StUlbvRGk19k
nX3EdOIvMlGw6uE+l5qF+7cF9BbzwAG+2MmIGgjKyZy1y3l89cPfF5yWXTSRkYML3FbP3lANuJd0
r7LOTabPnAVUJ2fP472+JEpME17Xb91nr/wfgjxgZslUfGRYVt4/N4QR/hqcxdJjfyChKQT190KS
HwOIaW3Osq1nkQSrdupAUn5kqh5fZZUY9HYmE1Wq2GmAQajUj7tnxYIRblBg0GBy+RpUXjjcwvfA
LMqV2M9JTTtdJ6n7L/CLDgRHcfJ1m+K+uAspXnb1zhII30eEctB66+ygOGdd94z+WSdTe95eAiGh
Du0aMcHe8/j6mIJ3A+i/n1Fg9NuEGX3oKJ9TdQd5JAzQ3vZOrNQKGTqzAheRQ+65D3hZu0OoF+MJ
YCdOicCRKPKTZ/cwyoYvKr+LkzmlTyZuYmwXkoPBoayP8e2uWY8kqO888hi3AYdju4JhATYJDYDp
RC/l3T2xPgCB5H2etkhCcMQlX9+vMPUP9SxpH2lb+jPOJ969ounIYDfo8tAzUFZoO+O7K4g56IGp
0S1xPbJbdoNu0vPm3znQhVJ2GJB2rD7qzycEv4yefm6FMQzJ3wLdLDZHa16+gYDDSGwrMgXoDQLO
d313iXPGuPhHlBngd3ELKIlCh5VtXg+f9s1dWrzw9gTgvF/qU5jE5Z//34DjKaXPQMCpTvi1VhsQ
/xgJy8vce+9iGMhI3l23Ws+y5KwM9IjdGo5+1XDzjihipADf8BqFDScTYQfZt3dzs+ZxjwCPe6v3
IY1KClEZAInHy2vREqQwUeHv4b9AUUc11cBOrorjbAqKpwk9tlPnYS4or7WAI2GbSxPkj89h4hWw
g1PuWY3r8UZNpjN6/LB7BmdO06veV1OT4DQUJnyFyCl+aTFkkgsUO9YGtR5q5Hog2l1GMh7b6BHL
byQm5OoBYLohFXZz3Aa9jf9OGOCWi/vM2bUfuxyzYSGBE9vh9rIZ8vQBB3TXAflaWrCjA/Eag8LO
c0zqt3Fd4MMR+olKgguBdW6Iy1ab+FN+/8tATJiygjKLpUWPKktxoSeUIceZIN0pTGW8telyYk9k
5TtosakmNjDB1156MNS3VM3XNWJsIF+ah1uH+d93KP7muOxjGKzNXqR3wWImscezsfgGCNt4ohxR
3HcvHIC+c71n8LUOyXkF2fy6mfXsgnIQck/Tm2MyBIkCMRHny8yCrrFFzWWqOe6xciaLZOkU6/Y4
77DMvluu9eOv0/jvMmC5/vi4favM125bLy7RuHr8GuWLLOk3iqes3tj2N/gkyDtjwN4I+bxyB3f1
fEcLS9ZEdjyrZC7CjNwEUWhzhIq1VgcbLB15l+rgfdSfSK0eZUKU+RBBkRmRX8VwkGfNZ3NTcKnt
qCSvCzgP4cAkmCtn6DoUP1ha4WpLwjJ+OktHTkX4fj8j8LbSDHC9UHff7yU8dIcTHUyNcvE4yxJE
0XjbH5f9dI+WFjosirx9L/5ibhvJm8E849yQPwbY5Ubv4yzqNJWROSRJyCvaZnLHiobDshCCHBvP
vohWUzkXwsNgqyaam288Pkr8v6kkBdAYit0BCtiwwiFzq8ZLS1KaWfDkrn9rlwj3DMJgYnq44ZWh
uEGXLbjoWya8BMYiaQp5vuufAwjJ/bJxYCNbBhhQt2BAdWv5tdD9hnqxUd1iKpG4m0R+A+o5+jIB
JLr80ygTOlIWbdMKV1a86W5ihfUMhXgxOGdCc7AkI/gb4COyWvhBPhAf7/h97cmxMd+8Z/7pmdJF
3aJb599+P9WZS4LAS5oS5EiC0AEp5diH9DURv+p7/TGvdInNkRQz+aF6CgBXZt2sN4TOQsWb6C2p
sBaL1XiJsE+Wmp8s+7u21IN9cfJtC/jW1f687AIPBhSwS3sk7gRyftddjcwbihRahP0V7MHA+70M
2kkJMiSXulXO4VKdxW92nEXgc7unuw6fJXo8rryT3rOF/Bukvf++HjYuvBCIIhzLvGDGUpw0beT4
DfgtB+Ylx1DJnqh2rTkFkzfHO4GrUNO2hN5snzjYhRwi5uBM6OB1JpjF583X7jDFUjBo1M3/iaWF
rjzsfNgrjGWUte1vUsdQ35fyw2pR+7mRXfq03sEK11ZffoUzJxoJuwkjNgFJ5wIbUOw6n8o1hrjf
BdBqz10JB+FyIDeIGRRdvqpJF4Sv2a8WQcDtZiwhHQPY8//KYdBF8PIiNX50LqnZS1ArO444yd9n
mUWnexS9yA1PaZwFhN8063eP0QbkGCo4/+TDRkzHkpmC3CxTqmcaEmAgDJFsTDgHesRSegRoZpj2
iYj9T+tkYSyNj4ez2Rm4rI5DRnlfjBH05gfA4Er5YSpq+/QFK6q+FQuHul9LdJPL9LM80sQ7/7m6
rZwMESfDxofYsLa6PaJEoh9SmxvG5WOjgolvpTdVDWLAg9stn9UcUSNd5rai1SgGOEmcxWzoxM46
j/t7XIeGWjzhNBWLHBLMwL07xxbazXVNO+TFLSnrvMSWUgCVY47N2FQidvX2hkCzJOCGqM6y7rZR
gZtbdRiUsqXuygaVYMopKQ+hUUsLNaCZPgHLzrygmAOQkOmIVmRu1PGRqjqb1i0IFQkIP2bYQRMj
QGXyXBZrmu4tx9UV2gM1+s32ilPbL0A7mUWe8H8Ih/zxjvTDQcUePfir3waJNXS+t6u/ZEfw1wk0
bXiaQdRuLRx9SQeKfFP00DNjxDsAnPCkrkCVOFQ7xRf7d/P93naa6CO0MIrE8rtzj8S7sBWcB2Yn
OSibIL0EV3AduGRxZf2/vzBC1PC0+zVfVWhiMU9tNrEj2Z6gQ9vBU5Kc5aoXeQn2wGJ42+dg4Isg
Dphs0b6W+wasgNQIYBDWhE9zuCPmgfzLzGI9n1k5BvUAO3wwzxYfN80g1zDigns+gSr+AFCePtsZ
jVYMgKgNhUQZkiyeS0mTHVz68pT3raO6h8ZWFAwwGsEDQl6c0Bmt9P3cVIWyXfMwlwLNKDxDlbmB
qt9hHaUixCCQT54CleVlejb8nRmkdOM6MdN0rjJc889y4NUfaDuKQDqfwLLhQ6nMIr0OEtnSh5ls
jhR9/MyEbHiM3s6+Pp6JEgsQPUfaPUsUkZXvAV3QhbPpCJXryZzrI2FU80cESfU2F3DY78oOqWVx
bldt5ayTJeLxWZCa7qhe4yY8wtGI21N+QuzAqvVuWXdlHQzTFX6bt+LcWJfzhXzDShB+loLGAVeN
e6nEKOWgb3wvCDpPrf15l2EIz36PoPvwCbbcE80pFFyxzsuyImuruD15ENFsv1WKNOzHVw8ClrnT
uVtHd66hhGRMquB48+bJ2ZDSZH/QqVMco47AYzdN8qI72rJAF2ajUcbgVjhvJiuUVd+BF4Prt47c
BR3fHUzcjMPu5hIKEu2yUOrVUkfdf8bIRDUar7TL4oaExg/szDsZzPyjAPLW/579IuOQt51GO840
3XZ178gY+Tb+nqYwK1rw0eFhvqcXXNfUgYe1hXuTh4hkYXQA6Ef7vKx1NLTYvj1QTVncWZo8Duy0
TssCcWPFj26fFBSurrnnNXMxUqIrsguMjo1kf/+BaX0fxaVkp0yhCYi9F1MSSGXIpVW9jbHvi15e
rMXcdwOl86C4U8jYW7k6LH1lTwMXeoww6m7UkValvs3FFDQ3sRn+Q/gO8fPbB/U15ZXQuAyCb11S
gD3e1trMxw0/oFZlEgslmh1T2tjU0q5CQHdFQSd7PnCHQ7TY/k8y5MR4+UOvASnYpedCVGMrimxQ
zQV/rlPTnSGKlKo+3UjGDkvCFLKGyAUvogodpm62sWsyTFfXWYgFf6OFGU0pWRsSMxCvczYjMHcE
sW3pddN3vQPKcghSLKcwt/ZYfSSol0l2OOwTBYQdgKq6WL1RGcCm0J3jU1VVs1zthxvRs2qbVGJF
lBpoGXKE1dbcne0Xa9mDg5gm7T+ZyAVLbQwPGAxDCZL305Oa7HKvIEu2ZJoIWeGqQ++1FLYujp2v
iX33wy4vCanzv7y+2O0DuE8lZynQp73NsNzvBL8cW/SC1WmjCV8INhwE2Y8962e4gf5dqhf6FHri
FbNCNEy6qMktO55VKwPRO/tfdAnKkPvgnE8RB9vW5TdyIpCq5rspzV6Zk0zQ7W3lrlhGmrn+jmGV
VujhaQdPWzAcOT4WoqwySPh+gvnCFAo3xygVXqu4FBbB+yYWDfGnBKGzb09PUp42nX9rcRjnhLFr
+q5t36m4zZjOfYiaAuZflLbvlnNPuOloV2DGSUOD64pxZA0rNaX0l8W0GKIgCe2VwSOJroOWjKct
5hYdVCxJfRmwnOZfC/O2KSiU8bhSrtQM8zZIz2o7qrfOiXPqE9qkPRlUXjYxUziei2M/p6l8KYM7
mjWHdqgwP/XvdsJqqy/Hw4IlgQAdIKkyC6vHqkYDffxuxDO4EIsU78eP2AKSXws9WYV+oJP8WOoe
Z4LMpav+Hu8dv4tmGhF8wn7FiVQVRESUGkHZWjXA6pRVcylaJhT6q226Lv+E+uSk2hS7XdlkJMKo
LjdhORVN40o2GLTbGl4Qio2xPGUigbMdwFY4woo2y1dxYtuHC/T3IaPs9btB7j7hx8fpuqtif25K
e4DI2IvcNG3u9/Ek3QGDaMVfJfyh5iRUgTeuRPKVrmwAJo25HfG8XxWnhn61kyGlvU0sb1BoVTE6
C+0QKIVBGhaXdWyE6k5ic8lFBN5r+PeA+GOzcZOy2EgxZwJ5RmgnO26fadvWba9OoWRs1rhY4Xin
oI23x2KBq6t+biMCzxK1UAj6LDWs6+5GFHRUb8e7hUfNifLKov7uu/d1/XgZfafDggLYM9n7IgSq
gC5pULN9PgAsMQknzoXtugrZDbE0uoJ6QZj/ekgRM17H4i2XOeareK3FpAaumODlVMb/LBqkXlGD
AGeZQWEFulYM5e0CmRfIBitvsVQngX6rnQuzyaUP6kMhmuA4JyoKjwzFTkvepQmw/Vvcv59XU8yL
QGR37KIF7JDNHhx6f/Qt7xSPwa9K7DZFWA573dvqSihvbY06C8PFLY7DNUgRjgIgiESP3dlA5HN+
/4EiEabWoEIMxBbaFgGOowxNmDM74wpM7c/dHMGUoOb55Ffv9xYor5gLYx/sXYj9c+Zx9IIdjr4v
P2p6isgcSZF81C23fHO0yUix250ZYYsBlMZbfkqzKyRUpfu8myuSG6wm4EMMUr+6FhIxN8sbw811
C6cHDZlN7z53zz4GvZ+p2gYyxJ1vswGnK8GzmXgBumWB5FcYOdMJcZu9BFpNM7xpOoqvmPIx1zV0
pIDVAw/EhtmAT98fZxwSAI+l11qlRxBdHJwFwV/KoDKONfO2xizudTA46K1YgR3wG+oALeugFxuz
GXox020Ey4W0iTTZPREJ3E/S/Td5UhP7XKy5mbEX/Fzg4G4dfVVc5Is81V4tr2FoFCrH/ZRu3qVb
ayEng+ieSzVc9ko0ABsOKqJ8OTXLED9sl1Xns5y1hcI+1oPpnF9LKD3N5KrBbJIC0YYTcpBvB0ge
ES/8SqniCBmZvNK4JmpQ9+D51Va+HGenP4R7OTqum23lsd2xPaTAwUocQ8SUW66ABzQKk8dGLOfB
fYD9MyGEBt/qdo8zWgXoFMCFB9uayvJ40qBZsRTZsrkCrXT0johafmjbkx4fBoLX6gWcq1kKr9L5
5GLT1hu572ZwwpSdn0EEAyqwwJ+zXIOijAWybxgzJDGtSD2H8ViX5lRYm+mbl/75307rEYvHa01F
gl5o/FB66lI1ATfztAlKgCon3Zzww+wcY51t1EcqfGJIrseyRzRF13yRwt2EFoTKQYJpdeVI5qxq
Uj2eCxW/hY1C45LSHXA9yh7TVi8eaXRvXI90mg3KFY34b5hkM7HBFX1YKcBWIx5telCFJH3ghP8i
Ki2Zu9qrcjlIKfyYPEIpg6pioYfI/Ov+B9F9OPcGd9HfENfrlUoTZeofb8VoIsj+qDS+K6ZHNFIY
6l7qkNJV+3jzCuxHqb+h72GtH5FxwymJcaLDAiXIErrh9zw2wXR3+caMUiujhFFcFCtXuR9g4byF
vSvQ5K16306C/+sSlYaymjzmEd4p5VkpGQrJqZMj5GLoy4e1f3GBboAauKIzf+de5hT3Kr79bHS7
Au8jIIpXD7f663RJGtGAEubQItDXoCMiuATPr3aIzQ5SMBXjbJVFvhxdlsM2I+hDsmmyrkv0i1SL
dsQ5GIPyW2gvf7140GZuateXEqGSm3v7bI2q1NXOVKxdoDDz2aFTReKyzvTYPsiE/78yMEbMeGG1
/fZZiSvvUV/qicP7p/NmVIa/RjqEBjiRhsY0vEva8eksnBoQkfYNNeGUF6ivyXNTcFHqVTHHKEi5
BN0jGyojYDaWs20Lb5VT8RtulejIHpxhno/KDFahvaPTSsEqSOSs+gjbltEl4kTK6aYxXY+2Amjh
0lkKbpzQcctN3QCGdng32R7+A/gyB3/5v46wnhYTKdM2TWrgfDhGQgjyW6zTVLsJqdZauJ71Tt3I
oHdxi/dQy/l1baTi7LOelNiB+ZeJLkutbNfMxaaVJhDjiPP+hqxWkkSFufhNlRns0lWX+OwZqnWm
kw0qEpL2iX9Ej4RsPzpKcJVZnt26aFPfHM2dItSqU1h7wWOQ1CrqkzcknSvRszCrr7aiwoGVmxRO
8J2CD6zFHysp0jhg7q5cGEuw3P1bfaQkEQaBsaPpoFyzSaTl8QFFl51VmR2JsnAuBDx/xdZt9GX4
G+pYoi60x55lY9m9BWPyO24xDzni9NIc7LjNP6K9S31EXaSuIf2vQUkKsEBwmarGGcIjh5tSLuRo
z3d0u5N3NozQdLod8GbpJ37hoXfpLNcuW6db2l+ZKdfaE+tYxFquzwz1X1s/Zi0enF6Wz5b+6n+B
d+ZhlNw0OcJN8fyv92xzhWWkFzE8vVoG7r2eWlfrOA4XsZEJ/T0y0bfkhDAiw5mH454jDwnqFrpb
FJDcsqd/V4oZ/YvCCDo/4OFwFPLMhsIkPQDxqUL0VRcx3HoWTx+0Pz8QF8Dr1vFr2JVy2a8jbfHP
31hOW6TYgitXY4gr44MdK70QIUAeDhGpFsB5kwBf/IgfPZ5cfOnXyAwx4LG9yj0pfitnoQhX5VHd
vrE7p3Q/PIreaEgooW0780alpZTdE7ojzjOErcN2kGhsbsuC3zJuJuO8PBk6zebdk/92rCqkfOPz
8617TUPPHEi2vWwD4CKfXyD67G0WwzSzNi0TkCpSHTYjAGLl43E2J83jJoLR1F1FSdrRfj8dZKHN
yZw612Jhtjn6ExxWTLK5H01civZDOwnQacQZXBFkVrwOSRlfMdtiW0SrNraZ3FErXZOs9Wtx8ff+
8fDbS3l2QfMFAJOBqTzjFCHRTr724gRw2hb4IMk0sp5jCsbWhVuOEh2a7ui3RyPAxuINsDM3mkPe
yCuWaHedNi/8YKvkUcqo9xKnJH6kJnPxD0SZsWziBKmt3AzeybfCu1i6KIMwAbKY9E4aBtPx/b2B
tohXSmSkp2q9wnkCSebfVZq6QMblZd+5OzFlzWA+QtW5XPBu5HViSYU86PsDrj+czFxc9wm+X1tt
JDokLUfr6NSypDbS+aERWZ+dfxi2i5arE7aQbqO71PGjMCGkA+yZrJoDCkj4jmx/Nyne0Z7HCq4t
uyYiPuNVVcnPLJ4biqUdw0Dg30HOqamUcj30NyBhDk1GQ/WWd2xtqEkSJ9dp11vtwBZOkt5UeK5f
2Tmf/2rxjl6d3wyTt6TYcjFrnICvFEHgxSZKfak8rm/0tJQco3fE6uH08m77ezRR3frTMBVVcAkT
8A7y7R93plHk1vqHzjBnBDMGBARYebNKyq1Q+vAxmzyUNz1OFnhGO7AS5HdBwRj82diKsu5Kvp27
JSVbDK8v/Vk6Jq5styW7dwv5LiktlCjh7gDjIAF/bK+mSX/cNyeU6GWP5U+hFADm5p5tcUalgQcX
ByKNcljCriJjXxVgxjGAOC+AxeuBqYpBYsyyTYbu8ySy16C/razsy9Su3OJa7ucv6WNEzAD1kvPZ
g9DtIJzvu5LlitVdUdJjNjSS2DXQhrGg3LVU58sJkHOgy5A5XjoHidPlluEt9FQTNB3Akbu0JxL2
sS4jCSHNitSicxqt9YoNDbkYfnBPnYioXAND/pnGISsccsjmwUAguxPWQP6d+vAGFd4WXPa6MfWq
bfl9pKgDfjeOFzP464Sr/ci4pN9V3QOAvmI9/rwtYykcxC2KTNrbdQSpJyfsqK3yzpGDlXewyMKP
8ZelHcNQQZk+mN97fkScHJVLytM4IE/48bR3UeLoBsfyYFfnndk+4UTT6HL86KSMslczmij2ZCY+
pBgBcZjvqrqjr5BE9aQIUa3djwpZKsQKD+qvAHhnVN9qiL6qHTngq0xAXE0omd3FEl9hB4ROLr3Z
BxBWpp9o78ZCxSjy2UOgN8qusyaUhiCaKFVMrLUZw9s5hW6ljo2oHbKN1TmYYKbDXDPq6jT0Nri4
5mn6BtY8Ht/r9prKRsCdLLOoa9eCnfoebIJO2bEvdXeet4WwoPkp9eB0X7r6GDoDr8fc7T+J/IuL
VQzeY59mUwhpKn7QhIgLMJiu77AId5j3yp8RPNxcRqroGSER71cy6jC9zTn2v+TGwN/Bb/qRVg4l
luy1qwi2bSE+gasdBgutSyfwgdqh5tGqCIxPK9WfFMwyk4UxXDDuvpU3t2k1cK3Igv1fSe+3c4qg
n/WKUQU6kSlzA8jbuPpwTj1ZWF9vFObaNghJcnY38PnShVqyYLrQIn5/CoRpWuQa5Vv5cABqZHIx
w1qr5VQHMi3021T7A2iprU7yPSZH/ZOvPvkpIuDl9GJ4VPSms6hbtT1KydOa6bMlzzRghE43E7X8
EZLifwgMVvjQLYJBFpIwUCGtmERISY2+nF18Cn3PMs4j96VM4i9B7szWkyqNvZ0Rhnp4PYbDvTPM
aRLnKPv+hHDNzAmMuo91hWpa+2JwZ+MBQj1J4YIuRsSMwAx5p6eR2DHsZCIoWV4X23ZRTLP5fIlh
ogW5GI+ahhA+cl5kQwhT2aGP47g6dNi5JS1yi9Tkgjgx92CV8ajbLdrfsC4Wv8StdJR2Re4Pt7cd
kaSo2N6xSHFEsGQAzGsBt8bK07oSgqn8M5Jg2GC4ySHDXo/WBEi5kLO8P+iC2Shjwwx5+vHqES2x
oNs0sKKogNO86ZrROQljC6Ur9y92dq1UN0ry3TxttPi+z5zoSUMd3THmirgQx/UF8dVBIXFlBHDn
cjxyJNqSEagzvJq8XiWEq9KsC/O7qvoJuHMM0NRrHW04FSc5iK2NXQ799BNL0pbO6KhrH1c2a2lq
1knDYWfZpTm+RIo01h8zSVgwFAe3/OcJIhWW7Cd2ZrQkHFb62Uh5gudgkmyRps74dlRZyDnSoQON
H8DsgBJ6jX2RIKlDSQHZ0dSdkRDCMeMJkhofRozjXFrrjfWkQJj8h12dJUVZR1zvfNOLmeT23R2k
s1cmEW7496J5XtiJjvTvbujMXIo0IlRRyA8gSsKb2duHWSnJKo7mXqdZ65+J3qVwHAaVqYR+Sxtu
1c70X8Iepkb2dhU9k22823pseHi0G+xhg7RqkF62mAiBVe45GotTpGWXljk4Vfo0PGYMI7FmJXoA
mawXGkfCzhNSTlrOkX95dh8qmpaEwdZnm8PP2Kiw0lnyz4XGi9k8ZemjnD2kA82fMuWqe1ZpWWTs
bt15j4VAI5ap1EUWalQepyB48bFCMhmXy/ifs7w7M8B5IhDfTttUhgvO4bVLP5b1WvAvUBAFxt4H
KfaIqaO3r4oD1Dg2o82zZ9XvRI3v/NOHgMJ4h8Zq20olYR0HPU/OLFcH0flcZZTo2VrLdueO7nJH
ERPAEVvfdTkLd0IucpGPr0J4S3qPSpSjIitMWL83EVRTwkMHWIxh0vKYC4JYKABczEAlBZv3mcDv
3iA86/TOY05Xyh6TufwsEGQe2duriOT2APpAtG24W/YdFWHHmRm6XPuWBGFK6Ae4GPJXrzbgRBZc
UI1r50VxcbFu+WC3I5f37gBmG9ibo13K0dgSpPYnYpV2L4GAlk4R8eaBK5aLb5nIqSlbIA0vqq7G
SMx4uexyve8qv9AywSPAAOcfEE6reg/GK3Sq1qTbk3xjyTPGmv7me66rap0OM5nTc07YN6uJI12D
FagFGNBkpiMm3hjrqbOco0fL/G2V+lnKRZjPDeY3Jv8u1mbN2/3CSDpatPHZ/AY8D0DPIx2KbCws
z/ucVb8Z3FrFLC99+KccEB9iYvLaHrYS9Sja0WXGqBc4DhqpTyzLIZOg90qg0N+llt823xebEr32
lOXGMS7DAyEFNPYtd0Vwg6cd/onkhhBYQlFuzIvH3Ko5PCqR3N9DVyPT+4HlVAudRXX4ZS2e4ikw
uXsDSFFRyBWvVRkfbap41hJkZzhzf+b+2FNAnKlNbTvoR2po8KsRWF1z0KUF30qE8csdof9SjYJp
7lUD91TBaupwulKpYFL2ty3rnWv7YJWe0KG3BWTQ3N1fE3FM+m5Y9gMIAPqVrI1QOIaPNn2XZ817
6qKBgbhhx0gGT/c9QMVUi+nnFql3eLi2IkxHfEs6vQgophzMCcTQV3Cd1H2YzR+quLv0QR9uofvH
7RQIqNst0ds1IIrhUETD5EASn7I47PXK0usKpx/9e1b37EjvehOsCw2NccOYU6xTFYjLnzWRy65Y
uLaaRlE6DKpiKkno7pPdJhVrMRdDhCY/F//c+CY/gXb5SHAn+xi74NpijLzqH4hh63pUU2nV56CY
jgtrfpQMrz/Wzgk6IO4wY9Zd9yP4uf2RqHl+gEGI/1Il/bLEL/3ZzvdB7Ssdp1oHvQNAXpEuwlqN
cQfrAiHij2yP0nJn6WMbDXJKCtDSRFWDelesjnxA8t8dtBjJjDpGqbxa7knNRDfkY5w3WfD48JGi
KTBIwU1e1NfPsOjU/ZbBEUwCJGIXvP4PZZ+5LfwFtP2SIdbnTLik5VmqZgdSWU2hfYPXQbxjumah
DkN5vJWlgz7eUswWd/5y4rxNj0cDg6/kH4nO+WChvMRXgGOEkoByxWKbDFFB+6vLZIgCk6R00Uk5
cBJJmWN7PV4YhtBtNiwnQeAAl1kdKSFB5CBCJm5xgX7FPF7/n6CEzxExUeuBHJWsl4OBJDJlbTm1
Tf62GLwZoytiWSMthEFHSKX7C/pyjTi6bcDrTEYNUHwLgOIZhpHElQ0IVyUHcyHJu6kdCpRVhVUE
CRmsKeJBh7L7eJlkQYscBwjhPjMZ0pHBivB+NvZtDAyWl3R8VmrNSqn6Swa5fDIBoJWfljnTAFsn
CXFxh7z2P28SzEZE/HW1q45XdVmc7zo2lJWxWagAesHKCCzBbrXfpdmYush1ehJXUIDGu4/MqPw9
VDv+OBVtr2BzN6UGSZHT4IcNDqHS/30n5tmqfizq1OJMJICJZOCjWyVigBX+CoJYSG5EX+PETmFs
AaqS9mnOt8DmGsciPH8oDW2wLr0xM53OL6XP5yQE8coy90twvKtcCEmS3cGRf2fYvsC0Sr7RK2o3
JnltV4UWfHY78z59EtyPDqT5nci4+R4DhP1QAqcgUAsL1OrblNGPiLONi3KBBSRl937GfCyuvIdQ
WQpVvth+yzFFtV3u0I26qyXFIIGWExggQDWdwJ2XDHUa+8sWDzfBqIOTL2ID+ZHtuueJnfh76gSI
xXhe4mImmHN/xOvgbYw0615vS2Nm/YPIB1bn3+AVajIQrsMvKIiDBqeqnjZ5TFOXPfiU14tMg82g
ClVsaw5IhTh9SI1W7jDMSa34oSPcIHe7M8HgsTT/k3icPA75e0V1mhgN3p6Kvc/MQBzFTMFy0+X9
N3Dc0ApXvxNdgDTmbhzsDjbA5uVoirtKiXyytabmeDrYDiaTAuRlJKh9q6s0LbcSeYQyFzjY6yR5
iphRbJVubRnHYfDCVYIuu9Hrh9bbYQxgkrgVGmjOvwiGYoujBAVZS1rp37dh09AnOVL2zA/AYrp7
/RpD6Rvzld/vl26CGyWIibL0gIWBYhskpP5bZFnoPkxJmSzeGtuTJeP+wiNxxfIgrvRfKFIF6eCU
lw3BDVnFHafr6aC0Pn4baLVzEllOpEKgtdgnUu06sLkIYtjQoxiyCSXuDL1etmp4bgaQswe4a7t0
eX//xKtDpGty8UjtfMtl6rEbp6PxZ3elIODHsdmjxkl13fw8P2iWNc6FDb6oMWZdPJ0pdTzPR30J
DqIaNpsPeFQkD2muGPzgLCZGJ8elTCA4zYeIi7Mr916eGqK/91xEqe0R5d7eNGo7J/ll0ieVX+Zg
aWwEsrG7PYfZcAIzz48Y7lrG83NK+ikQOK69KmJc4QY4Bn5oilANJuWciS2VjJ8aIN9o+E2apEdW
vy805h32i6pnd9fmUjDdlKT3LJWzzKz7lHDKB9FVoxM1lkFoM6Iye5T2Q3X28g0mPeEy+4wNTw9I
rjvZJeCdKABUDbvqdevurHrGZ5IkcIpoBOoFlqIKTOdW3oEsibdow/HJLizFHGQvvqzaG21XIRJd
YJTImsTPgIZyu9d2KJl3wtQvW+L6scSgwwm0ejrOhA311kjW6czhmT0glpCyWDesEuilUCOLezQq
bwQSG3rw2iqWJ7JLpGkYMLrdeko55kkM58lLUtkcaqGtRWibrJ+5DDg+1cRqTrEes149kZKpIOyT
49HEN/ym378bzODu2IC2w7MMVWMcA/BCLLjFPe0rQphaX9NKTPVPfwm579NXgF0kem4rZCzT9vBZ
937eQxbbtCNbpoALhyE+NcDrLL1CsXqpGVPUEKTB30Y/Xm9x7dnam1xKmJprFVx17A88Lox1lwbb
VdOQKnWTyzlu2KAsnczMpU2ACNGzzdcp4Uk5sJLfbym25FKJAlYkNLf+eqbS74My6lfRbOChz4b/
fpRfAwnKhJ0JzTyL/KpPvyRKA53fP2hvONpeHtF/7ZDEjXK4pHzLqadGTsO6vOjyIm1VnQgfRyyc
Uy+uDZOeX/qwELgfsHD7NOtQPTDDHDr1Bsrz5JtQ9UZ9vcDmTFTIAhwmKvtXbtoIccezTomy1KLR
9FQdO6IC7ZFtcSNtPap1k6888cqF+/D6Owga9SUQ7ofly4IOHSZu+cVmsd0x3FMEdLyCosQ9rpXx
rQbRWmMfKEibVYWYw0GL05Uwgp2gFm5noj2p+vsTLYe7FSYDBnQIZX7MDdWg+gdB9o4/XKrxKmlY
SWEKSCtH37BUsg6mnKWv+kcl6N4OLktrflhEYtKfJsuofLcgXzk50+J1y0Z4Pecfw7/CUCGZuE4L
VM+SnUYfsQi8Jd0JsHSTdNj5Afn6q9198t0++I4Ml1d/eVQ2s/N2B9XkRTfnvRQ7L6AfZDfNWwof
LSxTB67AYRyPK9GV7gka37dZUzu3yVgmhWgSol0DPpdzTv1mVXzKW9USKrCVKjLPTE1myK78y03A
iyOsHovmCqDYxpqlOpl9DsUXTc8OTcgiv+EpNIzf5ZjN/ySjD5inbZt8lFikPNJMH+wXbbxQc72Y
ryiWHtjA8jPeGkc1w8eLkXNWanfZl2WdO2jREZSxTZ2rs4YUkApDRwBINVtu59o2NSlIagl0guQZ
5q8PtwVZmUdtUrqg0uy/IQCDFLkq5wpMKlsxDLfXNR8P2nZxtwFaEpnEmFuVi+jo0c7CBhFQ/fdH
TbwQ3Cig9JdJnHom/ah3qgh5ehpSbYLSBmApnLF0Dp1pAEmiTelQEej8nE9tJClq5KhodxXs2lMw
laFQY39/DxzT1CcfSHgCy1gJOH5woWp25S5Q0uKE+CrZs/ZzFHjQIFRj9Ob7jy60p4hp0TGdmLjr
+Ggk2q4TFUvPKUcj5wihwlDlCfi+ljqXeh17I9haav9/2Jx/TgbmLaAzfystJc5G2FTtdKpPqnMu
GLzPbZm73wEq8Q0aMFDiZK9eiLgQ8ibEikvoI8KTZpol82f5vvmKVRLpBRNt8eFa0p7xHNF+A5ks
L3o0j/q31k4vSNFbxyv3G6L5B8wIApRaTbibwxhIGkNVhnS+b2ZRoLlzxkLPnKqlZHIsnv0XKWLC
JHOYG5X48Y4DNTXU1JpspHS26K8XEI95e2ywMUfPlt8sNJwXqWL7ERnKbyILe7A2MX8vKJOsClrS
dxhTXxzeK4GCkaMnpAsZllqPgZC0WR6mjRHKXzcx/QJ1U8Bre+23BLUVrWycm7uVAzTBKKVVthYV
2TQctFpQXXLI2Bp/Gm+MEIS+fEpZG50F4tP+u2IRl5KLtJ60jt3/xZGMxd6g8XrF+co88CvprTrH
3YOEQQnR63hM4lioULluD6xg6ibOS39ZAYFLoFaPOv89Wa9P+Pkvm6WkfH9VwOeU/+sFeMEOe/Ni
6aC+o7btRsAIqQUwPjdAkbLX4vLm1SnGod6c6xgomeE/YxP39DWhvoM9o1UJtzlqR1PGZQH73gmc
fKXBqPuNf8y19B2iWt5QBxwS2hpyu0e/V6INE9TkyWwiBwegYjFlbybFxi1zyKAdq81KGlqnb+AV
/PWIXJ7g0CJB/NxqtZZD/HSYvJUFhAz7wubgTi3WtIcgynn3fJO910b6x5SSdLFG8rVhEuYj70Dc
DwMXM0ElhD1YspEhJarUmnYNTWzg/3eTXgpfEukRdd2MXsBcKypznHLM0OEGYcjWeTqJkPo8ya9f
TOEtFhznNY76fBYZgZgiprK+Sm72e/QuNeXo4bdrOYW9W50vGYXCkhhZsq9d4sgwZSCtVAb5q6g+
s/sMvI3b5ZBanj99bZv7GggvMdlyY+BfKrvSo47/RDBNMH4eSQTQU216YPS8glNddZ7tS7pTW2Wt
N3wK1i6Ajmw7IzNBb6JksPVvgpfSp/oPHsea5E41RqJaNkoarL1X+/QMpTD7RsRIzSuC2W02sbVg
Y9zSShcT2UUfZ0FMCLWg0n7iUlMLiSt/dxxYvFZEBho/Cbao+3KBjVtbas0Aep990gvGKFFU7MjH
xSWO3bfY8dyKJ6asXvSgHIY9jNMK7XdU4G5l8MlhoPCxo7IRePvBGW1wTC3AULR5CZ3wQNId6d9g
e1cnZROAvZBk+GInboO0RRaAP2kF0lcFCDw9M57ZXO9cG3bQBzG+6Lt/BHtpkS9ZSriMZ6dzOi3/
nuNL74hqPJAnmqNXm3h/wNHLJ9WqONvBd4dAVGOeqKI9T7z6giJfpptiJ1KPlBTOs2DBbMFxlz3e
j1jKcSs2t64jISq/FBj9QFCxsP3xBzTWQwWAfdB+i2LGGhna6q3pgriNyTpWGgbWjcxW1x3Y5lkQ
gG6a9U8BWC03VyoZ74SoCq69pNSYsr2ljxmqF5n6QPByw3/u4R6Uvw6fMTCmq2xKu4vBuc8iqMCG
JzCxszYR7maTZiSiMHyafP/qqRr1+6IPYVurCY/4xYRuV7U8bBoAB7kJVhGeFdBdZzXNctXqyUvT
xd54L6BiC6RKYBcWOK6vmmqM4mUR4r1FVXqgPfaXynwV1VCwI83DSr86X+c5gJojCWDOmoVWlH9G
mPJeaHYrCgPr7oJOvnjeFi5CShIG4XidA2wXKWRdNCpXDZ/x0nIZTEsD5/5irTIqjfUgT2RemTC2
+gF9j1H3i0t6MzS8bGG/LQQWXk8kcdTlEcolfX2PirKaJl2+glx9kFPG/UBh9YBkXwv0mJByUkeL
AFAhXEJLf8coWbMmRXnpfP09+d6iuKYGx6rYdBAA9OcPx4CLRvalxuhpZopXSfCcXI/OiY8CRK0l
FmeiWF/qTUxVl0f1JuDxsK0sc6BxcA5NkdrjpSLeGz4DehwjwoOQ5qeErE2kjtV43onKx9CI6VRZ
Gv9Gr5qQZD3JCDcgNwYmmwDbKjtVWanWR/LC9O1L/qaT9UiDwXS2eATrDchTzQnf3iMDpZKNrHMZ
VAKZ1YQeZyiNZuqYHJosmM3o9mj98jRH+yKHjb3HyPXaNoY9cMjrlrc2r6o9v5VKmbJSendX7Z1q
himBMQ/dSAhNhU2Ty1hx1hDyzA929dwHMlHMZYDgAv3QbRLoucwYDXjsLsrIe4YNpp6pJZgJc1CS
MfM0uChpMkMHe7xD4dJHJd6wMR+yTslScQE3J+JPiwvHOVx6h+OwtB1OQF+5wyTAj9fZsjcWGtP+
iMVHyL8ENBUHGP3REaXs0esuD6tEqBpDz8oBFEqdXtIiq/AtSc/RI/e7x5he9FSUsy7Xihtbe9YS
P0TFIdl3HMSMSD21yYHsKJhY2jkHFfWCbRlse4oMDIkRGlT0wtVTt61dSCR76ap7zFBOsvE7/DnC
8Gq4M3r4G6e8ezbOEjWxC4hfc0fkhnEl1eSa1MKuMwm9I58XAnlCqhWCY+hlZeMY77gXSLy1hXg7
sYhaCbN994tMrj+mPzdjcz934AzBi09PJjCR/DA/Ai+kEVjAskyNOEeAJUEDJCD8jM4u37Sv4LWr
eolc6wHN3T0PCsg4b43VsnCssD55yOH3B5ShfQRnhxSKk2O+pe8fo+MdaTa9LL25DBSrnzMH4x60
idsK/RtkzhwXssOIE0jIPeKW5CqovV/fKMB8nS1Pv5Uaw+3WoE00cAEUSzPFO/VmT90cKQElJ3Oa
d6YjkVnTcUvXAPf18ptGK7uYIIdswEW+eMxLgAmcUJrxQEPa+yxSeG8ewEm1GdgS0+PpNYGmVA7G
jmJvnaa4zMxSndGVii6pZBDeUMyV73+PjsCE6JXSemPTm9QoOiQ5Lwv0cQPMDuyDRRdDFRahSRbN
sR4kCCNnAkbWcbhvxOSLbxbY0j3amfwzNaVZI0RMbyqdwn+MSXwV0qJnohBCY2htGrW6l9A6r56W
VtQ4FKAauLeQSgbFKAR8ShzENvKnT/7IRu+yTxfzl5yMSqxqkC+YEvcd1EViw4alkz42jpCqZrz/
mNu/bHMD9OJIg+qv/jQGZZutR+z0F42fMdb5kG9EFcNLreNzwo6dOCuJGJvSh8Vh0WBU/9abUzEf
2sNT4oOv2L2gTYmqs9RbjAbGTCe5oTo7tAan+m0vtdoC0QeEmD1ETgtrScDSo9AmUxdJV4BWO2i4
kd43biV9CkXNZE5Aju52TR6RuX34o5IMyA3FzIcah5J3Ewmd0vO+uEeHFXOWK/K2GG2Hjpe8Pk7d
iBXtOwjpLGLaCtsNh6a9qZ1FHoT9VC00eI+dO4VMkr4gk9kajvc7ocSRuR0RF695s4AzMrjBJ//c
AM9GKBJAj9dI1j3D1IKoQKd/Z/mEK580PnQbzD2YhOqwwXJuGBTuMmvZYJy8Um3o0jILo4tGkyUJ
0fjmU+/3tSO+GxgGAmaRsKOnl7W3P2m638g1ke5E7IuO4kr2NCkvFuFGhzXXvUv17MGaiwdGveBj
XYkjn/eh/kW22zQZE8amcTp+WXwuNdilD2an3Vtrtrv7OzNwC41HJohHUuFtOx4rDLLbXtNvG3CC
06C3PTOw8k2IE5lZ/zb0Pkqz8TwG0kUoRyFfhiJKcAq3Gy4hdzkimwY6E0HQk+xzm3hHO5zItn62
qbkumMAzfTVBKyMEQnXZXP744t8ltC6btExo2Nf8X9U4UaLv1F5XL/TErYTZJrd/KO8g6UhTa63m
WpdtVoivBUbQeIFnE/E/1U+cfPhr7Pdb8SY4w6Ki6QVul78VQ3zyQq8rtQ9b+0nD87EABG9hQfnP
QW/k55K0mahkwtuc4izTtlXhbCQKNZiJNQsfeSe+3w/UDItvqWyU4PT7heAUOoPwFZzaLOJSPsn9
tZd2pLKt0IwkZDxzsK+8l38Z4P8GWytQEsK31kGE3chIX34OiOv7ADrBKCa2NE9j6O8lWxjHbgsB
h5TqVgYeqU31xQ/tS+rLSAu83a3Vi+6ByZ6PKx/GK4+3bwHPOVnuamN2j0Ud3Wx3q2pQAfL2FhnX
NNbeIvo1ElM1xhq9hxCg09ugqkmKVsHtDdQHnnqMxg7dDGA7P9bCmmWnhAppQwQ5NW2g+BYFYJMx
0qYU6AFmQfN9nksN6yr2ijaV4fLoSqNrIMpU853fCydheYp0+KeOqPEnX0TTLXpa6U1Z4CAQG7EA
/b1F1dbSZoRANh9XhbPVOaOo705cBgEsefdki+RiS/tx4oWANjPzy7ASay3OJvrJQ/oVNPTphxMz
B1Kuk9WJA2wjZ0kaK9RQqBXdaTujwQqUZ0Ex1B4GrkzT20eO8KAvfnA9lyFZiVw82sCs91QH6ly+
k6Pfae9kswf6yIA3DIq26D7H13PJbJNCUTa8Au5jjlVwTcSFGH0kFUfyxopYSFgSum8ON2dK+96G
wDs4Xn7PNs9r00kY0nG29+hHiPv4JEVvB190H9vd5NL919bApIxh3C9zX4x12SejE+oVIHJjixZM
bU/exW0huSIULHP3onLuhuZCtEdYF1psL5JaxJmzJDRNS1Bs5CREElKw/dhfscfdHYh5vMuhIY1r
ZA+aZ6q67ptwUE5DCTtnTmez/Tlxo8C88S5bkB7qetqqep/j4ziVP4ylYpmimO7G7WIWec6YDyUx
ZVCLu5ccRBZ7apE2oeNrz7sqZxNF3b3ulr8DOkNgibyWLGTlzy1hhXwAqyLvJKXTEYO4GxuPC1cx
9GHLt49VeEM3v4qyoHvDLItvued+MJg223UZt0B5i8VTNj3PywJBTgCFSuxtP9ikz8NVq7I+L9hp
qiWhypHtmzxYV9DYnBaq0PEIjA/maV4e/mRlXJOXtML24MaBkbrTDSV2K7NjVnPOx7yKVOHT4InM
p/XqdUN+vcKxv6WDUEgV9IeOV3zNf6seepNHoUMZTPrz3a5oZDY/3HnNQrUHaHhlC9PrA2PojOMI
J77SCA0OLDkoxZQKVEQVeiCJO/YVa5qQwa2fyM1OhtCgLVkzQIYrKnKlOhNlxZk9RcF7On9t4I3J
NgAfES/EmrTCwcs6QF3BX6P4S3/TBGNgma7UPJVpOpT3MRNXW+V/0ZadPag8KeFhOXuPECvXJ+x7
ZvZ9RImPGilmfX3tXcFW5D33MZLayfVHm8X7QTe5RHS+7FZCOsVi87OM6ikjqbIZ0tXY84UXTtgS
94R1gExHpOgOkkv3cs055X0SJBoVOQTsywoEL4L7oythPtiSFP5GDRPmuGTGbKqBkeEHIK8M/ucq
RCDF2bi0PwpdQcuVO32HRk2ox/emmHeSdv/fukEs7TLJdMhOd1efQ3dbubq9LV3Nzh+GoJTpu1H2
b8FN3ZyB/hPm1G99oZWmtlxfo5N0jaeZ9pE/CF+VxJal0/ItBZwkRc9jT2fr7Z4UjrjnO0fuKq5q
PiRKz0fXPeHaAZklJtylJISeElpKQLlPfbUe2I0okezjz65bN5S9WvuH/BntQdLIgkoP3bVzAued
3k3tsKiwOWKVdRI6rq3noGmGtdMrhgsXBD0QWKtFHtG3gwvo4HMxqVPlf+tuwxBzteIKLGNI3kFI
gzq8RLQL0PHHKVzpAARCfPrP3t8OD+lVqYbQx33bkjWkq4hfZ1q83BWGGohb7gRpMmDYqk54FKnD
NoaAZq/h4JqaRVuIJQ9gVKszdjSJ1udfkOn575pItpnf1lbJekzOxFtJzo5aywHlYwf/Mm5IwLPf
mHUvQ5bzajWzle7Af9x06YsWo26uYP4tfuYaE8SooJC0NSR1Ok0EwgDkGpqjp98WIip+morJ0z+/
FGAs2PVWejUEIHG2NCJS2geASYbEIVE1Rvc+xSMSR5L5fpRavrTJT4iGfTghNHTVHncswyld5rhL
G+h2J1DebssBgBq0OCYF1YWGcJKp2GBVI8Zv1XW8IfxJoer2+UrhYY/59xZIhwichcPm1H/UiTHS
r88OJ5uWYF+8BWYLQVp2Qb/vE0sdSUAxL3+ITus8EyTB+m6ANPmVNQl2iLPCm8k+i5Mbfl6AnGnB
0jdHevxwnkQuU0IUk/ejaC8hQgksNwFuGgZpo+CVOGr9ekufhqoIeV79TghV4kPm+DOiWySWWQUq
RnKMrTFtsAjXbgpHh+teYQKvqXhohHQmOzgkL/QiYdSR35+9zOSbfLQwtCnTH/XASMf+CbSrWa6P
UWdNsFHvnyY60QI8FOEk8BjMLXr8PTOT+vSmkGvASoScBE+EOZ7WinHT/j8qfWez1TtO7IkXipT1
8jYnJCQpxqMtbX73zqqmPz/HHfwZmupEJejGAoI9witsdkC+q1H6SJ0r/EKx5jRy+A77DtTLs9QU
MBDrO691vpGPfpI/1IGkc2N/zcjAiTv1x9p88t+jFlUKS9aLEF9TBOdNkmWWLAdGtogKlRgGQviJ
v301+5xJ26g13XgMzZ+o90uU0foeC631wKGRF/+GhEUv2m7XT5GK87XYLjiTzyTZDdw3iCFtcUf+
UrarV80L6qcegLE/FpabqB32Y8ankjPyxS0c/NhjyhJzQbF+UJsczu6t2ZAHglF/sKN08aZgt/QT
BW+ByfcNTy4Uikj+0NAQXkSGtO2FvhS4QtJ2TB0r5OMiZifIteh8QmknfjgWiu021nmuPoGh0wdl
BpPkgUq7UXrWYuN7Kl5zsxy7I8Xpb9RhSG81DmhrnW+QAcrxwgGSR0Xz8T5RBf+HrP1yJ23h0lNm
hhIwE5MJqznBYhdxmK/10lmSAWt08RauHeNQxkd8dPR/hZOEVo3Pdi5ngw5KNtUz9LJsqklW1U9z
heMR16kFuS30+ErerS3eKqE4E2WA23WYPbJr+atYo2tRXG+6scjFWauFdIoSIkC1qfg7Lhqygqwt
JClTC1LNBczfSFR1dFVvA/+rlBv64gUmt+BJtScTgmIX/S3xEZrkGeBxq6C69k5qqv1o+uXb3Hpe
WtGUiLq2dyws2StOUR5X2GG575CY4DCNyaF4Crcn/bDPvAsALGahPPzLXg8wGt+6uazUbqUd1LoC
FLm//kPlL1FgtgwtpToS6OPisiU3bjWuClixQOcQVfMbg99MeMizRb41nViyfc26ZLN+DQCb+w/P
WiTOkxprhxCQKi+PRo09n8jAMrnR5WtSO46necGXUs902DO7QQU3PbzgOIhTNhjLj/ZUyB120907
KWpacLxPde9PvOGWyOsTOBw8KJOdP8I3QxaC1vXb3A6i6iLzsHeiY9GoUJTSiHJjW2tKWj/NR7Kg
LHSRkKgTYMM4/IXwO7/BBuMSWaH4DjE82YijP+G0plXY7yeeLeA0bh0RfMdoCk8dQIRFDnBO+e1r
anKH3vvhylcxy86Xdl2IGkhpzsQzvQ/9Mb4jqyARUBfFYSA5v9EgC7PBQ1pds9zZZSSggyCMqSKE
RRztLUP5w7l2Me5Np2xCFdUxSpjrmjEpmzlrvhCP2fmKMkBL6aVq1DFeT10ORBWlS44X2yW86NSh
wazzxkViFBTeSa1XRG7WJcoBsXCn0Wh2PhZ4RR+cfHCpQBWKKiVtItvpm472/yGGUVyQ4yVbp5lZ
9vvbIoGRkUkltMaZ6C6c2HKyP2Le6mKsI6CqzGIqypnef4c1AzFjzv11ugVAXGe/V1BdgbyjLjmu
IuLhQwKIFAPJxw7YEinpJV63HuQiXxHpxc5THq0qfMbBOCzsBqFzA6mDHrZag2XgAxlzyioC+LF7
Moo23AxRPIOJG+FBNFHPU13WlBO4zy3aWptfd2ALcPF81OIErvwswB9lxLeJHAgJseIIIiTQtDU1
WyW11bmW0iMiQ6sRGEx596SKsW7Tp/Hs9JZwZuoqbLLrEHfc+UYIKmV4XOAf77qm0gd0sBrD2NVx
mpMCPg/eDKikuzvt9egUVjzrRYCDfYpCqlsEz0SfaFOoS+enYYlfZFlsn60Yr9Ii4hI2eS02Y0DS
8MIidBLUYYb/4lu1iUqzNz3MVgaX90fhJl2amxHLY+k+64mXODx/ffniLaMvz9oRL5vJJNm3j+23
lS5h6G5ltU3wfXIdkzZGVVPfOw5pTpMut2AbIsVfZgnUl2EoOb6up5je2SGxgFHoKj59lrARbxF1
txGugc1+99nnogwLAV8HePSmnpzwsL3d3dwfD+qLAb56d+mcBQq40JQRQqWh2rmHfXjZ9wl463Wo
dYzGrxJzCA+s8hbm0OcPL7EaMH7+rx6DBX/kvPqBl0doJ2rP4BFO4tbVSxmFyOFX6JcPrsxieyTG
jw43v4BJ5osZU1yj3aIioOR+6New6Kg0X2eAKbPXwADx2MwhJMFx5yduH2Uv1W711Fd9k+wC0IMd
iU3lJ58uAuSzbi0rC8zpBukZUrg6tEVYxQ2g4zU9Mm/nK7VIOeHLcwGvhQ6B9307gjOk2rN/T+Cw
eK6X8cLNEwdiDWII/tAchW3V6OS7exEbvkHlEoFi+UxSLjTNkySQxSLCEYac5PCAWsEF3x4K2qdJ
X2JOBsEDtRUt0uFfCXyBDizi8zSxlBb7kEW0PMeW1R3edUdvnwlOznvaGiUi/7AZXqlAFmiiTVFZ
sF9XN1+JypImFgkVVby7hJLR8NJRxR8b2PpI8OmDRyMXyDrbGem3al+n/SOTZl1s+5ZuZxXERri9
JwBUZ14MeswA0y1jmhlhf+/adaYgHjth3h27wJFR42qXaCxe7i26qlinejE2gMuguOqHYhMqx6zJ
wmZi4UI/gBMBXj9Rpx2qR04NbeyAY+L+JSLMYz65R7vQEaxNLFH7TGM8KMEJ3tl313cbrCkpPs+k
GVNydGWPvm+eTgOGes/6pXt02FkFTgLpOea77nm9bTgtb/kJZ/Tcei9P6GRVNeH+xctf//9p1bJY
IBPqpABl09CdXpceoD2g8y4wHhtP0s6u6/Ca//4ZjyhRe8bbKuAIcUZeaP4gNVd9K4z/+IFnP/1r
enlJLy68HOoTn/yiuJAIYTST2VmXX171ku9gDsZirj9zKmEo2tGklafQndpvTxR9LAy/nTUPYNk3
BU56RkNlaZ0zqK26zd/N2kXgs8oGrQMuiDl06DsSLXZ37rtKvuh1sYIx7ANwtb0jxlZIPmBffSxi
biFulSn7uS84lRsSRXwStJaNEaj/7H2JW6qBgklvy9NxhG4H9ikIadBLbidIP7g44FQ08Lzt7+G1
niOwWKV/PTCeYMBNii9cUZBCqygqR2jVhVuCcETvx7j7bVa+ZVTdTDwkBoaE+pg0U2VwuTRraA+q
9kENENghKw2FpV6bW+msRhTk3fIhvfi9k8QkaPEcMGe25I3wpDhcILCIxh+vYzntqmn3PU4brEuE
REngjJGkk94kX0toAZFr5vtkLhHkp4BRGYddnTF98kUMAhrL7XULNMkbVITBu0Mqiwc0+StFArd5
+9nGAazFkJU9zQKuS0dmTuPen8pvYb/TyRqZb1e719Bjxu8hyJRsNI4ahiNRIDoT2V/X7K4jYlgE
60ZwU8R+t09Fhp6xDUzNboexwR5z1HC1CSHqb7+fyDw5WauypQ8bX9NnmA4byOZZoE7HwYXBaE04
Bmy4hVrtCUIu44+pNf9L7Ykmrcmsy5LAPEqHG7mQwCoFf9R2arGf8uipGLNkD2mBDtbrHWObfBS5
kX8KSN7Jlu0Q+gdnlIcAw+ZpkeBRHk0MSdprDqWx1I/wAudsfWpqyK3tAXeOv0iqyFDPHNaogOCb
UmXIMap0L7G8xWYeoUSRldH45IOJgXu2+S5ySA8gf5f8ZX1PZmRP2r1uFrmfqhJK3y4stJZkcE69
mmVa2F3mz8U0ILgeMEcC5/224jXvWxELommXIAQAAhwbn0ECom1qCzgbICsiUwCfUwXWsrpjj8Vf
QV0xw8wb0JQVZM4sHBJjZ1SZpmxOIjf+DuAWuNlA6mIgHKJKS9eUueyZup/nNZJBE6Jlttw8AUal
Qfkajwa14vdvg0J6OZmTfF8KYe1dcph2Rkofy9ONimzCB8dMqv1YC5BdWa0mtNv4GMs8kKpk+TLo
mavQbpAvRhsEMLDD9dLSp9O11H0H7I6/CeW2WQiDNKJh3iCsQV7IZQRVjvYI3Tr1Aa1m0qA4LrI7
7teoO/VsUlP94kFyUQXMFEyFeflXhV9fJp3hk5LO/wlvCUJuLGyVpq4Y+XdnbpLNo0Q1RBBpUKYl
Xu70yKNbhYLNagRe5LAys75KhX2yYNtXZZEpcEFDtlMlcBYUn3ugzlp1AokyrOFhKOxjeuuyHv+Q
vRqnza2dguxOcldlE8clqzBr/PXDme16iKW81rpzMk3VELQtyoR8LWfWniXG3RMmwzhniHdMLVQo
PvPsAxpDpSflwnqaSZLquiroh7ZPciEE2/mYUyGHa4zQ23LnnrqHXUEYZ+RDF6korI1/puo+yu7J
OIPqOZDB6YRzyNOlvtfOaHTGuEAgBIULQTp/JjokTImRJBHRbeFg6vS6GzealJlad42WChIXKm/d
OfDS81mROYlwOmQHB0WWrR7zaCrjQDaN9A6U5FehyN4/4xvuljcAtZarqmKwnxPIumamFyoeL4je
rak6eonUZsBt+1JS+z2I1TOMOy81QYvirgwQeXgT7JClpkj1KpYpZorJsadDxVEytIacNrAzMkbV
35j+Gu0RhuKr+iTf9w3xPL5SQ/ZJFRgrpaB7H1e9GLJlwJR2dseMXpnxCpAoBmRFC2L0OUU9Sz86
9TXenD41iVZhmfsw1IJdfXkds1AksIRcT8QCSx1HwBUgfFmCUBFCZezTo2vZkc/VSklz4UMdXIHn
MOJj7zF/R9qn1nballazqE7SiSx7Ho5Pyiuszi4mHnGilXJhgoaqM6MK9QajvErAvcZh4sGpvyh7
Acdi66mSaEKjgj4dr5n19PPD/2uimzwtFecW61XuQT3yZvKiwoUK3FqJSEdM1iKlUibDjwmtu3mX
01h4z2BdogxP8n1rlsyf2boFOfPfWn5nFlhNDrr/Als28Bp+fupisXsQcMjMzs4r1Pnk4ErZSsRP
9/33kiVJqE927XKBSZCQGpkrI89mRruq7tazTBGtV0rlIvMettzzhUPyMWOPTsN+DI+R8s/er7Np
WNhA45yoJoNu5AnlIj7vqlYFRYY5mb0JdpCCk72UfJAPpJG1FRZynEAPAl1hgsRIaPo3LtTZLjel
iqo0cItyEfTYcbYPdj9AMrJwXAmX7NQRK6J5vcc+vGf74OH8TsFVe6Em1hGmUiI7PdToMGSSg+5G
yEnTOCM1ZSA649D2VYOJyHUcn+iZHHHT9BXJbTCDPrjA5b7gUdZMFkCXnzUnFCPIBhIed9Ew4IvH
2uDLtChDMTHUkXo7CcXdvRb1+PmfR+Ti2E57Y/yovLdx6TdPhjUTLMlUUo0YcrGksyfUyaxyQ5+K
D2Nes6UD0phn76KBdCrlNLTx443oAruSjXwysyOGwJn61rbK2kzRj1h2uxujUUPfsO8jQtfEccnM
dh02KqaZLBmu91Akxt18kLA69fo2RZV8bPTk9gFRMq6gjU8m8fsywO+d6T3JFe+qcT34kPGEffvb
DrVf/Pt4H7yNbLEFG5wcuqog4HCqujOXr4evYwGXXzIskUa6H25S1MNJqlQQxNZnNmKvDLBV28oU
nMyK0hwa2NxX7RerXES/bgbA4J8bW3Ai2OuTNDZpTXEN9sX2RKyTRD8y4XoNWjqhQo9h202uCyAN
pr4CxI7NYzHfEn0cNrQgh/2qTI+KswegrhTQ1Z4LJUfsjDB3nlbtzCCFW3PS8ceg9Ok46//Mjetr
rLLfBhW12N8b31oPj397nRfrc/+GP/QKI16OgRx318UEqlKVh5E8U9q2ANBnzhzNbWXg5mdVKHz3
1377lcHRHV+JUQ1CHYTxB+B5iPRnHszOMu8yEJ2/eX5D+cvlHuTlKo1VGYmKxm+p9sGiMIMYXtFi
IWSxdEvxKjM9CHVbhkfn7ELayswNtcyouTN7N7zpNpAkAETkfN0c1Xah1wTETPBZKbMtYVEf3fW4
sy4O0nshjq4doov7ukBSLjYQD7SLH07jwBHlDqJ/tXTNo1MNlv7X7rhlU1YxqozZsVNtYd0ZHKWV
Wc32LzA63RQsR3ouYNfOsypc63MtZwYpTWg1VRbjlh/JB626riqLHhxg9XYM4DnjUdwe7jChOE+a
24OyEzyqHrlzPAX1tCJ8Pllnr8yWgIJPo4GbhzIta3K4gY9n7Vx/A0Ex9ocMAScaujuvPr4bErHF
dBc9edF+UhfjY0hKBbQhpZVHZE68CpSsDAlBGOU13y+YVJKjUZcWvAhvOReDBS3WObWioBk5CL2j
YXJBztAw0XbEnLmspS55JrAtvZPU1xO+Wq0RP2/5VSjUnAjrB80k9oie18A24xoQLCXvWBfVWee8
dCSYIbuW3w3lbdk7NMQud218AefpBoPHXi5qWL7yaLI7EyKxdHm4vOEebY1/ci+QV/mxkYuWjfyA
5eZu5wnsdlbcjjrMh5LGJutgMH1He/PD/5Bzs/wf0KpcnoObJx5QAbdCCp3nU0ZjMqupQCDr3ACO
iECbAz76e9ndDPCyIkbHCYiMEZnl4A8aQ9dNygw03xaaJ/sXrLbvkISslHavPydghyD8Bw5m8zUA
RsulPGdgE8wIAn+DzkStqhnCCbGBQO6zgZgyyY2R66m2H3pwunyPMXyxWYKoB528Xhuav6O9Xtq8
2haMosszIkN4LJp8gA/IlHQN7tqcyxqEI9NjDqAfbeCGylk2dV0Q0MHBLefm/i3teiVhGinEaJDu
O+HCXairWac6HbewDvKzgPkP2NV/bS9mZ1C5AztwLuiwpM1TWrbEDbmc9T4SgdfNhG+NKc3P6BXG
23aGE0AUZQLt9P08HUIAUbORmTa6xcxvmgGZhwyPPsCA9krx6HK4S/YDs+G85CHefbokX/vpE+7u
ZIrgsQy766LFdQcR/Ns/UUQsNpEaML1ZhHT7XZkSVyYRHS4apTtPGGZWDwRDGwkjDhMs971J8Vak
iEQlL9kP47+gf0DJ0g/O6AT50XO+PZ0D2U5lQILJZEQIwL4O/k3377kF6GBFnVMe6fSbT3gSQTbP
jTlW4wPj7lF8/mcOJBld6KLgWnjcOpAjLKMgzKLR7iA2YEb5S3beqTc+SbxZGub7ZlpEQAJdYT67
XiKB9bnmhginJ/qfOeS4aCvLTf2478xzOUTj/X7OL7jVv6AbKRExbgtbhvK2Qihp04JGEJ9BB+tj
zqm2gj3AV0eqGod/KfQBSA19ic1O/TJxpm36WwbB5vaRTdlgbDilHqVd4QGVK+RdFGlzYadwnen1
NeHHlZcgkk/DiF0iundNxNEG1c2vB2I1yF/imn5OgZSAwAiG+UpieDzDqm/IJvwI7hPoToKZCYWH
JzqciNN170DEp7q4zzyDOZ8sTLQZbQinGX2YSvDbTSlPYNrt37417qMmX0AI8oR+q0Yvl4S9dEVL
4snjqZsXNk1oah9jU4m7c25PTLDbpuuFoDD5i8M6KC/9Asjm7Nq1x3T2uPj9NiV3GhY5M+YoUMW2
xJVBQi2tOG8XSQmKNtri9FowLm+LbaS68AJeCm0Q1ubvAq7r4UPjM10ca5VnaDWdLA7BITkqb7SD
gaVj+LeHu6HkdQsjarLMEPdIIYdNPOjsneXBk2ACFuXuS5jqp9Rn50h78ftAIL7y77QhE7EPv6GW
dcyO1Hj8pPxwOvKRXeuLQk0ofoSq1Wmv+1tQzKeulEL5q35s2F2HE7zUlOs0mXePHPPqzpqb2sQd
EO3xkbtbHwAjYUwDErZGlk5i41DeIrqkod87lGuuFsx15jjqrQwhZaT17q4NpUE7rW8HZPbXHIRg
sBm2JbOi2YauQytSiJl3wktvuO7a7SyovlH6Ng9LIg2yS/HeecX4zSqe1/c1tHEXdQOb0xRzpGH8
EfCSnPkIL2MY+1BKJsYW8d/Kxjgq97tIg3m7f0wvjVpBYdrXGB4A4oEHxa0YA+Qr28oNXjVzX3I2
8FnttwtiSQc2by5gcM94zT9BZLw5/x0rhddpT7vEWlA5+R56MqBByrIYuYzJLB2gMQgsvbM64GzB
q/Gr0Bd0hqJvKYnzVuj8Z3f1Vps18lQhOYz9t36qGeIle+lzrFFL5YMe5xnFyeULbkf/2yrzK8ES
yk7loLyCmp6gZo2+AjFiPIAZO+wGOlqH+oXu7Mos9BsuB/hlCnVWRlNfzYhisTh5j1FgdMC7zxyD
WP0Kxbtb+hzCg3vvbdlpjW+rtA5vZ8Ni89BzF0ROKK4QWhwNAvTac81PoLfWglIFLYm3JHiREmT8
q2wX9IuWZOu+uWR7TUunlAi1hQWMvt7JrmlMXGXBjpIMB19tC9Sq7RQ5RwOVpdMnIqCgRqh4AVZv
D2CZUxQ1Apd6ip76P/z+JTyYFWR3PbFcJefDQKBvgMmrYyJNMOdNViasezJ9YpFX1rKbkWyvS2HB
Uods+G1OSnT7knGWqjPyWgadTf1zoC63rrzxbg5SXNPdJ530fUHRSwYKSE1dqVV/dhiNj+J6rBtV
HRuZQA+2A3v1rM1RdHpNJ2/qWt++ncF6bHbtcpE+JTixhm7wY8M0LZs91x1ISYaZVUXygEIEZS+6
1J8B9BC82KS6QVbxhX2WbTocPr0vg86f6CL4Z2v5ffAabyQrw7KG1vmHqeTaJZ+U1XaeY5+Cck2y
LrC+ENBPgIn2XORf+hxk2h/Z9QSgyhsEY5skSJtFia2dsZGJBxwLGXcuC1iHiNPdKOUxOuLRaMqF
25Vii9GWNMAVIX08fhmyytYffGBnLzym7zxYiSJLp9hXpzen5Rc7pTCPN8eS56tYo7TBngKIQzLV
L7TfztyBs0UhFfkwfXyA4+HZsPnqLo6C5VBXS0hJlXhH3Ff5UIqZggOpy2pYki21axEy4AIKSkbh
zbhOFgZF2NExeeGySm/l5217D00OSoualxF5OsVyrgwh0KfRUMYDbxrE4pzH4eEoT7yU85dHKfGg
MI2yTHq1IOaD/o3EzfgWIEEaqEbEEsmcVro57rYAlHZ9N0XpRXKI/qKmPiyKinLY24wjFIY1evYP
AnBrIL/X22wIHXGjQdjxFDiPKtnJRiHbvQW1qZ1OR5dZZJDdiLSxvLpkYij5IUfcD54Pjags7AX8
xBePMFlESHz0fNo0Zdd+88W+4XcWuYTPFg6t0AWb9aNL8zDXQTG6LLz3U7Hi/rNMq8A6Iv5wZCGP
LhdIHMWtT3On+8w9euIy8e7iMWgqmo1ygQWrBR2AAMe1BFEErjQKp+kDVPDpKhOJQFznlgQxH3LI
yBcDLe4C613bEgApUwqzmfYSSPys3x2e+0Mc6CmRDWyouR3Wlj3mmv689k3eHfa4OVeMkhVLkBwI
3hEcBHgSWJShvF3l5rEkzCgFFWKATpascBFQmCIgcDv1UM41ji8eTwhTtJ5sB/trsZAm6hoUsx1F
U121Vz5oKukU0bwosE16Bpu/XLg/y2QgM710YrZ2c7mZd5in+8KFIP+EvBBSCy7Viwp1jIu7EK2K
oZdqDJH0IBbX4YoFHES6Ik6UHhJ+y58wrcRhG0OlHuJIUr7RnSVnJMuW2kimDErZF3xVpbxtBx/k
sSMjtIKnyE78vmq5Qv+194gbf9k5zR2ZviaofVjvizgr+rV5eh/+mlMZe5Xoys2e410/H+EbHubi
SE/FwWZ7bYhdFwJxo8x039wpwkVU7HCuth+X2BrNsFOAis9hTzUFz2vnVS8Hm9ZYr65OW6Z6ZyPQ
xGyBYrCst/VRSUHrAcbVghpULZck6FdFe9JpYimg/Y2EmhAoCq9yEnM7c/pnCfbuGt23Ig2RP3n5
nkVDjORG5ULIlBIJMDOGuBqwGQBoslYq9UgXYKrdMmMfOEpqhWNE7IFz758A2lJ4OXWl7FcYatXq
7pVMY8JBvKe61VBrvWC2sYFKynd9Jstq45UvsnLZ7qxnAzzdL4FSGbmrES2VWKtooYw8JF+H0Ddv
r7ebH6Y3R6r3EOKgJzvkMyTfpQnkPd15ikrp+6P0Vpf7/rYmV6zwEU0QoWI4qVrIvUz3AkswgWrS
ftmebH5T9Qthgke0ebtu5JC9aVL2HYMLxLpdckeyLrqXz9RNDs1itx4UInXxt13hLHBNvZW+MlU2
SVl7qgs9DFCUPS477V3Hp2P2QL5l+1a5hpr57NGQrLUP0D3ZJHk97ZXrsIBTaxRmSwMjWLLU4prQ
lCpbxUYfmDERCACJs4mo7BpggacrWI81DgY/nc/6HNyYfIS3J3u/KMKsga/DNbvev8mTLKXNlwkv
NG7e+MRAM5YSxzgvUXlL/XWcQ8PTVox+wnGzue+enzqQgYpctUnmeoT0RSjhS9bfowayQFiT6sAl
jO7hYhlYAMSZp4aNmCoFDoEn21iztztbOCn8VgOIlci4RhcUCpQpT0GVt5EygFb1eol7pmI6/77z
CDzdL4/3YZzRxnRmpvPPV7ZPuR9ZM6Jjk9e8ujNFNfvjO4y8fivT8Im7DYAwy/xaihvT3YhVSwP8
8epk39xp1y2Oswtz+BL9Ew5wDcv2/P+R/9MmmK8JfrkBsjE7W6qCiytOMZFEZLrUWamXHQ5uYldP
a1dQ0LkH8R/012uV1v5RypWkd2jpn+wHFaTXSWuRsTg+zpDqSvAyjsSGJQK5aaqYjRrTBJpiW+33
CTKlVrCIIn6u6dMk68EBAAFmX/Z1XkKR7YgDTiVTEmUur1kcRb9UdDWl1t11LlLuU1p0/XJ1WVqY
KHyEPy9sm12pSPN18ePKjhPWa6I1ikadx+ScdQgJ3GwXv8gyrebnJMvYsDsGt16dhvziZKCgp66b
KZAnFMGqbiflhLILHKz/aaZtAKkcH6e+Y4LdPO4IMS9aXYeqKeeXTVunJYu8ofOB435i6zGxa8uK
M7GYITNgC5KzJux2wep+noi3TOrCmz/tl7CCBVlx7aVKXUl1DwBUwYH/SHgNrEspYN9v4+I4btDO
kMtzO82m13v6TRfG5w7rU02ucFTH6T3BX2T8U2VKF8XFyHfFf/w7tLlt8HqKmdSXpV8yQnTM6L9m
lknNi2foD7m09YUx0a7gLLkbdt0zs9HoapVVLsznhmwnYkNqzdN2y+syEUl83GhpchXJ92F9yKLa
WMyWIHgcCDJpd4ywKRPq2dwaEZkIDbHdRtJkOkENFuT3xFKiOHb9YloE3R8Z++Yq4KeCz7U5Ng3H
kkZ0v7mMUsiJJyIH+O09yWx3x0XQ/2PMdViD0DgZ0+0Ej+0woFBGLgX1POxZA8FQMbmx3JDYXJdU
zhGUmrPcwHR70yPKWr614sjFippwD3xLkZgd0vcoSpMCafqhOObvmQQQ77UVsqZRKCM8MArynGUe
JL3nv842jJmcUK6BXUXV4KivzUdJ1Y+j6YhTQ4Dma+hF5xVytbmew4x0YLBCBxZuJhJEfagqFGXz
vp64d4QcIxkKgy/2ivamW29ZbkvjbjzZ9avEdmiRgfU9pN8FCjkuCjcasVM/fYoQ4GPrCQWwKt4e
trG9CiTpekPvnCgxAj7x7LFc/Rir+1EA4dnKObcWp0Wb9NmNKHBBo8paGbAGCyuZ2CBqbZwFEtD4
gcAT0zlGbFGXCa7/G0r0BPieg8QGbeAMeeyQkuyMTp+Eg5BkDNQlgSSlMnr0sFnWQOLRhromFN+c
eU0wjlJp0+piWx5IcwdBBLlfkgzElr9MVFgYH+A38XnbxE3Cxg9IdaLeRrKkdX53MDLcsO/da4Qs
4mscUS90WjBSc9y26bvynR17SScvamYRLsX8xAGXZ2C9AsyAtRJEzUw66DalfvPZ4aWxsPMPitHK
wZkghFPbcxzIXMHdlYfYGCXpeTouaug6mV1CU+/R/oL/306rA+j+MxrIzNt+NsJ1zJwIR3MF1PXG
DwoO9sYJfNeJcGRxhTD/Gbc3VN/xik0MDebsGnHUSYrmwmS3fMqIUUqFDgk32cg4pvQnmcrRoykv
I3kBxt1Cd7Oe6RgSF4/IljZ/MJrBA0bOK/b+zoRcoVzHJA4CSQusRBSlfUUaJrJW8AYDDh1aV3nk
2YCrvaZfMoSYmARTtQQSl2+4GTOxa5qUtRH2d4wYHyPxIFrMBEQ8fVoiCXyz58TKhdToFEZkaYiT
xAKX7k6ei17s538iX9UC8v8kN8VVAvzCsYaFbIrDvr6oJeG4Qjh7VQU9Ay9pRdwegdY6sbUQpgHW
yS0BDso07v43vtNQ6rSqQ25uon4PoI2GvhwoaJo2jRpdGv3o3FbpwOeG56ty7zhif8OA0pLDfEuu
zcScrTJHopHpVzkyt9F4cD12Qzp22zEEv2fWOwNcKCwWQy+IUKkPPnhLahDakols0iKGawLCUfXP
JPlxDFe9HtdbdHrc5GvhN3YGnQOvjzqT6mmOOW1qcrSh+WDkXOd3w+EcifMtLPtv6cZvvceUwJDv
fDnQacTtYvEbE8VP7HEh2HgNzQWpYKSVGZzYgIIE7vLSedKQpsDisox1nH7BQJ+uEjQ1Zk77/cD2
L3cmN4iww+ZltTsSBZDGLKbQ42qA0mzv/Y62uvJ24McQx6/cnDMMbPR7EXehDI1HNiRPgS7aQ7nq
JjcHIO3xvMB55oasLdvdd0p92WutH7XeQgXREF6UQ0qO+VMXh8APxZWeT1fVXBYEhpO0YzQxXq4W
ERv5lkRJn6lstAE/x/9Hrqwm72A24193RTdbWPHSgdDxfF7N8QV0TGnioNMHaa4BS38HFsnL/gqd
L+DPLojVXZoRgVFeDvD6VbNB6dydYMBu+ka/GKNQ/FvFOjnpUBaWa44qPx4GT82Ua6kO6FkRK8zj
IGSXQbnoBmH7jH4cUIdJqx9qfShubLpMi3tfvW8HikPq/faU7CekiKDAE9knYRtwYwsT4mbilgMT
4Fkk57xAEdLDYmXba812qF//DAr0G8s1xWuVvctppAJhugyWjjlz7ilkHEEDGE9RwWeKz4o5rRll
MzZe6jltch2Rz8Rol87UYQA3wgLSAscCFsBKoxQtHH9PhEq05st5KuJABLCLxwXXtQTFvIKCjQ6L
vQILu0LbVegDTcYrPvRwdx1xEMWJro0I94p8E6y+TbgJzSnd+czDITHV4kgGnD/iLY6KgJ+99EoI
BkzgvODtmnt7rrPzbR+U3hDhSp66oOZt19oPwEo8KzKgWQyfi7Hma+se/yyNxuU+UyoWdUyCJoTq
Q9ruBknr4T+jmelh7uHD1c6TxXIStQ1pN4TPhWK7vs3U9yOdMU2ENYw6z9mhbxG5YJklrfPhr3Oq
OP568PVOUwavG18GGVwWUSvCpF952Njk41wWfpPI1Qf2827huhcJpI+9v5UoLezFXa34JdSa2w2K
slz0dBRWOHMzbojk2O8R9AZoFtJjR924fVIAoHk3vX0S/c/W9B7XkASZBVZpiWdkLMslrsRdd372
wMrw4T0R5V0CTX+7APMMDJd6TnxIOGEqfz3FpuIzxQo0MwuuA+Jk61wQjZuPEcGVN1yoPu2xmHEm
Zkxs4m5FFpHiuB6i3f5swfqYNqtSaJSu3pueDsJHWgt1WdAwrVH24dI7PCW6c7eWaPdNAvrLMOzU
WJEzpSwhusY2difZD9l1PVZ2YcEwW4eOaSSR9CA6Q4eNRxJZNZCPakpn4ni4SxdW/ZOuwA2rOP6I
DtKEesii2SHK/jNdp7T/p3blKCXgjgIh/sBAbLBMCNI0t3/PH09zJHZckK2n4ykBVMfmXPxPg42N
8Zw+EBsx3iGr5WSvRHhp4mopiRvS2bG8BouvXvuQ0IGFMP2DpOMUjL1NGjtpsjZB2tYh22WQI71N
WlOpKJ3sfpwiGTmyBgQm0l7kHoFLx3q6BZBi4B5oIlHrMuTc9fmcZ5oDv/Sk06dxHWtQWEPL2A9L
26FFJT7I9fSW8gA3Y6kMz7nD/+uu9wOg3cybh8xKsBY13kRB+qbDXW6/cYlS7wqo9mDcZR1Av2tK
Y6zdTfbTdP3WwXRPCVFfsGh8g5mcsHtggPrOcdzN5ILvWBIwwNAg54vQFkdYEYbLrHUeHIrXXprC
9YvlRriKyo2wzfLCM6qmZHQvtB5ogo3q4gKUVWBN0oOWXfCow5UTrSEWLhEQxCM8RBBaTk6OOK3S
VfN/qPduRXGaq+MRawJD+0tyuqcXXH8LHypCvQcGvYNls/S2LOrMKqIIpmuuymcazBniSb+1Ji4r
9fw6dGGMLLQ2+cBzZxneSbQ2BLjaaUVclrCPtk1y09+P5pJyJ3wk/B9mB3wm7hNoIg+DG+Dizqvt
He65S/io8MPPG4Ek3OXFM+m8ghp30l99VIMsPxBIj2Z03qxDSSbBAMYLSpSgmZYGqknVnh2sC4Go
5oo2o1y16KX/9MRcLHv2RBQE+Obr++Nagn5MyEjIH6PTAUVNqN3nyR2xlsXuW6ymaBrwTry46fYH
qQ/OivZ6m0/wjI6qkxFgCAy/x4EF46djfvZ2Xdx6yDZPPs+Vn7ydvO5cq88vBiGG3B1V6YDd8cBD
CpjiRGxkyeIEI5rrdH7sMyJO7vUoiiFcmOqDcwskp2E3jCb121Votfk/qHYpnahjuPcm9nThy5g7
JVzh4P2qRsIYHulOyejZfQNMPF8PxaNlUtWt2+De4NjMONMF7A8cbfwWRAZjnBBG0p2j1xXJTpBk
Dg4ycgbdCuDl7RWBvdibQPGCHbSa5d77qqJr+dogrLVjgXF6fq0NUqOSt9xjqAdKKCTcyyn8e2i7
O1gQx2fZ+s/H3yXDM5evhy9PsKOlfuiL8iE+5OPmKYtczG52Tr3fsKjbW6Abvl7+9nssS3t0kknQ
l8EtzEVMA3SWy3WAuNBO78l9GYlWkaJJzLbmRqMGDesV6BlAjJYx0oQ66zs34ElDEWI7Kyr1+Don
GoC6hfyxlhd4Ti5FA1TNQmxBWrbWTfrLrjPZ92yhx+HVPH/uV21qmMPFcDPKaI7JBAdUNLU3X9oY
bNmYYorAOJ45K5LJ/JnmTcBhe9q8TJXAOcbiV9Bc16nS29oYjhfVybBtrPFMxWSjX+SSku2d+I92
zRnGxiz1RY1yruliSPS7H8ptxyWFuKiQyTy+KvvjuGQFSrYuqxxZga3KcpvD7m4xekvUDPqnpxOZ
6TXPLhktwIW2Rb05bi257XsbsAAoOa8WPX4EWNqtPWC+SG4oVEtJm+Q3b4bU88ogW/2FtEP/9DYj
1pEmqdk0aZ/BQba2rChFOKZeevYCtXibYIB6Bc2z4RrKuKzi2QXxt+YXCzklROquQITA2U4xui3Y
IYqH+5DcSs5EtL4G3jqULpgbHXwhpxDj+TFWpxw1JhZZj3Niu72NbQsUXG355S5efmH5dB6FoBf3
9stJxJYYadwM/9z1i6lnJlvpILvOcavd+B74Cn2W/fAyoJgD2ZC6QgzYz9lLSANImIJ+ii/ej3j3
HpYRXEkgciuC9rfpldUbny5oZe5OpwHGjBt+8VMUqMoCQpkNbZLs5IdN4cQxFaaQr/t38JWLBd+3
2dO9JfSeQBQCk87PqSttWTNzP/HIsym2Qru6z2ouqtEOoOPXu+0AAi6ExdjwMs1wJk7hKPqxXEMU
C7hz0UUbgrHHxx8p5iZ4UKboTmYNBaF0pRPl8LLvu23jQOUdFH0srmoyWeoFmQyP7p3Iy/qya+AG
VcD3KQAD4B0ZrLnDroC/am6jst1bDiSP/p8AzE+PJI+8lfCMlB2ZjOq4op98z/fblvNJ4eGci5eN
FDOd4hD2CrUOKEyMfWyyFBQRVmanLslNSVjOkgiqz58m2PznwoLdQ3H7ko7dlK2feihnl/7kphFf
6kkG/lTPMC2UHvwOwNrU3WrbfqeHuH8rHvtys36nixou7n05jCs2rWTH8Lw4oafwVAbgGLDSSpgo
Ios0ZnK39qw4nmQGVzVt35YQnFv34G8uP02UK60fU35AEP/SiASq1bas1FeVYaDJjNkxjlgYOmc2
hTMxidOXp30tXk8Pnrk6N0q8DfFAiMvDSBRB0zSStLYBfu00rHJLDyJhLI57gguMblPxvqTY0AAs
wwiG6a1CuLE1X/UHZRs9EgPUuSFApIkrCqLaGOfWT3kEwTbKGM2P2/yMeblhphi5MyzEinhK6SSC
EZREVONE3Iz3z5HL9LS4rHMjE0hBxhvzfRBTMNeMqgyxb+//gzItd4EiEUo1i+UbkJcZaTXvysxI
L3R0yDZh2vXcs+uLpW2tDBj4Be1GzhrqywkOI+HWp8S+ZLDxR4rn2mZSKlyKmy/KdZ/zDZL5JPaq
HM2clQHGPUsA9JO1HwSwtHffaj01reNtvsKiA9/zo4kSJAMLXlgkzq1KMK4lBbHyQUIKb/2EBP/d
RYcke3XGbOTWmCmGCqY9OAP52+yPDSpGy/HsfljB3PcxtbjShL5L1wQM0sLOmxyVwupBjGdRLCL+
qMpjO+McALbBB5HRBxbs7IQn/XpVIOhmqZ9rmeOd5np65D68WgxNDngw6QlfTxkkkXDcTyhRlRqR
F0VDzv9oFk+sto3ikVAqxQjozOP+/+dBsORMBdGJlMkNvkCiHDPQua0XAhJ61hJWKKLd55IaHUkw
TD4m+QVRIv2MUYACh8aJddHSbSfa0frigxFeLdK+0QomYfDBwhi/7HFFZg2Y4+pbsxEFCaXnrzdZ
F1qNZqw2uXIYPEag6i6JaP2gM6EqLa/axHhMWltNRPAsZMlpaj6DNGD0n+uJFTgVzznXhg4VdfjL
ORZh05CJ5AGCYLR0wOLiFMuuHkr9ObT6+9cUXCm1tdQhMUpQPQ3YDWQbwxWKc7bRj7923mbwBtpz
TcoR5kC2T2oVroIML6y3yGDVJOGf8700FFcIssh3IcwcicBcgUZbGRmROI7x6ZZ5UpE6xP1FkuPP
YMeb830uOSCd3hp5KXx4dXGcS1lTNS/0W78nhtxJ0/oEcj8B7nOYi96/vY9Rf+AksFAsbE+zDT+Y
aVONcqjvgwn0INoX067NPBO9NC0HP9sV02E7eduFWZRckX1XBTYjXlEWsSSk+xrnDHgDzWZoutk0
1ZVaVTU/Ej9J0KAIwpw3Rb1O4vLawvQsjy/FyYpG8I7vYenQMcWRwm8HCPbR6n2rNUvRp9GYP+h1
ira4qJWC+/YhMnBKICyTmF93ACs9Vw+bsYbAcRIA/JQGP025c0hkXsIWAglOwbQNy9yTJ0BHNlEy
bqoKcNimxxx5eUSLkbGKWbzlVgwq5JrwI5vSaB9MdpI0Djf09TPEVoxidErACuWBsvn94R6+oVQY
UifRNM48lj6c1LqLqtGAMYmKC1qWwXgJuwCLsiGxSAwahYsXXqAGhdTen9GSknwuIKfZQMwW9p4s
KVVlYe5y5lwd518iwj2FOZe5xPAhdkl4Bjx0Uj79+GWop400e9AFturWaxYNd9aJzgtTxYTyr1lC
0wR2u8lrjbp3CnoQH8WY+Y7wwr8NSJu46z84tl3/M7FOckb9NG4mPSQhQL0XEbD/aVQQCmDq10GR
pyi+CAxvkQF/rctUKNaPxTTCcYZ/DsZl8GeS7ONOFC8TbpIH8g1FC9rbOPnNuDl0r8TBwjqrWNx/
LRCsR89/LwTxaT6hRpOIzFtBcsJiLXsYYEtfZeubfwuhOJ4b9PUnleWgcItapNxPe9lG2oyO96ug
zwTgp7iR4V1FjDTLUnQo/6aIfBJAFHQZ9DG779vax6C+vRSQMopluwJmkaNe4bxlY+mn6jMHKSR+
rJd6Yhnd49R4p+Yg/U6oMjzQD7TulU4sVxOBFD/uFy9XSaMJ+d6OxzuDgRvUZBoaXh+m/maZ0ij2
pEHjMwgU8AyL3xz0BmY4szCxbbQSNSwm+kK6T/DPDH7r7s8ueAQQ2UnRHR1eAmxJ891GiwgoeFNA
N98U9y/ZLBOs8NL16Gmq+zKFhhn61O0cs3UHOfVSl3bZ0qt10lB5rndd99pAOS2LtHfDtFoLcG09
Wm0drpLIXT19165bKJB4i3mpQEsve5IOESI+fW17sC/3+H8O4UyXaaczqzG2DZpbsA+khSM1BNmv
j9LOGG5WrgsKYOx9vTWXbYMajmPEBHayf+4ZqOFv5fu3kzUFw9P5p5p32kvAaI6JROmG7Spqe6Kr
q4BT5amBLNWS2zbMLUBf9QXrwGzOBML913j1ehcdI+HYTWQP4VYItWpwcrrxU3p706iOp2ynCjh2
7AjsA0UmPoy7ZVPubPvzjr7PNT+bCkovRzeGuoOKmr72eY66xBgIkwXCoL70OAz7vJB/tsDcitO0
oxXZTeBbjhkcky3vlhIa7uo2mMbJwjx5TxYugy8aetQj5IZahD/5jlugQYsCfp+xakzfvl7O8rvV
o5Y6Gcr1rcESuyIh/J6eVGX3hIz3ruu4R5nA51hZ7MtJWL8cJc3Z7nWPLjUmhf/XMNlgBGmktA6y
Jww9aTC1X5K3HxHv7PDZNRY4zVMDvMl05iqQw/fMRBxTIyNoYfH9hf10MM/DfII8O+CC4DgRuD55
WBLqTGxn+x2KmPhSal/RTGGUMbgKt5A+1N7hrvV2iXYtQsbjhCmv5QEtVhcRT39site242UhDf/P
zUecGC0XUpIXKpTHWYnMngQUSv79ldmMPAnHRM5BdD7mE/zgY+m5W4ubmFFWgSKaUTAhvxevZSwx
h0SBX5/rrJJgiTr2ZIcOQlEA+I5DOStyY+92APSh58DA+I/vXcRIdu2bJVf1+A3BDoJ6Ai8VaBef
yYz/FckLwlKLxTA895IVVTi2BeUlcWtID5aZpaQwTekOMHOuTF/HpkfAIANaOP7CDX3p22I47OpR
my5vr/J8vvkXbazZUD66TcuFJFW7iS2HBhMhPnN+4rfqCt91cGm6k0uufoVF66wWDKuXV8gacY8L
/Kts5ZNsAcF/wQyoFEyaLBmpZ4GhmVMJ46/rPfNPlp4T8xV/HrH4vaZZ28hodjzgYQb5KAEf2Cbb
JOKVSFMWzzOh8yzssl5wz7scFQfurggkTgSXSfiRgi9Hb/d1vBHpAtBmkxm6BGI6sLTInDiMUWI7
5RLedGRA4f4c8XhoiOmIiZEWsnNTpkO8DfLU16gwJMn/Dall5q26mcMFH2b/VulguJz6D7D0raYv
j8riDq+fChZ3h9hkJxWLy0ziGL0+yhhfJZxJ2jprtZX0wYiVGLH4Plqf4YC8cDCL4GhvVLnFO9On
Ejax05FPsFbjjwZGf/Rr8u4o+qBRNUdjCZvklP9KZmeHKLVRX6zYIjIYNIg1d6jMXKhA6yj9H6WU
4foxLYd/McFXwU3HP8p5LMHcZiscJzvv8MYJRExJ/eDbHy9/WP9A1wZGRcWPF4HAYYRq2j7k492z
GRg6jtA4tlPBDKXRqjbcD3MaT1TacuIqTYaywjrvpeyfPJV6yx8Pf3M94Y0yHz5e5+tv1HLmwjS8
DzwA2yA1cIdXy0M3OphliEd02iynT1A0z0mo9cqtMlGsHzy3UrinuOMYP/mXy1sthR8ZPjDBlses
ReLg8xU9flySuVPzTlt1pd+jqenaSR3m+5M+cfl8ocbX+ootQTjo7n93zleDL5RAbzneC9/A5WnM
8cMAmHX9mDNaPm5bQUd7Fp7uCC7B2LwF/ZwIhtvIKqKzlI4ABQKzNt/SpeKkyvpfTQ+CYIqbUszq
WOx3uQBHAJoZQ0b23TNsBkdgX/STtrcL9EAxTmNKVPrtp+wAiXwzk0soPAmKlYsmIfYLCitPKHDO
aB1PheI4Bg7EcBI4ip4LVRY2VA0s/yMTl8n0rryFUFl0NAkY9EHNhtIPKjUy3lejlsHthNpwAIbr
UcunBqWfuVS1b1NxCwqHahy3gVFJs+Nbe0X2nfwhEpgfF+aCLqmN4JY1uo/89v6g1xpL2vuHrma/
ISh1dY9t776d+PMuenBssOEhMj2yxm98ixNXSj4x6B6ptVkGAqeRu8jWOt0cSbPpRbN1UMuIM8xV
hodIQZpntH+6sxjtRuabCNI239vanuLVaJNkhufrWY+Gd2hA3qdCtSD4P4CS+ey4M+4BJrvulD2E
0dkmlAB1nSDDfbLQplwQX/R8VMRlhPWOeKdgy8oK4y3OgjJ3J1oy5T5fEnEv9EbssOUDTLfDZ+nP
x1+wO0SaHHZu51FVyR6XNePRprDyxeLaXL1RZEHZUiF70tVYOXiEGb/6nxP20j/89F1gp/NiAvIW
8cucCVLrzMX9aqjOO/e0nacYuTESFs90ouu/69KHVg558k67rFKL6E+IB8dy8bK1OosvosLGQytL
HdZejDhsA9AC3iXlCjdJ9Krkf+dAwb/LM9gpJ8g+HH9htF17zTPqQCkeUwlytgJB+7B2ceR+Z8lD
Tx3yE5HiLW/pHc9PHrW526gmlOxSGZcDZmPcFUeGN25FGmNq0jXCoUP5pPk/fW1BjpQ3FA/6d2tG
oGRb7EYdgLHnR6KnEAQn5bfycBBSP0yyuWjzvd/Gy7rrxAfWs+FbHy2RSlOu54bQXm2IAZM2JdB4
80PmDw9c2vekAn5EIgLE54naXIdEF9wZnkS+WJmugIkAlNFZKkcOFtr6ffRUzt25Ugw858ARG3Kb
MV/H1CpF9oRxrnfRYdYOw2eEuGG66IY7hwV17myLQwOwOoKAEGeCgXJkToc1SYcBQ2RaWEs5IzYb
XhxuCdq4nJUpbW6Y5i6gs9nyjA2obzgNzHAC63ieu0V5+euMQPM2tTVFfEeVhOIV0pGab4X/ciYE
NR0PBfGkSAvaATpk6GWY4jWgArdynbYWDoqk8gAC4r1BRhO3LcbX4OuE/hbhV++bDLvGLGa/hxZK
KyE+87FfTaZSgYHPSgSCoCXDD3Z8Q0+4vV9d4C2CIoRguzY1jEOZVdZmB2dlOqThJMHe0KU44LbL
Eq3Xtm/EbftphP7+BPlFDbWeoaDq2lmzjbUskNmrHDFrfulutEexuSmHB0xc1Cq8UIVXZjx77aH9
hVhUW8UYf++SE6xW4J9FboHu8wWjIXFrZpnxFZ+gCIcGGnP2pOn3/Vs4eBl4AEUDD6cz1akIjRzR
xqfptFLc5DK5B16lur8b+wcN8UMxUr93XRxYMJCvk2opq6lzO/AwTajrEopQHpeNNhucky0GNm0w
nExS7wlfcmj+ye7v1eNPtbfLltr0s+jVuHVEdNX7EOZX7ZsO308qUzJhS05IjHCnNQm4ccbTZ1r9
zGtbHZwya09+8DS19nFAm+qW/YdWYIWbBzxKbQVQWLCFlWhVkcaZha2/RM4KUMzutaIbW7OAZ1L1
LPGFRMMkHk6sBhtpuDaQxOJbjJFRKgVa4eHGzHgwag1Np0y8TOtxlwC8Yk38EJBmkfACAzIc8M3K
5fSsW89C5tkCfyQP5LcMMf/CcikzChxZR2LMReQkPnC6lLBhWtF6hDbrqH0iqZZDoZ3+2kljRPDa
f71SckkRqccTjYFqaaltnsNRHkgtaG5vTOxJpGFiWjQTgVtFrAyh7wT72DsU3TnFdOGcraz29LTz
dByqw8d/aZrxdnPLMvUI7rYAANHGcl/w55plvTTtL4dSipwDpWSfGt1rRVSKWbqxUL7ALj36v/VK
8ZHFZhEqMfM83CZFNQNJJCZNK3pBoC9yn5Sh0BXfQQrPKBK2F6sJxfcGTBBYjL3QJkd7k5nzd5wS
qZcWH6K66AVCEDpnhVjyH6U6j/TLuApOmKJ3t0i6GbmYRY5HhuUf/Ry5rpsbIZr/6Xr30Mnp1fRt
rbFW53Op8bp8od4+e8ER6fqGbkSJSoTehDXg6Axu7jQT7RQpjxXtmmM0UhPCZdu6wWOpjlhRw0Ef
A/MqNafZ5ASI8t8FO0nUeA/S5Z0F6E+KDRLred+xOUMpC8RGiSUEkaLiThhMzwkjEeyHghHRac7R
XezwCAjS+Yg8vT9LQhiacpsEvjOwv5U9W7DpyoJcSsL8QgLN2HZ79P7AQcW0017mkwGXKjJ3rEer
fxy5CHckaVnBHdQDCUAZXH92HnW6uEaiii0/7IcBG6p7/wiFfiptp0plXuQxwoIrsX6aVtbO40uN
4SOnKBKqd8FSlkE6T+xlKncHH+FGdrSqfEekVHEW41LnDrOPA4S5+vOcbUNGDoLjqM3HOWTa9jeB
xgadGwvzM21uvKFlwiloU80TiZriZ5HIqkULKUZgiAt6eBmjVjczbXux9uMZ+cnjzCqK0Bpr3cGE
nlQTc8egWWZL1x8DuRxdP+NwX/oAfj/FoNmhJ2Z6tTRL9+3Is/4lteBC+DdpXhJhyjK8Xn/2gP9M
wx1hnmbA/Gr2W5HNlfOGUBARXhPT+zbxTZZjjRqMD7QPTiEWGuc+j4vEHfoRTz10GMDEvYP+GoVm
BK6qwoAzz3ZUpfWwUMOa1RqcJgpa8Pcf3JRL+7IVmyME4qme+9OxfMobQMWJZJGqwqd5TqrMZtE+
q+qeeXQJ1x0Ba2A35gLjt6gxmRAOkdyDMW3X/pgn62hInRlTe2E+fGCSUESJnx02Jsgyw5jHQoCQ
CMwKyelY1uRG0sRyIoROxYmCRbkhtYyMksgwGAiyrP5IspYCnDtztj3kM/PVf5L4ptK4OVLWp47l
AKeHjtyELTfVKTKViQbgOLYQc1/XM9tBCCZeucAR8RMQSi3TdtZRcrQgEzCLdG2BVGeKkLCCuGpg
ZhhYh50SiMGFOBb4VH9cI8ZUcoOHTdPl1ydGzt9I4xxLpg5zjCLDNQXVUkrmLc4YurCjZRUEG/b+
YlhsTC5fMiLG/wasu4fnsKUS3fOMsUp3LLchLIER5lKXh6sbHPnHPhATg1rPrmMg1ZkIw9xxxBxO
9CogBF1a+afar3SP/DWmumE2mw5h3BABhUpuZYOzCNVfAZBYY330axGbvYgAmDs9AuP7Tr1PPZFr
FCtifusyTM8IQKd8x2vx+EqgG+GOiCIneT9QqSJQwGtiL48CVp9+KwMeaPlj53qG7DEebNouekoM
jTvvz7D/KRZ2iOC3KK0TQlqyBNxc13isiJtzhifXXEcjnoxwoEbL6RXw3KL+/ewjowImHx2EzRnU
a30EiPEI4aKyl6CxabSIQklxu3iyR4Iqo2HgkHHjmYDsVTqB0HB+aEZEVBDF5mvu4kYNIo6sIn+z
bqYiaR4k7yE5V0omjFFWAJNCIibuQ2qXZWvr0afNLUci8QqSwfwpUGyfCwNYfvUBUo8trFnAbnWP
mJSs4sVxqGm1uZgIk0y2dDtJ9lyyzTOWUkWxatPJRDCrBPJKFl+I82fqdVW4xo7QRpslOaTeoPl2
SFAef2Yqu5SJhVBn0VxGeoaOtRY1rnPj7b3o0wEMSweJWkmZQ/jhxbCkxgcdDiR4vfVfILCqRLDz
Miku4PxSqmYMw0mnR5XdtG6lR0raRy8M3w+iqPu1EiIOSQYYewVkvWsuZbC015Tk3CpCU9bL5Orf
89wlky27m7TLHvZMSVp+C0vk+KHGwlC7bXZ+5qHo3LGDKkn9kAUhZrqqVI3j3FgeDRiCMlIh2MZF
XIst8TIuOawUOPU9jqN8E+UaSlEQEwIZbfa8rVw4dPajk3MPVBOkY+GDl34zqgUGmBTRj/UPVYTF
jurneLwrEajcBFTkg11OpUl9rY7GCQLJAQdhL1xr3tIUmV2IHVSmPi0Vg46CWtUx/dK8gC3gjyft
leq1g9ng/X8wrszdafc2/ymUP3X5uTtoR3Ci1lqM05VS9XNrf+sVXof9NYiAM9a+8K7rlPxQMh0q
WSf330JdtGUj4lZx7Zid+/r9dSbuskWji2BSY7lH5crxjgAz8206IT2rxaUM47gyHQOc7MehMovY
UdVtxE54YiSfUxvsKlA1PKobGQBh57FXZF0ihmr3fBrxTa4fvO6mV4/dhBjTW+n8sy+81slMZxOY
D7AzaXXHShDfDNiIn5jcFGBIsKeTBk28sw423d/j7DNnbRsrx7DTqw6+wOsroeir0iOGxzhahytH
1SHpgDRjqHrsx42rgh+MF/GqA4ws27R9eH26CJHC+ijp4JnTA5yaTyS+ZR6UB5qTnF82rDiLjX90
rPv+UyVZmOrz3VZU4Z1SdtvokrWFvICPg8TE2BQobqaljk2vPtRwH1nO9DqxCPTiIxnSQu/yjrxa
tec6romwNHtGd711oJHzJNBvLKXuIBJ4iwucIhS/df4x3MMVM9cs7j7MAqpUIXtOMSnh7y5oysKq
o9S1866Rp+RjbGAGEyOOBbvrlu5iJZlqR3GbPQEr+rb4pwHIWDcWo75TxmBXUIxKIwJBZH/xPITx
d+ylktXh8x8h6+EX+a4dmP/phULAesROI4jJ+W1w7uGuc83sKwExDIJB10XHurUKzEMyzghRiutZ
xfauFsC8Ltzin+ExUXX2NNv8LpzGzW/XZBpHDdxx1KiPRSgWygXmxvMedaGEB+VZeifPxEhbY3WW
BaVshY9ATpgK8StlOlujtFgFq7/cImv7FCeWz+y6Cg3JwVkDn0Nj+aafVU4OyVIlCLmsIw/IGKjv
SLb6neAHoIwkFVOsLfYjs4mZxrUxgPliTZfzJHCWn3GLLrc0ZwY/MJtmCGbBoeJd9CrMhs2UjyqZ
YcNZDGt0Udzn8ra51j4j9P9a9l0XyqRtYABP12ks/QAsbD4YoXIARFUtfSolvZuJ6h/4X6Fsegtc
nYvVNc/vLSqbD/xPVbKKP+vO3ImcFrjXS6Q1SIgSVuqrQXEVhJ/h71lrVjpltlt/4q/Vb85Pq+Ju
L8n6vhbvaRGYTzeY/XcQsOtuDhQ/deGQoDRaU/8Je+0gbYAxRALW8ayEY/uEHA8MeH/UoI3i6Xi+
xNCT4zrc4inVY34qfra93HY3iyAM4HdsxvCvsUL0aQYfuP1P/Fd40OmooTsCV3dJ4V/E1LWFzG+k
vf27R6rHY0qYeqJG+R/TQKQam/1ss6ZPwKEBwc8d0vVyx+6DoBh6J350wmxF4kMDsL+H/8aNRTjM
6tarzSj7AQkVTIQi6g1AwOT0C1vDCp0TlP8k6HeC6a57t8SK44gsi1U63PHwENbsf9cc3yRVJR0m
l0UhsJD9Xsy0XVamAW241NKTB9K/s92lK+2SHz7QKErl4MI7gw0cmUuBm8MbQRGFkLl4W1V2cx1p
aGEWGaY8nLkTKbEC6OPxZCnz18OG+UxKb9SvBypgwzi3YvG4n4ZrKUoOw6nqhrOlOSQpmeGb5Mj2
PVQf4NqLbVkhHsxzRDyBKmDQktibDBEeOohD3q7TxvqgnBzWxnE8hP2k2ABPJQIXZY2aQMZagF9h
usOhuLwYnHY21cvLgfP3TXxnI2l978VJeeKXTnzhad8IjOzphgIFNXow+z6OSOMJ1Bm4Lv7nwX05
daVrQ8HmpCSh+JUsby+KO55451+Q85tHiYG2ppzoyF15f7GAkbW9wguwqhuqnbxwukWo2GwQlKZW
4bjQWwbazjxEizXiOJAStJrvZ5bt4VFBSLWVZFfOFmPDIifCEGaMA6NA1MExhzc4cjYOUQ1ubpj+
Dio+5wMAjBo8wJ957FNTE5apHUoV3Qr0/NFfbTGnIhpIEFUNcGHQg93h/6bb7cwnK95BPMIKx1va
3RkbondNgMySMCQyD0qkwtHH6nM5F45YuW76UgaWwceWOxtsNBxL87E1+Eu1tuYg9D1N6Yeiie0n
M/8i50TW4+EBiG8jvfMZtggbxkLKBejgJxFlBpFABpImukr1SJ9Z+KkOrW9cTgMp8RS7Tu+QJvJe
he1L34DJYiBaFgU4jXrjcBHwjt/mCdTi2lRmUqWx0ChounSBHNXDlKLT02V2ElZF1nsZ6j/5Na1p
zuOXfOx671zuzqLAQvj9ciUUtf0wG4Onb4G2vgHPvEDhWmJTZfsJFnwsRAxjiKtvCyT5V1at9pov
SmKrl/3aiOG/P7iAI6phL8xYgkmQfU5AUzMyqpNQux/im4DrkrrdA/TqtElwdwc1gdxtXathKVJI
WnGl4XxuNnPO9WyuAy1HegeKDoayJuQJtu5et3pCipJB9gJNgVP6SbbkMEzCfzh7z9xBwerk4hA0
iEVHlouujEgZQG8WA6+BKsLplm1MtVJHAyzhtvB70ijupR7WbVyGuIHii6OnYlX/EJ/a6htxTC0n
4f/BWF1al7NUkSUPi34FgoY1snLOMvsLh7M3hSm3Is2qSaBFlj9xnVdV9dzJwS7oXLDIa0XwK491
PKsFm/nhIYJIl5tkDzvMXntTNtOGvNKgAvLWdz12jMLv+aoc9x/9K87OGFBrEnaf0gTf6pxN4oE+
0gCS4jrhbu3nRSrAwTYgk/DFirZ8I3C3KnIaye4YtjJHY1l7cMC3Rga6SMd4hcxYPuFc+xVigPla
Wa2GLQ8NOY8cTcxCgYNeoPHP6noVw1Vf/ldmx+XNz19f191S09j2zaS9vJs3+VKECbW1mlh/9Hfy
guwTGCS6AqDK6WZ/xcJydRu7zOfN4gmUWceItZNlFHQH+pOrQWWmKyYZzWOb0R5BeFp2VqJFff07
hq8XIEfUbIVuR+Z+KWO7SL6UC0w1EHDilBiCdo5AtMWar46OHBIw0kB6DjezmsvsiSFsfFSfu6Qn
LF6+jvU3y5m3VRp5oaRE8kxoh6LqRl5Q0xbfMD9qxqQi3qPqWv5Ge/uJ/wJRXLnd3LWAYGHk6/XI
61kRnbawH99N3/yHA5hI5gx2SG6o6j1xr7fdTNDygX3JVkBdx2NWS4d0zK+5mmx2OwqRF6v04uu7
q7R9a3J+qKOMNtmXMO4mXVgtkFi/Mn8s8qXjeGK6m4OBAJx1Qle86UostlkoYRzoDafa+SqUchmZ
E0iUVn/9W/7uq8Rovre18KjQQukj3aM0fc5nXka5MJrlXd1ZKEjDc50ek1pCw/vYdN2UqcJIhAMz
gwyO0VCBS79wkwoVuM/k6DkfPtN6J6hvDHFHQaACMKzikj8TkYfPyTHsOkk5kUWV+3YMSQu+fhNL
0GrhMS71Qm0p3S4dJ+smANETLCWLdtOrcH5/qHsjbYNrQ0ynfM31MEkHMqy4UlRWlYuzNPb/Kpk/
Avz70mhUTwbrnpBloownGoYm2P5a3J+38ctuJrbpU3NpDEzK4Chc9hxba3UDc+MQstKYByJF8Gc6
CQnloxJQRqkJd+IhfonNhaASkonCsJCg6HjsAg7XUIMQrksvaupai9sIYLhcbZTezTPokjt0KgtL
sZVkmcUYjc8FkZXhNIrbe/yAjrup15nz4rHOzA69XLEdd6/+wOQMfYMQGO+BI8y687ILjLsoM0a6
YQ7PPwXAr1c1IGuRgSRObxkEK0k+AWcC21cHB+NRpuJV3zDaP5CsG6nt85UJYBWfbzIVqCxqhde0
Vnww2cZgxRKuTAgsuh1DC7HvZ8/soLt8ld9sIXpXTnfbfHtT+8kp+bS9gf+Fhy/r0JgJXLi4PWaW
b0C2Skcqa/5mhwBv3KH91cnWapsNoPSDQaEFEaA2s+UcY21LfX3Im4td5ohCre2j+NwaIWX8osbP
KhI/6BTGwk5l1ItD0wKFtwcpnvU86LMipBe2LO9tE3URs8ju8Ktv4PGDvILDo89Tp3wIhRHarEde
2Sp1fC6qz845VgVtQsnacq90m9KWoCHnJMBewG/qw+o1dGBmLRfQFLenLGZuJ4PGBLqtwESAYHGD
M5xe/qQCJif/sNaELUTISK76AHVdieMWGrQiRdR9/UsztphHZ9jHPclVuYGc6O2uwDK/FOImh1wi
m8azekopNA5tTXC5Yu1/yKHfwyfC1SSME1NU1KpvJ0tAQCMx6WBO7CDk6HGbnJXsrBS98I7O7WZX
hjfGiBRdOP7TWLCQ+3sT3tCe/wFZALG0DZdfcGGUR5gVAP6SJkd/z33BrPg/TDKE1i3bnybGl+8u
i1Q7Y92ACHL1LhhybwIAHn0JF/n0mP3gEuzo+8XQuejgHTnefbueawrm8L3qL7NhAGemE1+CkgqN
wxHDKRhkgIl18wJwinuJv72XmTsPBE0WHwv1ic8XndVjkAb+FLVXqc+dXUSNe15NSajTuqkRvByd
YrZ90UFm//jPa0cEa6OhA1+djFHxcuMmZYW/EskxP+IKkJtLDwL+Gf7lvzIhXm7chBf/q/wJfWtx
/5joMBOjno1Vkb7DKCDLrBMtVz/JtdqCzqvoWUxPdXG90s9eAQpR0Ue74l3dwdCwTXG3Lkh40BTv
AlW5tk4YtnfFoDewMrY1lkTKLX77u1AsIflnOCQzLUJ5wK6IwVXkfKAz9Ykhdnjbn8QWgaANREEF
GAg6NtNULyk/KlhMQciDxhtbfOD82O09O5tdKjtZ2yzkAD3piZjn1s9ddRE0q/wsu6H8tYys5zWe
xYufcO2w1OiWEbYVSQmn6/ZdBYpl8QJxhQW/woutatHw9dlc8ppAX/qVgbne4GiaU/IoQS1d0AYG
pqvnlhWiQOo8CKxXYtZucv79adtKtJwsI5yvqtPkFIQxMMYIrOz9t4or1o7xOZdpVt2JXCXzzZWH
1xxYJl7r2Vj1sAzagu60NZMNdJ3eZaRX/i4j4D8gkezLj4aHkn5B4nU2MRIDqHIzLZEddhSzDtpw
rqcuIIcpIkdfPH+Gp06xPEmnBWWe66fq5Cwg64SX5uRP2pII74VIcqEFoSqAbBMzXlLMzE/dsdJs
z8xaHWlvz9NoTFnSSGXNSRDvTjVFp6zDrBnJV1ewa7+XaDOykLcu4dcYCiBKod5DEVCAgABrWEi9
B12KEOXCxWWCIJlEgLj5NX2HuRjCjbNgtqG/gaHyxvoLixm1W2WJ/j83qEHsReDuLf85AujokScX
lTRNAzSftVkjAmtXJEQobyIiV+6hn5qqW8/WQ6068rm3AeAmIxRQBT1lIUxqW3WhzgMR28drPUOk
/OVRXG0G5ONOSC0sntB5sSFktzyNRf5N2zbtP/ERhXS4F31J0i8jq8bQPunrx0IqDCOky/dH1U5U
Gqni7K+G4ayISlk+e78rJzZFMTUz+5Jg4N8xkgI3ewRDA/BOba1tLUZAmyENL9sOOmM6dcGywZJo
Eu5QJN7xbUoAPw7I+xM7qlWlau2OrEfRN5mjLI5l2B2KlA6PQMKk6+Fh+RX7UAt94JXB/mAaIq3K
lE+cSEIVQbUuhhhDbZtgHL/z2XGuDWF2DR+J5Y/r1EbvxUK9UNDOWHf4iYglcs+meOprY2ByiB6B
Kg1zYN32BaQlOg29mTpPGOz2vjtUjdoMJLpSYeq8Ogm9BezV3UKbAwJb3SrsCEoSIPfcTJgHFmpW
nLhZ8HX/Oa0JErCBXST2QD953KpstrWKp65xcC3F2hYPkdiSkItGcloQyoHnXLMGI/DCtQhUpVPd
v18PmaL6LAaQlW6KNkllkQ4GxKsu9qVGJ/uym7LyPseay65ItJulx7L1gJwzH0Yzx8ARb7MtV+kP
upheZhrUaq+rsWrr81KItGQpr5VzVbcAU9c7TA1AU1Jc79joPGsfbbuK0BjNk9Ss9KyYrGetDko0
g/ntR0MFfKpXhTSX4iJwbDFAvxZX7ovwbfJwd97OmT1AymC1npX2D5Zwx5rpxBDpvYQQrddmXu68
7X5v1c2hXH8EBTtcEorDKV49axS2y/X30wAe+qn8ib7MKinr7t7XF4O6C5FVRT2GhqRIFFWRMDVe
8WfNSAguLxuuP6z2StH8QxAspayuzztTmt0jILaRGNP4hOw8kibziHO8ssXQ5DfyKGTHLLb96fXV
JlRqi/1F8GmjDE/pE3D4QKwOse5LUPUnrrPrW01UPeSHzt/0O3nmpMosGkEEUQCvnlDCbRcX9BC5
OE/rCcVAW9wiqc8WJL/0LudgD99tlKnYxtD3PxnTP+Qp/msBmaiYr0GQ3JAxzVTgshB1v1q+iX/D
ZWuHSTLLYMg8F1XqpYxSCXhLp3j907SBu48O7VRnu2R942WrnuC83q3PC7GMlva58Zp+HMr6ngjN
DOVjf3rzLeaIKricvoeSt5IQ+0OpD67a6CcBHdTFKxB5cffL9W87OsI3+KVz2EupM2P9NvPQ4R9h
WWiLBAwi524cur6S2XnyM65AeOXuApLg0g3ieG/9hbTwhLNI16aJJosXSpjcWQNFLcGOp5eubffr
L0+Aom6Lg7X2jNj1ZS9aI2LPPx2rhUSNxa5KZHpCfzekTtzSKCFVyx1doHTx+u+loNJ2u2TWnBiH
+x/DEWGocZwBLJObVurIQ8gXBtznUq4v9g6q9KY7dZiFhNtgvEQKULu/zj4AUXm7Nm50asewaUNG
88cOqukZ5lPYRNuGZ2+kaifdgiI63W3k17Zsac+5cZ5yAr8Zg5SF4dzVHScYKakqUopPJrczJjzT
WwrBj1kWwiDgIzqZ/cWBbo7eCIWRcKkrL4d6XiexWFGMO9RX41l2oB+R3KP4BZUl1he6TMxV153r
DT/1RA5E5tMiUYM22Pt/wJVNyltQaWYWit0jgF8uX2E099MX2wxEPxSdQmpAy6YkGCHHW2yy/6Vo
ls7YmpcJVW6qUXCNr6RgJx9maY32GwExpfElKo6zzpi4f6AlI6wxP1Y35Ku4MAQdELC1GSQlXCqI
lw1PUr3L4oeY52ETV0Uqmw7hGtawlxly4/f+PmuA5Sm8IfBLou2Xw0zDoMrYnFpG+SwJKFt0+fcu
4qqVjOkCs5JWOubYpWiYRNpKXMi+FxXhdVf266wAnP6/Ck0R6Tw7zddwqA3JgYoqaIiQmV1kcnfw
/UYP8bnp5UFMPt79CE6cB6Vs26tPPpuRhaSs5UDjnT1S6lFo9pqA7pqC8d/rs+esCLDrpkrBTWaP
qob08ZjNiI2EmO4agXP+AtFtNtPgPAEwTDpKeq+k/IFIel3w2Cs4h1ByVMtwjj2YwFGf+IFvrDFJ
sO9hiEI6fg3TL9DhMdi+zOEFi6YA6FulCynknLmls9nqsYowgusW4XV7+OS7g8GafaPPy6a1LDL6
1FFWLuWyMUyscN/nKVZ6T0EUab2z8x3GfgLsnSIEvWIjV5bbDpw79l5EyqUT2+Wt3N9QSHJkhLMM
yfN3UMziOtsPY6kcpHR6rFRDm03tMqKR4L9A78ZgFrjWOqoSN8gLiTkEikLJs70PErUomin2Jy17
+IDk2E18fraK3mfw+8U0ZmdGijxq21ZpDUhSN8Mku5x/m7PvufJERy/uT0m2NBV0w4BQTkuUG665
4mcgkbqqj3O7mi+gNuel6/I4hgWlfxHtnS3e4uuQbJiBtwOdsNXkSRbd7eViqEAKn4BhbCdb0JDB
zQQwgThy/mL4GlsSi7Fsiy2gkH4XyqSojViR+/CIzF97wy1M/GStfNnSJ/5hFg9In+ALWTyTS3R4
yvWprACrYn8MaTCCeJ8fMHEcfXBsjA0hjXvfti0onBmCAjMOI8H0WksOgl3V+BxhoGcrSFzBsaIm
o6Px4jEUuQ1NDZPZ9tvmWvS1StQE8W15WqUMT0GoVm4m0R4gSwhnS2pq1e8i3aDFP2Jly3cHqyhB
S1O5RP6MltvKf/Tzl/9GoCzZULpewOg/W1W5FXzL9L8vSzUnQhYlDbYYmOp727o5srS8zi/HIH5t
sfe84e1bI30EazHFpA5gQ63b3PhXi685dT48aOjPoVPbysx868hJQvwESmVzK6Eoz0y5CiMC9PvW
k71s/uQU+xgmzPrlOnWWx3f4YyDAvt/mqwMi77EZ5imSXenHBFg7R55aF4Z3VwZsCBY7v6T+wG3L
ZdIM0W+or6noCJj3dZ39M1pfaMKMROQW7o8cs5rh7al9JoqnF4LA2fDYNGjn8uAcSFFspuDgt8Cz
9g7U5R5GUpUd2JUVIBJv/f4vI9jyXiQqwL1Ei5z70SweqOjlaKL1HyQ26pf6z5DBRggZsRWkoCA9
nib5MjMLJxqd1Of6HorWQqjRiUXQuGW5i4WYV+9jzzNzZPEISA03ZmZRy2BAFxR+0v8a0v7k/fVM
SQQTvUnRIWbrACHX7v2FmrC3Uc0bBjk3+1unggev+1ML0GgrRoiOWFr6V9psWW2crOBWUIiFepc+
n+zQf8SXh+rQtPoLRkI4xypbI6H1aOGhO2kufC0Hod0VgSMC/W6rJBlnKm2Gftwl/5DzeN3jy0/h
g8UYA1EMTZnnp+wRH9KeG8S8IihIFMoPpjqSv/k3/Jp+EfaB80WJ4DFmj4i8V0d4VWHAEyKGPMUu
1fkGSlBDQBvaLSXa+M4eo7hM0uWQpomOLdN2OByLesq0CnFNB6hldv7nnmkFn5RFCO7jPtLYuyhy
ULzszvJuXM5yOkiNia35NJWtLTZqOcmIeKsJY4diqT1s7fmEoYcjHP8TAR/wE/0h23Lv0qIY+u1X
iUThWWcRHO+Q99onDJYXyAtq7GEygmadN3zQRkHYHp0naYbZMLmgW1Mby7v8axkVZzHqBHHg79VB
q9Schxa3vDd5/yf2TFqhU+yCocLVmc9vWEa83bbBjbCRstseozw+4rbPL9C+FfECIMxvM+RwECQW
RA/Z35VqLg3UCKbl1BitWSG0TNQnCDDC8Z1mvcAhwNzq9s9Bh687A/sktJGR+oual334C0oaTod6
W1hIhSNFgdP3/RKALDoCXgMFkaK9OiPjVWlPWxj/Mydb3FnxtAGIEhtgWtvA93j+dlS4td1quLtp
BBAa3OC9z2MbnNkqdRMp1NZvcwP6ubB5qBVCrzDRnQeurWqU7POeRLhD42EXBZxSZR/6WjCKX1N0
uDzyVw2f2ddMWbqTivYILBFnuGRq03M9LZ4xixX9mr2Rg5aqOzT6/XUs5XHoKPMYA/RG+22UiiE7
z8eACe2RVSYFmSAKyT45t139G/ulvg2J8NfgGnceZGCDwRlxMutl9nEuZ554TM0hcJW/bdY+xJRh
iEnP6BWxI/SZUch5HBjYTEsNhw/aJSib/3swwrXrMFK/7yP4JewnDSmdCZxn+2UgHJFwOb9Wx0hj
IzRby+9MLLWtUHbHuOV8Ple3I/wGTpTwF2miBZ51PvTIVDA/m7Fuom0wXdyW8zH105T3s5IY6Kvm
DKy5TO9bK8sHvvkqSWIv9oiaouXmQtgMTa+GTSDs4OvrGpkb7cWOIah8znzqDlhtT1vDKP60Nmpd
JnMgmhM8RVy/IDvy8HX70FF7icd0Dubr2fZpe9FKdHOExeyaADmTNl5o3oarPQovjceocoQYoAmk
GmhVFZev/MJlbbq0F6orGkTtYedr/3bljT0WjyEvprqD+WCyR4N2FfsSnjQ1fPRgW3TSMtLxh9tn
zLet9oaFtJJ3YMC2nbv1vmvsUX6AM1ENEoxieSyVjlQdbzosf6ACh/3KeSp/15qiRH/8IP1kZRLw
IFQTDWPZPErzt6pNzup+ELnmWbhFei2QLk33eyNeonyTIi+I3IjK0rHn+EeGCexCirFfxlNHmwGF
KDoy7pPtqk/8K/ljqJdrUXqsmwqyS27e/AxYl/VudBiujiZi6RzhD/Ghgdpu9yBJ6vJ14F8o63xG
2mSb/HI2CjqnD4VdVst8KnZmIVCerzX6ikv/b9GHuluCe4BoYpx3NBzYuXvjL+i6Bs9lqj3MaTP4
uSfICZoaP/6Ht5i3i7Gnou7EQZ5ucdxHap65nIzzcr+bkmQTYvDjF79kG5uqZZeJe0++gXJ6TblE
JIXOQwFmE72ZEAJQQN0aJQvH5C/vDPXOagk/DR/fDwZUD+60B3gBuLKUVTNpR+q9vwW0h0WEqKKs
KYmifhpax8bB2kNlwFDP7JpZk9N5dQ56oW15VK9YtZajhS9HqsHOd90v5qqBolDVadd539L5wYbY
v91z8vhIvXArNOraJtuVjE/3luBFibDZ4i3mP6ySjRZEJyFjKvPVZQktmoy0qAxI3Rrz5tAYopwU
3P1yLU0u4QeqZk3JuOu3XATMR5/9HSNInPrqNcryE0z07MAlYbir9AckGJpJxnGCsmDGyedfAmCB
AYTefyT6y0lZYyMAiug+HT+iipLsQ8xUlqpZ5+qNH3zheA3ZYerGAUGsYzH+gWSrutTRSUYb8t88
YpgnQsMu6VqooOa83HbKC6RE+7zwHbeNFjWtbiDVIeaDBOgA69FuLKOnjRXJBup7Lr0JoLyJXehp
otrnlXE3asE49uz2/o6qlHKeUVEWx3xso6cvv8l6+UEkJazfccOYM8HQRcmk4pxlapCdukCVgdSn
flPhCZ71E4S7euvkErL3HFlTU+vn1FwkyQDx2XqLptOqyJz+GOfwhJBYozCXBHYV4XMfFewWhhJL
Taj1WbWC2D898zYKh8GqxTiYfWhJ05LGlu7nERXvPawNn6hG/b/fKwLroBiqvFNKb2dFylRs+U4j
IEwz41JR78rMk4HUsGUpZW6hJ/6YP24ZKIpXfR0wlEpNcTEMVFSp1j3VIFgDUhVJHOZKdHA3pOfE
4bcYMefdXsR/g6xXuNxQs9il6NA5nsHIdpx+Fg0osKIzz/TsQOvNQNvZUL8kWXwQWKTAi6TcUIHV
LT5pkl8ZydgipohqJgY3G0kDvH7C7/Gqu/fKW4NqS15qvl9V2lM8RFI5LKYUoaTIVKaAnTbGpOJK
ODIEoUkXlVXfQibULNI8OeIFOiIeoHpUt2aViA0TdSBax2dhzoHp3qHzPh89OJiYVjwtqdusJaLS
EbaNHzJ8C7/EVy2vGumgpHkeW82WdsYr8Zl7FNoWbIfOlO03KgpU1dWfH0Hn/DNKZ+ZwpvJ+nKSm
8vjhjmwuT35JogwW3rPAUxKIk6YqP3g8atNMk52T2sAgsjxblBMkaxOPFnPTvfTH8P3diJ5KqZd1
4oC3QmgAkbCKMFCtaJCZgguT4YGdNrL9RfMrvC1yNfjA5w2Utp5q4UwRP/KHiTn/uh75aqe2KA3b
aRrNZIDweDHd1PPPQ4+veWiD1KEeSn51wFsRhBjI5wkFbzsHkJ0JTJSNtPUKAeYqrX/YiPPDPHH1
h4RyatpsackhucviSZ8iO58r+/UyQVg1HFlSpq14rKdmAlAJPIihCwAD/E7AK4AHIPLPtay2mciI
kaDac+ahbStFHcpfPeOrmzMRXYbCcewqVOY25+iGVoy0NUN32D6VS8bupZWp4pQtcl1gSik2cyqR
BPVF0ju0s2iCpd1RjrLrTdcsax7gFMTmRrmpjwqYbBkcw89wjdQC2UIPHqRlul3HnMUrhPCkjubn
G6CnvPozEEBaqSBCtdOLe/IgL4FE5bf6m7oUa4g+gFUs3V0ci3Nih7UowmaOS2LJFdUmL/zaNvZn
GD74JoPesLEWYSJsi3onLY0GliT2o5ZoJbYhua5rYzWJsaG9p2cR28zoExqYr4k+vZhY3ZP8i9uV
G7a+0h/N7KkGAgCKA/500aE+ElX4TsyY9yADClFCYRKSTXlHjidsuQOz8//jjHXZb1OBr4ZSfGe+
xYBHk7XIkouscZcu0+Ci0/Ks34gC37Tuo66EJQKmrh1bdq8Abkxwep6CmxuUak5XelA9EKuDliz0
dcDEzlWV9oZIeuA0Oz46ZQzb349qObHAAGRj7OyX53kELDqpu1ib+zUff6G1SwkSDqnZlqO7GNTc
y1RwmBT6GsiBcZVvCmmp9PuDPU4VgfPERNJ/eKbyF1YNeJ/0q5F/a0j8jDR62EV4Fe0F7yETbPQ0
UpgxK4mcPecsCb0z/QHnACam/DmfG7aw3mUbo1A6iSPLrUruN6qIxSs1qxcv3IBlF9gVzEyHXsHz
wikaEQbOaKVczU86MScpV3NS9AvMSVVY6CVo8fYXTdLIXTuj8JIWbyN8Mq4en5EVSH1o41egtify
hEWfv8wSVObbPyHHgfPFP0tceNvmqYNCnGA6fT+G2O4qpLgt+Dif1CtbsRIpnvx1qJVF6IlBtEiE
xDD5TdEmZ7GwOLQDIi7IvnbPPN2jzfdNbpI+DgAOjxjhS5qQ5qJcu1S4plBQRbnGQrmbZjpw8wJh
V/7Sdi9PfVPiamKm6yjhO+UeDzEAS6zm7MS87m5a+6bLsn2KfOQCufjZfdhl9FEVxPAwTPvINJQb
ebMopv4WCTCKikIuRSsIxNmaYAMdcqn+4nrmJAB1YFMcmUqsvNlklMBOrthFu4EaYbazcKd4QKIF
qWC9m93pOLnDBk16wfirhoGz4QWJOHy1R5HPxh5vtZxbztAt86lCsw/hhtvRtud8Zl4oyGj3Jmuk
vIZ5lYw7hyFJmPHhTC4rudht78bMnCKz9snI45hlXC834vjUFGWq95s94xm4QE7G8phGS3Jk5+dY
is7MXHp14ss+7FLCXOofz+A80Hoty5HQc52U/GpMbY2mrlD81dt7PGAI61tN7ZXEYDdHIhwR+zwk
7kiXxyDRPeaJP5ytQwJj/WLo4h0zNVDp/GB04KyngksR5jDkGBJbrwZyyzNriYZh5GL/Z3pdymJF
xxKI3FFq5ovmk+Bco3oho/zvvpDLnI+lhc0Ued8ZGfljqWr20pBecrPlHPgoRQRjsCZaLVNoBcfv
tGw8z/1hDNMN2XAIPSuOWmY9cBQ6zj6paJ5zj2F8avY5kBFSvjG6vh/wa1EFoXflnhHYzEnek9fH
B0H6XR0XLk9da0aX13kEqyH+bRlI8eBoK3C9jt8VDXrWca/mdnBSzy0spvTIcfa1qVIGdVbXfhFp
OJ31E0k5QB8D3Mp1993lfV6u2IjdLArnaizsPSH1LE5twdTqMthG17noU4PA1pv+QD9RJmfU/tfd
9DcDGQ0NR/w0oNx2Wo0lhOkQTjy/zu6oiqYwUjF9oj2Cu+1b5NMAQX/WRMygiF+ndSwGu887lhsD
17C3KDjQnBHf7Jl+f4CW+D9eD3Gs9zTViJctC+hccL/hSFqBNs68PK2Q3o4rg7rVpdDf6CtEKqKL
V5/5ggXO86Prlir9MyfYTmgxixhfBICoD6cxMtJHUMrwxPscxpvZHXmNwBbkBDoY9uNHjtgrQVaB
l7u2Aj4ugCn89iKqCzodH7v8FLhfEjgK34cGzKqmupAM6dBr2MngjQBZaARKCZByYXW0h7tDEm8F
hoJSxHUfsEqMK8pCtx1ABSOcqSyftRMMdNwvbtLIEEQgslNuvBCi/DvGJQ6VAS1+QRqOQbrqfpDm
pRGh3derY6b19nkkdfGQS7rM7Un/87Lgl96QonZfAjOfhdAJbFkntqWtsc2w7ACDs0jV7Zkopid9
4QBQMhw24kUZRF1f2EjviyVuhcNyFCzGBlRebuoXBo5yre5pl5Lo2kjVtVQTAvxaRIIsV9dpl6iC
RlkkHoCgXiFzeUiqCl1129dAa3k5qISwLqz6+zXICocZcWl2ZbB4Q0XGM0v1G3VBIhRCGORelLW9
urH3AfyjsPxU2UYyIT05r4LmXjf5NfFhVBUqVSxQrO4ixd5HXX8ePhjopt07Js466ljCdXkn9s67
umX7bIglFgyecSvkUyfQUj9In/PY7RoRUJsynxfx6ZDKByfV2R1oVPNGpCktcqx6ZsU7+SayCjVW
IJxZ6RmWoo7nczsZ5q6jizMSewh26OKdK/g+BkI1oTQwN7dglbsGDI4QqRiqhneQVcgGszGGQa8H
fRFG62oAeOzPkdJ6mfldjB1Y1TtPtULL9EtWD1czb8F98dILfQntF98Uyr8yIMpdYKpy9JK+y8U+
sYcW4QPodQEzZuTjyZ/IsgddvjCgX2YD8QlCnzPpGPgUXPLOj+0X0XE5RTsQZrbytuunEW+yKcye
epQQaugqrKl4GB28I2IwjGehay0/byrEaMKWnwbecKmH5OzuvYokQVAmCy2MyGDpfVAY3G5S4VRc
4rXEeJ/cPal5UzZgx4rg0nJG7j1C1tCwfdGgcSOmasokdAEgULcfU5b7n//fdML6f7scwArOtzcP
R9zApZhkJx33DWcJxw57qY4PdQhI+i/1n0U5u35FcIPMWI/7RBiM7wyjOIE6Mxopo5z15b1B7JYR
oVMEQgPgm7HITyzPSi0SOL76ptBqmWe1KN1mNykgCLMR8ForuY/GExyrs9Oofgdl2DzoAYttOLdI
pPlcxfg0LNd0JHpJG9L1skb2TkRQuqXi0NAfEFb+LwiL+eunDkfsGaBS8UW6EGoolBrZ9KwaaePq
jZcdsMfvy7GVqGiVpIs3Y7k9A6KIInLc5Jy1jX7P3MS6zOkiV1No/65kIVtGrFT0weschxihQOZ0
tl6ianIq9sM6e96xQiSXnek/mN7I7BnGthcqm4Ku1BCvR4HMLgMOLQ1wh8s1MXb03bHRsM5l45aS
7hKqWcYEzWfiFwmm4HpxvFJKhFljw2r9i+PSkn0axzIcTNa4v4UAMkRjkntxpwuh1dm/I0+LE7SO
G7bw926CSSZr+Q6Qizvd4OqI3qvwDmTuL+/T0u6u/zyAjqYeTR9v0YbW2ES4UV1TC/e55WPj/bMf
mrLcPHADXFwOpqZ2t7f+JwEKItlPetV4xXXlSSeMWwMJTjp+7mOb6ZYOCxOYZKpRs9zSr8Ty9zx+
/Ohu/moFk1dnz98en5liGSliyvZtXA7T50U1O6kc93WmrHttYsTbKeRXRgOezXQSl/v6MAL09wpK
MB52uaKlHUhzQLf15nSkyMFInQDXLELdNA26QxNa7hS6mtWvStd21WN9IpVhcjN6R+Y20Pvqs2hm
AK3oBya8NWHo/27pbs8xyyF4SeLzZbdu/G3CtlexvmBXTsyANcj8rb5l9K6/UtZtntRNE1j9jl+d
0/Is5cUJT8GiEKpnxghlOUEzfodOfLMm8ucJHNJzXUs2WD33OdOx1iXlzi26a7Wk+zw3He59/fPX
IErCvt+rZ9wXukhsigCZZTfJkvKcUvZrUHweh3lqJgL3he4ZO3IqH94Zeg48HfgWfppZ2sSgYybJ
ChuVo5MnVQbbocaZ9vGdk3sTGctAm23eYN0yhSpTBwql9CX2GM1IDDprQ1XE+RNxfijrUdlT5oKL
7xSp9wkXLmvvuFdJYqAneuBpoxW0txxsiLZOuQISD89efwIWUEEV/zXvBThYb89Ky1zQO4g5bczp
Fzz04RHLWWd02CJ/55X67WCRI22hJeSUKuXMGXrqmDkB3qlC3MI2C94bPY5y/9Oqd/MeB6sl9wO7
HMusWG9oTlGBXU3xm5IHZ2NO3mJTPtIRTsrP2opuQDfH3nSbiH5kT9jfmj+2ZnBSQa4r86KvlQiU
HHvVVZmKKDC4TxYksoTGeipXeWXrzpXnqdBz5RRD+3bFqAFiIxo7N5FwmZ3F5vZqjo3EV1IxWU3U
zlvkK5Yc/c/Uz2i/BZLYA+cdUHFVULKsxs76fkmAhbsmUTBp4WCEMbGfUsQof4QOO3+9vNhQJqmt
BF4m4kTId9KmyCugyVOxevvv6FOPhtG3VQfPs1yMTNgNccrZQHe4Y/Z5bqruHKltqQKsX125Zdy7
ObRvj1W2igCQKk9HYedrh15dDsQPQg0lnz9CixVdnK1Ee99BU+rF6bTFz1Eo32b3m28U947qGBKz
GtgNZ0c1+kCSewzWLZsZHZ5HygZzYonGs5CF9wvgtPIPK0MRSKg/8vV02CR6ztMeWXS6qmeyRm23
ILUTlivZ0pd6D0q88xVEji9jEt2b9oh+n4MRKLRsTKN4mn/29edtewEAQyqkOILwd0PoTPE/EAzH
D1ip5RexAWqgyT2YvNqEss/ShCKGLuRvrF777gOq8Y1j9e/k6BYAL8j8x2Jt6j2xn7RAQp9hUdEg
wvzZUoTQnbUiIPxqWn1W01Qasbskm624QiRxdz/yFMDKpc6fWQGNpmS7HIYySD1razNqFyx5y+Ht
Sd9nErUrXI5bmpiQZe60ZebPy+LlfJvVRR6vvPTmc5/vkUCfZFRGfyMCBWmtNWb7TMGw2BPIABcP
whoJq6zUohLJ2xECK+8P63ijgaCoaXlqQa81TMixgDTm26jZYiGTbGhIoA7heU1MrMLy2f+CD1tR
Lb7Ij7YJ0cfhGQIfAkLj/Y6BjoVSQpcSz8exzEZEHR2aMAk9J9xsYMErzaEItFM39xLH64k3UkE6
mhzA+6I5TQGY8lJY9v7b+voZCJY+Dly/jes+WubxXeKSkEwOQRePwXa92sbfmfhgvthqQee8ofH+
ugBB20N8eKyd1tW6eEzhSVUcuhcBtpp8Pa3NX6JkV4gxXbahQY1uF54tAGoeiCmoMGdvDalWzRAw
YeWxgRRje5gFcxU4DgDFjfqy9QF+bofCzGzS0eNU+8pZnK4QahBtrIOavQJgWoa1s9GAxjAj/gOo
Hj0Uw9h2ocMntjULDtfbxXt6xmktOsSlP2KXchu+EjL/462BjczHh+EWkZC0dkuAYzSG455bL1CB
tlRgha20qqjdBZpCGx/+yCgamPiiTjKLHRJ9JBOw2uReUDJnWyoiwOmXJfWuVbIv2vDTbkXrECaB
FXJK+SYvt5DV197Z03gLyiqMC8DFqMKrkHD/NqAWNwVS1n92OXAYfFTPrNFgxNP8mO9XxfAGhG/b
XfKnHaleAxs7LHCJUiPOGr4glq+EyrX6+s2H1ZndnNKU4OwuhxAwkD8RHF5tqi11eGmZqwUsVY45
vQQxI/UcTu4gbQjNMMpsxt29KTdrXJWPfakoZ7PJiSXc1XAP2zLaAnQKctGsPJprJOFBHWJG10ZA
eHwguIvljOn4vBQGKPI1t5I09xhoKfEjz5PAvfhdVz3Q4A6YMs//WhByD8Ri7rkfl2jX636WKfv2
pUGTgvUQ4SmvnDto168oSmcquCsn15aJEUBvkr/UiP2ymoQNHJAV5ZiXmuzn3smk3TcTFkyFomYJ
JFEJlrKBTyT6dQwZ1mvlsR3J2rogG58wTyhIZqv//YtIRLHiQPKzktJ3JlkKGje6UCX9pV0SEAMo
QKkAudSZIftmKKcA4Fit7Kr7djLEjY9q0Esi6JWKkxgCYvlAbAut6xzarw+VsM90S1lfhXJJOxXV
/wgZl7qGTdyslYlkjxw70VEGWqU5TTQqMKzHKUZe+Khh0bHn+zK5qRNd6lAbXPy0VIDdsHbCWQiy
TVKdirIWHDw4BgxHP3xC7bogQNZaOrunW+cSlPIr1hluFw1GVN7/VSMUIi8Y219n4KhsTiHV7xy7
p8j13XfilLCljPaWFx1hP3FWbGuXiSs8Muyaj5KOj6W4smF4/s9CRtLugs3lmehMfDudztNqGL0/
bRQSGKzUvCw/mRqaR7KJmpodV6HV5u8VYc3u0WMNOWJz1B/8a2+ivJJrAvB8tfpLfgrxZSs3GFoU
WyhL9lfbVJtdfU220xC4x4bvbHnt+Jl3gtzN4M8FvpWbBgzKUuRPdYBZq6l59CJhWLcGnyA5a4h0
lgTYZoAjD5b37DMwlycsJxWjo12YxsB/lOUpMQFTxmDu4RVGTUlcTSdRt+DrZWKV6n3FBMupuu5D
RLxDXORl3NgckMXplewwiDXFIKT4HScKIpgI7gh4U0Qo35FIaXNmbH5NX/EAemF0ApR9h3GHencZ
shIS+ICIIQRRwxm6MGaw4fz4+I+WRmEZts7CrI50vMW64CoZPbjPm3NeofVQqi2FTvIKZFDhLhmH
xJmO5jiP6eXw1f8aqthaMNhTGw6gdAtiB7bYzIvZ3w+44JX4xwVieX1n7TaQuFukVaRUJWCQPXuT
f+I+8pnWE1csIzBKMfYh09KPTZW4YDaIUOgMI7DihVFuILOCguQ3yvh0nFbRZITmJqQnTqGMbGkF
646MbBezEY7zQFYfFaCK/kVGUqsH6pvE/1ihKwQzpmTPdi6JM5Jl9j7DKSnAA31yFxNw5XHKP6Tq
RHBIwWcSzPSdVEjHUDHvPkTyHhFAof7FrlxvNwKxLSQIpw4MipyQOlppI+Z72h5ymSc8dpYRXnkx
G9ZDaDmKJRSrxh7mChMR+ZBCnzbHr6BLtNMkHIGRJ3yL9XO7yaPh5GUCzGBd51lIm5/pfrwPGZ1d
R31CEEG/WG7d/ajtBJef5wq5Ybja3MX27jc2NindC2kzmdya3uMxNQBLPfrRFmSVpqW8IBIACKNC
p87AqD/TDMyBWAqGYHMVgNbfZeiZ4HNblJ21a1CDoRhN46ZhBKNM+EeZRSVyPk+AnfOGgzHPoZ81
rLh5zwXAHqu6CJwu9v9Fy0HEoJEsDK/h+hunzDbIY4gOWl857zilBnV/8570ctE90JtAMD2jUJ60
82pdMf0ahPXl0Ot0biMjxVf2EGNfP1BRyRdXODZRwLkwwqvEN9xUuIfPPvtZ246kIajF36aJu6gK
hSXD10EK9AGmQrIcIK88toexCJsLHH6uw7epe1i8vYlgGkMYOy5CQmOaGt7UNS56snGGVSEZUSq+
o0eQvuy+n/ytvTGsLKp//1Bm/t42gE+rQUyY7sKQHdyR+/8VCGUv3ncSu83YBx1kk7GUga2I3+pe
gmkoiNe3XhkOTnrTINl7LQFcHQDjh08GTI2e81SHKYLK32Q0egHRfts9auDVo8lhDEJxsxSVYA9v
kWLB1CoxvSLGW6UERzIrHhCjQHj+voqCZjV1sndqURymBLsa9AwBdYpe2+534SY79Nw6AhLdXcTm
f11owe0a18eDU6xtFCYZn55wStZ8UcE4E9VCNVNxrBfZ65N974up2NDIdLSE3LADCWJ+V3D9Q2We
nWV3p9LygCw+8I2zeAabcxVbAtFl9WSe2ZoWUjZG/qvi965iHiBRZMCEixdaU9jana0nNxYUCZzY
ZEmbyi9axhARPuAaZKvWb8PcMGJDigoxGw1j+XOwma5LFZVhp9mI3vG9P5cnLY0et0ZerjhEDGLY
Ub5SxTl4T3MmcqjXijq57pzVxKUiJdK7OYycGXgafUZUzb7Rs3DmqJjkF3HXRb2Jp4yO8OCRW+95
OMWoIQ194m88LJIjcaqCDv4Wk8IrOTTji6p4PEWesGgdXWMeeKKxRSl23poQ0h0mNh5vtQUX9TVO
fuXPb9d4W207QoQ8xB68PM1hPZX3HzLKQGgfG75E8bbiKjPrp/aAeDfVd4dqyT+/BcQYTAp3Z2uN
yQG67XHHbGL4o86IFneuAYAeWL+CxO7Wc8I+y8INEg5qD2QUq+Qass7o798P4LFZCZretgkzckXw
qVsraiTWgdwPBVcY2sPFlXvG4GpftwtkwSDYuNiWEGFTi0A8ZlNtJ9m8BDwhNhGQhWB9glPIO4vE
wBMjkUE2f1BEKzEGD2AiBIjNNADXQtivwVwsbGsvhGLRw+FYBjdaSISpukL2hV8X6evdH4lI6S+Z
kTNV9fQ9psfZIIA/YnPHPSW0gHYDfR9vpzLt5FyCFY10s4Od0stoVE4aO3gR5sPSYkX5cj4O8m8H
yUYEeGGcKILA8Hj/DLkVKz/PQp7srwrjsDS5e2kfOJ0OJPGInN++zxb1Q5HPZ1unm5gWIjuWbfg6
MEt8NF8SdJWxDni4/FnKhqktTVk3D2o7jLR58md4slv9ftCoCQmbOmuApfB435aKhv+rV2XmtPzV
nRb7sjWFR20+oeL6QwaCcfDnqdtExMcOQNgrY0LBjORRDqQPiqsTO8Qh61UwivGFUiq5bJbcw+oc
3+caozkhHNh1iiKdnBQS5MLtYTb8fCUMt6bK5tMLxz189Pw0bpOnu7BenZ5oTQ1eh256KPha4xIs
671iSaPPk6Sbf/EtYQfyRezwMJkHOaxOCp8vseA1jntRP+kX+ItNPXIZFX0bUYYSBHgdam0Gd09K
sJf8rLZ6orIbzDTnSvFW79QZmo7oFoDMAGJy3pzrK/jSLHRhl+O0Ug5O/qE+yZVOpQh19YQijr08
YM3GKDN/Z3DO0JNlFnE3xKNkRIE68W150QwMlHeFDEVAtZl8Pzs6ZAUvdcwmOgaKVuPYClsjlCyK
ZFVUUE+ffzcCpuIAhBhTbpFsc9V8tlLDLfzvZxvrVmrctnYqS/Esmd1KJ1APCHTktNR7393JIozE
GgVLPIeY8izs4gggIldlsCevzrG3NzcujxvuKoy5SAQcIHwbEFsT0kdD7OIzg64VmZ30AzNqQ07M
OnnRfrO3oqhIFdJO2gOzFRF/HJYZeAalmFthBg6wBT8yxUP7EZtxQmrsWK63Hgh2UxSvoJOgd4CN
uVsM9aaISGMkf0au2NQJIxu1c0/0m8PSjqSRUelW01pQlQBXYQzTqqfNxPu5WNmIVRcJLD854z+I
F2uaxrZhSLmrbm7vycSxVr7cFrgWUvHnZF4vCw82ZWITCqgdtG8LiMltf053MxYKm4nRqlKy4THb
sTwU3GVfRX46orRRVOcZapzDjC/6pW/d9sG9of20eE8zWxKtvDRGX5oMP7xptUkQRlDzhtKEiRqu
yjk87wTXyOBieBDLLxlbhBTuoXhs7j1QoN7cf9mmT/sEqMXWd+vdaWJ6h0JWnTurMOcCT4oMqVY3
EbykgIaIzlEFT8oKBXjzeT/jaK2p6C524atGb9zeX414FYvWJpXhIbZFeTRzYfa+q1i6jlIV4phg
mDGLhRTQn9BJO+2L/FmyLNYaXa2Os7qZymuzlN/ZFoIzpgGqWqerUHuRPDeCgM03iMLJIZnSlImW
d0J2LP5V9watfIYHM6tgKHO5Ol52/XNQzpOqhcojF1kk3zVc5mIA6Bp14de1hLPwIJTzYVMhnyyG
Ykorb+VZEUGgHUz8ar39YwwVuS0Hjmc2KxXc9uppRrw8bUl/vz8uyJraVyN6C71N0EU22Pdq4jCV
EixLHoVwsCZl235XiM4GU7zQrFUYa2xth+MkyqB5LM8CZWpH0kZXszexF7TNDRWtoqJmsd0BFr9L
MvyKx4HieHLsPC6g4eXXn8p4BxGqJV28tyVlfrQrtnMtDtnFlHPcjP/KIsFJolm0eoNThjpL9bFt
+Z5OyZt14uDZnBEUdOLYaVcl+FOWPIKlioHR5ZATFBWCUfhsJ2pHIRIYAcA+QOAEb8BaoiRcDyAJ
jR77CgDXUUACjCnJs3m19zhRazZxdAU+Lyn0CubFaOqyWfIPy9B/CS87EUiQMcV3N7qHXtUAfbyD
ns8pFq8aZ0xdsoEpuuh880dgS8urI51VuX6MSfSwRDeFfKGRi/1RJ1b+24D4KU6PsMQAGiefnTyQ
21Jg2Z7UDSyFqf+AezLJXodynYCzQ9v5yHGQPj5MSgK9eImZRIedEpAxfoONQAgvkXNQNQNUs2wL
jNeueX1P77GwTemAzPktRxQJ47BOg7YixlbIuoYnBsQ75OW68J0rJyjYWvwzZ8+pD3ICuBM7XFSK
wGIYjMEljGEiM36G9LRHu/kt2u9lsGkxXl3W3Lds3ImzRKk0SJPeG9kz1nzjd7xTwiB1uh0yNQWI
RVVlKTw3oTlgd7S/ZX4t52CV5wqaGjPh1kjRdy0BAwvfd/hj9hvQ7iWtOGoL35v8AXnnqaPMUqaH
Da+d2XBKfkAE4vQOgLHcWtNJnkfDl8kSHiqHh9VReEAdPdFDs5JRNdojRukbhH8LxCGZYdqIEa+D
Iufr/rSAc3hEnWkdJ+R78tiOK4gVJTrNxEGWRL05YbnRix+ekgj9wfC3vvXfpeXO73WZISm4MCP2
33jkC76RSJCsyZRObJ15k6ZYi2bjZ9X+mpcsDxFtXOn2OMTKioGz2vaRXggsvxdW0963Qve5pjOQ
kWRWacr0Y5eZdmB6rsohFpKJyWD4EZpDwd6j5lDzlubmkvh86z2VdJ6950xnuqvms5dHFQSPcsSi
zXKIaxMz5drvnQmYReEVy2NulyGmMDqnnEi/ahLwaHMEtyW3D9qdIBbRgeMyg4qQDImkSiFax5Me
2zqGbOo/FvBcWkumIyLVAYek8n25RsieklAW9Rq78QYsLqhcpft75KLgSWybYXV8I/lUmmEZeaZu
gNULYIeVjsB6C8+q6w/VsRyiWyFraGkVap3/wiWaHgnJzo0Ssb3BaggSBtdsk7hXp6yGtazUPaiD
nscyakPV5Kq8VmHMB5YkmPN2FVTwPbuPFZApUZcFICc9iRUeaqVJ7alJS8TafWg7d489adZnEqJW
2LsjSMzyNEsr+JHNfHgkijPfeUH2QamHDDXQsfKss2dAHJiQ8ToRA8GRyOaY7XC/PU6LKxRCPzmD
p3RlHk7DpUSaTjBedtwEAe3gZB4rT1AWHWK+ovf2NnXdwPfA0ro5jUNODQWKR4eEDwMgczKFKwMF
XwvSfr7BOIbwomshco+L72yFNHhD55aXJS6W3jpDCZeiXq7ZnBdHA3OlPYXC7PXUfGDDoYevE/Eo
ruY2gDYFA0fpOGyEAg5ngvSjDlrO8fnsWbVuy99mLEdwTV4ac4GiTt5Vsd4IBgp7Pk55M4NId1ri
3Z4zAxwRZsODvGgN2wlmvjjF/B9HVMc1Ozs8Jp0g6XJ3WeXGt4Nwt2ENxYfiRwCOk/k3m8Ncd0TN
NCa5HEQEC1PjX9i8qGdLm0NmV6TosrFa3pVspxf4M17yq/8+oIR0uibCmDWRU94PXa115PHDbJj2
TIPwXjMXKyyIE88qJx4px5BkQ+lNyBEciFKijBORUQt+WZhQWyXorVZmnPfdNwvynYr1iOrkDw8+
/ICMX13v2RgB5zbQF+AdLauZvNz2F30UuvrCtRdfjfs/l7Aedh3GW2gwEgPVZik2HkzNbSgbWUUg
uKlB0MjPzWlNq5SsMhqU0bZ9sFhoreXSbupIAwNnLVlHMgshYHpvSxFj6b0GhMDb5mKwwPhdGbQm
sfzDiYg5UM4hiyA0hIQCKr1YzTCq5Nj8OcMlaLzZM6ARRDYd+KHTbeKZFhl8DRQL0T/qk+qpLe+6
JcPVUIblGdyj46jY2/SYH6dacQeO+5x+JucNic0/NjaUEdUK171hFvtQm6a5HTE9xpA7+f5swQI2
3VxQlhB8bd9/JlCRP1BTbSXzFKawJDN4PA+ZVVSNam1/a6BwQku4f+1v/KtyiPlEBV/NbIR24j74
uvgsB+7Sokad3hhjMotd39zo6Kl8MfI70gKAytnuleaX0bZJO6xqnOF/fUplFpwGwj55MWc5CqtT
QtUuuM+ga3Dzhq1cfMwM/MAF8xrsrmStsZ2Kr5qiarvkI4uf1M19fylgAJSdBT1hBy1dJlLClI6u
tbbSyl4l6cYyLUw17ZIUtVr9vizxpTtI9hWVR4GPAMVBi4fSvTjlqzDkQxAXVYxFpL49/WyjH+3i
azmtEU20RAHIuYWa3OD+CuC+X54U/jY5HgivfInzTm4RTL8LGvpgTBG+/RL92AspL4NvA0bx+Mw4
wYOH7T+9A0xetwI9vKLiTtF+nSDFvLNoMnQPaJOsfkKUuY7Mp/P3ci+VQt6ZK7PNPXqyeEnJhaA0
e2Yua19kBtO5PbMp+F/IUFcUCcvFAAcdRKQEU3Sv0o23SUq8s6L65oSaEjqa1QKXPxqfirthgPwc
aYpxcYZ+JiWG2vdmg4LP0oDC71AM8d0u/qB8mroaYotCNyTVZ8UAMI9/NJqvp/OgoHDwe1OGJZvf
nD6Tr/ERsYDP46xdM+QqreytPhF1ou6O6TuSdNSfeOrl7gIcgjU3GwmkZucMxBJXn7HYPJ/OIUpu
hPaZSULLP1Sxhf8+tspsXdYC8wB9X2u0fmzRJMUoCU6PmkCMItIzO2s5IC4XodOLUJaUZu7z4tCr
XYpLoZ+0UGFGKMBW7Lx9DxvF8d9wlV4C6a72ZQdguc0B1TUG1wiJAVVoJVQkowzD6CK1whqya180
cJyLxYvTnvCCiHF+tRJdACOPzcqBR5UKO/6K8aRIzAW77eeLLuvxrjkvCDLe20kdscntC9k28Lyv
ojUWUAM/Hk2tpInPscJvMdaGlQFD+xSFU9kop+FHgsE/HExL9KiEWuPoUUaW7PR6MfTjZsSzykOT
mLpA3LYtmjbiXRh0i9+bX0LJdCcekqPOPymcvaBLkSqc0HjaU5MHKcD0KPthfaXwaHnY1oA8UVgI
iKSTjSicIthcy+gpFnEZ8DOLAhUjSfjyC2BKSjcpJg7mxcuGAZLtBqQdvaRpO2CVpuiJob3PfOyu
W05OH5MV0tsbvP+HViIOZzF2f/xr43sTDyHl/3jy1L52xdXCi2jQGntmnE2wu+0+t8nCxYpBixaS
PIR5WBXjuK7pfOEY5Hi4i1/mkdV6ZX72NUqpvaJ1TUOFzXxp4sOsdCpzl39qo/YBdTFpUdn58URd
0UAwoSHsSqzCNT06R6DOcJpezyvDWQEMDEkyFWI7EdHVGlfMjLn0o1Ez5KyA0SBeR34gORHHpWYa
iB7NKunQHXX/lmSicPTPxWo4id54anO+BToCwLAZ5nx6VZPbCfqJCaWjn3oPupCpz8jhzJjPIwMu
ldp+L6dL7HGLzBfbRqd8CO4QVSwtTlqDWyAGwk+LegW9gQtjQKHXwTJ7/lLkZzHbux7Acvbx5/1f
tsO7vNeppwhtUkqhYmV0r9THClPWOosY36SfF+kew28cQNglERKm6lLojsdgp8YMqTuzs7rkCdNV
xuHJHUnop3/ZAiotnBqWG1PGBcayVFIUi6wlgd3EGuKuv6hYZufOJHOD0vfM1yn3G69w39txrXNY
LFaw3O3WTQHjzb+f1t7AxQMF7sZ4hiiqYHA4lBuYutAPZeT10VvNwobvLnBH6dYP4iSDexeRe7q5
n/6JmxL3d/UC2/Y3SlQ6AGYR3kEEwQB4U6i4Rzx2f7AWEHqKGIoqEl+Y+hVAAgiQ3DbwLftURPEt
6oWBtR59OQN500ING5Py0gfXHofTdzKOrldehV8xp1Jr99To4Ny+hFTm75n85C4st/8JcGxNSiVn
BHPDvg2so+cI0YO+AyBe4TrzeGxP6nqytlTr9f0Lz/sj3vwA4WmKiRAi0ghVjQd9XWF1B3BjTe0u
8IM6BDulDb07KNB4BBk7yGntmvne/b8IJYzN8liGqQ4KMc64+n1PoFnsWIs1UNbIvDobamEpL/rW
o0RlE1v35qniBryr0fWCMQNSZ8LEELGs53CS6KFPxRkNZDPk3FajYI68oUJscW+dOxgxvVilxvj1
1gRvefz2StrUSW7DO9RtJdRbVynONMZ7B48zrT2UVPJjXySaLJIuRgWhYR18UZP+/NwQnGNN0P6n
UzjxwdACoRRUuhiyiRUJHzq3l/ojOe+/oqQLagunRWDijObbYVNedLLTlHZMQjtM4WrK7leIM8/O
wfuZdmhjKccSU3GEYbpGcUtHbDKnbuauzbjd8CaGoKfmAETPNWQuOo47MrMLQlNk3ytNm4yDwMtU
fNmhqs80yTvMB85Ua1A+KG5QcvIOFh0zgUBN5TVHRwGqVISiAKA4CdgBg0M0My19VR0OXeFTISrF
CImjsoq5t7RgSo9giy3NODewKmmgS2mLG179YeYT9nbE02H1KgEumgJ5I+4ydQckeRXAlcYQ+Eiv
BHfSj2QiulocgSsd6xaHZd4EuwsrLkB83X5zlkXW4/DRw+jEW6noRA6QQLK8e3qZwGiDX680f2A5
gp4pVEPaqMEylm/lufifkyWmLjVg94AorO4nStxaCbOKh74b3dSJPq57ZOVytdo6td96HJPVOJNJ
nAL/rX9V/s4p0JrQnKa5idFJeVsAcdmOlenvACHWonnMjLWW0Xb4RaYr5vcBbFPL7tgTvK0WbpZk
NkJfqMnKNu9sY/H7Daj0wQLpDqwQV3NJGmOAD7pYKD1Sej0r81CAHekUMCbJsh1Ac16UKu6psuHM
XIVg0qbBhBnuYtan2fNbTxDybWNIyoBT9h5LOZbDJ9Ojc63KtSOtYEW0eZZoX5FliTuJpVyV5r5Z
YlQniC2zalsndPtAqVJ5xivGmnVXuSJH9bpuv60aQDs4AuK58ofcZNK99lF3/W8Y4dvpSWGG8QIa
p0lIQYyecbw+kl/nsGp5pNaheurbNWw37uN6sYDtmpUr+1Cp7XF5zQIf7D3zEcSJMcxd/oLCr0Wj
AkPVS0JdmzqUYThHpu/hRvjRn012OePjKlfgvySajZKgHgOuuKPZolSOJ8lDO8JiB/ODQeKC4jjc
SgQ2ch8TvkwW+u154vLNhQcg2fvDWoICB+8m6Qa6Rb8CorQQGz8lfAHYW7kTrfuXK353FpcQWSp/
insOB45pZdYu+mchVO3BIE7Uh7kiSFuAXF94WhgaKqjXAvRwAGF4/x1jYmVekbkFtPcnWoEo3fpI
hBLKReqIWUt2Jwwx0EsdkPwVtDcwz6VWlXOAcEYmj3WO9QabblNq01iIp0P4csyfFmdr54Uu1PGw
3mSA5qlYLxxVcue7csmuvgRhsx2UmKxeAaaKMn8NPjbLw306n1mfsQL4d9TDmB2Rkb6TcIzhUFTj
S2WDa1CGnhySujB6anFd8W5VMt2uzbTC8icWQVnHoxhHJZadZ8YkjtGawM2wsozOdwrDAm2+VHDN
jb4lWd+cSrE98kM51488/LQyzkAQp85aKkmd0xbvcn29fD9tBeOcvkgMNznTXMbi3Ftom0BvOLs4
0yyzyQ7ZKm2DPBy3ZF6sN6vcSsgtnrcGrgCuxHhInepNdC7m9rruYBfIYMlq/6+eceu5K6B1bOr2
SFTIOq3FjsPIS+FU9CN33ltpyqSMnApEIkB62P+IRbfTvxN8XCEKOgU5CIfv483ZBANek+2yoFd1
Ker7zUqUdA251lqwP0XUqjpBrdWJqSqMg9AMoeJ5gXLcFjDRKvzh8PZ1YWMg9Vgy5zonyjXzVSyx
m6Tku0WRrnXadmAz9AuSrDWPMJr3w42z2yR+BtTCingVDXUB1JnkV1qcgDmfBlvfez5WRNvlrgTE
09r+ky65q4wps3vqXkAIdDTOZPc2+5FvfvcDBeAPqQ3ZK4cM66KIjb35a+3HWUJNG+lIXpcvAQmA
vT3ySroB8s+Z+6pHlJnac46dyKBBzz13s3Ml5Guo3euhd1TViaHysHJ0S3ltwGFhknwTIfMAcmoR
gdMz99VztxC5SLvWhILuQ6yWIgce/MRIuHSA9UXDubBou7NYHvcPiwtz+YJVJssXnpc1goLymwn+
CARCmLBu6uHkdWn5GUEPRzvTG+WYmOp8zMllW5Vgk1d4cck5k9Ell79fZ0S/y337oCOqz27iITOt
InrfZ5/sRCSWjXktWwgaDccO4D+rC/92VIko0wlbYXfeutY6mC5pOZOHNHBcSMU+tgOAizHZz1/V
xsoz9Efk6Oo9pXs0OnRhpTW5/tRKbxFiStsYVgKIvCqDPWQMB2P+t9Sb1Cxu7J9kaGhc/u1Me1te
8f1FlhdLyALarxL/OfV6k/lEvvSVENksMaY9O3jehchWivrBVp44be9HFOJUW/cO4eIYeeEEppt4
Df4CrEK6t1Uj2SQpRjnvEN5KToDHxX/zJsNO1L/tRplGZl+XvJGZputzcrluHssD5TkfD+AVr3uF
pbZDkwxZGNTbj8h866f3/i7RgQkzmD3aqzLvFRDdbb09efnpGMZwN7Ihd658OIj3L6tsqXo0cVqs
dvKRHDEpwhptdNHVcb3cvGAcTaZ5FVXihxatgxFSzhQ+ZmGU2R/tdX27BC1IBIJeS4rn9qs/Dw2f
ypb9In0Y1SlDq6gVpbJUR+pqVofFsB+K/o9bhV2nHlz04M0mEdOFDYuvs5VHmQFiPnarBpGVl8H4
zsKL0TTA1+PL8PW05dvlQD1maQ+r3aJ48uP7Vz3UcnRBejVQTdScwJjzx1gHTNetzY7p8KX0A8w7
uIq/1or3RMhe5NCiFbxfzSPZO32AG3Slv02kdZYbe4rVfIA7eWzQ9AFUdGq3dsh6nPGWEKswMsIj
ZZ9vtfVipYeJcC/kz6xapVmQOSuvtT8W3HElByeG00PujihT/qKNmrQd2a9nu6R7ZPLHOVwrT2Ev
L8byI8HWFcH9BlEO6fMumonAgl4oeWsagXNLd7Z5Id6ano6NRI4eP2IYpG8Yk3lJ1mwP2OGUUq4R
mMh2hErFk2q43M3Td1oWF5NlwSqhnE4kubOEqnYSv/XEU2OGblv8I5I0CPGDC5DQyoMuWs8jLVJI
ETRLOoZV0myET+ybGsOh9G4uOE7wBG6fozvrpKe3j/isZTTsyI5aywuB8lcY/6+DlAvjj2wZdp/T
LQFIMOMbTxLW8NtshMOa852obZ+5eKCQACWIbEEAmqFyR+m6kyBHvdgehtPCNtZTm9uRhmXZscyE
fKtx2QoVbVz/IAj0PXLMzbBBzq2XUkJdyhIzdkfTVprq94vPIbsiCV20g0wGUFzyhTUXr/xKxAMu
uqeqpOHmNNP2v8Fo+r2kg7zL6aU5V+AfPEjKejPpyzS/YkAf77yU66jrILRHqVKXxL98gCg8o5fL
KBqqVJ34DVMU3/H1UKlMyt2E414tdpmpRa5+dIXUC6exRVXc3Q8rMPC9EbtUEgFJwQ+Kftn18o3J
7SeSU9xXv77alOCTtbbZGgTTwIEmQqbpgFs0TI12V52v00XvmrjJGUItebeprA8yNFiusZZ/H0iS
n3G5y6y5bXpo4X2DpyuTCcRgfucwH+rZg5lkMitcq2DTEU5s1FpdtitLjd2SbYEfQ3ngdsshoPho
JI+lcBumcx9YMPJtKqtvVyI8OAxoGwumOEld5Zj0+RC3yN/HWHyYQk6I7FoDPhfLYrdOzNd+oCxi
a0tggOKAB9YlCSsG5icphWnIl/26OklgdHyFn2e5q+gpA2k5S5e/NaMHVYs2t+lxe+0vcdREo7HD
3GIrLBNUqjvA6QAI8G1QAXiubIBo7B7kSACmLIeg1D5MhjmUKu9maUPyC5wOcVNOWo7klaOomsug
SmdK4leNLxGfieCxDsWUB2ccOBGAxpw4Kod1u5S66KbYRh+SL0dDj9U8DVTEWBRDk4KlN87SLc6g
vkZKYjnyqTB3bnJcWPQnw6Br9uoOgy1cxchH0yVeKpsBPaJ9U22YOKJsM8aBstAG7EPUwEfux/3M
sNGhC2FHhJ5bRYYtIZ9YSYF6CZjqLXUUFN25jzrTh/NAL4/Jrc3fR+kNg2u/VE7g7mXCQgAb+9Rq
1X3MQ4olGnIgV9pY/WKq34mgIRC33t2JmCEvUoqRZuzXhhAGfwwYvskVruO1B/x7Kkh7uh6+KKvm
k4G4xdIN0pC2uCf1w4IbnWwXjLmhXhLZ34tPoGR0j2nM71/t2W3k3yLi8MmzfsgQ2RTX8g3OWfgc
0/S8YVkF6+Cg0hg54G3MbNTignwesMNVJkNzdp6qeIIwbBTE8zGgDohOlkd6HAigDJwcoMq/fFh8
WaLkDGiUXqr2BZAgGwjHCRvnstNVDfjUYXJnaq197aMxD0kugM1PiD/bOue/bpdQ6Tt5YldJnSXD
85rfcrhoe1uVbD7xyFpbV9V5zcZb5xWQ51jof7Ck8t1itYU2KbSWM4mD5sirMFq4xSXmysgzQtif
S1WvrxxbxxCDRgol1HjZ7Ep/yOZ/BF8kmUnWQVuDXzTh7NS7DUIUJhBTloXFQBH7S5/zMujnRHX3
40YQeO8Qwks5w/gLaSeR1QJZOxPteyzrl5Evq+Yy+edsxN7hqt5jhr/0/bL0wSWsGvR8vf9EMlGb
qpm1nyLisCIwtyjy11Lwg+CDKpAsLYAPWlah1phI/8kMUEGf5kiX6e59pGfHqLXDaEzOYowprfb0
dTDVaoG5Ed6BUPyqNRavO3HDFlxD7qf93yPx1N/vWJ7Y1CeGlqOY4GKw18J5cPkuOStFudomYPi/
Zuc8JBQsTXhDZY8Zb+IZ8K7297Vd6lmJHtdmuXXvWqaMxYV92htchNqnARqHrt47ijb4XNzF+71q
GMnkGQN0udJNZ+YcCPm2cWU1SQtxSocJN8qIxbsL0RSKmP2CmJXXKCLYdHhw75RGF5Uu04c5ogrt
WljuIOLrpUwQViV4Thb5Zj+XmhYXrGxSvAu0QScS7/AJ+ytsFEgHQT68XRD6rXfUQmfDdOxpMXlo
LgqRXW5u7JIuMQVsl4MGZrCybPYrk6s5/eBt3s3xmJaTCD0l9PejqeiAYxWXaKpmJLi2WScJfrdV
zi+nD7vQURlj8VQRwicdwl16KsJ3zUP3wQYchiODRs6pvDbbRNuybHxc+/DEetMw+FSbUBn7WeGW
b9HzcFb+RVotCk6N53cHqIEGDteU8O8bdor0I2k1G6hi3fURjlTfG8K2dSa21UYRvaJRw2xJ+9tn
qAXuhZ5sB5xuPlUKjShB8V70tiLcDxPESYs5+dbulECSzSdqWEYDTZ3eYUDPokWjxNI9lZnuMucm
KWiFou7JxpnE2qx3doXyTdYZOK5MlhRVn66bvhWEvmQjoQB3JnPlKU+E+RmY0IiHo9PsSvGv1vTH
TxtzYYspk7KcV9JZwn5YsHZC1/vEtS3hJsaUNV5z1d/sM3cqGBDSk9HjwUyDFOxhEYroX/LpDpDu
K3JbR/PiVGG46Sn9WUympZ0TY7Q1gNJroPfGvXlXQtNQ6SacbiwGc6BmBy+W1UxmGKsO+71Bq4yW
zgc+hM0YQU909NI/Ux2nbdF8DRAXTyJ88XtdY7qkgxRuA/slo93kVlBdl3WcFflfe/nL71cZ5UaT
zSJxDk1x1eYddc1ERTNV4CLScDxH7N3G8HzTMNeyoTsRsRAbeSX3YzP1eajXTOJr6Hyj+9143B03
VnNismu6vQ9eAIS+Hv5kCOhlsXyWR05UZfBsMx3ZjqE8PFC+w8BwiVvjccH+PvNKh9U+ONaqVNm/
f+LXBaRGEyeZHH/gjHXSP8aNhcxbheadES3M/wK3Z1sSyRehpQniCxglIgh4RwiBFPZ9czCYmvyV
c5imAVHt6TvoapzYnsJnHzZSK1gZwveqWceh7p8BfSbV1AnqRgh9lPAgADM4wMMz5NYssk6M/oj+
6sYjml59xiGTYmx8KDhlJkfMMWuLnvZLv+GzxJNodZdoKTGTXNiK8Cd1xtMmAzCIIEk1MHFVL5BG
mNE5RNzCjbrjbqy3tkD1nYthQCbzAmieLrFqtVmBciUHMRjmu7olu9GiilAyMM9Td0CG1LS/yxkU
g2mWsHN+oqFD9QmZnEwbRlJnkQva07K8um1Xdc8APc/rcKfyCNfBXQ0VsXYmr/YGKq5OVWthqil1
8vzsFWjLeDYWtMjUJ1exBfMxBhKGODvLB86sF1XZeTcYFlLbTz9177kPpUIBCxNtMLzJRSVfcI+l
8jt3Tslwe8k8fzlXOTW+DIxzgRmAPlVDdGzuKBfDk0774GGYusP0TIdRXxgC3Q7LdCooB6wvj34Q
bAV6JARtI8gIbmNcSGDH6lbk/6RJsJIfNIwj5y1PRghuAXxkLhNp4hrB5eVa1AvD4TuJIOMAOq2U
9V2DMsAa83R1WCKDru7uLXfxD8YDxv9LBJtipwq6ES9a/eyhy44fJ13FiJCJeNnb5eJckegeiO2N
besJjsJ6x+GkhwybQBUnqxbBPP8JogSDZBMygIThxCgXvCW3qbS6LlP5b95VkahHMedAmW4w8Ynh
tyIPZdQqCFGFWT2aUgMm/XDVdKijFgWoZq175kJ0jIsRt2ZL0FCtHmkt+mgmB+2+mPe4g3IA2nLx
PmuH1SY/ngES3IpRk9+/rA9tx0ufZS/90HbdORX1TXsrJEI6JaXrG/79d5JPkNM9K5eAK6SCW8ik
uxlDbfnnR6jvAyPs8ZFcb+1DMNjR1U0WTXaj0OIiYhrNwRbkVLqs7Fdti1/EK47Rn9MfNOAYGWtR
fyrM9KjexZtOQLrjTbdpPEGIQT/8Xbck5tgPbNXsDZiHp3pjRYTamwwCWGaW6Fn9s9ZiUPqYnTSW
Q9w7jxlb+VUsTlxrTCan2CU3Of8eW4i/xPDA0sGbZWvJ3vRpGwoNzan1v13A7+CY63I5dJNnYbAu
pQgERqj5AZoyHR1v19Qv1+CGGtSHumX9k+a+k1EozEpARWOSV8+lpuC4YIRENgvgvuu9DEiXr41v
ZlyYxnRQjXZiFpAXWKzt3/XXqWyMIOI7glMunLwFGcWRjws34+xrurKM/Yubo9l8C3NRukjEQCan
ri7MVK1nmwFHzpAdfc3Ruw/d+oy4aXJrsuzbL9X9I1P4sKg8QV7kDyxMSsBcCGwusvV+/406WFsz
l6uu7lh9yKYzKdgwS+cUfFca2IIUxQJqhnDNTJHif5bp7s3eL/N+4klkX5CzJcSM+QmL678Nrn82
iTdk45jRFQNvMFlIoBiIMtb7FocLlNsRRmtAGEXQQV5fvciybKzl4B/ZEBJXf8mSpaNF2AYgXNdS
lPszoJwxcLqHOArcqi9iqRW7Zt01DMfgSwLzpBVt445zkPjEW2jkrMAF4IfyGMR1wKDdt81o4oTs
lxDAgZxIGh5gFKFwU+vB+Bk/gU+YRQLOHWBLBZYuKr5CcMs+X78bhyCvKEEciHip5SYLZjkREMKY
wJUUQ+Lz98mMJCgUYhFMGRMhqchgTx3teCfwXaSki9KJduYmfNbOIAbdSde0GHicTy9rr9N7qQwW
BDepcQygXKw1UTbOmOH51rrZJt6wO2XmKehIaLhno488GBuyy/shlVDSli9DCemAIZza7rTkuD7w
+KOvReSRPE7kGnVGt1/Btwof7nrrGV65ep/iyC47x7N2svB6aKBRsedIh5X4vvAgRIraRDvn+5CE
/7txT2fuDVsxngB2oJdPK9FT1SefHTm/yE5Y1noUGEcWkyHb7Z5/3Cgv7H1Fw2hVHadcMiGHzAPX
dpwQQDLxMwwMcaSHpbwRcDTC5kSCh4BFmq9CAo+TxxoxRObF021Illv8RSWHdxd0VStxf7AzqbSa
4n+U5IiQns7rFhAWeM6xPFwJVd/S2YzK/mfCmv5/rsrcREyCwIoeZ8KyCalDpRYesTFAlQKwlLrP
cwFrYq9gdV/JDXqx2zAEaqWrhh91V/iUn7tb8sPABEvIsqwaOQzA0fsFCSgj0SvGYZoo7nzKzCYl
et2Ug9rccTmaQgMmB9fejnt0/ZDjCk0O1VSKnXvwcl9rMIPWLBynUaoPCYvNtu5PcpD4jFI9bNH5
IxLKd5Z6AAKmkkYJRvUOUNidqFMtkClyX15mFrqG2LcgCeJv1vI70XHrhiEfX/udBYq7uROm/AOJ
4khSS/MYqPZ4Spi+NvphrRHeLSGS/Ek6b9qWg4e3kiMQx+KRPkdBoaUdKBygULyBlvqwvKFy/ljA
S+i9Iq0aw/B75FTpagQ4osgg3PFrUZ5/g3PBahc+GOqyqbAgAqQWt30emtHX0hs4miN6uXEYXOl+
XqRI7SN4N3tNxEMslQPclsDbwhD/vc98d55tK4wcKmnFMXRSmfMbL1HFau4CvKyDkxPgPBGGSkDX
4+Nqd7Lv1I9rDfADYaq06kajR3M/3js0jUGrHsrR/Y16C5XhjT5Pg91w33tNrmAnJb59/qMwzqXn
VIDKQE9MQOT2rsfAETRc0WkhNsOPJW4iPjK7Y1hl7uQwsWSoWlgNtI4CtTS0Ad3+YxwfnGgS7Zzk
ifI3D/JalEOZSthFjlOZuIIxI0VT19ZuJAA1HZLNRNyu98obgvqWsbzHV4XLDKTSssG3hlfG8kD+
AM1T6zK0QNggXWe2TV7XUoBb25CNF2qsbxZa/cQ2CDOGxU4T2YcACXtQuCYosuDRcfUwB/Zk5YZs
L3xIf0HDK2wZaDiHT8M0KJpzpF15vvszuRpG8tk99SunQ0gwkGCTmrXBNI6dBHYYvxOoyqi5EOFf
FJx93kyf4ClsdzpjThNLIw756gNsQKDs3SWQNXfVlGhs/aTZAoe+swrCoXzibCFssxIFH7lOUrS7
YXx12G/T/HPj0xqpeTNimnDPxNbbTrNZFwNLqfqdS8aDyzAm1wWmpM/1iKY2nAw64LHnZPZ2PhsD
qJlPFGlBeZvKlgh/Wr4N6oXWvd4Sg8uUJoIeca3Gtmv6/NTnHdUInF2To3my56D+DkuzETOOy4n+
4BfLiocqFEltj+pnVjuQr5hpdMa03fTrNmTcfPrrZyt1Y3eMShkiKIL7Lz27CwHIO9JgBMWw2X2E
TgIKPuBFJR23ss+MrmFxMcJQ6DN9241yHm42AzzEJ8SVmsm9HWIR8pl8xm/GaLZLLkgsK8ULkRwQ
YsRbNg8wa0TIHX4s3gT63tZLh9ioMJFRYW/IqmkWc1O0FKBYp71/r/qzxWvQxP5L1k0pQSVnGL7n
zzTda3d3QoGuKYRUKurYyV1YTFIspcPbloDVahjFfPTO7Gt7zFuXMPInSSj9vDYXLjP5kcWGyogi
rlw9ruUrwiNjkfAavLoZWVtxJV3Oio+Qa6HuiHy1xe6ec7Ufud2sOAYvByuJiwK73gY53CTBsEvf
qexBSgH2q0+jD/N9GwH3eRXd5gsWxhD5s3ALvw6ehgyBwf1Abytckrdn2Ma791mE+c5JZ+9CRlC2
zJvAuMMtTRuHe+Bvqd9E7b0sqsEhGxMRe42M7wYxTXvhiNItq9UqaZeC5G9PSUjp3stGqpnNud4m
AhrzCLNiqV8N4vNmxO0H0GO4Wk8y0MDK9itRZ4nMv0CfDD6gRG5xy6Rt2oIqw7VMlTWbXSkvDDCW
RYzq6tKfvbtXB4+MJyav6QiGKjA1G2DVnwEJjmDyZiaQhizuYyYZWwroc1AAmpGJzsBhbkv+4ZrU
vBQurBrY+Je1YjkRwTwTmi7Qm9b7jBg0ypeVZYoqv0JJS9ZIkm8VuftQFUgBv25RzmJrQws9+S8r
i+c7oAcxsXXLfaS9kA1QMWUiOtDW7Z1skDAhbpKLVNUgGrGkNzvRxNh1sIyw2YVm65Ves2jYDcvz
z6J2nZFCk4al0iiGcOu+2XbN+osZq3X8xCLW0jIm9a6Ce5u+8ZdtelAUxG8FuMBD7Ys0eVN2kY0l
CdXr0W1+bpYiySPViNWKWUsRoJOdUTIfDxkA7lgt1o4Uhp8f6Vr1jj+ym+xDDQX/dJJsB5gl3f7l
p2KvYlJyMDQG3Sw46ypdwJCH0n+a0lf1BfeCbFvVfpzgye8p3EUR2IvInxXVHVbbJDxw0bOrxH8v
uQDjvVR2wDc3Dv8Yn61ZvmrDSRNsgaT9rTuRzXK0XQ/UeXcT0tI/Eo/opJRBegTf5D/+VDTsjDMl
vG0GpUb3Uk5gTUPbIkf1Kv31p8SajEoLfr21Z6r2RQMBJVlHS24U3ZtMRh1cJAdL9yMArb9/HP8d
hrULk18gjQH8lOvuMelseb+X668TjMbS/db4gw7TreXLUCeA0SJYBESPt3zkNd5J69vEEkPW2iFi
PbxiCHcwqN7S/9F82XVwd54GLrZKxUMOYjhMiwju935nVJxLrC+p3m89+MMVnzsnFLAmbAZl/XKR
/4ojLxnnwmpBUqog3tmaauAB3d7QEackDBurn+Q5XpcRkP1oShzHBypMq0ZRecbVe8zS/I62/v/H
BAoCYU24Ifn/TGIbf3cSJXjGKbKBbHpoHQHsy1mFAYvae6GXRlQuywtT7NXizu6UKuob4h6B+TB5
ddX3HZN1DUerHjy1KUvopgKsy4XsygLsWTRSyI1PkhoPtNBxDum9E9zUOXSENxh3/T25PBG80F4j
HHzieuFL6ca/YokKiKjuF3HKGrVgpBq1BoJ2gVZ4rBo0YGv3dcOo+rnn7hjkQnfsnuBqYXbQbJIh
Khb+PGpUanRmpWFDYP3MFyIew9cO3pYaPs3vb9oMjVlo++b1hzvzXLhioYAI4XpRwcSZxJWSqvZO
/NdcfRZ9suPsLWb/xQq3Jv6mEwyMk4qh8dE6n77iTI2zUn3zSG+Kq5aHJU923/TchU+aDqGpXpc0
mfryqZNuJxsHqo36LeP/q48DTn0rA175qcKCw2s7mi0hIWljJWOsXoUpZ4+mc0URoyiW0MA39lFq
MyZUM36+Gu7E1eJLqrrbE2rIUalZdpqBgLiwJnEATP9ix3rxDnWEfzB4l8MR4g3RLRrX3iUQbWxf
p4OFB4LH+7LHnvsvCMy+rHjUNVMoIT6HBZyrsGX9uqENTR4o8zSvl06eyB4hP89aTaC1mx8g1PeX
ywEKb1FSPVJ9QtSPhJSKW8YzLKEjXeV0xOK/9vt+xB+LKJHPFpcq0TAfzH7asZfEWJ8GDiL17QF4
bvpjT4HGNyB6shWCpTUE359+ycbc6JG1jiI40uncroL9jxF/ysU9CdAcAqPhazkGeqSmldXGiqnG
C/u9R5qbdt0Mf1oAePq2mIJvkJML5toZ3Mn1M386G4hF2cQVYxrGnbI3SIxVVbDFDsRHAnpIugeO
GrfAfd45Me864VKWZXWKdUzFZNnKC2FYq1652J+8cDwoAT046EXjXr89s9QRzjicTmJ847fk9E0k
rXczqLbyKgHJjN2nANOrPKnD/orYfecQn6hx3d5baO0oCa764YJShbaUHK2CAX85mS+L9jskHq5K
19CDPC0+/h1SmtHjLICiPbtZDrsWy8ADLkPB9wBCSkXlzDOE2ia0oCPD1Leqn9FbzEXqke8yotk3
hv+gKoS1GbsaInxdii58sZEYhzQdQcumHO7wZyC8dW1oCJ0LULYNIrRYf8KkT01mYLs46BbeaUHp
Ln862qD4sDTohLPPPI0KZrYflwo/UkqlOcUEBPT1/V+R2IqxwYAW8J8Z4mU6Po6joGl3naxGlVT/
1dpJsYth3nAQNrqIjt1HwtCmmtzxLlHQh+gMDH2nmncvmimIotHbZnLE6MQpuKtvn69KW9X5GLRZ
HJzKQI1laA64xkA3+saN3ZmJF4jehLKCA7HR/pHJOcsXdOd4gZfNMHLsdI3rtkFQPziMxgbozz7m
smVE+qVUiKMCdvwMs6GaxVF0qiaNhpz1IfGZX629jbPdZDTbnTl2iZqk0zEZRfvCPMmu8EDHMpzg
nAgHBwevEsdwmlTKn2XaTH+52p93UFbAAeRqel1tO7uscJlrx2ixa9qGU+lRzAC8JrBHZlttZVIS
GnctLP63zvBUd/XqzyPOQzpeAjBJWwxyj9YhYOvic4FrEPS96b0xRDZp49DlOgo5InY3jBAlBQ05
xaMNp+TgmZPHAg2Z8dSeMhOYxddPMplfTQyVXnEX+n2ZpFMQKMIvSi6fgEY68fD/S824gifD0WdI
+uJJbMZ5HI7WLf2Yk/ZWalOs/F9M3yjqHx6lg8/VHI81C2jrViX7rwHRP6n7YLvzSnDjs2zkRZNL
tfFTCDjsyGDjW/ISlKf0cdb/hyMHmweu3rrORGlkjOIpv0r7OWxrMYh1H6sewWXmLr4nB93P16G5
HYdNCa5VCpfdNALAz1Atex4UExGWBNAaz8McM3eJ8Ll0g+qZ4z1CVtLEJ6J/v5EPqpm7bsBeLxJR
UJJxItX6nlAToPswRD2IwIhd1PbnkoU1hsAIKIVg7TTQjV28qXSpaRfKA95r5ezAh5gbWcBf3RhJ
BPvY1hOQ4xns1zDu3lKBLGujJ9wGhbMbRZtX3pNwbu0Xv+xQhTMNH48yKK2SAEhP2cBLYciJ6A6j
dyljSpD5+1taQyHEKsIx+cfBEizLy79lF75Zl0pLdqTNw7/TZKyHzxsBQuELVGcxL+4vqxqE/FN9
7j0xgl2jUm4LfvRZ03F8SXq0tfwsziwdNMSIPg6yQt+oVKHujhxU+2ZdhrQdkSeO9qPFTxJGMFkB
S7KZ5kbrmLbRpBlK1m8UH8IGmGpEX9TYLOpOKWpOIB2AvTfODQOJkP+1XFGsRmHus7rJHKxs+Yqe
+DhS7+l/ZVNUMNdfidfaa14fun45fKFKyt8UrXC1hMqKCZ+4SzLWPA9VfIW3w1PvwAl60tGBCeIA
eehUUgpFj9aXPc9RbbgSvyaDFi5tQvZLlXxYL6XzzpkmAwkArq+9CxKVXOfJJ+qRDbPichDA1frt
mwic1C2oxX7fWK4B8MBsAxolbS4KSWq+ChFQAcvMEFgwUb+2BdNXosVmVPOkvvHB2Synm0mzmOfU
SniTvFciTh8z8Bh2tzS2hNJmVvOCb6vLHLbV6uPM8FH4nuFDCXTeA8hcGhcfvh86XQmJDz1dKlQy
TN3tukHNJuTZVuwNHII++ZL+10hnv+9XCanmFQdGwueX6ix1Rxrxp/IbP05Hv+9FM0Nm1zZCqZcN
kWRrTSaaV35S4ZsloQDWaJvVlN27VQPvKd4z6HF9XSBxDXCK8rQDRM+sXFkiwFZckSZ9gPijURRk
kEW/KJV3jw5KtjgXoct6mvehiiTL0t7SV1CStvGpm7mLmZuiVLnm35w717vyBsC3vmA4AWNMKkh6
oeRS58203MnZ2EF6hd8IGvJQvO7YgdtQJYrPrCprvM4Eq7valYkOR+mOOz8Bx3xI3zR6WaQmeBeI
8m92FZX/KuJZluYRt1N+B/BljWScLF9w2x34eqVmFUgSbA5ofo8rtsaTl2BV/Fgk2D4dhzKMjHSQ
pof79LHDQA9vt2VKkipzJP2kOTkf8+cMIG/43PkO7XtygR1g88SLdTvA7uWVJQnCZtKCIibJmMOt
TBXG6rxPZvz5BohB731rbsbjsFjI62UalVmTLGmf8Sy0FG+QfCnk7WLbCmMSB8n8ljAcjcavXNj0
mNyXhm2wEnMLYdlDm9TKd/tulVtwfduEdli0xK5blH1EQfL39s1K/0G2HNxhzt6gjYLh6f1Q6vC4
AMSfDDMazBLjeCUgVK8gI1dYUrft6VJdbi3+n4rTnu+gX47FsMqxSqUx6mg5XVAwTTxHCHKuNrfr
IuDj21t/x26I2skYiKk2ggdkBIvrxkwrTkn/Q7EIFm+HV91j+HrVqbe4ZnvZMJNk2KAo/givYzl8
QHXXdJHp2tmW5vjKrWA1P38NIoN2pjPCkF8PAncJ51DS2yzKMzYlzotivRatBwFDTh1ltvyL+gY0
dh7mx5Ra2a7bZaNrz3Lx2iNeOm8nOJNd0xYirFZALTbJDZmfWzKdDmanqG6R8cv6qdajEGG8EGxn
6EBEgaruf5zH1ZrZttAyQfbOuu8mrKA7ZEFfwot5VK9eL4gLkFSO6tps8nzl3uNTvmPCB/wMbcdE
pExjLGDCHPSA/MMxLcwz7IC9JolpjdZawI9QusU+KdBhd8OoMZB1/gP+U9lMRcwMTNVBTBgXFO8y
bP9AdfNHwcxqe92NlvoXE6KCRd3gHlckSrtN2+V3oRd3wRiSm7prJEEOYzorV2V5vD6974NFYPKh
37uNflCgJWeM0/9ERorP6BQ3ruXlgGgsmO25cwggVA5VHZx5JgsdTUJtXmmMW4stTbGxLw4gIlb/
vhHAeYWc3UimhyFK0kYXxpHDGHzHyv+9i2WzFHlZdDlu+TZwi1I2ZtjRA93PycpA86J6qjnrgjGA
j8Cwd3JnNJJb9it7mG+oos1WpecZCY/jFHc5f85S5AaUFzkoVnA3GYx8RW1q0eaK77w54aP8oPKJ
sXkXPJH70WsWRtT6fKB6W2jIK7MO/KbReFeXnrb7knn0pMJFR7wAvhFrQ6eQh27dfYcHtnC4WOyh
KKNnSLWrCwloQMgHZHmChi9akYp/CTSXbpwFVjsqXUDMdchChgSKe2dqTcLAocaMbUQyPVYeu5a9
xNv77C8Lodzm1Ylb30/cBTyzYOhncv7XG6FpOzHz83zW7HkdS8Y9Y6IDVrIl45blb8jU24HckjxJ
jWFeJkAP/6nekxMy83+rB9ATVUNWju456HgY3ReJ4BVPh1PXgb7VECOe2aKvIgsNyw6UaoqS7ku1
YIdz8TfBm+e6P/VnXNenC+CU6TboJAj6FRP/9VqBIzF7lIc3d9gs2ixlcNvTdVpU7ILE8w+8kC10
dxdGZ8mvGfaaafZfV8+uGWaZ+yA1kawhvQoUDMn7R3U1tut46jLOiM6MJbu69M1CTBdLADvU5Qo1
mJtG2ZzdX0Vv7T/jYOToVNiHidLJie+aTyqpd3zErV/zLAoFrxVfY7GMyiRXVFS37BjDW4GWX5Dw
IRzRee+8s3t5TiEErC2snKvir6TJ8v6TBCLbwY71jxYVVNRbJSF06/SZdMdwfdS42Y1CE6OymUCW
14Sv2mnFjSz1EOBN78w6L9d25eaY7xfxc1WQSdlrLDLR4SLHJ50KDEeIRWP56JZfzAonIlX2Vm81
4nS0sNqpUSAdjG1vVV0o0lB8qYT/YbZ05jp9aOZ5lK9UOcnivRZCYxX1kEg7u5Thzf9GZAIJoKBW
3pQGaeFpJ5KfTTynWJh12M2F4ShR8PObUEo8LBeP7FPWQWgaFP1JliDfYhSIik4Ctx/8RzjoJ9MP
xYM83Ng/tRpAbwpqptnQiGObOTWJ0+guQouZY9h3OBzdUhD9f7WsxT/rY818ExW7qWsZZGwFPiZH
acU/MizEXsiYEai51ke+m0/7fB+WSfJWyx1vw+0QCAPVUht4iyJH6D2paZNwdBd/WcxEiyY56ejP
CNsJ6pauRcXJOFxF63DqC6jPJ2m/zxAxE85LIorW6L7VgmEd0UNbdRtKAZ0VvA7D2NWNVbvKXxhf
7xfe07oDmkLWrtpoBzp/gWQA6rDj6TW66NRd1ogm3asIUBTuDQ1l1gTMwspTkK+pAgRjx9Ks+MiC
11+Ln4GM6fa1Q7kffVIuUysgdyJdel1GCfx5c2gRQPwPJiN2JkKmpenqSZPooS7Dh9uYagKnZ+Cy
PGZ4yHiGQTUN/vw/HzmP7b99MZ/zFJmSPXVWdcv18PG/hmtQcPjLfP7SmWxPuOPRsXN1og0iUvha
jyMFLt5mX8I/6rGZNzScpTHQpGoOpCqNZFe2L4GxYODnTfNTdgkr89GRRfWJ7N/QVK1co2qfsQjv
Ge2yKzpq9AhZnx+6myv2aUFAzNhhD/zx5eCsew7T3Oox/WaD0grUJcqWK1clv/SvKwnwAZ07w5B2
PXImLFcaqn/LXE/iJHXmvc/1mkT1YA1TZjuZALFVBwxXaGJgs5yyafH7ZmSir0g4X/JhO1al3PKj
oPiJZDhfv1V9sWKgsNrj5mcrFhDaIqQ4ZI9zaOGsM34QoXzxyZHcMnXGeATHFhC/0574oXWpBBOw
w9EN3NcUMvNpd/R5jrpky+azP6LqAiKSLR+96/buQs1leMi2qWOel4bGYE4sVN8z+9z2JbGFZJcf
itaNELh7ipSr3F+/6xIfBNXpofhUChy0EajGUwJ4bgdVr/3NoDPzd1rH/PP/pRJDGiAIQ0cdWV5U
RRVpGcDVtPk+5w0KV6dgRrMuU7tZHWLJBCN7OZ6pC3ECZyHbTVUzovbxUP4joOfB3+cQeMVoUGfs
ePa1hDzd+IF7Rm5P1A+OkfVmRP2A+1dNn0LMPQ9zpP5zdZ2nKRvafZOvZLvh3VUBwPgiN3AEW4WL
XQNgXNMOtWwL304Qeu5xsQhR7yySuXgjceIlODLuox6X2RdadeG+si1YNFTAMkv41mvrX433PYuY
LCHTtg1I4rs0ucuhO9Em+fhTuN/brM26da9u9HhrPXpAmKWi878Vxg3qNdYJmLLuUB3pefwkgj1B
OrQ4mkJccbZU/veE3kt6hp7x484Jxu8+m67sendqea9Xo5UBsip0rs7zYmPJEwDsa9vI2D4mOo8x
ij4MfVwRmRKiXx1Eml6p2p6mGrhPrrdTpb6MUj4WR9TFJ8rgkMTSQJChXMVo6XMKx/8eP5r8uKq7
MaOD7Fp7R9fhnSgJJp5LQkzKVa2bxpsBLWjIj/QvqbP0xIJAq/6aqQGBGwUDYfzOrKYFdiOUrryi
mo8TtYXgX/MWMa2STYBGKYYPi2xZ+Y6e6cGHObziB4GdrYpYLDVWg3L+1cNZV0qSLCsTxUB8cflC
qb2gLVXRg1q72rIlxY4NbLyKZ4TPwCWyl0fRzknVNKjdaIHwHzVJIHsq2KAH9H8IF+lLMLpQq2aY
qtxpBPbGFgbSkZPyKUjMSaVcVNTk4QHBSWwp5Rv07WgEzqXnrQJ0+JdIeBOtvUcht8mmnMunGkCS
aaXdJT9VxcEuaRH72RNnpbiGocf3/3PS53YWikMYeMRvFJwB9XmBaGbHS0CYmba8mNwHXJYAy2WF
zmCyTxsg4i02bdhKReomgFyEb/RNA4OYDJnXSG5I4WMIwdawUqvMuSDWC5ig4vEBAV2e2b1cP7zD
9f4cu2igDYpzGiFqrXUc8+8cgBEKpCliH801MD74Lv9K/AmvarUTgd+hKPOVnkS23blb2G+QYTn9
4BX++9NZOSkhCXfzchs04bTW0k2BBx+jgMoNXtQ7Zjc5XOeZARhXzJMQ2oR/4x7LuKzMno9J7k2O
ObgqHcW0ISsSTPA4QYd8e2tJr+ZZEuu5BhII+P9ACcXYBmk8Pnb5Kitxoa9yDEzcaQM7vRxi2gOU
e/6ZSOI5SRI7pnLU+9tPSG9Uqq0UEG2vCEb4oI6uFYq6N6Ur7MqCDDVUsjxqyy3g85UR7kyUu+fm
sH3Vx8nNK0ux/e/oNkZ0sxFJk/5pmwnWz0s1plTyHYmH2NS0OhHQc+9zXxF8j48Or3AaPziCYIL3
ZfDPSWtCzsoQI+cOwtn9nnIYwNF5wajAy9QflHDbc5ROUp+oXUOtqiSBtg0zC307SHosV9mZsA76
djHnPn0q9pJ8D1fEL2RgVf2NyIn8lfSUo3MBbRZ6EnSW4z+7sR2HAy6XBD3fa5IpQBBRLkjSrmZ+
JfN3C7/DEVdDtwKsu+6ab0pqsSjS6bvVyCgh4cIRiGTiFg8GYDZKYQB26h9JRo7DWlq18EtrKoX2
4WiHQluqdYQxV7wt6zFGX8GDZgVL7ctKqitqmTloCO+l927glSXo9DJipXxMi+InBR1xU070Qppk
J4eoePOaIx1labiJwmN++TOnhIjLBKrfEBi/XQhZP/kBr7f6ZjmOR03YtchWELYK89LwM8hPu3td
S51rR8v9gCX4pVZ/RA0hVWQn0dY0QxpxUb1DL/W4Jh5D+VXW3n8xygR+HZKfACobgyI+DKNGmh0x
QXPQBAFNnblx7GbQc8ZqgOxflfSabNbbwD8ume+UiS7VjbbqzxZMvuOdaLuA8FEHO4vMJUxgBFPK
c0PayR9+61YGy+XpEL8c+IJNwaRhdfQ6A4G74+uf4CPrBPbZtpJocHA4SPC/fvB73b1VjMnGFCm4
Ay+YqZmmkVR86HFsBjSk6fJj3+eQgL0VZaGcrAKWCjOWC4UrIv+FsPxhJpqGJ1Z5exKdi7//GnIK
dj+SOZbcHVj3p+qY1esUTz1Az56swCgFFdXxQ3Zjk6v4vwGkx0uIGB8oAL47NEGFEN6GpQM4C7ZJ
GpBPqnpjNX5SCo7mcx704PWckgKjJRTm4N3qL798KhHZeVkcP3eePf34YrJymx8+6JTVPO4KI8Av
PGFRVEOv8TnIzhQZaAEkXEl4CZbpV3ZDTrS0ikMYWdJHonDn9w1Er6KHnZthNZT94wa2dqrInjwQ
4J3VcqQhToz9yHg8Ybz2YQnRFkLwtkoBi74vYAomq4FtWAuVlLIJY4v6K0S81P1+YOa2o5Z7zl45
JrMqLXZdqC4YJjfwcmNbtDpVVHLwbrJCreA+csZ8mCPE6wySRkXmb6KoiHc5Gea2WPVJZuWzKTHQ
fPJeoqtoux86aABLI9wuDQ0KrBKoGSnNoZ3bY+shdgkTvqI4nAzr45DdTlTy31UWFvDRzpTH0e/a
Nje9B3OtSJrA2hN1v4laT4q1Sddckex2qOvEprQjO7UPtmHbpoiG3ps/npt+o1SBTbmd2V0SFB3v
iKC6Ja5vkeYQ0Ek7j8TfX1CiDDjpIDBJ2GTTitz/rs4lwnJKPEN9fojVC6OXcS8dovYa1eStATKn
tu9jXyLit4HeQkAgBjb+RXi1muAGuCEm0TKvQD8G8jnyU9uzT2kcgC3UBDTxp73PP3ytlzLP4j4S
hJOLCcFg/oAhLwRKAKLov4d8GwlXgqkTfzFQI3PeCeY/6brmYmvfLI3wtGb56VynKVEzhPSlggC1
/4qrjc86mipO92AeWAHB0RgxHFwP1W+PC3Qjf4Ed7AmscfIm2expWo7u6MgX2QpAx18iqHkzYAcb
wRUIHe4rv8h8v9QwmAAD9p+HggbVMtoFQtLu/Gen/90BhcZtGedYbg7YPrT7x9X8nlSaezw0RM9P
ZzZRGOA83cxOHghNyJSUejyBBIjCe0lY5ySi6qeQMLs86qYqogX3d8UwlCYHTj0Dnv4EtJFQigP9
adZs8gzn0+mixmpMfjbFTla/Z1LFzhhrh5Rf35iEWLvH8hJpO5h1eWwjvWh6vAVaf78xCz3UFKRP
Yqxr7HELPe8FxdbTM1CAWPfPkxqLR3bLbOAxeH+1OGNo0aATeJ+9fwxIGQrFAuczwzcsfZV2HQCk
kz3rrkiQW+4aYiUMGzjpmIKELWKY2lfX6Sopo5PQUdkarov9hv/pOCB7W0MeA1Moz/+Gs3bS2GWX
RNQLU4JNAf04M3yg9g26TWn5JaZTW69tNzaUVxAgxn7l1pkB515yuUxxRSsX8LaYBfJWeer0xmW6
Q9CNJCiHX1p4wFiG4MTd1ioCYMNMFNZauRaTa0a3USXNh1EacpSwuSuZ6HnqhKo0JxSPekzuDE0v
+OH/MRQ33M2iLT+Jl+oaI1nR1R4NshgJ9lwdQXh4h/vnngiaOtkrGGdegT3LbR0nk+Nbh2pdEbGB
z51sqfCFoNbfJQeYu8VFAJ14t2bG86WnbXsq3TAwpb7+B9WqD7xJuT3dA1kFleHeyEfYbhLAVHSA
favAVOclOHJ0TmR/kvsxqUdgL8FZ+VFGATjWzp8Dke+pqGmfFLudTqM3KLFdU13MOObw/VepJz3V
83IdM8/++4lOoo1UGu1sJF5DpqbacLrcB++Vu9jHeMEjXp9lmx/DqZuhEtCqljk/W0dnBoNQLgPX
MEgnu9mc6cqipOoOpbHZ4IYXlkeSmY8TgL4TAk2Pze5QS3QeaLRwVmUCaAIlNs2+hc/Pkgdm41Fl
OH3J2oZk2UvNVqn6s0ZgYr/AL7dBV0XSjUMQ16dBYhBxlbl/aOTvPauOXjEvDHslRxBeM/f8v9zj
dqKUyjYJS4HoChU6U7d5pjMXuWeApcWtoINfg7roVRt37CdeDXIsD9UUbAMqeAB7VEgjp49xSsAp
aB0q2T3HaC4YM2xI26gPJ5c2eXxJFUEKPcUoiRWqdhpdd249Zb+AXcDRQ4UcT82ItItDTr2cgSwO
2XH9Qw9sFcMQz3QpFsGvXBefnQqAa+WbHEWkaSCFyeNmHDPwFVmuauLD1zrYlBF+3PbvF/zjG1Be
pL+AnlDI6sU4y+ST4h8zY0OFTnI/0hwO33JMBqQ5GKIgVOrHaB5/0Ajw5/ohQ+ZHQJmtX0eb++v9
xKkNfp9luhPDzbYeLRxtvtvROeBvZWW5TkD/fjir9FB+Ab2e7yet0KG25e4HBPjYIYA7CdEH0LmE
Yr5+Bp4YrVdkEBJ+AVIMCB8imAkXXQ4yrw2H87+NjsRHd7E5T1HiS3X4uBFztbEctFpbK+YtOHoa
gdhB7K3Ebc59LlA4EDpCmGroGkb08hY33c0SRn6J2BsTR0UFJ+Zbim3VYTB7Vo7r15ZWuNNRxB+w
4PGGBoK1XCuDsq7wt/iuFAaOmviSBeFHwXC18t0rbaMR2FN7McSiEtOUq6EcQX+4j742bOaTLb1E
ZCVbfQI4QNFKpbIXmNXnQTQQ98dd+PRjGwQ6AlLVWe1nS6x04QbKhv0aCwKxljzKkRTkJP4xGNg5
roBkte87isFQFiX5+wZ11zM4eQBIHVzVXmMALBo53izzYWzhjZiUl0vUkscwfY+TEHiolwJS+Un5
DVIZ8NgD0nEH5HZ6rBWl08nCC+hdT7Q8UZVXFs2UJEL4Df0kuAcQ++omcmx4a3bjBd/PUO5k9HpM
DdRtIrp5367XdT5wwm03+l0yoYtLuwaUDYCfOGV7YhZfNDwBc3pi3awrc+OIEsFryo/BjGPaH/o9
Wi052doNlrI+RiKrq8I4hhdn/+Ty8yGJA3Rp6S7VYuf6bOiRUCRl0IDyj4rZc1Wy9u2D5cX6XLob
VSENz4wU1SQUxGPtaRdi73YqpLbS4bM/FroP5/WKTUhUqQDfcPVjgQKTwK9E05QljEhCgYW0AkEu
uxT7d2YweiJJelLO0AHWifT6XUjuk0b0MFJ1eLaJP26myFJrgk04O37MR1IktihLqliksGByC8ff
bV3DIek45kMz+M16C5qtSAKBD7X7gfU9w2n+HmODK8da6lLn47TzTEr2XNgpNu04bQzdowRyRaMZ
cHFmzonC75eXRKoodz49W5TosxI21Crb4oj0eZUisiv5dgPpfhnbEEShqGXL/NwCIL8o1fJbFXSv
Rl4yK5dQWUQnJAnfmKGmDltflWz/zUttL8cECBdudcctx/d4xEhIoIH6DlPc2uBGC8GSWEwqWEQo
R/k6n3P63A0dm/6Fyg67Q4/w8oBoh31IdLAPIdFww/oktgq0JLQCI5LNIZ6WzI2gp/5is49HtW29
p4TMo6x09F+Aom+g3yq/eORjjfK5Z0x/PmV2P02LMUOtCo4TLtxRM9mZgsB+ihAz3S/HCoyUeV3G
E/CtheXBxxX/DNzPSUmGQ94XQLO0swu0L2lgWbH7Jm914+qBPoqdw45sNcT8FLpqNKYjZfWBhSA3
i0yHKsdTKwhLztrkdoSqrNaUm7+5+XcSOTY03SzL0/7vxKRL38Ky+Y/AdCnReRjrJ8hj5pDEhzPA
HbSaEEqrHB668SLYoFfhmAa3LypjS6K947XxukeysfV0rrqNoO1Yju3TsmmNPdb9mAguPgL9TgmF
12UhcdSfZ6i6ibpHyPPmWFAhS8s91OS3nufSSjJlPAi4QoOCAX1t7aL+la0H61iMrTTyuEMNovNC
ap+ffBVxETS7QhJzT96BvRcYGV7fsE+Kk+/sWqDiahEgc+D06IumcljUi+sWxbNanpQcvoDc6Zn2
v/jaC4RKRcndw0Xbdc4VTlYmO9x+I4WPTa19PLrRXIzTPfnpyDocIoyfB7gn2oHl8KCIeyu/gbpf
CLOsIl0rpdggmem60TdoFUX49LyOHa0MvyRYzb0FpTpxUoCtKgygMPRTt60rC3EiQKQLpDs+jig6
VPloBkx/pevsx0DiMQIcCLODVAl7wJbzwtOK6662bQX43EjR1FyK1XJkJthe2Be+OiKgWYz5ukCl
TQig36i0Lq27NbwVaxJktyTNob4kjUu7mIRViRn/tzxV+3AMz5Fpg/4ak4zV3b4ETOSRMOMhJOmo
MHshWLQpfaF2DS8amG3VIP+KcWS0YVeXt2tMM+Y7SlF+h4vhqoSgzAZhr99ys1DaipilKqRwHSz0
WNcs9pwuBqGIYFRCpvmPudq7/t4gTyuQfZsHA28tlCsSjaV5hRY0h7lrf9IBk1h0jupsseAhXcUA
xMkiP5qjHny2ZFpfBTLh2ZtBmut45MO6V6m0HKzzbdCkDQc4sHH81xNwSqt1vUXE6OBZQ6a7q1IE
uCydmAg6Aq3CuHJVaKo88am7cENBj9Lc4OQwPJv3XLsp3EKavFMlGNrNdTCWVa8FZVYehGeXmJ7V
l2iV8hudKLFPCX3FsY7hd4q9Ky3j5HyqrRcxvZH4PcilBz6ly+Fj0z+edp3xIQx0q4l0O/Lt8Sg6
4NsacEjsO6Vb/zHSnVpB5TlzPFNoiOnxHG0XNUODO+KxVCXqO7evzSL6PhcMTDFiYX0+C4NV7Pyz
luIO7LJnVw61uaepPY/2MrSNMYP9/DIaN3COvWzx03VywZ9IWiMYilz8xo5CKo52COhTYzWFZ3g3
s1oiZjORPRGg9TBBZZ6WcHXpnF0GUFd1WAjgG2Hh3YDjs/FAqcl1AI/wDnmXctOFmW2SVOhGqDKf
Ffo4Ai7MDrwfcO1fXMEEHEylpCdtwkzSaJPUMOPJyRQBo54B82Lv6eV7qGBgTbYfkbmwnaF3uMYE
GlJUk6rcIVswwvZr2dX2S2MEcA7HC/tUGhRCLSCaIZcvQJh7hQduq0k6L/V0VPH2TbwThT2/v+Ep
PDXEfdF05tNW3XFfInCupa/Kkv4iwi1EiFQkt42Tywm/HWJGf8KwPAN3VIP/TShSLq/jdfmZGi6h
/NhpUHfJlsr0jVCuL4FAzUI+t45nmGQDr3Q+mHRw3+gDGiul4/el0+SntDgy2IXD/3AHjdsRPBWx
PR7x36dugCqcJn4V3PSZqJrj5ARAUFTUUcXIemISqSLnoo/PctkC+X2j9BUoJouheZ27NCUlrhyo
LV3el9h8a06Fq5M6+05dtKyRNkRwxHWcsMAcexL8t5CHgN1h8VKrIqZFbin8IJ6bw2k1eL75SJsR
geKVnv1ho0Zy7sKFfQap7wD97tYpF884S0PTA5WTbLvPlr884KyE9KopxNV5Ejt+JvBNZakPCuNQ
pRVPAuU9MHE+JhgSIUBjGQmEhE8/Lj1zI1h2IjHPRfKaryhxrnhJlktnNsq5Ee6Z0TRNgGAoJjJq
SxCYUkPOjdRgU13yOrtsgKttIBI3+bUTOd5VLUVQ250Pp7YHss7Lw9r+4CDBZxaROMTdrhXm3cPz
IaVTyzma8fUvmt3M9pwytm4Sez3SCXxu3ydNZ7SQa8sIJNjBCKiZvBVQaqmgFvdQsxz/VuCu1jJP
hLx0kyN5vvAteyoka2KHpK/TGgqzZDecpcwIbjvcr0PezhCs3K600u2FOwwxNYw7XpR0+X6nQ8iO
oLA4UBDazD9lq0DLBCPFZuzNu3qLnTznU5lylHvkuR4K9pase6xdgQ6xOM7O+lv2fVMVuQNGWVM4
swSGTyLTAwmTJ7P5U+BN2hX8eh/HzjaNc5fkKlkZaq+vLtIdd+pZdBIm1qZSsk10uorR8BRY+0lw
vUYFH/f5BDGoSeQX+mn2wmJ0uvmVb46AHMtrKw8nqg7bTBBgNNlf02cCPRIP1x/5+7t7aqoykV+D
gldzyXgPnVCyPgkNPe6mGUBYUAXLhp8WA02AH4NFL2cRZF+IgozXOqaas2UO8ONnti7tkdBXa+If
DcaimRUf/1mCzWFjPm/SwoBQaw6gxxHjYR8t/de4/zndw0N0Y29HahxQa+ckqGvExCU8HLD93WYZ
6kVkdc2rqpugmkRdvcwx6CRg/iPN7TXb4GNnDwmhupFXnKyxMT/VALpKAJ8o8Q3UtMIZUJTn6461
i0GV9iaCezRJocqlTOnWfwV+yk4js8m/hWH30ztTSjqh4IQtKVJw6dodNhfqEGH+R/kn5AUEaRxe
2glfXTU1z5bksdD5ptV1w4JYmjgHU1Y8KnuBSyhbXjhSzdR1WzNg1TDvRN1Zcnulb4GScll4JGhs
LKDKP9H1LkIMWfQbs+edHYEN5oBOEc+yD2X7l18OvJj5F2KA6VN90IXJp5ivleTakz672IhzFFlq
guoobRUT+9phr/vT0kDmDOGL1iEu4UelmIISU8NiukOu8y+X/EEaTmwb49v1I0Zuegs9Y+OBWovU
wGQFznrd6nxTM1rSz1efkuSy6mDc96ITgfn8UpZFUCSNuLoR6LSTnGv/LybVMI/lXw8UcdCk4F4i
4d+BTiqWedn+bMAxfccgOpGOjfLpXID4vtoekomQmeYJKDMzN9Dk9EsCNXXltSNnRiGGndCKrmtu
mBIi/qhAUquUEc3+cZZxGBSyA6baD3NVEOnKgCvc5TFrMja4Iamc6EthORVT7D9Yx2/cbl60v0bP
/XIO1/9mhZzTKzbBziJ0pCc0yBIKCqPXkpo+r/NBQvNEBUN5ioPzTJ8yhthYBHX/6AkOADJ7+9Av
lFXJdNoVB8dM+7wiNaZE0p1waXgxM1K1Lm8/5u33KjBfiaQs4UNZnonTiGnIYNrAlk0b0XyNeM4i
Avhex0FKZapPGWxEC/HXe4MoqguRyNlaYXPE+u32evQdIcP/7bm9QbPIL9xN/flJEbFmimAnpdLj
fLELMQG9P7dDAl92/q2z8majsLBOiG9sjNRvowqVYfCw249lasCx9BLI1M3e0G/NQH20/H49vyMz
sCIUOKheLI8f/JBEZM6il5bJX0WrtDSgIr/nr9jtgdn0pFb1oFMbmwJjSVamajMTwBYuL60U75fl
N362lQvJ5PkZ0PcTFwZj1Z+3yM8zYitmo6ZKsUwrrDJAOw6+fv5P+EzNlw3PARpDRt2F52rT9MNP
unrm2te+4MfOuArgB59h0gR6aYmqTZc9E2VzZMS+Wvl5GicCjqOB0RTjDTVTvH9NAUVjYKPp6hnu
fBoweRQthGSyazP/Oit9W6MAHCLrHOaiyQqg9w9nbpLW/9Ys+mbsD1Af743BANJ8m+SPFdYi+LZR
OGKeYgG4u/2shgS6HypkCsnoW5ZwT9smzllAVlB6DzSzH6YMTKAJyuYVI02UzXLPcCzs1SY1IDd0
2G0ghjshhJ4Y8/0jWzXCeGzY1OCR7MzLoOxM407rQ1FTddRh3abiQVuh50ea6MMlgNPkGFLJJkwl
3BBAeR8nWyNud2hFMmaGKAmFOFV6eaeuySQ0kSMbTNbscJXee7JeC3W4fWf7OhFKuMP1zU5W8qF9
hm3PMoz6RD3HmiQLrVfHlgCWVnPHtetaNwCpOHR13ED7bF/B+R4/vNSUVexdwt9driRrjbAde6u1
ycNFpZZjxR+C/RSOEy0jkavZw90P8p0FdghkaoIWD+pwagz6aPCc9TlhkLRhbp8b6uX0zokM97Fe
Hte7YCq5DfzKw8kaubqNzPLSGQDtr0sv9yEQcQ9ah56VIdpeLuFnC1g7mK180mCLzn/hbvT0Tlv6
bZpQ7tLeyimnj+7V6mA6v/Gt7MGzvHYG8zzj7Eyf/NTYK8qeVLyJV9qndOlVyGMlvZTi/eHB//Fb
15IxZbUY1D+aKijygAFL2eyFqnun2aGHJXrwB4sBcJCsIYrr3ljkvWz1ZWG3wRa7kVOsarSrzMT/
vMVDoE3QtCTa4AXjTiPk9ti/1WQVtf6Y+s0pyWp0Fa8Lsvv2kkHjRNon6uz8do8vH/IdhJ+fD0Zv
4buzWYM9+yEm+n7c/c+dblUnvH61whSvknjJU/z9DE1m3gnrDvGLwgk6A89TSXO4KhhVSnLNOpK0
lsBxkBSsAEg+tI9LvZ9bwTDW3sa6vdWpBxwAwBrGLrtljDWyYO77+3UN20frdjGXfzFrSm6tR+bI
Vdqwpct5nlvTsZ+q7dSqaF1JsznYXVE3negfS3bVByTnEu/A1nx3EQnQ2olGY//FWY9Qzb5H6FeY
EqY8JsZyZzuHDJYO59OVlEQAHdLGwNFbZwpqMfiPw9gzVaXAAIxNI4vRuw2avDdVlMxq7xaDY+HH
+2irYxubMwfyUCs0ELaMQeXXSz7YrAqxFd6n0Yfjn7QCK6UPD+V6cJVW4j8b80hMu++ok6uQcTZY
jZHgOOKipbVEDimxw/eluymPKbvOAH9pvAxEU3MjDzwSzFqgWj474fE+a8404JuzOEpDVj2v5ZXQ
r+FMPxiWGxItRCinW39ZB9MeJpSfkFl76oqVhF/QFZ2iOs3+C3isK89h6o6hMzzchn+h4mHtp/Da
TOqTRnPcxaZuUWpJsr+GPplfAl5aqWPhXY1WGLSF9D/sq7e4qx2D0uDGtb4bbu0Vx9dr7s+a0XOd
7dpG4iK9l/rKIidSnWGb6BIScStAB9oqY3A0n2OPlAu2ea6ZTOaeoy7RAxGmlTBhlbUosPbiVM/Z
zTvxKKbVzHrrNm6jAGX0xo1NHCAPHXw7mJdoQQQ62/1RgS4tofwn7Ecd2LG0IEDXnKIdPuI/vfzl
hvbaMN8iVF31wV/pKRqchKiodO4pFLg4W++xuplNxXViNRaLKbxNZLbuG76oIOiy3wSHG2kbVVH7
aDuhC8HLaYRkkifwdgr/94HUCnd+GN/kGlqY/BheShwNomPPYi2NaP/7w4oN2rpEbMK+oov65sg6
GrSlBANhbdPxljNhLGrujp6BUa33QJxh0aIWoalcCtDrxriGPCt1nAf71OXBV4iYQODu0jrcAivT
G8WVGxtxAMeTj9d6zJiLnJsTO8Pbqu810diJCQehr4aSovdiF3ZZs23kVgwIFkNpOUae7Cmy6tAP
fLaXKZ1/CWPtjfsLLzShS6nrslmaI9UdE+jqcshNR5x8Dw5PsE6hdFBQSDAYVvo3gS6WC5/GBKe8
0WYGHBRESYWd01viCSdDwIy6I4sy1EztJVtNP96wNW2xgHWhOIdDcgatTLbOURnX0Sy/WunMqSQ8
hwx3CSw9MBTcxAdJqj/QXS4QIL7ectHsjY9BLr2bbAuSGf3Do/9ekDvRJFQKEZgw50D+98kRnt0C
gbFbzGi35R2gGtxzuTC3nZMyW2Qb7dXaLZ8hOrH6yc6jvQBZQCmBsfAu4tj6xWmHZ5RXw5U3ZIDd
nnvzFOvBPcJPoDoxOowGis0tlpHx8S3ASj+YyJmYWK2c8rVvLLeLZNb1pOapvaiO4mt67j0e6Z4v
Fi0Y6ZYzdN1Jc06EsZxuojJGp5X1heUpGSJltOWXQ1pp0pLCAS6b7snHqNhGepA79tj1vbWbyqRb
enRgWO4UVN664/S8tDIxzgJQXTf/RtTdcG4AgCRlSyXr3eKYqqh+zvEDhgfOym/odsq2zLGd5eRz
S+cNZgifLUZ4fDgXZg2TwSRbvKIaw2e2ylSFHRofsM86fvKKL3UGvUMEsKsaiASHjFSn+QIFiuo2
pJwzfm026wf0CmSMmltOKIw9C/bqU4nx3prnFX0hNe0JczXyEEB/cIJ1UCmAYb2K0t2tT/7AiF5l
kCyR4nkLPMGuVTVknQmjQfMuElgUfJlNIjjQNrOu+AP/QqDABTZm+Bek+48aVPLISyNENQMT+Qds
MFBfwZ2BJfpKP1XhFTYjfm0DYmuNy5o1oTAAGRRbsRV20FOFCXAOF9rompwTYZlGHhDIAskXg/l3
sjoPRnxNogbGDovkQcHuQVUKifF/GN0gzRZUOjkXZSEWP8dbWDQSLFzqs1lrj0OuD67LX8BfYBBq
yFwujo9/su89d/sEEGyC8Bj9SShO33Rb0tEt1Q/VkAwo3kqeq3AqE/uLjSEVNG0cD2rQ/tyvkAbB
tdKntqTQW+RbMnqhJNY36lnA7j/Gw1rzlkS5VCh+QKv71uVu3Sg/F6ArXTxt6QkPdGXegNmLhis3
/TZpl8rGHkNdHFuMDokOUKiSh/soUUBit9YPChg/CmEhkU3YZ8B+YqRn83UgQMgppE2fi3+sQzKE
6xD7JCJHDC3z4ZbS/38eIXZhJ6XsUxvjjbb0TZK/FpqWMG9xN4dr9M5ivGter+nXv3RgU4O6f3SO
rA6YU/eRwVGv0f1W2mAAMbCRoiNFhkwO8h4ONWhArmemYyr56wk5z+umkw1J2oQU0FRYvzaEiIhc
PohRFVIxHyA04M8mqRwT9Jirgx7KN6XfrnciYlq5glxWdJScKLjYIXhzjdgCUL5x2+RSI4z2Psx6
Ts37OxMeM73r2g725Sal4uuk425F6Hfp7FN5zvuZsbXQJpIU/X/QL9vBy4w2x8qSdcLonKRlp7IC
sC1clDzUwDQgFzgs0UcmBH2jv4qb8VbsCEYtej1aeSU5ukvGdev9OGdrHkW5ec6Ehusr5vs3oxo6
QnkDsmkTXXzlXRjOrD3WmLU51Whc8pQzFm8+4ErTDAx2ahzTGhhgP73op0ImbihFNyCFOZw1lYDr
b+KHGfR3ix+4RZElJgS3hGQ5wpG4GT+GbYmabj8NtNDOAcW+l6xP1chDk9o768zEvVdLe7qoIR9W
3u8fxX6fhLtnzdFzPRYAp5jajhTzO5hMsTSc1vfUo2j+UvsT/L72tECf/xVKCQ2AxgCQaQhyJ806
IbVRI6KDxihVZxmdr/FgHE3RnsN2bCgf9PAkyFQm62aGMQDyWMWSHV2oalTbrZHBuBFznZ+z0XsL
mrZREO2f8VLGn8FzC3lNzmTJjQSkKukIhlbusqPeyK99AKg6j68JbqKJRlsfqs/j0DzBujKD8MvK
7PcYR9B0xFIRPWrqvDyQ5ifXqtBN6uZo+iFQdW++3Hw1GeKL5W7zbUWrCJ7cMUeIYkNrFbV7+Lum
ZiaJQ6eU1l36prSKgUiOR6loCHAkAZFZ8uFvs5ECh4m16T6UgENPyzhLlmoLnje2FUUfo8NY4xNC
J8uWhzfSK5C2QXXagbhRWBTLZ4pGRK/zTU6dK6zWGOTL9GYChEljTRqUSYCLbf7GsTX1P/ApwZ0E
5BVsNTFvFhgBQ6Cq68aC6mQJw5p6KlDtfwMOdeDI+bEO6jUZ/T3EL/Dqf1xh5I/i/QRDtVbRl56d
No7+uB+VVxjiTds3Ssn3hXoY07JyN8RdEcRvzh7mLiEp+q7RSDP53F3sVORnBGwmhpy6VGWaD+cz
ZYi3HmVFKqJFnNu+bWTgXPq6lQmItwWnwqpnJDAhJOaSdLUvESEJ06CJ1fjCEq5bskPOpAabJyl3
1v0m4Chjb5WbVXCsMvDkqWiy1p5JZchsr/O4h50svG4bQm1wfcpbNzLeo/nOfgqOwmKbSxJen+82
mWjJ9kD9S/HxbpZ2kjUOXNj48azsZdaynTDdvn8R/sJ7ojGcHKxA7rWF/6eKW/9qsUuZrDONV5TH
d3wCm4zVKB/Aw4YgQeuPm0TX0YWTqBfNC+sPUC/u6GBvADz+cZr6g2LrDLUBFY1D403NAv79xyqg
Z3UFx8M/QmGeGGzfDN7g8vam3Aqq0z0hrbO9NkLuF5O0oeAGNgXgGBvN95KtZBljex3VfVgLtETb
L3sqrvTz+bi63xpDklkuTZHpyaJgAC9wQ+5e4yroI3fJCcnjJlAuR0DWsFNovQF09btt4DO8ezuH
ERUQncGxRqvCqwNrxJgFOmXqSythi1QrJ4NQ/AacmE9haLi3KLfnFBnuFT3EaVHekhBH98BfWby7
8plYUlBkh6QGWtxSxLOqfyZAf9Wl2McJThkTq0t1oUT6ZKlkBGvWlOH6SCDQx3LNi/B48DfOXhXb
IiUEai0J45OI5T4/PKdLx2KfHs5K8SjQWp17Y7QYnhVAeYIA07rFIwEXpUYg4dco5n6i/YeCv2b1
4kXPrM5d1nJhbaNjma1+e/QOVP6rJx/IQgGwpfgLRTyvvuABc3aJrl04Wv66OPeSBUc+tDkZhQ/Y
vG3YfhCOKuoqpWjHjBpCrLC3CjQycu79zQkQ/P0XLvmBpb2SYmObXCm26AyBpRocIQyUZVXty5s8
r+EIzeoPrz8IX+uMGSNimlO1QcbEEi9Z259z7gjQxsQTfno8EIVlCyGe0W5mkFzrwWv0QboE3NaH
yNXzMh7WVKI3Q100yY2qkdng+NKgqZMOf7TKxEB/DAJpBF2ivhoGA7AmT862LiifwHWGCLJ4BHHK
uUYx53NvRuJ5Zry7HDwI1ZKXVB6jM0A4PSTxO/ZRyGFhkRuOrJgx5etiZ9oOTW5BPbbNHuHMSIXQ
ViCi+G+CluJKlmnOmxn4FJlbfiiGt4pPa4FfwnXJDLzXMLbPyQVnmXg+4YCnLpufs6YdgZqr6nsF
iFgoUB+1LWlGL/LEXCk7LXqPYPJbKYwa6iCobTQoFjAqLll3CYFZSa/5dpIWmExxygFg4OHd9iK2
/7ODb84UY6lnRWEnRGZVC0b9Xn1aHfrFU0cg/3frMjr40hGXQAqeumQiiAttsRdjpp5BaY7urUy+
wAGCnOVPg5NY9xeW6TsEFrfUyMP72mlrtgfgYIR8+5FWNe7m4tHsAfDAXeVyOkBzghUwsiPoANRx
F54hIyO7iEUAnsctNP/AQq0CBlhufa8hp7dreekT7m2LCUt6ilQznnIN+m7BEU4Z5wNoGjzT0gUx
+kF7XKaMBXXhkIp1NBjOTnZV7VDrCl85ML3dktd/uu4aABqLWcrbGy1ldPX945kDuJ3narohLixt
kjkk6rzZ3yqgmYqOJYM/JWf2ibps69qrPvmGZcNWEWuZe8QlUOak/2jxcc0+6cQcuQh0SwoGVndY
jTNfMSx1moRQreYapu6hVuQzBzLaot/ZjONyF7d7qAnpDZtAHN8ppe+gG3XXQd62OXTzNlh73UxA
Gxyhxgsgu//68mUgXiK31jKZRtUalvhTj3QKDOVLy5cjgwX8kClPoaAYJHo503L4kLzfDap0AHo8
iRMwawfZm1NXpwpwlc5XXrkebi5AHjfFV4qpGZJE3EtWbNEa///Aaeaawd2S4eOii9DxFE5Sxh5o
ltfjtQNPhMZA6rEW6E1dRIzMA3cIz08knZuocFCfG1WLxVbGbgmmzqaw6iicf9JY88S4O9tNnB7G
UHeP8HZEardrhbqvGwR5hNrBVdXZEW955zBH5OgcKyzMcPHp8P6l4nhwlTNobDrVZd6f/x7PaA2f
oq8UKHVSE9u9W58QYPsjspBO4HCDAQX3uGvPkIfz6XvvABD6/GXkJ0cTC4h9VMSNSiBv8F77qhDs
s6VLF96Cd2xejug1JftLWPdQds9dJkI83nEgIrXWGhj5FL+Ek52Fszl75M7ocevudLYn27yZP75G
QQwgt6yy9gfaYwlgouKayB5mlO1qe7Aoxw4r0VqxVp9OZTEvmUW2pSunei1v0qA/7s9FccZ5UJW/
qPL04yM4UPR0k+kp1VnkO/fxaoKPIXabnc1Jd8rFbSsHwrQs9B4ipqiUIOiBv3ir1+QTBnbnIEo+
+0FnidGiq3OtucE1t/GDzOwqkzn86K9SU3OIK94DY+ae+bAMBe4jfmLAKzsvSeWkBLvsKLyN4z/2
ssEt+JCR/5hY9aNNnFcZmk+e/f6nsViGtxMQQ8OMVOJS+MiApIrAQOLJrwl7bDWUjJj+68d+OHvX
y5BHX1ThC4OeOXGzZkcCDggaJHh1Nmbu2atXxTU5nogOqXm3juDVNr2Qw9jzFZl72N4tq12Sa9Fa
RV+lNHkbTys8R9ZSt6V2VopvgpGNKfGuiMH2NU8oI0GXres3cZY1EdI+wnzhpQyEAWiHRMVWHfmr
KNecwoFdcMBF+Or2UtHjheaCziXjXTU8KvRhjoYW3RiM4IbzVkKP9oUtsJIP0882JDflgr8Y2+9R
SU2dm833cBpWKUNwa0enNJVbeyCvjCEM/1ua4G0G+RJrcE8yzOQNZghS4GZtSQ5TwnJVRAyEHlgi
43fNHnCqRAED6n19jhDnqnZlt0BZM2w4GO1USDvWTBrVlE0I2B7MrFvIsI+CRLlWCE4YfVEoaJrT
jqF8VRdUlPeJge+XzQ14fCdB6aPJGWN2kaHNY0DM9jYbbIEIjLH5jzTs0Bt2VoZvWvbJPqaIQk8E
WW7Jx+Ovy5rCHqm+KW5IEsbQoTcF4gDg0vQJc3PMhvVEkwvxsKCLwenMbzXWgcTt+ZlaagPs/9ZI
P/PpM3QQwJV6gjmGp35Xxaj4ttz8V2QxFYJM/4J/HYTYiQNPokg1et4RxcFznsCy9DhKy+RRyK0f
fwBiYGnfG8iwaN+iRWp5TPbAQLdk7D4fgbemeGN8thGp3hrSPMJtQyPx2HkJ9DG3HQ09swKcrxBi
D9I3tX7N68+SPYVLs8vEQTJ/gGHfsSBywqLM13WEWldnPqYRb5Nu6DsOMQLBEI71EtT8z7yfDYJ+
L4F1kUKjgTJB230c4lEFxtQgOAxKZmx+JzDWtxecEW+Advd0OnDEkwSEnwjvGDjAXdo1DS69F9Yh
6cdqOj3ThH+yW5hkk7t1LD5OzvnetAHOun68SHbcVycvAWjuiRdVx2ZDmI4FPcEaLo91o5A+Oy0F
Xqzok8E/dH/GByQ39tcTIgdZf13Mvppj6a4WXTr9xjbKEmBy9LGhFVCEXlbdPkWflqZds+PX8Jj6
v69EzzZqVuw6LM3X7EtNop3seJ8L3n1Y3eljedr36ROIgh7YxGw98sCFzwR8fy7HAy3n2twPK//n
0poertZZGfNheovp8twzqYlYdcspX1J4LUS7ihjo93l6u71mAwW4V4X3pcqUogXQBX1S+l5qFsmK
a4GVgw3M8c+YLeqgfVdBlDLd97wozLTCqgKpuhZz20TdQAgjGywK+2FQwa7MI9r9OoYlMr2OJOka
bit2dF542ZpMLKtX3aYzCxLEPQ90NRdV/uT131ZTPgQHzp6w4RYEankxPB/kctAV1JCUNJYt2RcB
ULvF6PAnQQEjniqWMv5Y3j2B2oJJhF0pLQxpSUOjeT6IS7WqfP0MtZdlXXyz8S/VhcRD/GbTzzjf
vb9noy/xpYKSZ3JIWdRPMaO3wOzSXA45OhZK55ubLbcZZIaBgTwNPSOfstOmhwqwLdrDUPLpIXdi
pJKreiEhmZ2RvkynDchNxqMfvqj/DpUZSbr+LlPfmqSwKEI98qo2Na9JtqM/suGRMFMVbR1y1Jh8
qzQRNUG0IkScRqziUp+2slQE7AwOmqm8GD9cC0Te1UoqP1etrFlxLEnWknYF1LOh/CMlWqCtQr85
wAuILNREpNV1jtMH2ZlejdLiHKF7gkQ9QMCtKg2W+SJDKYK2skocQnmzfTdZ0ABxziOa20aZHMKt
DwPwwN+JGsIjwHMtQ/kHn8C1Z84S7o3ykgpXMYUzYL+5K1nOIwl7onb0IKku5sHvGDaYH6n6IGIE
xYr6ycYqIZgsT1W+/PYLIh9ZI1Lc0u6nXZ8KjUCUvowMy9jaaBOyh7c8M18KLyzYc3itDJ5GAEys
CTDcLnNSuNfHpzkZ+3GAf2tnqNbjjN4bYVKuPpwWSXrGGVWyL1yldbs6oHSEE/WZv4xl3N3E2XuB
jHes3cSv1Qu9QbmXNvOCkxt7cDD0M5H1XjB0I04n9TLWhk6GbMOvC3dNyaPrFWWVyKaUKSxzXgn/
gJWM7I8aLHV6bco60mwL7C+2QTJzJ2wo6AhKKPjCm0x70apfFPC5rbCK18lNNJj6jB/Wu2zQQsXE
Qg44dPm2OeQ7Sq3ROZtQzNrxd2xpgukVYlLeuoqVySYP2vi+ga8SjFDlRipIi7bpxy3jqtBfl87d
nD8tWT4TQrmui1k905ISWQq1YXkpCGFuX7F8ktV+nNhGhszQ/obL08XmXdK9rGSLO+V64K601FxW
ZvMlyEMQdtMvPLNmYQ1AJszVNzdk3IHXTPU/pe/Otxsxy2EeKmygHhUwsjylYu94VtDaWhN2Twop
pHwkYOkOyoWjCUZVmaUaWbkyZi1F1IUACBRiz4+EVoX+2/+lzvh/KCVJZ8jkvIwDdzn4mdsBSB9a
q4Vghgj1os1wT7eEpBRNWd0UHvYDYu9tp8yJouQzSrlTHmgNRWHRRtvyf/brCQHRN7OaaZWRsatK
xkcMN1my4xtMe9D/mvfcfqcz/0kSXADzIvJGYbrAR78IYMI9Fc4nnAg1NZnSzRqw20V0EeVBEVGU
7iyNdRqzn6XYZ8JZi7z+l4WuSgKHAtB6hMhCi8yhdX8u/dV1JzQybyt2XyNpAlPsGSTcvYyWfZlX
A4Av5SK0nrJyaHoXY3MDI9InYr4ftNpdnEecyGYb4wjaECaWcW+b/XwAql+AYfGjqnITsSAfUZlH
NdJvLJPQY3vdEy6htG1jhfFUM0+Ji/nuHy5gmbLOHdKukzHvPW9T/06XBK1xsM0Iti3bWG/dLUVS
2q9tm3DN/sWd4pRagjHbARqHRtj+F+Eka+MMczbz3EzJtY44ITW+Z9oYNUPWhmNTXltAQ4qBRdUA
ZM/0A+XWysVjx6uU7EF1FoVetzJoTnDLHPq5Gll/73CKjNJI+w5FkQo0wq/CIUhnxUui47g2V3Bs
1cq5pqGah8R5/SQwmEHia/ViNmjBA65+n/l7AlXl5tPm6J5zMLRZ3va19mBRQOOl04UBpK8sEPJ8
hjDATz1BkrssqGrHIfkuxqOay4iJrqKQC5/gxxVL1loKzJZxfFsP83cpGGbTXHspzVnVhq4SVTLH
ZgZKQ9Z0KJH4I7K8kp9Um/6dI2oNXRGRbdFoCXoHKsAY2lkiMcps2jaaJXC2gsI8aNLkRORmsFx7
PCyubclg+8qZTE4RPTKmoENOTzmdVJPM1+FREU0VIyshughjxShfdpcaiKV9vlo7GqKHRjmpMX1o
36LTAmX7Vne8pPYQVk8BF32Szlhc6f6tY80zW2tEtaE8JL+FG7YM4aifHmMmRQI89nzK/d9cAO0t
ywF2RE3/ffCyL8NLXo2356VGXgRDZ5ljrr3jWFVE2oOzjg37JIqIhjuyMkx1Ojuag9vdrBmo3/XH
620iJah0+xR91yDW4hr6V9we18h/qDj3sAdwHSVH3U/l3+iCul1kNSYtzcTSZUvq2BENDAm6Xo7c
KXbXyFEXtWrbtlOCbumgaSum5DXAbUkF5jaUO+8nW25idjPdKJhZUGoijFqA5/zfibsCfR1AhK5L
VAhy1On4YW94ktcNgGnIsnuw+WyhEiOLS32T9ThfwhprlU2448tQSsn0hWRoVfjeM0V64AVqQrXP
qlk8Zj5aC5S+zRLJOJpUAAXDTS2EKoSCygVuEMWiKU1XYEXIWL2L8q435khMpa4XbtXfj36RG9iy
tqOG/5ariaMX8FY4NmePdv2nginDSbe/YAVPY7yHhtI4E1HcGpi8yJ5G6Sl11FdXK6G9X899WzRX
Iz5Ys2ryZMpg/JTiGqjRnQnyb0wpbE2s13Gi1OdaMX8/lkyVM6+++yqvjhBt5PDKZeo0M8xm/KBe
kY2up2NCjEbflftuUc5uUtOT8qoWa/z3R57Y7/bmzUaGtJYT6zzV9Q9fgOSqTza6sMcZkv45Q7pZ
/eRm+nXLZDugxVGCtyfw9whNbVZpzuC9udDC+NFQavous1FtHFda8nXz3wi83pChahW7NUP6vWA9
+O17aU68jbDwJ+YyGmxZwUAaBE4U42i75STRM17jNdFneORhYjyFoC3xXTJ/A/e1zjHm+NxKlcBF
8E1m5M2UzvyPRa3sC+znktcbxvSit1zKpN6ijuocz7lPS9dQfWHsUfUrZJ138GaIQl5DcxPecZ6O
vo4b+kVRCEfKAYQA3PpNygn+bTMsdPl9xnci7eW3wYfc6ygaR5cFCUPc2Omco6mk1tdKoJ0g2xiE
wIH2Ao4LMeLhnIcXYC+973G6z7bw0t3ZJYoseDs3qppNQmSOPJ7KaZYQCTNZG69HhWdvDHrFgBzf
5UQGE96gzTqbE6TFqXF4YBgItS9RHGMnOTbokmJs+OjQmkjvXy8NmdwXK3mZu+Cp5IiSwQy5jfYm
xBawGXXwJGmUxWhyv2/8R8HV+Vyu8pdzOgSjHfqG1/Lt09C4JDDoOqZvAr6LKAuqUrXV9dsuU+uL
ptYS7pcSbu0G+lduPMnsc1jssuavz1iZ+50EFuAgeQ3D05N8KiljfKEHfforHaFj66rp3A89m842
uDwBauS9sJbnKqgHLohNWLKfgs/OBcQ0tjHXCJHBTBDpE7EQdQMuQtYwTlZJ8yPE1wVBko7uHy71
RobIYBwxGA82gxvBs6NlrXTn3gInGJw5LDnL7Ss+GECKKe8w4oEFKXrB6gQTWbLWbNfn828K6ore
agEb87oHa7Snn6oA3zPC1qAWRqMnDgMKjlN3UAlFQoz+FsRylSrUnpxelo7D13kAftW+ud4PjZU/
m8igG+JHgLsim8zlQKorG7CPhYeOBZkvR3Ck4PRO/AQvM0vhs2S3VZqtaYythSYgp9QNVW42n5Z4
ZYXaSBUzgCFdtKGkvEXG4Kp7TBuoazKVviqAB61Q04CPAYi+6oOEE9dgDABd6w9r2KP7i0g/GrhV
pbf12i0XtZL6DwHRDtB8EVnsuS4UvL+NK2c6dLWok0eqQ2gHgpN7uupwpZJ4DtSN+epw7FHtx1xn
25YnCDJaqxor+hX1O+km/YO3W3MqG6yYOaL1FjbX4LVzlX+qADkQ8dqVDoSCtSdbl8B2pgVwbeCj
cdiyHaca8px4zsXJYAG/n6jp+kNs1kKMSimwvQ8FANU/JYQae/vfR8VIoVWtnthLJO2Vr3T+Tizb
jwvDJRDBFGNwbKA3qHp2U8b2fNG4Z0V58KT8FoNa6hniJguO0PhcDwNDbLsJkvCm6Dr7tJ3d7PH8
BovaaPPZ28G6P0YfbF1HICIJ7Ji3/t57RrHhPOAhHGzD3ecjE5c7bd/XcudU259rsk/zI5/MVuE7
07AFg5Rp8h5uTCXIy96DY06iLvAPZYrpjMLAbigpzBq5maPf23Kd7mIHfRgv357uTMJu7cXncO9a
Zu+DhnH7eGkGF+V7WJ9GtxQwr5bB4HQtwtoEBoYuH7WYwij+/KLl8t50WjjGJxL6V7UlT9h71iH6
BJ6/TkwCFReD2Q3u+8WnxoRoIcKzfew29J7q3Gl5vrO1x9UvB3IvkZzN2CDgVMwQWP6wOUC2rBdw
WRdF6wMCe2Wykjpt2VKNXMPO/sA07eyd5l6kR+JFQwN03/AH20VKmydwjNvTxOA0dJA+0J5bxHcM
ZmMERLobsMpBGopIqQ8zzFD/yWJTKAwH3kMfFLfAgZzrob9VI1f3PS+ru8swLHyvVYFDCwVmLVV3
/S6UixhDMCMb+zaRoH0IL5hMiCc1RKC+1uMqShYifXuhG+Ps/5Qg8qq29D4HRVCPX2BnlGaJb6/V
1ItcAOpr6OeHuduYVvaE0QD2r/EMtS4elk7aZgeFr2Hh3Qd9/w2XSVhXLK82Yh4pHdI2LkdMjr1m
YNwUla9Ti1w+KTEv1pM8tXjpFnHeJM/8ce0l0/dDtM6lx5saBob3O7p66+Jv6G1nnTCREd+WHC/E
mhfE2EGu5YCUvy8mL0BDUcCEexBYqP5qVrNGAvrWRJSnPtpbvyVnCYmbaPVQzE/CR+CBdie87ld1
HbBEcgAoPTlYEPol0YwadFTU9MEEG+jIbo/+YbSspuyqCi8Ds0DyQjLf+WLvpylXiJACdgLGM+qO
1BsT8mvgO9C+1TA0vl1Z+lX4KcDEypHNYuZtc4rQ176uLL/H1WNrJvrKidoQt13FW8xaNky1Y08g
t2zZ8ddWZpsgsGl1ildHbzIqaQd+WJfzI7NYqCGC/UqNhgvZx/WZHy3gsITi8GXLB0hhjem8f4TG
LN3YdeZlgopc261Lmh09xAtVKSygduc//hT+FldyLQWNHkbqACRZRbaRJd0PqMTXCkTDzUyAAS1k
6nd6c8TQg1X8z5QnioqbAzecGsl7Idyg/ea9UmZ0iJXEkM4AlqU+4ZqaZwSf//0kxGZm0TNsLUch
T3ALeIwlYi/ll7qgr0miv9/UW+bDd6PSYAkVxSeR7j8zPkLsUMX6eRtfaEXgwifj/IRwvrxPG5zd
dRfOKoSAO9cnE1Vey16uWBBeBRokj7HfjMG3gN6moMA1mp7F83tfxXjfI5c39bXWCxyCRehfvu8G
fT6E0aHQzZGJzl9Zy+wSNYCEVOueTsCsxtyI6UrWA5NL4UZUTTsMGU3n/jMLbm8rg41YcTHs4/W6
ZeCKeMSBjdi0rQO9osg2S/zY0QhjkcIB1SR/J31XOubuDYlu0TtkjFoMttwypYYZGBU3ZTq64/Kt
yjKVcyO1a6170zk2Fl/Q+UBbWeZ4UrRniFk+vuQnLA4jH0fVIem46IA2zN9Ee7uGHD2bGbZhecap
jbnoYC0n3NLpLZs/u8maVjZHSPcu2YFkzBr27UsPwB3BHfVO422cLwnMoZ7vFR629maOZJzFCPC6
6lbDgkUj63hVX8TyCHBf886ATpXh1QGx7wPCTB957Ql0ibyy/9FQugmtetqWyFW036t3/PDh2aYn
/0go/l1lKrAN58RJH1BvX9MoVNLPnKdEQpFbUFAoRrJtu5yIJAq/gu+Ve1J1yeNwoh8cU8nJEe3F
Cvcw+EnWfg4gRrvKaoftXQogO51p6gJqNPr1kUoLK2jC900nPoogA1VAOwpq2cpuloKMB/ccCfP3
McXTd9y/GfUSLy5wP7Q7tIE/HSzQAoBe4/0wslbOTylocoyOQDepYY2TBj4xOlXTYy3J57tnDPoD
rRIO0fq6xFEALsD+xyuH8O4nBezK3jLL1a223yi1bblYOQy6F8JjKpA52Qk4PIFtOP5f7DgRJF4H
X9OolLJ69u1eODNPpdRbdxq+quTFFlW25+kxrPOzCdpsRTfBmCBGLF6JvXBWL8eLflxk6IaIDvEa
Q5UTFyoGnwNcg8E7c8EddW7Hi4AxGZPUyNVgnkCKausGRKi8wPgx8/sEF+JC8rjgOexK9GtnXoeQ
8dDbOquSdj/1jfTyShYrPuIaNMnetHEiNkjcXgtiTY3XgpOc6UuELVbNMjIZO6+7bA8124eXUoIf
MNxxmm5zWiLlMgI/injunWJRpgRT8/m8Qjl9mzrpNnL1DxezJV9wVqat8TVoeX1MuSunzEmnOFbU
98v3p1l2NvcQSRkLIpzk3fj3n1myJzKsMlW98x7FjaYnGVDue04vbANomkJfteMu0KLubqA8P6zG
mMbDP61doSms1Ec66RrXBDhr388k/MdWwSJhazDWsRacv7YfK9RcqOxR51yMLh3No1yKPZll/54K
GmAJHgrG9Jf1njfR+sKrzHVMiBI5rUKDJn2qcYv2qgLTqTw9mp+7Z4HUY1/a5MxlO9g28uQDSssP
W9oZP4R0UMVp/X+DX/FzsA6OSjqWxBaAuX+Xd4PgPIUMrxC01TBTInptJOw5CSinWpVESKhab6mq
Amd56VqFtq52Wa3O7uEZJkoQ0T/GxZ2Q5dhf6hKRiOK80mNxZ3z0IV3vWreu/7cJbys4lnozFHn6
uiQFIcF1kagkS7wIyf1LtmI6zS9rPRKZVp1d4fHCs5jEa70/OTmxFiYRLNSIWioPLvRAIn+iMO6O
KFDrh7ZgarhtKHWuyXOQ+YKt7/vKxGkS92fOjcXEPLhLuEc2AhmUQyBuOhDcvqWWBzZtCSycAout
f+0gyh8frHRlHbT+Z+Tz4eoIKiQCVXZqa/RZ79FgfSSZeakvsb+6j6Lf8DM9gf8jK6RyEwyVs5NT
3btqB6CjJPJf78wJqg0Y5GpYfuFU5Gd4aB+9ZVnVApBuSi4OQvbCE0x8irH1o4J87kp2wb3iMdep
znMek2Gt741AxsTn+WsOCa9uVyGSE/+MuSekyWalHhiTdxVnG1na843jvpoxNAY7V16WePBKh6yy
MV4yoihgDWHtId8VMJav9lAoJ5dWChzjNDD4O2O2KOHn/rl2gKeVhMJe+8f2YbUYEjcCQQU4HoTG
YG+J9AnYhZWXJG5Hg5icEQ4c94+ckX/Z+UVUirr9cj+NYCU0hFNni5QBGLeRZiKBGDJpamlKtVUj
81WJSwjDtGZqNjonPP+bDtnizGjVb3HUuhdOHasW2r4/ASuAyhOWrKF0FKmxOaUG2dhd2RW7a9AJ
dFjajvdVnVHR3Keuts4JmaVmkPZ/nk9fbHoCfImwYtwKugwhERHqrGkXxpGIE8I97zW8Sct2raGT
/syANaKx37HUMhjkfAxQPu8HqL2VNCRzsI6sDX5407AUOQRKgF7m0ul35Ddr1xEFhr5vhqBJQIoJ
3APy0aSBicCiHFv9NBEl7KiDrM4XArQm3+5Ybo7NYYZWm/ItjG0EjWlMlMxDTwuV9GNPgFfHjaIz
OY/78T0I6wPNjG6ApF18ajdQroc+3JVsocynF9bsQVqfM7OYFjafPI4W3kY/0BTXdG5iequ9CAeT
Oo73cZtJzNXe8HoeWPgUtMJi0W8P6v2M/5DW11eTX5TNxd+PdTGlMdveIZqSVEJGPwd8saZIeGOc
nYYcpanRv+C/fLrjlo72oXh9DKvgZoeQIeyaHi/5ORzi8GBEDXPSMbEbfH/zGK8zBG73xJ4jl/rh
LTt/NNJMXYqR2h5PUY7AUfjjIS4OGuTAF0ao8AXve8uuiA0uKVYe8Lk1+OcwO3KimbOVu/lODn17
C74mU24+oPfijYlFkFD/eKEPXBQd2phJFTP064iS8BoUhZkZxSWIW+qlXQ/1Rg5ei7djVsEbCR+o
S///QLNFuskNWQEafOLSpAi1/LGBfI0CPweqxhDUnQ1gHNGf6j64F7kOYrj+BjLR5413sBrlvwKF
ojCVLcULc2OIRJzdmGCq8Cr/uMrw79lm4byA4XIFPedr43qX+f/MNpFl3LHTepCkMB8OqnKpFLXS
XUw0BkFW6Q7hg2jgjKuWuHAh57swiAzJgeF+YD+DawPYAK6kyl8j6sJS9vtalPEBdZoUNMn7SpTQ
WKHXxPbFi1QfWaqqZIca4X1rMrYuWBdQaa76qEAuYVC3bHVp2LoX6zyhmER8zaEzNyNbAzCsNga/
vBFJwi+TVotapQsjt4mGOJgPSCE5Ai2F7m09M5etilZa60BxEe78RIaNIMHNhNkW4/rD7n6YYEKO
vL8S3C6E8ZMaX5RBmnivRCtzNuGPu/Up/ORTPDHPJ4hY3HMVzGiLGemWwKCVzAM/PfenaDpdUB2w
J0smUv76ESDcsIcCynAsd6J971yT32S5Jzpbe1TwS0VYgsfSYv5hmASwfMxW5JCuAB4J3H3ZN1oD
Xfs1RBDroAL/b0/EzcYBmjdicvnimmGdSiaTuebybDTF5dU3guuttiMv5fAnjcCXQiRqwQQq5fs4
S61yfGYeLQlc4fqBpWiCeJrq+UOPlFGQYd/rLMh65AxjZqYAR2qjFnH48y1cfDkdObudUsccoWQZ
AlmjpeIbME+WgwGz9OLqyd/rnz/XE7zgobOvemV9SKzUrwsXYGqNhsVjbwGuyCK7WOzHMpkhXz0O
/v5mSMiPI6iK4ymx4xmDx/WBzy6pXZCZrqsO+2M1ZpceKYES5OJgsvjmJ3lsiI6uIPemCvepZxc5
kA6V7gAzQeWiVJAQvY5jdS6dP64FArVr2A9S0wXY1+UFl1KjvDrXs0vo2Cd/6T38X3mJvy51J5IQ
bEROSFpBCi5i2jptbcCxVDYO506A23o0lfoj/K+oNZg1TQN+KiLRBMcfPS5olwAiGvNlWG56O4m9
HW6M/5+Q0JU1Gp4XlEudrTZwGEPKqNC7hYrsrBYxKgC9Mc9eNNqxcvt7fqJ1/MQf/flUlM0llKbV
1c7I2ios4ttp6n0tqGfIgQkePpO8bDOd9MCYaUvXzi22DundsBuIopdqzbxWv8ZLS01K1XF9XTVw
Z6D6Vbth/CBjlcerNI6SmObGemOYcQ9jBjsQgBB5F4CRPWRBXhSY3AU5XULf/54jv8vbvaqTPOnZ
ftuZvvc0AI1kH3f33vs5dxSigaT4PFHnt1QjAuzKDoCH+a7LoyPDH67jJK7OKHQOYArQoQ2oq1Qv
9esEL5djwWe6Dz3UmbL73nlh+eq3MNcz2AIqd6/wvxaiZTf0MaNZKSgS2Wsweecvn9ldehDr7foR
EGjt9D6FWbCPtLw3sV7JShuUAiI25ww+kOdXpimXP7Sg6qNylDAqVx2wMy8WynXGEhACKoJW1cXI
4kwZ9vikbsYvaRbYDYKZlIzHHfCN2g/2Fj1QgPdiiR8YVes9GhHnkDcgUqLnWyWZAN60SW8mf1P3
dI+22kZXtY87zS0nNmGT//bNn7tBXLrDqCh52osqrFMAQFDdBl6Xpi6R0avgn5YzIYbyTHDOo9ny
odMmbL3t7xRpL066BYwpG2Mj9dJF8IDzOvZifXPxcnJxfnbsblJDd/mGc8xgrENaEpxKDgtWgTAY
ZMeCRpi3B7ANOiyF8zREq0vbJx7bic2Z0B/FtG9IUC2hAAC+qNcWgDH77C9hSOfy+bXe9fZoi1y3
0kN4DSwp9Nkr7baIEEQEPnmXVtv2q0oPQia3Sk0ZrkMNmFXfP63SqT3oPDXD7D//E62S3aBv84lP
pAHQs98LJszahkPMxd43QaX2ivACoQZFG99y1dtTW7o6xdNH2c4Exx0DZgl42P2fdbx0/CUa97en
AUKkCP+sVeLINs820LPw4xN1F/+HCoOL3MwOK/ARhQLf7SxfkYhphHEbRmY6VaPXBSmOJenP+kZ1
huLTDofqXeLwaZ0CmDjPD4cLm0DaofRUUY3nw6dmVUskDfaqMDLPhqJe37r+B60c9ic2aYBeBt2J
H+/1+sbq8l8suZQqxHLok50DTCRWz0ZqhEVH5StAbNXFkI52l5No5sXsE59TbvORVqo73g0vHYo+
UnGLKnPPq5F3kHXvq6jEnA1kGY7OgHriNJdj0jZ8I3Gdigzm6/06brc06TqX7/0aNJVLcFPAkGNT
IFLSATclCc8fvviCKiaVHgOdPv8Q9La707QUzzs2bGBgnnNzyPjrLAGjaeOQZzld79r4Bo01Fzdv
0ftloK9v14pRtI5ZhKGBAEJuQbahJFILC3nyNiM22MSw3IAjFe5Gg41kwNiQJqbxGlowpOMv3wDb
oJBy1BNj6t3wzalGIkD1InyFIdflfmc7IYzQC7/qBdB1gKVBwwdf3na4p7cfq+x4X3BfxYndrS6R
92f7pXllTW9R+2nmP1raACAd6EUUjPiKKK4PlwcTiY0Eb/RxQll6tN3PG7pgqd9k5AKKbmriBsdz
D05qyk7uBwu6lJnQFrHvUnzd8oad07KpQOc8I1gmTJmbGzOpMZFH6QpiCqrPO4uF+kegK8zmKONq
aEh4UVyW9oV0fzWcS+NK97ZadoRtVq/ofWgrGKUxG6PezOk93FW+/VM+sPIQLoNsROee23OhWQE8
/Pq2zLnzH17N1ofO2n6H/u6Qkwv+RjzugpM/bXX/I4Ln1xLyZwdOzi5DfECXNtARJgVgAkOqq5pE
EGREt4OeYhPHyzW8slVQFMJdv2d3xMfy0EunezfodCPOOGzusUxJtzMuIgl+YR75cPdcdsoluhDx
bdkckRsIBOrZRzVzMJuK0qQgOcK+m6sMyH4O5CMfByNkyog/GjuK0RSHaLDw4s2Jtnrco2j4PJUq
u976rHb2JTXzybL72wMgWJwNMOktD4iKhkDr8TI2u6thPJ6ENLihILesY+zkzI0JKcsOU5iVQr+y
OdgCwP5KD8uVt/1+i+n7iNXxXehegedU3odPNOdgU+PG/ZAFhL9NXhZJeehGjFvMMa6hg/7CuVnu
F/jAcTYTK9eX23afMC582qTdTFwD6gKzxXFK7upUKqesPeqcuhrxF7pTPHJvGXp82wlbW/Mvzi5w
cqww1SZsnqFltcbLLqUtkIzUZE8tYDvlFGmAj0A8wC6eNB2l3KdnBlH9ICbLr4WuD9Xbt830e+S7
ufNH2pcGa/tlm7Yh1x4cn1/HkVQqXVDzaTV7S1ItbLBFa4lEwVqH6pnYK+qF2oFDOrI0JL0j7ePp
+YKRUdnJssjeGaQKpm/NwoT2Vxhfp5Lqd5vZT3Q4bjSzSlXS/GY7ajI+t4xY8lbGjtVX90V448qD
ehobLH9NGntCz6u4sZNOuqELuefFwQ8lGNbmmt/ZQrQhoX2+xphB9JlLADbFghfVh5ExpUwDWacC
q6ufY6eOhXSyzm5FU1qgXuVZCNHdtkNYcRE1X5c5gYBAf6ah7seQ0kxlMs2CFJEaqXU1/1YT9Qi+
62jFlmli6ZC3qDllgpoYK8HBc1zDIloR44jX7B1u76brQ8GR9K6J2vS+KF/fJdURcVbs9J2Fg0rK
Rl0ISwfo2grthbcT91+NsIL7ImROmQKFsTTpbNaExVkBtN7bObbqh4qql/rQi885UDuRdme2RC5D
TSX8N5TuXuL36vFceTDYtDSIwPMFHLEbW8sEEHVocAGzVWr5jPzoBQW8aKQ18DLY73za/QuDOtar
9LLVhfeLn4UiMmbUPpPHf1D+zbeqRHVDJAJgucwBPJmOrN/MjUE/xEDedcsT2+o77MRCEJdMUJan
er97Ex+5hXmphGOm6b6xLnSCNDCfCi3KI4Mb3TcA2Kuj9GBdVC3i9ztq63haVT5t1M84S9wsOlil
YcnzYdkEvKjOn2PYkZ6s9AJoa/8oyCH9TAeePiwS3EZ6TMrmDi1I4PmcakxsugRvC9hWD9oQZmaf
8o/gEu22zQAJlLIz+wi1pY2SklWwi2sAow+JptmGWlPBSKVW+bDJPBcnxmMrCfiE17PCWoFGviua
uB4nLKR09YCemNjrAkvsSa1g6bnRycKbFVdmiAaORBG4hYfaMBtWJ7nkthUZa265tftdGj2lJWmh
9oVvaiSgctbrBp3OyAneAyLiZ057Qlr4YyvjiFuEUEmL0MK4HJHMKLteuGBFU6ywl4CEAzuo6jF6
it4G6MTEfurbsC2xJKbEeBxjxvqz4RRYCrnL7MlpAqZj0SnOhEBm2MhgZE/Go7FN3zsDM3yuO34z
8ss7aZyrO69h2jpx9n1pQjjRwz1yN+tD8fg7tUatLUAaIvRRM9dxd0G5HszQJWQg0ymmDN0uoo8B
UbHqRfDOm06SHZCiy7Mi0kPCRgUvVPohiLtgW1VT4/CI+ycfzoND2jQm61N3vr2SF0Gb1bOn7M4t
XrgI4AcJrdk3tXf7wmXFoe36Arz6Vk3k6/foYdHHD5g+rSrh1pQeJZgcEXUovuwc+BYNgsF6Chyz
jF073ecILWN3BawUHwQRQ7Va/wZR0LxzyJJA82q4YKo3zLP9OPaz16L+GhigFzoFA3bnMG40P1bu
f65qacs0rLl3udJ23GkMJwcyFVw2AdB35t1JS4WdplmLwROsGr55D4iXBPwcxiArPiE+kSejROwZ
wF9Xh2FzhHz9p6sYTBlsrKclANgJATefHFXYgxaAU+r1L3u12zVtfF8Om8RIAxAvFYRXz6l0S0dM
fVNz1aGlSMUCGfc53+mmCWm+GM7xTkQhocX2v9QrvVSy9NAC1KfHrHM1oVp3dzv7LAWB+VzkgFpb
Ou+B/7QmKmIS7DQpqzQivz8l9fs+YlphE9m0RCNJjKA6dEUYkK70uIaeQAXkE/gaOR/60V8xeltY
JS5koAw1XxXYuVaJRP/tFmVcKSWxFZ6fyXVgzsv9zTVmd9cPA2L0A3f2wCIKzI3Y7l0aoYfsflkR
WLCigOFT9LHn5+O7iodezVefrz85+goEiHz9qU4yd/OgPalhNRAoqYT+nw8KMLLC0kPfj117YDPb
oKxxpV6UMsupAdHtt0F2Myep5DfO+drig6NmGDfFBswCLyyqGQyBjfgiKxNmPtTcsnZK8RipatUL
NjXveg82ove4dYYxgs+x36UrSzMLoBMS+PjMKJ3GgX38TRG0I8B/V/Vhh3cY9wd5HrAr+KmCkswB
cb1SgputnhaomuH8SgLwKfMMsBBJ6HTN7bhAOh/RgtCQwaNsnGdJ1oW99UtnW34ircFVsOQpGgQm
fEuNMMs8O3i14SXKsMiqF1Bo9Pj0YdisAaqcl39GcilrZXcP5NZG2VZfjKDLw37NNfu/fJs0wVjU
Y6coodUgf5lxfFouZQGOtr5SHkIMDdsnFeWd5I1G+OZMgNUPqFEgNQkqwVtjSJ8h6WjSDhpaXsu0
cVC5AKJr3sSTl87eBPJdBRCs9zDtg/UDXbqRGBYWyLadD24tL/MfaWmfgT8SHobUoFo/DPDXIqFy
qFwPI7m2h3lerNTsbWudmsoEk+w0ADaB6c711nfN+DXVgQo4eoUUNYqyWp1+R9LWRdDpfrdlNOpi
2UHdqNeDMYPfnvrFNuX6LRildAp5+ck1eHCuup5Snv4tYaoGAyNVJj/zTc0nStbr4xCfL3wO6o3e
vorBl9QVne9axwLiQWz4xeb17H7ZW2kdUnyPvGzduJoQN7I93LeoVhB3Di+DpJBHxEpOHS2oG/3G
yPylnB2Slw4iMEKlyTHUabLaI4wqocoStYeCzrfFQmpw+EPasJbLtLIjclIq97FLgE1U20fi6DvC
w3uJIeS3EIU39uOIYGlY0K/Gu3YzhPtoDOEj/fLHA9po2G4omJc2U/Q0t9N/FnUoTqBHXnQvJd2H
5Nc9lPj+u84tLi0E4Xjsw42Qo/GT1ifxCiZQN8lLrVsy5ZBsyQlW+P4AYGjKo6bg1gerAKLRnXry
cwST0W1HsJ504mZweIonbMsvLnQWa4AZKv94f4rzuxPPCbZ6R5VARlEUc6e6cmG1DB603OGPck6K
nQ8eKdEu3lUNZmDiBGiAyurTJDY0agrTZlSqX8+oZOrWPEYZjgIwP2dit0o+SFVwURGnrOARVT6K
jJUpG8xFGZVVIGZzsLqh1uiUjZ/S1HrE1PZ5A+uQdd8/TKtkic4oirWb+NmQOqrhKJDwWDJKDXeg
Ot3YF4hbEyk5+sUqAlSlwySYeIbXkeoY/81GILWpIzr22H4iXd0i6n76Acxf0hHxF3tHm0OZ16RN
qNYOGwJB/Sn+giZlFFfUgZHK1gJjoj5H7E2+N2/8XUb/+Whgzj8CnZiq20dUlSvFBbre+dEoNEfP
hxCr2i0pMNvBRFAblSXgjTJ4JyUZAKYlF1t6SWNH35VcndiRvslrRcrdYrysW0n1PSZUh9ezf+Qv
QUDI2Y5HvpFnXg2FtMNx0VNC7pplyEq4kxkKgcD70/uyHg0RaRps8DUUGxf+3n0p5oCCe+CpQtv0
O5aqC297CPRY1ynnjK+YHbr2PGkOUyi7MZ74u1l6IHBzPbv1vaA69/jlOhyLc0kvili50F7+74qI
iMLOyxrmqEkIi8uh1wX2SAh+7YXZbIkZSX0HjMlyMYrlejIGFCUsREMAJWjF8/TDvCS1JFkcV5SN
ZMl9XeZ/E5TVZEnQdbsOy0e3Tw09LWg+LgyXDzTiQjm01ArFkWV4ovUiT2oL7hTYPdaDit7eDfUU
Xs2zBrJjvGtmENjY9DamzcncqNmNc1//PCDhrnVdeYAVUH91CzLbLd76rxVe8IScIc8Jke4D6JRu
sfOyaVLCfqiVtt3wGqsqN9Ta0ugQcMeaNE4cHm+BZsv/iv5tXnWUf1s1Q9W9xClLmtqpIwAfSijD
QZPWf8x0WqQtt+0SAETJbAkqnXq/VEnmLF7uzedVXhm6T6cq2e7dSucd9HiuvmCbK6LPgBBMUmua
H3wJ5M3d4zgQB5ncXTwtRdCdtmE+6i6S0ZY4e0cumKwVzMLOvMolz+ZFaNlsXA//Mw+VHot2TvVf
YlwkVrNaCLVp46kLGR7OfLOv2ZipeGnjOsC+qnUVxnz0ApIhTDbTJruqrvC065Pbl0bXvaCmNOqq
sfw4psEfXCVayge6hBkAjNIc7Qjj9SbQVUdnpjKWKWcve9c9kbyef01McOEff+ffYxOtd/5W9tlt
YEhWmy/x26Q/Y+6S56x4BvojioyMn/Rr7+qNTzc68/oJtvYfyeLwrGB9LJaD6ViH33xMBgRAlAk5
l2KFcCHkZK7njnkdWQdbIc2z0eBw0MTBYQtNToo0aCvO9NpRlaurJEAj4RDKx4Yz1fJBo5EVKxym
KF71ORkxWWzIY5FTptqCFw1udITallVqb1udXcv6V+NPQELTWv2iQ4JadSED/n32dlNla1rN0jrT
TzqJNOCFtPcIl9klRVz1jLtANjzxv4kbkm2UtxihotSw0h7fyOQdWwatyPDa8NEum4OuEMxJyIkZ
D7iSDexAvIFHewei1o9dgW3q3Y36vaUp4ft7xev9+MMDGVk9WJutmmbcxNALKqYQY6VkMdQQcSdJ
TWhSea5CfHcqPWdjDYS+CsaFYbcC/NMdu7cipc1VKAY3I4AAGdCGcpQhAY8mCE3WtYbKmaEe6Hm6
M8J4Q6GdiJOsvRPoRRkZ/eUMFbFjzhaH+ay63vdGN3aFedUMuSUVpjw0VR03ABMC3KyqtCSlDQPU
SpPos0NzE4TLPDJGw1A2VzsI0pnAtkXAqexuZlt3OF1gaPdMo7HjKMqOQazKFD3+RyHwCQZMt+Oa
Fgv4z0LDVbMR4DOJ46Gqt+oSpR1VApaSiW4K2NxgROxHOsf2swmDl5kOyq6/+BAw20R/Xj7Zat2B
+HCOdXXtxH12N67VjkXEsZnt5mKcrydKPcrL0xYIf0gCQf6zgRWOJih/x4FLcxvdPzXHly//ycQo
3Q8bnI2/N0FXP7OQR0uXKI7ZX7oPjwPlM+MUHkkwOMvV8VHsFpqKYvWI1jVOR6Y01fv9YwR/dSUX
rDVyRknna98hJqz9Wpbt/67AoVp+YXARyfI1xhXmYXXp7/cwkhPihrO2VE5fNrNPOExLHwVa0YEH
o/BqZI3Gjd/GQQ7zEszHPYAmAw0fe80p35CtVIuYxRKSBFwEux7BiNxRHGOP0VLxyJLgLCqHJBvg
gnNHK1HAvzjiIlp8oW+1pZ3WVnEsYF/gheEc1MxJmZp7AQzy33EEgOzihxf/fkIw+o6fYd2JWC9I
U3ogUxfI5flwxuQNDCZhIkqHLjv8p6xm/3xdqz91jvyZS4TQ/VyVFObq9g==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_synth_reg is
  port (
    \accum_reg_39_23_reg[0]\ : out STD_LOGIC;
    logical1_y_net_x0 : out STD_LOGIC;
    logical2_y_net_x0 : out STD_LOGIC;
    logical3_y_net_x0 : out STD_LOGIC;
    logical4_y_net_x0 : out STD_LOGIC;
    logical5_y_net_x0 : out STD_LOGIC;
    logical6_y_net_x0 : out STD_LOGIC;
    logical7_y_net : out STD_LOGIC;
    \op_mem_37_22_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \qspo_int_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_synth_reg : entity is "synth_reg";
end minized_petalinux_minized_demodulate_0_0_synth_reg;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_synth_reg is
begin
\partial_one.last_srlc33e\: entity work.minized_petalinux_minized_demodulate_0_0_srlc33e
     port map (
      \accum_reg_39_23_reg[0]\ => \accum_reg_39_23_reg[0]\,
      clk => clk,
      logical1_y_net_x0 => logical1_y_net_x0,
      logical2_y_net_x0 => logical2_y_net_x0,
      logical3_y_net_x0 => logical3_y_net_x0,
      logical4_y_net_x0 => logical4_y_net_x0,
      logical5_y_net_x0 => logical5_y_net_x0,
      logical6_y_net_x0 => logical6_y_net_x0,
      logical7_y_net => logical7_y_net,
      \op_mem_37_22_reg[0]\ => \op_mem_37_22_reg[0]\,
      \qspo_int_reg[7]\(6 downto 0) => \qspo_int_reg[7]\(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_synth_reg_28 is
  port (
    delay1_q_net : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_synth_reg_28 : entity is "synth_reg";
end minized_petalinux_minized_demodulate_0_0_synth_reg_28;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_synth_reg_28 is
begin
\partial_one.last_srlc33e\: entity work.minized_petalinux_minized_demodulate_0_0_srlc33e_29
     port map (
      Q(0) => Q(0),
      clk => clk,
      delay1_q_net => delay1_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_synth_reg_41 is
  port (
    \^ce\ : out STD_LOGIC;
    CE : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_synth_reg_41 : entity is "synth_reg";
end minized_petalinux_minized_demodulate_0_0_synth_reg_41;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_synth_reg_41 is
begin
\partial_one.last_srlc33e\: entity work.minized_petalinux_minized_demodulate_0_0_srlc33e_42
     port map (
      CE => CE,
      \^ce\ => \^ce\,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_synth_reg_43 is
  port (
    \accum_reg_39_23_reg[24]\ : out STD_LOGIC;
    logical1_y_net : out STD_LOGIC;
    logical2_y_net : out STD_LOGIC;
    logical3_y_net : out STD_LOGIC;
    logical4_y_net : out STD_LOGIC;
    logical5_y_net : out STD_LOGIC;
    logical6_y_net : out STD_LOGIC;
    logical7_y_net_x0 : out STD_LOGIC;
    \qspo_int_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    qspo : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_synth_reg_43 : entity is "synth_reg";
end minized_petalinux_minized_demodulate_0_0_synth_reg_43;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_synth_reg_43 is
begin
\partial_one.last_srlc33e\: entity work.minized_petalinux_minized_demodulate_0_0_srlc33e_44
     port map (
      \accum_reg_39_23_reg[24]\ => \accum_reg_39_23_reg[24]\,
      clk => clk,
      logical1_y_net => logical1_y_net,
      logical2_y_net => logical2_y_net,
      logical3_y_net => logical3_y_net,
      logical4_y_net => logical4_y_net,
      logical5_y_net => logical5_y_net,
      logical6_y_net => logical6_y_net,
      logical7_y_net_x0 => logical7_y_net_x0,
      qspo(6 downto 0) => qspo(6 downto 0),
      \qspo_int_reg[7]\(0) => \qspo_int_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_synth_reg_47 is
  port (
    ce : out STD_LOGIC;
    \qspo_int_reg[5]\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_synth_reg_47 : entity is "synth_reg";
end minized_petalinux_minized_demodulate_0_0_synth_reg_47;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_synth_reg_47 is
begin
\partial_one.last_srlc33e\: entity work.minized_petalinux_minized_demodulate_0_0_srlc33e_48
     port map (
      ce => ce,
      clk => clk,
      \qspo_int_reg[5]\ => \qspo_int_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_synth_reg_49 is
  port (
    ce : out STD_LOGIC;
    \qspo_int_reg[4]\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_synth_reg_49 : entity is "synth_reg";
end minized_petalinux_minized_demodulate_0_0_synth_reg_49;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_synth_reg_49 is
begin
\partial_one.last_srlc33e\: entity work.minized_petalinux_minized_demodulate_0_0_srlc33e_50
     port map (
      ce => ce,
      clk => clk,
      \qspo_int_reg[4]\ => \qspo_int_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_synth_reg_60 is
  port (
    delay1_q_net : out STD_LOGIC;
    inverter2_op_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_synth_reg_60 : entity is "synth_reg";
end minized_petalinux_minized_demodulate_0_0_synth_reg_60;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_synth_reg_60 is
begin
\partial_one.last_srlc33e\: entity work.minized_petalinux_minized_demodulate_0_0_srlc33e_61
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net,
      inverter2_op_net => inverter2_op_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_synth_reg_63 is
  port (
    delay1_q_net : out STD_LOGIC;
    inverter1_op_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_synth_reg_63 : entity is "synth_reg";
end minized_petalinux_minized_demodulate_0_0_synth_reg_63;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_synth_reg_63 is
begin
\partial_one.last_srlc33e\: entity work.minized_petalinux_minized_demodulate_0_0_srlc33e_64
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net,
      inverter1_op_net => inverter1_op_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1\ is
  port (
    ce : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    inverter2_op_net : out STD_LOGIC;
    delay1_q_net : in STD_LOGIC;
    register2_q_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1\ : entity is "synth_reg";
end \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1\ is
begin
\partial_one.last_srlc33e\: entity work.\minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1\
     port map (
      ce => ce,
      clk => clk,
      delay1_q_net => delay1_q_net,
      inverter2_op_net => inverter2_op_net,
      q(0) => q(0),
      register2_q_net => register2_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized11\ is
  port (
    q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized11\ : entity is "synth_reg";
end \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized11\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized11\ is
begin
\partial_one.last_srlc33e\: entity work.\minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized11\
     port map (
      adc_trig(0) => adc_trig(0),
      clk => clk,
      d(15 downto 0) => d(15 downto 0),
      q(15 downto 0) => q(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized13\ is
  port (
    q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized13\ : entity is "synth_reg";
end \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized13\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized13\ is
begin
\partial_one.last_srlc33e\: entity work.\minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized13\
     port map (
      P(35 downto 0) => P(35 downto 0),
      clk => clk,
      q(17 downto 0) => q(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1_68\ is
  port (
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CE : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1_68\ : entity is "synth_reg";
end \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1_68\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1_68\ is
begin
\partial_one.last_srlc33e\: entity work.\minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1_69\
     port map (
      CE => CE,
      clk => clk,
      q(0) => q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized3\ is
  port (
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    register2_q_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized3\ : entity is "synth_reg";
end \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized3\ is
begin
\partial_one.last_srlc33e\: entity work.\minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized3\
     port map (
      clk => clk,
      q(0) => q(0),
      register2_q_net => register2_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg : in STD_LOGIC_VECTOR ( 24 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_5 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_4 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_3 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_2 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \^d\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5\ : entity is "synth_reg";
end \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5\ is
begin
\partial_one.last_srlc33e\: entity work.\minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5\
     port map (
      D(24 downto 0) => D(24 downto 0),
      Q(24 downto 0) => Q(24 downto 0),
      accum_reg_39_23_reg(24 downto 0) => accum_reg_39_23_reg(24 downto 0),
      accum_reg_39_23_reg_0(24 downto 0) => accum_reg_39_23_reg_0(24 downto 0),
      accum_reg_39_23_reg_1(24 downto 0) => accum_reg_39_23_reg_1(24 downto 0),
      accum_reg_39_23_reg_2(24 downto 0) => accum_reg_39_23_reg_2(24 downto 0),
      accum_reg_39_23_reg_3(24 downto 0) => accum_reg_39_23_reg_3(24 downto 0),
      accum_reg_39_23_reg_4(24 downto 0) => accum_reg_39_23_reg_4(24 downto 0),
      accum_reg_39_23_reg_5(24 downto 0) => accum_reg_39_23_reg_5(24 downto 0),
      clk => clk,
      \^d\(2 downto 0) => \^d\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5_45\ is
  port (
    q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_no_async_controls.output_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5_45\ : entity is "synth_reg";
end \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5_45\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5_45\ is
begin
\partial_one.last_srlc33e\: entity work.\minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5_46\
     port map (
      clk => clk,
      \i_no_async_controls.output_reg[3]\(2 downto 0) => \i_no_async_controls.output_reg[3]\(2 downto 0),
      q(2 downto 0) => q(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized7\ is
  port (
    q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    o : in STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized7\ : entity is "synth_reg";
end \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized7\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized7\ is
begin
\partial_one.last_srlc33e\: entity work.\minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized7\
     port map (
      clk => clk,
      o(24 downto 0) => o(24 downto 0),
      q(24 downto 0) => q(24 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized9\ is
  port (
    q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized9\ : entity is "synth_reg";
end \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized9\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized9\ is
begin
\partial_one.last_srlc33e\: entity work.\minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized9\
     port map (
      adc_in(15 downto 0) => adc_in(15 downto 0),
      adc_trig(0) => adc_trig(0),
      clk => clk,
      q(15 downto 0) => q(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1\ is
  port (
    ADD : out STD_LOGIC;
    logical3_y_net : in STD_LOGIC;
    logical_y_net_x0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1\ : entity is "synth_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1\
     port map (
      ADD => ADD,
      clk => clk,
      logical3_y_net => logical3_y_net,
      logical_y_net_x0 => logical_y_net_x0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_52\ is
  port (
    SINIT : out STD_LOGIC;
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    relational_op_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_52\ : entity is "synth_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_52\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_52\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_53\
     port map (
      SINIT => SINIT,
      adc_trig(0) => adc_trig(0),
      clk => clk,
      relational_op_net => relational_op_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_66\ is
  port (
    register2_q_net : out STD_LOGIC;
    SINIT : out STD_LOGIC;
    \i_no_async_controls.output_reg[8]\ : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_66\ : entity is "synth_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_66\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_66\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_67\
     port map (
      SINIT => SINIT,
      clk => clk,
      \i_no_async_controls.output_reg[8]\ => \i_no_async_controls.output_reg[8]\,
      q(0) => q(0),
      register2_q_net => register2_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3\ : entity is "synth_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3\
     port map (
      ce => ce,
      clk => clk,
      o(17 downto 0) => o(17 downto 0),
      q(17 downto 0) => q(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_19\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_19\ : entity is "synth_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_19\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_19\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_20\
     port map (
      ce => ce,
      clk => clk,
      i(17 downto 0) => i(17 downto 0),
      o(17 downto 0) => o(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_21\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_21\ : entity is "synth_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_21\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_21\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_22\
     port map (
      ce => ce,
      clk => clk,
      i(17 downto 0) => i(17 downto 0),
      o(17 downto 0) => o(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_23\ is
  port (
    \^o\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    accum_reg_39_23_reg : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_2 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_3 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_4 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_5 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_23\ : entity is "synth_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_23\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_23\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_24\
     port map (
      O(3 downto 0) => O(3 downto 0),
      accum_reg_39_23_reg(24 downto 0) => accum_reg_39_23_reg(24 downto 0),
      \accum_reg_39_23_reg[11]\(3 downto 0) => \accum_reg_39_23_reg[11]\(3 downto 0),
      \accum_reg_39_23_reg[11]_0\(3 downto 0) => \accum_reg_39_23_reg[11]_0\(3 downto 0),
      \accum_reg_39_23_reg[11]_1\(3 downto 0) => \accum_reg_39_23_reg[11]_1\(3 downto 0),
      \accum_reg_39_23_reg[11]_2\(3 downto 0) => \accum_reg_39_23_reg[11]_2\(3 downto 0),
      \accum_reg_39_23_reg[11]_3\(3 downto 0) => \accum_reg_39_23_reg[11]_3\(3 downto 0),
      \accum_reg_39_23_reg[11]_4\(3 downto 0) => \accum_reg_39_23_reg[11]_4\(3 downto 0),
      \accum_reg_39_23_reg[11]_5\(3 downto 0) => \accum_reg_39_23_reg[11]_5\(3 downto 0),
      \accum_reg_39_23_reg[15]\(3 downto 0) => \accum_reg_39_23_reg[15]\(3 downto 0),
      \accum_reg_39_23_reg[15]_0\(3 downto 0) => \accum_reg_39_23_reg[15]_0\(3 downto 0),
      \accum_reg_39_23_reg[15]_1\(3 downto 0) => \accum_reg_39_23_reg[15]_1\(3 downto 0),
      \accum_reg_39_23_reg[15]_2\(3 downto 0) => \accum_reg_39_23_reg[15]_2\(3 downto 0),
      \accum_reg_39_23_reg[15]_3\(3 downto 0) => \accum_reg_39_23_reg[15]_3\(3 downto 0),
      \accum_reg_39_23_reg[15]_4\(3 downto 0) => \accum_reg_39_23_reg[15]_4\(3 downto 0),
      \accum_reg_39_23_reg[15]_5\(3 downto 0) => \accum_reg_39_23_reg[15]_5\(3 downto 0),
      \accum_reg_39_23_reg[19]\(3 downto 0) => \accum_reg_39_23_reg[19]\(3 downto 0),
      \accum_reg_39_23_reg[19]_0\(3 downto 0) => \accum_reg_39_23_reg[19]_0\(3 downto 0),
      \accum_reg_39_23_reg[19]_1\(3 downto 0) => \accum_reg_39_23_reg[19]_1\(3 downto 0),
      \accum_reg_39_23_reg[19]_2\(3 downto 0) => \accum_reg_39_23_reg[19]_2\(3 downto 0),
      \accum_reg_39_23_reg[19]_3\(3 downto 0) => \accum_reg_39_23_reg[19]_3\(3 downto 0),
      \accum_reg_39_23_reg[19]_4\(3 downto 0) => \accum_reg_39_23_reg[19]_4\(3 downto 0),
      \accum_reg_39_23_reg[19]_5\(3 downto 0) => \accum_reg_39_23_reg[19]_5\(3 downto 0),
      \accum_reg_39_23_reg[23]\(3 downto 0) => \accum_reg_39_23_reg[23]\(3 downto 0),
      \accum_reg_39_23_reg[23]_0\(3 downto 0) => \accum_reg_39_23_reg[23]_0\(3 downto 0),
      \accum_reg_39_23_reg[23]_1\(3 downto 0) => \accum_reg_39_23_reg[23]_1\(3 downto 0),
      \accum_reg_39_23_reg[23]_2\(3 downto 0) => \accum_reg_39_23_reg[23]_2\(3 downto 0),
      \accum_reg_39_23_reg[23]_3\(3 downto 0) => \accum_reg_39_23_reg[23]_3\(3 downto 0),
      \accum_reg_39_23_reg[23]_4\(3 downto 0) => \accum_reg_39_23_reg[23]_4\(3 downto 0),
      \accum_reg_39_23_reg[23]_5\(3 downto 0) => \accum_reg_39_23_reg[23]_5\(3 downto 0),
      \accum_reg_39_23_reg[24]\(0) => \accum_reg_39_23_reg[24]\(0),
      \accum_reg_39_23_reg[24]_0\(0) => \accum_reg_39_23_reg[24]_0\(0),
      \accum_reg_39_23_reg[24]_1\(0) => \accum_reg_39_23_reg[24]_1\(0),
      \accum_reg_39_23_reg[24]_2\(0) => \accum_reg_39_23_reg[24]_2\(0),
      \accum_reg_39_23_reg[24]_3\(0) => \accum_reg_39_23_reg[24]_3\(0),
      \accum_reg_39_23_reg[24]_4\(0) => \accum_reg_39_23_reg[24]_4\(0),
      \accum_reg_39_23_reg[24]_5\(0) => \accum_reg_39_23_reg[24]_5\(0),
      \accum_reg_39_23_reg[3]\(3 downto 0) => \accum_reg_39_23_reg[3]\(3 downto 0),
      \accum_reg_39_23_reg[3]_0\(3 downto 0) => \accum_reg_39_23_reg[3]_0\(3 downto 0),
      \accum_reg_39_23_reg[3]_1\(3 downto 0) => \accum_reg_39_23_reg[3]_1\(3 downto 0),
      \accum_reg_39_23_reg[3]_2\(3 downto 0) => \accum_reg_39_23_reg[3]_2\(3 downto 0),
      \accum_reg_39_23_reg[3]_3\(3 downto 0) => \accum_reg_39_23_reg[3]_3\(3 downto 0),
      \accum_reg_39_23_reg[3]_4\(3 downto 0) => \accum_reg_39_23_reg[3]_4\(3 downto 0),
      \accum_reg_39_23_reg[7]\(3 downto 0) => \accum_reg_39_23_reg[7]\(3 downto 0),
      \accum_reg_39_23_reg[7]_0\(3 downto 0) => \accum_reg_39_23_reg[7]_0\(3 downto 0),
      \accum_reg_39_23_reg[7]_1\(3 downto 0) => \accum_reg_39_23_reg[7]_1\(3 downto 0),
      \accum_reg_39_23_reg[7]_2\(3 downto 0) => \accum_reg_39_23_reg[7]_2\(3 downto 0),
      \accum_reg_39_23_reg[7]_3\(3 downto 0) => \accum_reg_39_23_reg[7]_3\(3 downto 0),
      \accum_reg_39_23_reg[7]_4\(3 downto 0) => \accum_reg_39_23_reg[7]_4\(3 downto 0),
      \accum_reg_39_23_reg[7]_5\(3 downto 0) => \accum_reg_39_23_reg[7]_5\(3 downto 0),
      accum_reg_39_23_reg_0(24 downto 0) => accum_reg_39_23_reg_0(24 downto 0),
      accum_reg_39_23_reg_1(24 downto 0) => accum_reg_39_23_reg_1(24 downto 0),
      accum_reg_39_23_reg_2(24 downto 0) => accum_reg_39_23_reg_2(24 downto 0),
      accum_reg_39_23_reg_3(24 downto 0) => accum_reg_39_23_reg_3(24 downto 0),
      accum_reg_39_23_reg_4(24 downto 0) => accum_reg_39_23_reg_4(24 downto 0),
      accum_reg_39_23_reg_5(24 downto 0) => accum_reg_39_23_reg_5(24 downto 0),
      ce => ce,
      clk => clk,
      i(17 downto 0) => i(17 downto 0),
      \^o\(17 downto 0) => \^o\(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_25\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_25\ : entity is "synth_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_25\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_25\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_26\
     port map (
      ce => ce,
      clk => clk,
      i(17 downto 0) => i(17 downto 0),
      o(17 downto 0) => o(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_57\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_57\ : entity is "synth_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_57\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_57\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_58\
     port map (
      ce => ce,
      clk => clk,
      i(17 downto 0) => i(17 downto 0),
      o(17 downto 0) => o(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized5\ is
  port (
    o : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized5\ : entity is "synth_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized5\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized5\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized5\
     port map (
      ce => ce,
      clk => clk,
      i(24 downto 0) => i(24 downto 0),
      o(24 downto 0) => o(24 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized7\ is
  port (
    o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized7\ : entity is "synth_reg_w_init";
end \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized7\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized7\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized7\
     port map (
      adc_trig(0) => adc_trig(0),
      clk => clk,
      i(16 downto 0) => i(16 downto 0),
      o(16 downto 0) => o(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => dinb(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      douta(6 downto 0) => douta(6 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(6 downto 0) => douta_array(6 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(6 downto 0) => douta_array(6 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth is
  port (
    qspo : out STD_LOGIC_VECTOR ( 9 downto 0 );
    a : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qspo_ce : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth : entity is "dist_mem_gen_v8_0_12_synth";
end minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth is
begin
\gen_rom.rom_inst\: entity work.minized_petalinux_minized_demodulate_0_0_rom
     port map (
      a(4 downto 0) => a(4 downto 0),
      clk => clk,
      qspo(9 downto 0) => qspo(9 downto 0),
      qspo_ce => qspo_ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0\ is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qspo_ce : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0\ : entity is "dist_mem_gen_v8_0_12_synth";
end \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0\ is
begin
\gen_rom.rom_inst\: entity work.\minized_petalinux_minized_demodulate_0_0_rom__parameterized1\
     port map (
      a(3 downto 0) => a(3 downto 0),
      clk => clk,
      qspo(7 downto 0) => qspo(7 downto 0),
      qspo_ce => qspo_ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0_39\ is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qspo_ce : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0_39\ : entity is "dist_mem_gen_v8_0_12_synth";
end \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0_39\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0_39\ is
begin
\gen_rom.rom_inst\: entity work.\minized_petalinux_minized_demodulate_0_0_rom__parameterized1_40\
     port map (
      a(3 downto 0) => a(3 downto 0),
      clk => clk,
      qspo(7 downto 0) => qspo(7 downto 0),
      qspo_ce => qspo_ce
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
FFhFwx0Z7fz6mtY6A5aE1N6pi1GRHYPZNOEM0uL8E7n4YtXNoiwaNiJ94RvvavkmQT3LfuLf8+xC
Wdn/ovm3Ng==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
BRrdNiqsrUppTUtPFFgJ0DC4I+mEOrXINpKiWOiItEZh/M3KrIU5UzjenmgPBJ9RrRVYEFRemwXg
TWojD86EpP2Nfr/2amZDJx2y0g1dp8t4qrISSgUt2YgvKx3zXcbSS3E9KyW/BoKNDdAzXDMbc0dG
b6Y/91di9OQOhhRmezs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f8L1nMX461PY6mcZz/rGq2poeGZo99ejbQ/aiU+uf82S1H17OwrwvdpnLtaIuA5oR5V0xWcSQUsb
o7KNCQ2i8ldbNnBPCgt6S2bONnPaOdsSqss5fLWujR9JneBcKjSLXZXmxOAJqaMY8sJ32hZje3Vm
gHF/vWTxU0V3p1i+WNz+ltcK88r7k5cDdjsgyDrwT0w+C6qh+qqAMbfrYCD+JEjl/GoycUKRon3j
aSx0GaU+tgwNQIes2DLLTsNOrbVT1r0bEbpeUXRB47aCcyiBNe6fZmpjUbmp8RxIgrcBnX6Nl4Mm
SXwGexakYxM3wWlfIll5EYSfeEEuFw14AVZeVQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PStcvdtDEQol6VJANKfzOg3qjemBLidRWhLTETa92VAxqfP/v4xg+G/GN5Lc+i3uDzRhyt9kcO8a
OEkIpdE0hIvGG0wVnVPa94W56jUeRZmkuhDNgLuz3dA24qFbzygsIOcUHrE6D3OegE42fiAZRm+G
KUbgkuFUmIaHApotDKfSx+LyWzMk4lGDOxsXyF3Xj/yw2S8/d/tLFd8AfUD2CZ6JbwUb8pibz6Ej
DdcgObJdH1NKc/1Ae+QmNdnrgs/ns5Zab8ZDJvhwsTlL79Td/aAE4xJdo710+jWo7wpb8zHFuM08
u1AdHa6AH4WwBh32KvOcfFBzTrxhWOYUa71/KA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FfywgklkzoTMSY5pB4eDKZXgMLJXdM2RMCj8QdBAhWZDZVLtj3kaZP4xBKEDURIOxLnlkc+8DCS7
Fgi9xLDjjWyOlIFpsMWwyYHKtQutOUL7t/ZqN8xGRYKZ5/h2vq3gRcPCE7ROOrt4ZClTP7WGpYN9
OXxrIYHHwI7+h3pMWibkd+FiR7X3gGtsIRA4BvRQY9Yfa/RL9bAnfhVakvy3slXlpkUTNkfKAl8B
Jx4TNdkn2aARmPy8aPvlwAMphJFKxCwSCebd1HnT1tYvEdxnDvBgs/1D34UB9Df3M7l1hA2+vLlh
tpQFYV0Nj303H5gkZW0Zj3Ye/yGShZRqL8jw4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
F30yV9IHYrLybOEoaUPzd88wcdiYyfMtT/tnhVkYSqyVdMQgkT4utnsnEA2q+5bvBn4MANBxHBeq
/d99LVE5BEiQRonl+Rib+8MqbuNw6qtIgSfuTYDkDaj/7myLwnj8q1Vhzd1XhxuajXUabRTyPqE6
aUVPk9Rf7NJ0Oi+Z0Oc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
F86pry7g1ooY2qGxlpJXNJlqo8gSGAYbxYse0SfERJ/0Zd0d/Bn18GXE4/352qaXnjqc7qMQBys/
bq44kqDrdq34V71eVkX6TYu6cgJDh9q0CNKLwX8RZVwze7Jaz5FN5uURMs+fzXxVR+KOG+GmytJ1
+1HcJsX6HOq9aCwIXJftU4b0Y0Nf+U8BP+HGxAcnS/YjUVOn4aaQf8/ziBU2u/GLdT5hSORWE2Zf
diVpcYTZ4Hsdakn82t4RJQlLHNGiveCSmIVLNyMuEn+GZa6ZT99Aa7ecbSaD8TuGXZPgr2V/ExWf
3/2izwZsPGz1olScEPk+7UoTGaQHqe29jHw5uw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Es3Hby7OPhKyVvlJFFDJOlHpaqPwRrgMof8acpS+3KQb8jEsRnZVO/j4VmKPTY2mu/Pi+07xMrNL
9MmQHSMOL9PnEw7Cq1P7rGc9xb1GDXi22nEr8TROrKkXB/PkP+kz+hGf7KsI2xewtY34SLu4VdZO
Dt1tcY0MwT68CisCn1Df5YwWIN7Jgtox5oqMTPzzeXs1JMRS8g0iD2+LMYPlUeh3ArKAXdn2GoDX
wFlwymdXXwlVyvmPIahFhv/T+bEvoBj3R38BjI2UWWQdr2jXMtn2gKvzmbz//L2n16LQVLErCFwS
UpZYOL53Z/uEOF3mXVApDTfSg3oayuIoXlhxFw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
u99EVN13s+gwsb9duuhMQBm0ex5mo+O0y80HfO/YhjW7qJf3HctusUdiLttjmCczlhkwIER3trOQ
XK1/HJ2hYPiXHW4/PaO4tnmUhFcOGqPuDEgVao+jrXEQGjtk2EJpDBPNOf5CngS0wvRCUognXusJ
Hx4f2yBGqjaORi/ytuc2Sl0zckPQNxTWYAZbjKLEBLOywybFbmM59sAD39O5GW2asNH3yXFT9CMF
/uMeIcN/wgV8JrGONj2CtouBEP4m06+b3CXaYThqZERkwxYVWIjSCy0JaInwxfOKpXaC7auIv2h5
+GMoiZ4+0oPHtvoPalQlzH5OmLjKm+8MScge8Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 113888)
`protect data_block
QVDIbI/HPo7CKAdINKn1Nn+v+e2oNwbqzV19K7QqEmGYCjaz5JL2R1oaPPhiD9kN7tKhuGDPsqPk
VxNlJHZeKoy9icAKejNzrjoWJFnRmzuL0qzwAUyNcOHx9W0bud1J4kQmSM0C6iM3cAVPS/DrgvFX
DhLyeFAKU7+PbbA7N0zGjUmi1/M/nmrKb6dIxOqsRCBps9iXHsfgB+xO6QC9dwA5efp6IS+29d4V
MC5QMfwhOS+34TCqNghjGkaF1PQoIQ9XlD2oTmMmYwnrSRJaC0RUeOr9qe2Tab86DwP3ldkMi25X
YTysPXoJ7YZ78D+v/iAP7oDnJQe+1c9bQJSr4EdU2b642iWhgj3yCPxceB8u5RlRmigmdAdKvc3n
yBQ4ZRvzOVPNeN3n5gXHaTi3Gt5w9mMMjUWwz+gHCF8mFWmnIcQQvpysMPfXIFDKINOP2In2fMdK
8YLeyOeEo9aHALjzpmzbllnHZKT2htWT9PGK0EUAmPyBDUD0MpDHvssDF8BSVrk0UjuT7zRCHioe
HHVDcCKFqQTfV22ffvVl/i/opsd3WOIowO0686x4yNVALNa7J3GmE4Cnn16b/3oHFyb9rmjVmUqy
hytLVl3BBGEW/x49J/jXeZ62eWLETcamNrNqJ41lU9Ai+1hT24/dQxvLKvnuAMPf+IhhffAs86QK
brCItUiTYptfKGOM3ZJxMBj1/htksWB/Q5ewyXfoULxulovAHVVXfkcatg0F9Ws/iGFPTvYZpcuL
Irf5WLc+qYnytdvXUonTiA1wDn4ry8PJ6EZTACkf+cRfDQG9GU5lVbD0UVm+/ge1b4EvflCcrBhq
Bcdz6uKljLU6JK4xgLfTj3bQ/Yj3fLk/g9YA5DuVv7RumWzqnND0jV8A67VvQaUlP0yG4QvUJF3T
lm/V0xu4Ff/jPD9NprKeuKlYZ0X+HmM+svcbaGtnn9PmDzeX3YXQpxDFSgXSqx+8NH7jlwQFDUEq
dEeVvcwLDCCGd+M/DmfKr+nYSYZAERIPNFdax4xVvaxqM7jfFE7U/ZDHWOhsGS3OMeV0HD9QVmhB
XHE+bahug9Kkxml0xxIhyH2mXFEBLhRWyP8p6BODrpx7Vgh7z3p/IStAEw1oTwRto34vkby6LznD
RgBWRta0HVNUveOWKJetkd3uoQBfiZwsw5e9Fnci38fc4bHD5zYbIoheG9jIUYoUy8N+NQVgaz1B
7cbRxpZR7tDh+WDkAspIdaLx8YoUIWRMgFdwOGXJy9+ocbc9LbAUGQZPKv24iRlNFKu6n4Ye81Is
WsL9x/m/Xz6V+sNjE0PqOMPN2U+A1jKLmyQCkNbUCR078MDIZtrVhTRVZUtpKu7JcUoq0vvzyTAU
eLDkwgNVm1MDS+/OowPq00jds90WKC1Aok9igm+D2GLmexmX6pgRscMeyU3fteEqnYBHmVoCpZzs
gHfRSu8grsKxEN98ClO5gvoN5Y0/LNxI1AjqUvXSj6fRdtKI08q0hl2x+I0yB428lf6Hw5CqhA2X
zTRUCDK7fsbkMM3TnVOPD75DMsqIxnhfKojpsiVPTJN+AT+ze2kNWoog/ArYeh8wNzWM4xM2c+TS
yJsgS1apKil6/XMLPwb+rA7iWdHzrg/C+GamzcexHq5cjKEf2F2Sw+d6a9uFWQRysaBsaDP7q1VH
Ts9XR4pRjO94ghlMzLT39WkRGAPRV9bRnXBEx91fO+P01dKzsWR8qwKYW5N0xChFZtAwwg7eI6jS
QK0Wj1nl2EkHFL9C/QMjYSPoYfmW0cfH2t2cdXYLfhEKRROqD3LjUnQM5rX2Vzwxy1m6fAFJlsoN
fId3o7hDq/ZeZP5VCRhXMwEm9mBeQTgo5womL9whkpMzihWl2GmiuntV4SR4+xHAvFOHvAWy4Klu
QgeyD/FSsdPfernNvUjy8vsiCVWXS16JgLMEuccwwk6PjRr50RMIZ8b9Q052B0EW7U4f/39PTOIQ
hURVq1AP2j/V276gSDHq7TN3TWqs/xpz24cfo9XAt5sBCKzen1RiDs/p4GKl0IwmPWhHAYPdOQz4
nbyi+zNFUyvB+1Rh33l8RTQpgzNuz3ijjhfQ3TOt6uDELY8ShI0nZyj1TPGiGOmooyZQrq1XsBok
Mu7wYij14EohLXpufJpAG2HvVyr2+xCp0f/DdQo0zq3QDbYv3y6ABcRdmuf6HJcYVrtCRs5MugM0
0NGTQHBtMzXZjDvB7f7yHvMuBXj/83PXdqPti5QyayIScu4r/WvO4FI/UAyU2XK4pt74IRA0Q+VB
rmGI61XcJ+zkestmPhLJI93XyI+bxrfQ0BLbOEB/9SCMS0tCJDBGtM0jdH5unaWqH9nMmF3PYeTm
9LPAg8epB/Bv8iT03Ust/4eN+gsbpwG5PjT8zhkj7Qcno3TpmUdWSaoycFCHXNvoLXeke7VTmqF4
JvfKuIa9s1hiFgQmSYfGSFBGBkqOqPMd6KzaWw8GsNCLAEhB8XJ2HchGBKI3S+z2Yh0d/mkQ7/BJ
cNIEFP6nk+khXYqe7FhqcI6jUn/REc146olIEjAXsykQLIMFp556yX0C1eNdqiNWxN0tSqtvc5eh
kMrWY/KWLk918YqKLM1nCdSFCRUsahoOse0dCie6+GWl1ouQhf4+JDKuTaKDCT6PbVMy/QNJ9y3f
9VYuk3krybNvkEOo5sWsgGa1nTn+VYpKPnlg+fSP6FieYoznZvl04aC8gvQKzWPllLFD4pJqbPY+
pJyokW7rLA9uFVdHQfSMqWK59SEYq16LEYqS15WHTbw1WDAh9s2KelAIWwP9cP0IP06RS8HTNO0Q
Tz5ZR5JzRm1YspTKoIE2z0S3Aa0XszJ19orLQPmwJZEzC3vgjGspefxnS6MoHq6BBt3tp1/O6Bs5
v/aCbl6ZtcdXdv4Q6zUqJ6lD+noQRqg54NPLdvtCDp8OBt4sZLYrT7EuPT+IPjn8au3pxSVSEsml
eJ6vjywMCzsN5yLqlJyQRHkWX7EUIDgcByGzsideR5/rZ3K6uN+KVKuPhAoDyi8r8Q5g39kbB+vA
hLrsRy8B/kj7q8avQKPvhOCJDsQLCcqqHkN65HmcIHe2OWoy+eFIH98+pk0CY/yVnQdOHagqkDkP
bKOHliBsQOyNRn2i7LyfQDlz4gsjHfQf72s4PvXr4MnPs7gnnAtxj9neSUm7laxi9e446FrXSzaz
pMjuQKNUnUO+7p7LxSBvBxjvA+SNmL9fyNMsyvB8eSQnlVAohr9xKWZzlC24JygiUfkn5vTWs6t2
fFz5UDNMp8BR2g64s5hMk2Xl8HFEmKS5Ye1QqgySt9maam074pVTXe9eGxzLWzUhFJlrj5azYABj
rv+C99Uh4ftDMo5t2XiIu5uc6TeSQEFJGk8rAILAxAVkdIsIrAbh3TgDLwOzii86hxISWk4n+BBg
yBZzOekfqvxz43DCh/Puo6OAS8ZPFqVPHqVgBcGYaDvKtYcpqojK8Ibxo/1u+RUywwI73/1HVzIz
+WH+L6W7o5h56v49mO8Bf37zfK+L75hj116Wvv3jjU57sIihJSRbRdFGPy1ZQM5hA/jn/dEG7PXO
Mw4L0l9yN7OFlLMtNATxXKhvLqQcqQLkm3Nl93p+RewCUI9O8rUmXKH2Nub37cLKp1Rgs/r33WsR
RnAkg7CIPcOKsQCnRp/9AYTXoHcUgFMdu+VZBKqu/RB6F3NG3QduAXYCLLapaV4BdyMNTv11NyHR
YZvR4hl1JVQNUv7fyGhiLxGG93uAnJQ3/yFr0S1lUI+MHccMsti39ULocp+BnbEMgEO66IwYuDze
9i0SaIRNBYgD0Q3syBo1e/aNEr2VKzKTG4YqXF9C5GxENIOltovVFYIBg8Wgp3FrH9Xexu6Yuq/l
+oq9c8Ylyn1SLNbVrms2WBeyOz1kJIb96MBhtKYmvNOkg7fXchz95l3wAxDYNloh8Ts75aaOwZmD
yfjXQ8Yh5zw7ax6Wvwa5X80GAdtwCuHjrEJ47iWLI895Ra6Gi03VLbQmM0ON7Bsgy/h41gpZUbUy
xM/3qAWhcAs71AlxHJABLCfGC1rl8j0Pl/clc8kQH6iOXcbrmDyc1GgV0sAsdvIFgNun4UU+Iijh
Rm4c0dKTXY9u+rykW8jzYf0ZbM2tBjm+g4Y6BrO3mJba6VKzCWbt1guAM6v5S+AkfTH2S38O3b3j
zPA4T1oPWM8HJ111cA8Px1eEsDydiJoOXRp4xvDUy3lUDZev7RI5SfV7S4pN9xY5O4TABqXvYh1i
cGVLhgHDUcNMobUNYpdqGVRa1Plh4R7ih26n2PBf5ogp8x5bgNJKA+hiB0fXdZGH9qtqd1sDp/VW
DHyLL0hqyEG+rsm8/2M/o53KL/Yhav8Ippjy5cQYnpnBSo6Da30+oGJq8HZMc06UfMqoO62XkdS4
cKGC5P6s2t4BRAr7xR/5mWEgrAQiAsr444c8OWMMeN5PHN+7NEJ2wCHrZuj8MPYHIwW84H617ae7
Pbizaar/UXd65ky3aXjLrowpVlszVXoe3pSrmCo7Ki1DfuPmQ+vZzU7c2zAIuSmf0GlID3XuYkcA
YX4gFAilcN4qVljMg22CyGAMNTpSZiGdOjBDjXPK5YRx0cOVuRMjlBp7oDGZCkYL5IPCx681pd5v
djKdz5lef/YoXppLAqH4XNY9s4HvyfzNkPS8+7bAs5CjI+izKpyzeph4Ft7zWN58rYg4sTGCANWl
Kl/lXcfLu94YjJfZgedq3C0abftqUO84NpurAqvzAT+FIu5GFLRr/r8LfLkV4ftBhnpb+HSVa+Ui
aPvvH5ksmaPMEe+fShuKGbnTeG6TaxuGZ931AzsFJMIusriSlZFbpDmmBa5fvztoTEidGLOO050D
8XfPNyWdvMYCdhAKUQMDz0z1/uMqByDv0dz54H1xnjj6BnZFm73mffK+UPdu9j1OBcnjwv+6D+7r
kDqGnhqgpYAa61MhXym4ORddmB4q78DJLM15Y1LZlTpy0gpEkrEBa6IsJ3qCBh3uYxpM9fB5eUrL
Q+AFlUygmbiOKhQDhxSFiP8aLdhD+EKgID2QkGP4thh1sN2Tlts/i6yMTFSzZrhvovAlAY6K3Vkp
/0XJaWB7q/8XukajRSb2gexdAqb67humLgwuzGo7aK/V2VTDk0NXiko6ZsN13Tz931BOuLuzSQku
0NzKDVspjdQKjnGGmdhIAF0ZIbBqCQI7D6yeAiZXRF7sUplqn9trcyPhRaLxkQXehj120uzKbsQv
BEpfSqtNHrLqBh1louTfM3ulucO58jsfTl65QZERFwT/QiDHW8OPyhgi0BCdSrOI6YCGcQGscY0x
qTqrh5fM9b6YKchYuNuN9Sl0mnYAwv9d0lzmYf9/s+vAYY5rr5qH6qzQku5IHLSbJtTrNvDxVrmF
/sf5beow4hzr/4KaDMUtHPwfG1b4J24VdcLs2vrKa6Ka52mHkgoIxIqVHR8cnLQw+rTet1GHycAz
FQ1X3YVWKy2HHOb2kzfCayMIOeHXB+MNFfluY1oxjf+gq0G3QupRgGqkx4HCny4eE7eLeuXwwzQU
JZ5P14iaE+HCwPMPur3fXtRVJ6tda/MPZmrTou4AfNXDIhd77CcjZmjPAXhK2l0vTGgQJkFBN8v+
tY7ZO8eQ38NrfRTdTH2Gon0MwZt2LLh4YgNQVzibjouaK8+sxOycqL4vyIjTH4wrdtV37anFKpjX
bHEO676oUDqtmvEguERBHL3kcqqwOyYtpi0RKx+s4G0rBUVOZZrf55bvPNrBGA0o1m3ziap8vhKH
S3yw88v4EIRVvfwKe8GxDnIhLcQOLgBOh29vP2yDt0Tva8rPRwHwEatmtObxCGCEWKM+lB8W4gqO
PYyWWfQlduaIEIbQJuxypwtt7Dl8FRsjEep71FnKbHIey+xHaera+AnWoBIroXpjZ8OSg248JguB
P6u66KZPM2OTR5HPoxYh4Szg6jH98oYGkhrqBBR57QRbf8PVBDj1uV9OriCrxfgMUoQ51oqm0myW
ycunK1DAvG3nFNuTOI9ljG4PEor8JW8zn+j4KUZyfP8HiiRp6zgaF2elzLU+j1prAoxu+U9n5VIR
10b13Vc3HOnPySEdSEUoVSgqxgnXQTnjYtwT5co+yDIhMWWGJ1caPb/Q39845/39gsvZTOvNdz6I
pdjtAC0BR3Ji/ZPjYO/sD2Nj4Vp0HAyh6n0f3jsy/yBcWdPo3DjnuB82bsH8Zh3OSoUSwkuTDgml
2jOSfScTPXrYPKCPZsMJKDgbez99IxnMxa3F29/V4a6caujQUkfcsJH8H1l/O9K7ylxayl0oTX/D
6ll6jPATEU0CtiRtNRSqE/HkXbX8ETpXajqS5hnW14XTxdGtHgORJJItO0pgkjKI+ZXYBxwji4cJ
e4Db7tPbC8YlIZukZiQqSXZvXYnWLCzrxbBuLad2ZqVAcvMUzENPlDqe0nvCBRVQZE92E2UerbFO
an2Ykm8NLoXAdGq/P4RVzZIEAQydHjHDgshYZKOFWR+LydnUePmD+X+ljBxq/ZjwJv8n7EEat7yB
Dba3qBV+XVj14U2CHzkFBYtXAbdSmUv5dhjhU8kpIg1iiLHJ6rrrQ297TdvCQem5C3n21LNs3HSU
7e1qdXb+IAG42rS7qL+o4vhUEMzEyXFpnf21vQC+k7W2m0jBzk0L0QIKTqoDWK0O+OZ2Gq5lF9fi
CbCG/nNo6E2IfTLJoqXK0CMnWHkxCJW9Q4kq4F3g5vx6erH+zGyZBQY1KN4O+G3VcvcQNO0GFVLW
9703u9fGlhPoWUP+NSdMOB1mAKRhP4dpJ8WbGlpcHb+dDtMX6DXNbtR2hWVHNE3JtNUkCrerX5vX
E/NWSV+YfL63CFBsB02ohhqpkw79NSl+vuVC77pyr5DqR2FeSERY5cms7vMqFSVUo8k2r1ymC1d+
AzLKEnJFR7nsJXtOnnSDxTeBISrT5AmSaNOmgAswECJTx9rJDeu++D9F/e2ssL7YbabHkfEjx1r8
TsmVraDcWYC2K8Npqa9/4Xi2TXu31vn1uksYe8O0AEa9k87YZCwALm7xB35Edf3+hzzXLdo4nl9Y
7bbtGfKuk1bFggi6qgjxpPinJFV25Vgemgt/I8YS9RAeQpofyhUigpan/TMBb5pj7V3Al4VXAtba
aejIpS6eUJZWv5rDWA1xlcLlgBAGxx9uZdAER6LNttOIEPagM8XN21froq3kkfIBbR2eHLlPckW4
mmBTHdBTBIDU3rGWk/pXQfy1Upd1qjl4N5ibYQe0Z0tp73bj62PUGxwn5eXtPtWK9I4XkII3Jz/i
THj3J6wDT5z961tx4YbSaXEjxLtLkhNKav/u+ZV7pjp2oY/d8k9fVN4obnD+DY7PonY9ktqWI6OH
eoEkwxadQQN+1Q6aLD6Oykp2l3ItggAexgTkzJAbq77BR7+IqQzjDjOryUOuzN/YuKqg6STU4rsr
to3lgm58O+Uiv4gbej9T+MqiVhboUKa/Fk5KCWdHeTtCVOgbFE8RHD1mMp9p35/wFuCuxXeBpjPT
y9OC9fSVI7To/Oc4DLruD03yuU2UNqx6qJZsjlwy0ObBHgI7ZZQHtuZtzkAnT3dtiKP99zixAjBd
PTW686IuG6bHXcWPkmoM+PjdAPKFHJMSx7KDgjTFlnVkhXV0/Mv153nFWTNhmEPBDXgOSrFTmJ6y
9pelBDQ5H/izoi+FTu0uxHAIzyI1PIE26q+adblKmmY1bYnaPCioXTeHFXGmIRn487mRi30DAeJx
YqqgMFx56gjUgxHorJCBhjc9xOTtAjcIwuC8CdtfB97cOQsw+c1urhbaAb5ozIwPom6Vc4uYTzKR
D6cjML4q4LQvCBhfhQhigMGl2/fcVC+6y32o2f145elPbdVQTL6kCkj9VzPOSxHTLXg3P4QbHfY9
p74FQmbeNiGi2X5w0aOtIUewwB+oFxxFmh66MAM+x3KN3WfugeJNiZJMuhEDlJxdzfUY8/lF0FtE
MQ0BTFEFR5jCkSujZvdfbAt9uB5sKzUzUeu+K5Q8wvMvmgExSZTcXvHkWPO+xQPC6eUr2+O34qhC
c+UNIroV+8Rf87t3ao9kOs5/Fo9iLb1dT9ESK68ScB3zVtoIXEB4nGVAjOfzQ2mTzdKrO1y4szru
otgYt/8gHsSkRmn8f6gmjg58mEGzDlrQzRxR3DuoplKwisvqdsjUsIgnsMRnTKUk9b9dDk9Smlgr
+D9u7kmCvq0fRDfeTA/4ccRozDGpfYJ4jykNeRAJfnpSl6gWwWBjXGySYCgM9+R6VusaJ+gczsfn
mCLiK4tqThvfk1mrDc4jeOVLRCWkeiVIh1rRox5pABzVbLYJY1auhitOhEPPGWHqnLr9/SG/GwT7
VQ2pDjfFMD8Tr4HAkBags2c2K+dOrJGdl2fsdGt6tI7vkdmKhJ75r+VNKr4JNy+WtW+9ff0/t0uk
q6IPUyWhsIuOHUtcRpH0ZE66Npbd7eHNAq9b6NyrSSr/opEdvKzX5nLcjB5rktdiUYzMHl4NQl1P
Fm1Ol+O0goyDOHvd/rkbRl42htOP1rIB6Gr/3zy+/SvW2T+cW77cc6TXyTzwfSlSkAfbwiND1dK5
J6yH+ZzTpcpJiQfn0xhRvPlxe4MbF3lLptag0TpnmDq1kVUQD45fwl4BZp2cugut/rbfAyr6I5rE
m10/Icnh6xyR4GnrOeyzz1W+Exs48Jl6F8ue2VHj+ETXGFSUjOF0NPHFS/A0JVW0i/REp7QpqFqC
D6eBepDnAwD6YgrdgZdKjp3B2mLqqn2UOvIa1VHkAWdQc3HlgPaNg13wVZoZw1SiLaD3l8iJgFUd
hiBceoMeHB3rORgoetE7N7ZBwUZeyqEWK3GokGWqvxulNsIc6usBENouzlIfDRuOJY+cXPLb7qUH
l7PiUVTpO434H5bS/7mHoEkAhuJfh+S1IsMEiHZihMLgwCU26N9/MpbDNaDBns4xv44c4e8QogqQ
jEnc+AaA7pW81PaeAMmVeUH1btEljcBUtFe+GAm8/xVKti5Oye2iRQpQouPBt7jH5+rTxTlcyR91
t8vNARBMfxNDdeZqFj2/qSlY3k5++ijz9AetWSZfhRu5k78WG3VjPu1ZiW2EW3QGyX2b0DgxbSg7
H67sZ8SKdQv+WdmbI26X6ioC+zEmOgbeTgPsKU/CToyeZxen0ZZbpBHzTsRGdUEVIyzQIn7HAqCS
qzEIRMTUAmm+M1yl1qodOWFE6rDQpzBX6EKOZrZKzCQOv57AdJ87R+Lve6XRcUsKivjhYJ0NyUsJ
skCpT6ndK9Adu1IFMjGC5EmlZDj0mZ54oMBBs8yS9e9QSqmsx7Pf5mr5hDUvbj7jzuxaDkJhSmcH
qv4YtK/qjCWH9TJjT/BcNRs/AVwrpBmH1HedbD/B5oRUuiuCeAElKwXhe5TzLJo979IGw2Skt28j
hydRWnZQHzorBqJ+IEjNz7sPMBXWt+FWUi6np2ZAUeELW6pnKsx5WKydVAXAhvAoBYeD2F5qzuAr
rR0038zq7v6MkAjKp2PvNfGNm2VfoBosh3s+tJmCbrHjnlo93nfMFC79tvJMu1bWfhPXCOPE/E8b
az6lHvUwNKXWDCiR5lt5hn5ja2zOhaG0PweL9oKRIvTKNgRbh3SiXqBSWju0AAEG2i7Fn/pCCWF/
0sExQnDJtdbsum3aGNnfgsojhJlqpqDu1Iuc79hlK7flBkdVGYMezAweDAF7riQ3F6EDQQM7H4XS
RuW+8XmgP3PgAzgpWMVLtF7hu7H4ugM4aX8+LcrnMYlvJgk/qMPzSoTuoPV8tTcVeKkF3iGFLxZn
K1T8qEqTfJFtFVDpXnHsKRiKtDhDNX1tEqV26DgKkBc09ulMZAd+B+bTrn8wqvdG3sDIjh8EmWPq
akEHld5mKE/TALPB7HyxP7pphaKwoKM7L8jkP1Pnl3x5zl1+229wjBUcBdIxB19GOy4GUY4hjwNO
OvO69UG8OHzOyt0b+tYaouvkmxAyqX0XWT1qEP0W+7OW/8Jsr2k3b5/fjQuaVhFluWsg18WzZFUU
YixveZzu8U6u8PZlqznoqplGACCXMjDTYywkFNTdgxrFx4g3+cO7erLH6VixwFBHqN05bx0P5EUs
laq1bZhxg3WI0b7kNbwCeoelii2p0MwlYZGt4dXMW0r7f097tL/DXdUdMlqs1Cjl4f7gV1RtBO0/
UjXbyr33yMkGIZzLcbQLBC2vwixr2/qjBZtlx4vg6FPoyAlrh/TYcWq28e2Fyxpy2GmbZtZQW4XR
E7+zU0Xiv9ni417oqdP0cyfTk7K7raXimY2329+JLoVExMGgSSwm0OTbWODT3x4ckt1rliPLq9UD
m3zhTdjHZvsGihT0QaRu8h6NnLlNwhksElRh7LTO4ijAu7Er99xJg8mu7O8qzqfuMPI0eIsSUKp/
ZqpFWB1wXl41wnnKcr+2ZqLkqQ7vOkXvFewl4QJVlsHoJEbN3L17br7jWo+YYv4iG/FQwoUVOIgP
gaUt3g+IlSJMDTOmVmcCuErjeK7N45TRfy2M192IJG09gnvrimATQ5Gma/akGHWoDwMgX9/EHSm+
fqoDHFmhFLO0ASMWMHkYAAEYJPq9Xr0CbAVxSQGbCPwlJRa2inLY+L4SUBN+onVxkC/mPCku9pEa
vN4gBl2ufwI6h+BtZ23XEP8KiuvKun8e5mv+d2jmXn9M5trsaX4UChYf7NyssJOaYqPUKSdsSYsC
XjqkhhW/kNqtW5XTqonW+CUYivMdHB5NpPbDg+ApIHbXTXymvO29cwjcdxQp6GmIDQlhZpbCssoL
Ra+983A/fFzc2FeOqcI0OCPVueyrnEty2bF8APLdZwXvrqSSpG/yLcbnC1ukfsNriiyDqxeb3b9z
oStwD4qpHBxRcEqnYSk3Uep2q0kdueEJMPHq2ekF/NaL6TV3QVY5oz8DTeLoSKPpAkctQB2teOF+
rNssQWuOoRU4XFeTK5WgwC3FiKL9r35nEgbu2c/U2sa26erulrVVVE8/Mr5PwIL64M9t0xHXittv
RXZVfBo66LMx6dKMzHNoS9UpLJ5HaTlaasU3bnra+nCXsAXv5+yvwNe0SNWBnWFtEf1ekoYAKrGu
gq2CQMGGhMM3Dq79l05o+WOmGN3BrR136tphBgjNuT9tTEUEHkCBg6Wx/PCp83cOARGo+z2izT+E
8JsRkybf21Ru41cbQ51c7VZ+WC7cPyTqG4eXKIlwMIWUDjtjbJn2fMrv0BOpV1cgiHdM6v6GFmY/
pSe4Gg3mCTAOaf6GVb/TlPmViUPtLfMQkjod6eIIEvoPZTryM88dkxXUdbOghnXWNo3v2OXLyKdy
i01lVFAh3C60eVpn5vXfPWXrzCtDpcxken5IA2wyB7G4nhMzkQVkZ/r/e2SbLHIgqFcA1Y3TkzP5
/NbHFLy76z+98mYYbqTaPPS9aoIK+9Dy6GVeSKrzZz3I4Qh7I1iPksOgUi1f4qM25fSHFAFlYyzK
AGlQBbg2viEkFLF14WEkHJTQmHteV0CKUmRnDEKYEzFW7tFamof8kL9Npzu+Upzx0xJ458LDB6yl
JZM4rQmiTne5tEYS54HUc5lOxxC0upsR0jz+8Wq6jKzO6iB9z6RCC+0XV7OeOhk3Iz/u/fT4xDMC
lyr/oq23WmVId0jEPXzCM2GDKI2vrBkoGxJF5vbgKhDTI9vsW+JdsDxfoBUvod3hLA4wOcVSwu2B
FTHcd0HlJgzguk2a2P+T+aT93c2P6QkYMeEcgdkc/T7tqvFuITAntbGCY1vfianH9MTOE26bZ214
eu96Bc3y0q9o4Q4UlV4pPwPIfJedwdH5Dn5nB8XneGCEEGo07nqONJD58TKuWYCCmbCbN8a772FJ
LU8HJYnn68WPDT8Nn61E52Vrkx/hQbGWttrFbwFIEIEnIY+4LkHKM3AUZ9YN/xmgyk3qv/A7ERmr
lJdJISmpBRpYHwUfrDj5BHOgDksY3aO/3smSFVuxWPi7plizoVBFfY75Wf4aDwpDA9PuEEuz8zU/
vThYD175Vhd98yjWSlbocAJlwE/APtogf3tcxlIXE64AuuXUAV1Fe6KkNLajvBBVr+3uc5JU4Lj+
LMt9t7HfoAelrSInlrX7x1W20n3/NkZl5GtM2IBhGm5dpz4ovUL+Pqer9fWEOhaQZmdS5Qb8pz3b
EYnqX0R4NO8IlB6cseqswkfZfymBTo+i3pGX38BKgpHh2erOSmrT4E8+PtkXDh7P1Gi5liVDDn7Z
9M1HQOO06XzsAuQa8Hnr2pyQ91LcprVkbcwOLkG9wXIukbVm7e7+VJ97TRMbaXE4UmuJDc8/wA6t
/WnJWoVEZ6O41QPwJZrUYPIHS1Ny8LM0ZKdSUOdNUgE0Vq9no6oB5Vd2iDlch+wNfCuXeY1PYcew
JznCuLFvNzYCeEVeafeP7+VcA2yaRl0pr+XKBn1l7mGrwXreHeokc6fPaVHRr1t379njVj6e6So7
atdyXtyJGv+x8mrNpaWA55qCOCWOWSm4g+HOiWDhlBQq8Ln7uNk69m4M30Xr4xMha9gj97OsLSGY
vdrXCqF6h5LzE28sXLzupu0U/Xe+GYUnA5wmSoeSk1uE9aZ+mSwFU8D5sr/rXZBut+4z/bniSWCZ
lGdxixBEU1YGYwbW2VciXLtKYL/qfyvvvs3zUjOLyOHRx0FHWPD2r1kSxEydBFC0IZPi1HUzRt/6
BmNH66IrMMZGqZSz/o3EMR0A0gi7iXvAuPXy7Mc4eBrchRRye6QCN3oYBZzjKvaONvI+/tHjh4MT
i6SylzIUV/kuBISJKAaB6/xhG2BigoI7BnxGuRW7YobDwpfSBgIUqX3QYhMVLNGvDqC2sAsBd1ZK
VaxC04bRmz6+3QiXWBW1CJ2RYYuignpx58WPzfCdNFBfapeFmCGEF0vLxmgKuQT1wbcRYI6tda+J
UMghBfu9BQe3IbvqA4y4h+1hf8aKNLdBkbCJc3PEkihRaR1YLKAwU4tRzMg3JBvg1zjF3nvF4/FG
ADPyhuVGwG/vy1VjFG0pZufFBxLqUGK3b/cGfj3kRaz9CPJlbW6Z7Rq8slWwK2LhxqkglgjY/CUP
WrSf+I4Q5UFxJY3SmG0HUt0gg+44FOiP0BCL+GSSK6DN2J2qk+tCDkAlOzOvsrRZaInj7qzvkhxM
rKydzwjtdMa8mci3oguOeIwuTmsLkVYdY6Yyg4GCuS+iv8uDnGmgU0EQX5biw1/+pD3md+bv3GdC
Hc4SvRjo6oMtXCFd+1C4k71QJtvTEDxQcLWecyNQuc8gUcRtUw/yYQ/HYjOiJ4/SxhiIPfqGhfm0
y8IcO0XXxSo86sp4xX/+w6/zvsh8P7nZ715l+lpA6RUSTSJ2oGMjOjRpoXbPWXuGLDrK6sBtr1dM
eNRBcYe9t0tk0p75QGrEB391bsom7XlMAIZbXETAjW5z+bORcbDKkvzdslakfPV5lNo2fXbj+Kea
/zTc4TCJowHBhMtmGkU/3w/77+97lZ+S9R7ETjyMDIHswM+A2JeBpY7AZXADfdvgGbewrPB6ejQV
koGc0fnJcmctm2YNCXAfwRmI0ntnhJT1sllaGd4snmrL0wON90Xw5Sa0qEhY7SdQCVrdM4LXTgcR
S3G9v29nCgW70IOynp5O/bej+9fpvaA3nzilA1wtwowGjbfJSatGybOTFk8L3rfHU1F/kWHRF6hw
Znp89iA8d/BsaWt4eVlqkvdX7zlCUKYPlO3CQ29Q7ivfbcIQzw30b+Jd5fGUy/mBM94z0T52YTzV
WoYs+WnqwmXI50hgy2jA+alY4OLw7qOicbx5ZICZFBJPvvAxYCMBjDjutgpv42xTWhDN7KpWN08E
01qYnPy6mftw5Y/CsjnPd5K4lRKqKjmzbjj2u2jLAiM+qo7W5z4V2gW34IvtfKuX6dpp/UWBHdKg
CBsuYkPIFpmkmhj8t4JKdS24BviFozwzE84kqpEDViw2L8JmyoDD/cgqc67cnLeudV4nJER3NI2d
NWTqIfE0fH/f+wDFBHO/roYw7L99D1HL3oA37P8EKovaeWzNh1TS+O6QCthrIO4oS1Oz0L90rB2B
CQvk9woTzg5Xi6lqrJ3JN7x9N0Qbiy1ItpSlOA3MZfiBtf5E7vQo5voVWLAqjLgVGzcU1Gq26P1m
83qj5aEiEuH0P0skGWDSSrZ2/FlCAsyVV4a/+yRqFs2Ydf6XGJ0mERzBAHR5mwoMv7r0rPCQE0yT
IULuQVOBWILPQgqkvD10w2xw3PNfqARTsYUwN4tKI8h7g7wQxwL70r2v0wCL00XXvNxs0O6WlJks
oTsD/2RO5S+LlgiZPN70/fKHCl+UmcWGD3rcLt5I0gGXNYw2FwCZ+pLCcfV+o50ASOnur4EBVCwd
cuRYi0wBsMFPWbQRkdTPOQ16haemDM6j7Pon6KoN3T7VKaYAnppX2inecAmUXL3HDgYbltVb7zf/
QO9IHFY+OGbzokEmq+NH1QV3KlOD6f4QQMf+5cYYDD62GWcHDO4NXi6T7c0IyjBYn2+ZBKj5L3gs
xrUNvSQWbwf2IUhVO8+LQleJIH09Sx10+RsRxACCEvPpsFAFDUNumtPkLv3buReO8EwkB5fbv2Ah
qc7NHrflPE6ld1XUfbgfDvEicHp8VMYf3PRdsmfrFD3U9zAJaICQ1dR0AgtUmElzFVy8W22K2q7w
ZHqKifEyXs5v/TrrE5PmNTp9bMaI1qpGWEVk6V+q0wlbr1Yb1Od2LHyFop5PBGnb2Z+1IWsABQ8h
f1lspKtXV+zlQjyvRtd9kd3jqTV1uR4I58qYH+RFhycrXAkZrwKYuShhNUcBz48yEF0lbgHzvqLO
hJVTwO8X1XMyJxGgsEZqypHgwz2JPw3bOXUZ+CAHPrmkMrRMBvm4ZtDKpceQ7IVpOXc99yX2d/bD
/ZxEoTMRxGvoB1o/It0wKCAE27PX0sIsM95fBdVg0JirPMtXWXOOBEpZoWpMChaHqSnC8dC8xtIz
UilsYW9UN7KCPA5WfNaX5jhyNOMPVg28FpXlTMUOS38nmgGOZWMieEpEDur4rvC1vXaTPRPchueu
SlyCrzjPKrGsy7wa0mJjkxb4xWwAPuzoCu+1VOIUEj3k8oyWtljI98bKOl9ftuU4X3ZN4cP+BuW9
s12YVSYHOI3clNENFPgeMNoZ2X84Q2NZ26KpqB0irWb8WHgoZ4lZCrSDW4bIlpDfSQE+ghqpLAa+
81OkqawiiruKjANCaANYloPrCFLPgsVKkN9p2roBSG5kOnu/lDMLSREcALOhkgn9nXZ+GR2GKKeU
7U83rHaKxT8vzaU8Ir3rkB7OOvGBJbqm9vMpjsS/4RGfYZuomFw1jvYUP1qnvQuA1jziZicTY5hr
ZvPE8TB7kF4WMw6Igo93VAT9Zb4XJsHL58xL0zivFQLpl+MtXJuzy4l0RV5p5haOB+c72ExpkLmX
82T8lxAIhfC9gg5K18S/FBV4KdnLhNaSPWnPw1pt5vsZ08zmfyR/ayqfL6/wuTmNQYe1GAnf+xn6
wckolUPjfkRhDjnJawb54l6bOZY8GSSNfNrCSS5aqj9Rh36m4jTVejUoULOwbfjRelyWRhpcT1Kh
J0LCMrVwx5LvRdjaxjoG5qrq/Yju2QRnijJuHbxMcNelPoNj6JjkSzNWZNBoghfTujqSQTet0foy
RVsjuaexGoOAebtn5a1qXSSKSgHsmBqUhOcgR7TyP2Bau+hnk6K8EoXifVMZ0kK8CS/bj6A0DyLz
dYhu9VFndIhEhy6dJBcTSF2uF/0/aG8QNbOjfwFRJhGZW5VfR9q1WIFknxFHao/4L4sEe+Nl9XjT
dj2TPkQlKWMHdpnB5ioHBcH0QdGRt5tT3Gw1X51eLaAw1DNMWuDNAiYhOT9RxoKrv/bK8zt6vyf8
UxObXjHXTZPOMaH1HU+UY0UWPTM1dyA6gDqG5qpoIbXC9qWEu9u5/nbh8UAEqpwGGq3j3G2oQvYV
MNkyR+V+b96xq+Y4owCkOm9D5RD/Ry4lO00UeZtw30e0Fbmbp792GbWXyJbckVv4WI49iCT9Py7Q
CcIFsDbX2wsUjkhVfj9Lb64v9BYM3HQOEWkg7bjwCqXbq6jg/nRTtPTzpPFOTJZo7QjWtuBVPCVX
Y/ZcyLmYbuKaNxtlYjNQn4R1r5cg1Pqxj8giIKkIa/Ubz2RmDLxv/rF/1DSJwbEH25xEj7RFY0eM
MraTf5J9NgcD/Mk5NbhUoeZw9LhDvjB4rMBnO18MYWhsS4TlTYTYgnXqb/ds76cZy7g7De9Hhn9t
sVoddyJUPSj3VAn/RrREdZCsLd8cdZnH4cHs3EOfh+NITh6YNrkQJJnTf2F3LZQ7JgsmeBMitFQU
bFwhf63tRh+5O28EjVvufXVdoCQDuGSFxZnE+RSBKqH38/QICcDcWUnXGW4ZMV3r0Ng0Em2trMmH
TrYZ+Rt/qMWxmnbp12gaASe4uBRVv3p59SA1qkYj9GG403oP0ztvVkcYXWsR9BndR2GBDfM4x4CM
L2Uy3I9DhdgCC4qOetnQz0/5F3XuldyQwKEjpl6NGyvmrh3f/Kf7aTFSmGFfRsUyKlfgbUGRnXeW
Pta6/i1M8n9AIdTSZtbdOFbiChQLxj5B4APO4y8bgMfBWlzJnYORpZgWN79urzoRwDmrI525Dih2
GCDxNez4ReQJEQq38Ne9cQGysQEtMMwLfxpT7Ib3HWRexB2L8xc2Z1OymKznfef3X9cfwMh8h8oU
MWA4N4dDC1cZYEaN4EIxSFftnxITbGEwuxkBnF34VU8+eYLQJ3A1Q0ZuQ+N6TyX7+RdMRlNRH8mM
HXrrHcfYu1+NcGakCO3O1xk5L3heWWeht3BdV8grrvS8DEMYLrrR7U4meIqEGpFxOjZFOvV6dqFL
CaIMwPVyjHw3MmUT+MXgJLGfcQvYaDAZ3f2sM1v7FFsu+REkPPfNldRgJD7s0xRHG7OGuf1C2U9h
Lle6VT8LOHXopa9KHbVpBpTDlSXXDvjt+0SXvIGIThYmycZyCcuuDWGRGRfXxvkMjWnf/63c5JYe
6UtNRvzajpDGtZcnS7Dx++lKTr0Yx2pTFe0rl/eNk3khYO8BGiZegbBouo154GMUpWWDmqxMFwEh
f/UstBLD+nl4o+CBbCGwqJqxEEPQgDgxjOwt6GyFQMkSzPzpIeN2GpWhNdwycb6mZNI5DF8SMVEu
lf5rvAY1O75qKX1KGPbo20B00r/7WMkZNdwCoP4TTFdMtkXVjNzY4KC6qlVsg6GzfbvQRX+nw9mH
r39EOTQhdk5RpQunFPcU3LlddFP3M+Fu7Du4NYqakYkWe5Eoa78OFp/DHvnRHUCPY/oZZ83bZSe/
IbSebGHiw9UMNHM4Pitie4f+qtO4V6IWqFvUgCek5gNw3YMxkw8wqkQz8xnL7WuT7jCuM251Q3eC
aa1tV7AwblIwYNsQwlpexRSQr/ZPui7/eC2apK6BfWzJQaCQ5Z0Teit+/EbNtFW5XMwX9CpPHWlx
uk/cAHmCLjB0eh3ri6ZlwUF9n5LSth25IhMVJDGa3fQ7puPRg5h5VVyH9iRoTbvskv2nZwaN13iY
2Vbm8AMsJE1+TE1f5tr90BreSLd0TziZ0TbcIhjMFCIYP/zddLi6y46h1raJ7WRkjLY8P60K+FMG
BxmqtGbZt1hL6IOc/LRdRK+5AgsthNN7ePLKW+vl2j8FGGDC0CtQ7w3ixbEeo6huxC2Wg+8WH19x
Pl8qAZxlgYK5Jsm4zTqNzYEF5TwckXhLGyPNACurTiodGulKihDcysTExFMEAE6gVz5FsZ7U+Jyr
vMnY4VWihkVJA8VXV19Mh/iLZEl49AeESbheJtxe/o+rxG/HJFPjmu2M4QfU59Om2/vb90AyuxKW
IwnZJwedPAVhvv0msMOLAtlh80l//VGHJkQ3uukh13OHodPS2C0I7UjhMr54RWzChuUJjR2HlLb0
kZW7htlhbWIr9VbL60vnNknMNpg37wGyl9zb8Pq17jWUbmzy+Mo7/3kuifx0R2H1EtFV+nTg9qeY
tOpIoGae1+E0sK/wfJbYMjQ87wsIrq+QhKrRBg2+nSKnVIXz+b6PrEYu0KT16OfRf8FXOvXl6B+o
NHXiqHGk1eRdODtZEVhkYSgHjLXBT/IWiAJp65PdGWpSYNPda/KtJL8CeLel0Ilv1DJafGuM2oBW
LSmuHSRabBp4t4AziM/6Yb2x3Qj2tcmAseGHVcAi/t919LPuBndLge5ACFk3PayjGmfmB3A2LvCO
15DPUyYV0gubIXGF+mAcYVjKbLbO1/cDDOlI4JfzIubviIbPM8VRLafljkOf39cpNW+ihos3eUAQ
d2hRujiQef8+PkNVE/dWpCog7IVVZuCQ7/+N5yfuSFKybtclCSWlDsoIScm8S9fk93wYvSr3JNzS
cHKoK6kgFiuj50UPGdYiz0UqzQ5/E4wBtm1CTiy/9pGVtz+IfY2vWWbJAJTY2mkCxP7647qg1CIO
WOf6Q3VaXWg814/sxc2UnT7WIipCSAKJBQtaAMxjQY5XzB+0wP59BoEtniaDbccDjMygnRrqpa0y
uTsmUfAsIGr4OF0u0n+T2TxHGzYtPN6oheJRsBaIOnovT5YnNwR5Nnlj8JHO44mn4TLvt8PJPHUQ
mcJ7id0GqDOikjEWfDNpeUAINZG/BXxsGgxWXkDv3XUEfBTQlYjO5z0MZUN+Gj1KA7qewuUofuqw
xKmIdH6we4ykifbO/s/ZqeoJQJxJ4pYsdzkIDKPmtC90so++iXF1SlNZSLCvR/O2mJ8DPxTBXVoR
J+FIUNYKz6KqfB7NBXsZkFmk4xkaf/YD24OogsihCJ9PkTm+CdBr5vZm2OIvEqgIJrYI69oqGD8m
li7eHoPcMW7d5SQDO+PADbRJRBCBHD4KxfbWY7uCbRjrGlWLa9R9u9Ms8B2T4W+rkFfhzXIx/HuW
VcLMPpqkl4iY1719G+wdwGiJjfqR4L8ooMcqRvQIk6HFZ+HjR1SIdYTSzEZYsyxVXI3BXEvgYH++
Ie17cFjMD40q/7Dv394h3CCU1exg6LIKdOK4fenEk2S1tkpl/sB7EqeHS7FRsfunIRQHVPGR/b9O
BZuw3xW467rus0mZlyV/ZRH8ix1BcIVBWbP1Fqzlpyh6FvTwCsJRC+kKUCZLgY8lrqEUBlafdLcD
w70YsFdAulBkN+PV205Zpm+LAJaUV9sKP9MWJQMDOYsUTOfqxtpFE1q/ddqSF0GJckArjfO8XyBy
7yT2MZ4nUQ1vx8syntRb5XPUjo7eiGwOR5bumEQWnOE+jm24iEXBOdOirCRT902ekeVlWeLVKt5T
M+lvLVvMAv5Wi9us9cxmZWBXw0mloZ/eW5D5id1ACsG+cB7wAw7dm6FcepIGnqkesSreBQPDPaar
zd5hYufKYFv5FQkwXURr5GQCo9DgFACEQ7R/B5W3rG4PmS4pb73rNPvyo4NUMeQUsOoi1Ohc4Qxt
juhyco74VJ2Hy8J1ijPgw3LSfR4iiS8OP2ON8fJX7ElGFCBeBExL1rodhJl9pGWH0Q/VMtOHL7Qz
6XY+HT/vwHYhP4ZKGId6agnSZgvaczJKsmv/8cq7AhGN8p3lBSs88O2mXG23QQGItRtwpYJW/+AQ
U3M4FFS47DTPz8LWFBBnLcJ//XdYzRG+vg+vjenLZ/uks5rvJl/BgnqcF8MZgTrnY7SKkkTe6NmM
n0flA68XqSKXyRnhyq/4wiJ8gPguMhkPqmmkj8BnKuM5Qz3+PMXE1rPuP7VJsmPFGlIA6JVLxM1s
gcPGE0WPmX34YGWvH64gT972TxabMWOQv1EjrDR92IvMGVzF4Sab7BcV4H1eEuEEvCqGErtvz+/d
0XqDpEXiKE6DyYq92aMvZi5SuACEf2pGkG2vpnhgeXAM2zcmsd3t6HzCI1Klmurj1VAMLO6Qrud/
e/js5E/Ml1W8DoRlLvsq1MsCJXbhwNxs4stwKAvXhnMFGYplC0uGxEbBAA5jm1y2HSWWgPBtnCFM
CfBNwbNMfEA+9AtGbc7Aus1eMHSEGqCw9gDh+OVVgGwjbnJgZCXvqrKrq8eokqjjyCzR8+qlVlrO
qAd8ntL2wQlXD+odxbqckrBSCzcOFwzKo9ohKgMrqQybVHkfwAIW6QSm2SRSvp6LZf0qTSvjvCdV
b5btfuUEN8e+sWn1gyELJ43DxZ7pNiA+Sg3m2PSrbWnigkNkpDZmIYJupnpTUkZHprhjkNszHR8l
MeuUZA0DTiEkqmpKxIXs56MmISpZkFXx23F0/RTutg5u+Il86Mm2D0dtZjk10KbL/bb5y2bC7cUP
iCBni7EchgV6THD/9iilclbHWFLucVdT4J4w1wC2xkupXujKTIKfaOFUXdLGh0ftk4F6d2FJj5g1
zHvmrlJ+Tsl7O5nMYviitJRDuaMaNu3DnuJRlkOYby483rdYUahVO6ldnjmy7ImuQ4NGz2bGZNpa
K+rfYl59asF8u8f1R7YmlPRfQTlatDxuSHOlQIQCNkPtZyJuqa7H+3wWK5Donp8KewJ0lkBDC6zR
OOLHWDBk6FjG1tDY15jh8K4TiHfZ0OFQVou7lagn7UVp6plJRHH3O7m9BrblGB89V5C2b8QKIw4U
YUnA44qb/x8RPfh4ELTWzwDVwvHFIgnpw77X5CkrI9gYzUbyc4/11MCQLBhlzM9Rwu6L4lsNEoOd
mv91YKThP4OpL54UGAiS/gnNcFkjWHT4S+A8Lndw9rcVYb8HZqWP0reH2wc/m2SdpGrLZAk4TfS1
MVGUv6Pvq5/SHdgtaYeenkD1ZeCHt/pU9NEwsYgfkNeuiCfRUVeBBIzFtkkHCcJGrpXiKLNxMXiG
H7ONOSSpZnLfwoeUPlwkAJQUqMBHC8tLhSiYc/vNAu6KRpM6uGQcQv/otOWhIdsE72ZiCO6I+UJo
V5NtR1blcFGwkyRlJV/J+jYn3wl6fyQC2V7ZKzaKpnumk+MV96kPn27HcPtMK4BguKCCdY+7YPNh
q38rLSCl0bnYWVh8BRD0rALOw9xs4Rbuk/w32cp2RzH7haDpYnChC2scfPomC7BhOSWlMHu5loHf
HMbtPX1ckd3X5Y3E6GtyfVpFG5x1pG7C0w8mCDwI7OeVqG/4clXe5AvW9fMDTVUfukEFd29F11pA
LqJYrjSpuDTBKGvcitgNRo8d+mvqg2J2RSR2zffUOdHJvchW4bFiAQw7FzxSwRwGtf1GfCzAVHWh
8KvPNkn9yjE1+e1oXEt2bgp+weEj9PtOmtqkttd+exu6pna4g7XVyMJjH6mS0oAQ1zLLhoyk3/pK
dxm7un7t8obR4Qq02zdBnuyd1RrhKoHKqXBz+xf80pPU+WasoC6QjGJMC9OeiAZ0j5zVyjBPShb/
PuSrUrXHYFVgulI+Z2XxPIGycse4CNqevJ28mJr1SzUHiC5P3cpvSR4vQ5qKdNn3cz55M12I+RNe
fQmJ0ua8k3hbDVaSVACefMCptRfVi1pAqty6GmR3Tf9cscCv3TaNuQK8ylJ+qjfNATW0sLzPOmEd
U5TbZhfuRGxYXOhGuEM4NQnTS0AG9KyQIs4Wh0AuPm20Mz5hKxMazPCRiNMxl644kdxV5Yvsn1d0
GzKyONczDBPSwqDXp84AGD1ouhHGoYO3P4GGWgtdJIIi8h8pnXEZW0EvsEAdsWduSzkxNP53GbOv
3Pe0B73q6wFYyCqz7CSv1WL4ZeQ1qcfPI0t6GlFr+GlrU1PXQWCJiH/KjYNN6iHEpmZbGRBAxLRc
QY5KrMPy3erBQg1JUhfxuPXoeb20tDTHJera8W2CNQwaJC1971UxQMEoO1hd8DKVHb/nr/Ml5kbc
wREp2zA16XPBQkGKBfpnPoQ4PPY14g+eXTmun+aDsF6o61bq8Xb1R4qZK066Pohe562ZFeUtSgeC
0VqYAkeY3eluPBeaTfIk1mMcBTqfJFdy669Qn6mp+1uGv/ZJC3i3Ur6pZL16qUIzcImO8A71RdS0
nm11/1eyyRp7x7QJZ35t/vO6YyIQMTaAfwRM+SDvfxQjUvGRkY78pLwAj4yYm/tdtB19p4n0gvaw
q2vrpwQKV3+iHIgrSpvqr8XwerHgaaT31iefd5A1oHmLlXylGoV29DzjUJ1FX/z/UXhpz19k4Xnc
KYb1s7omh4GAixw1EiWHXafV4yN7RQhDhAmg3O+lGUnmGztvt45lLCc5tb9xHmdi+lc4Ku7cg1Mm
Z963ZsB+lugSYa2/CMjBC9oANJ5r72hiKzhEWAqAquoCraO0hFxVqHOHeQG3Tnrrn3Cg+pyf6boM
eoO/HoYdJ3heasSsWbRRAyV3tjx38eCxGULtf3Er+wGbRElRka3AsAFuiPn/PJ8NcUVyQW6Li27I
TbUsK49HpPLprHuWvln5Pshof1eo6rx3KU+aJxp0oQJOlvjpTcYWtvN1xUxHeVVQnhB0c8V10Can
oQDXMAzvE6YXREMBl+8iusGoSPy3tMBPiGybHrRahZiqjUqJ78CaYXmglrAthRIIv6yhCg6pWs/C
kHKKq98DwEdCPpSGIyt4icFfKrQvrYikarO5FmE/YgOMcvRNs51KXKg+pDvcVBEg1his0yM+FIO8
BIcUFO8UItqJ4aQGoecNZxw4aSHkqwgE8Y/C/2h5BJe4wdYI+iHSUwlHrBb4XjWTx0OylhzaxLL7
Q8GVze7RWlEAqdbZsbiuZ6JN86GtgYKEsgPCTgXKAS3PprwUJ3e0WmaCM1ujhGCgRAsz78O7+QZR
GirS7N6z27m1jPnzDxG3kPf5SEUmLlB0W/GEo5b6bbMcKxIpsQTkgN3OyzVxpNektVMoMGF+7G1q
AtI/7jGa/MBmzhFZekdy0ptWze6qRWLh/RoeXgWvNlZh3ryv7Ch3rgndYj4+IljlGG8Ms6NfaH7C
XTtBDQ4Mj4K168+sAztLnrYHH83YrgVA8E4uDFjGGoBgteLqML4UbwBDDO1fLJTa+BayQrvOsRVk
TubwgBReyaWauRJ4anLXIXyt6PWqBz3O6MyWQCuR6BJekGCi120Mw/BBUMWxT8NtQujFvseGZMDo
T/mK3Hv98043YClYey8KUiOEtw8yu8uUp6sVLhd/R+3TT2Dkjcc6B1G/c3NFT4EysOtyXNcVtwVl
hicGAOM55AicHp+9OatzL839XVpAOdjpHUWdqK6qBhx9gx+olWtIZl6jwt1R75YCQKPO7APYM4Mx
Jk2dTJDM2hk+xutp1ekA0wbzU7ZgDUOWJisaEIueUsrW2kP6tKNpPUTJWhBzKg0Rm5lH5NsVDYAr
khXGWDKCwZjNUPGvbxRxrnaI/Y0dqhzz5Pn0FfyX0kIq4+lgeQTEkwf+tmgbUBzq27qs4ysUv5Mi
R/+TwqFF70j6IMOYnfyraE45+B4bPPQ8jrl3kalnlCLKyxVrWfvR+u3wLBzvLymyPnpCqTll7ElI
0m6WxFdKUmePNR/0QgmtNxCOKp+yRqB/mT/rT6f8zoFk92jFLVRTHPcd13hwpFqBNSA8o5WaHC4E
uitMFUIWUMB4TS4qz2QndmxZkFBj9WTg+4rIk13Z7kft++mFyCsp623noBRS3Fz4CqopilZiil+o
mFjpgm1jqbvu6xU61Ih+GlR5uc3+3lFOiuoXgbuTWaXK7XGcTat1KRKcDsDDPPgXNNm3x0Nl4viY
U6qtZTV1uLRqEDcnHWrPVhxS0xodaCWiMz6rfygBGKGILnb+4FXwaNnJMaN8UvT+bjCHIMfTBGNE
fq7E5QQODi2LPEPkQYgFISIuu3pPJn15H7XwGoDaasNWlsBR4nQP2AXlCEUzKkD8Yzo2pmQV4jEj
E0zH4jrSNyaJkb8AGHwObIWDwcTuI4A551CuhtKHdFwsUK/EF64finqh8A4v/E/Uoj92nkw5RPeT
BuUjkt2HFjTWgXM+hsxblKeXfiYyW/HfsPT1IV/GGQQsuDQRpQ0Ni/a/2BZzpkW0ljAUPvFDJO6L
xuZafkqqRNXQ9lTzZsj7azxv4hf+UUgxtjIb99xxrzZuaNPk5hNrPQBPcqEpl0lYK7r72+2SFcWt
Dp30W1HkgtVnQVuZpMFN7jcLq3Xixtb+JwMFKudZt6icMNwywfb2Z7DcgngJO0JtA3jpcW2CPgyR
HQQln62X1Mc2ds4Qnpfn7c4rTOCPvI3Xxm54wPOK4gJMzsU5fw2wTE2vghHZM3p49RT4QzOkLQxl
WYFWeSlola3ExeidhM36zKxARuTpwaRl0VEmrECJeid9b193c4m52QhK5XzeCGrFjx0FyIm/J2i8
MA2f5gCAPMuGt8NkVzAwQFJxzsODlTrhjGJFan6tttgjKE8GgvtXaH5rvMd4ANUHTqKAatB7H0YI
TPnEK3ztwHkQIpEE0JWLK1amtMHR7r57NRGfFpPf3jSHfIlsCl68c8temLlFlIwilG0PrQn+Pfoj
NgTGm0oXw2/xLmdheZmuscwyeWKhIsR7gEd7/LOVNd33oLfLmDkOQySgZP6i4PZhqyCGH7E6d0xF
V+T3KKKYavX3u991cz5BF3r+dBNYPMHFpranjjXI8OPtl1pxHpBSoolt4QLVpyUi7DkxLltLybr/
oJ0QZog5q/EviPqHcMjn2ElFyUr5WJFXEFpptImeuSJuXSppjVkXi1V+Veg6IwqO3TgWtXO5aTJQ
X79mNZ+r1hyY4opB0o5RF8alvf9dsxFd/7veh7kei910IcSMbfOKH+63DKWlKTfGGrGlThkuzGqi
M7ZAqRZ9O/Y0AGCHcf6QEt3PpjR5Wcpd5KxD9MfXMkHpzQpKgDVx5el72PrCr/QDDZrdXKacVrCZ
/5SAETi22JaH+YDlHjhqKsNbXkxOuTK8hT5AdEKANGDXX9tqZWHWkPmwwXb/UwKW/A2LUKKShO8L
G4wu8UgBgZld7Csa3O2C3sgkZUcwQ9ZmU0kUvPfjwQFvatYL8SN5q+2bdMl2oDTXxTa3lFfosOlh
87f6NxGuaSmI65o6RXZ/a0KAgEYc6IBFWkq3KhRWKqMCp/sy10hOtCorB9D7PwsUYGeEEe1fvmFD
yj2cNjZ9rfEnZ8ICd+eQhAWboU1+McP36gHMRYtk8IrTX3qEHO9mJ3v7MvO+P7W2DF5pCIIkbqvT
D74QZotmB6XDwpKB8pvImc3eEhOHznIW3P3WmXP7KPEjC9rINHx6sf/0DSMYw68HztdKShcIvP8M
btWk2LIw9eJKxMyGJF66Q84tjGoFSNmnZn097q3gw+6t+j1o/as56bIo61kRG0u8xbueFkAf750l
YTOClKC4ULkDLnuikhtxTQiqAi3jZ+x3Dxhr4Yt1KachTTX2bzwT9NuRvTXoKsWfGe/2f0ONzU6c
dr0UHlAZYfBkQ9colR9qtMz1H0HDLTFBnG2YpNvrL0RLt9rfIdDKudZii7IfEbcxIMz/6QSCbDDq
O5JHor+2BQ+/9gu9y2iP3ZEnya9SGlQO6aet8a0F+SowKajII6eytgEHoips3JAbS8AtnYzgQayc
HRIvEZzGOTdvdxJzgvgNGm0ufLpQPseghSK1BozUoBA80Ie4LixdvKU+pzmXIjHBxNL8nNJbJih+
Kv28ypeNkKseGu+oOFi1V3vKH2/FtDNw0TydNI380XyEd9iPOAApTHWFdczGqgUjBPljEBMLi6rA
oilBNDfQUxBgKiM8EeNVLbB1w818bPo2sZhR+dbhZ1//K9vk/CC6I6YQw0PNUx4+w/Og5Ih6KffT
oqzCdNjgfuI3ig8sFwAJBQor6LnKAxjJGrbsO3j2g0dGHl49U7XrfEJ3RcE+pkCX5/5ms21hbIeD
6KDb3JoiZdrJ0BXSROIcO9RNnwDSlRWUX7O1x0RaReIiBGvZNkMBkJUwiSSHkzy0Sn78L4CGVJLp
Cv3Yxog+UOggRPbhjxZRMpDtTCI0tHhVgQbImcc5fq8qgyCQhfV3yivdtYpwVtlPW9z248MA6wua
sYBKswqK58hxPCKQyXtUczuaY1c5FYnEgQbmUqfNiuHXZNCwM/kY8c95B3HvdHo4ikVviv1NrvRG
jVIGxpXONUdIF7lvl7tU5UO0IP+NaRDVGbyn9pGffNBLRuj2w0MAaDy3Gy7VN3nL6zeMOgOjcZ9E
etMmlxrbe2lD+n30Jv6IlmVdmGmusgA93y0sD29+lJLXa9QFuJh5C3Gv8oecrxwCqNG5StYKOen5
Cqseh69G2EGCImNLs2u+NkaYCubY4tVoU0y3jNDBR4wlt/4XHgdIfZzWz+m7gDDWh21vYzOxcfu5
wjwYZwStVuy1GE5HV5J3Ei1bEcVB1PkU7px8x/321Srz0Q/Q9U6dWUq+Zkmumt9SEhk+4Dbz9PDc
E58FUZl6ubwhop2AvRa4eMl8CDs1wePCIC2lQaQUVivhvnnd9zDfIZbL9krgvMPA0r+iKVqzyAry
VU7fiUjJZkE9UXRBfL4wvJod4UBIlmMZMaHyDH2mWgRf+b+EWoZG6peGNTvpw4JSpqjP1W/J4Pui
QbNyeAiajbYkTEhM/doSM6GS5JxgOvW9IxmrKT5VRj2ElaIgxkafERtyWV9iPzln4wnQ6eKWjnHo
Ufpr61+dGqqvVFYF9tX7MKY7Pkw+HFh4Xrw8etWOzKQeyMfTMCZIMAbVn2scTRbayOzkMw2XXOpe
fL4JUHxOtASPMbdS71t5EcrQkNH64dQ6Txjmf93p7jJEkcvRZEkP09/8s9e4B69sqYErESYEnxuX
/Fk/3Iuvlx2W7NDcS7aiQNVk9HErpkbIefD3zuYVDZg1LciWhFzPgSyG7oGZBAVgdI8f1u5kqzwO
vTBrXDP8ZOCdIeEdRCSiYX/qtHbpPT4VwLGxsTv4Bf63MxYFXrlkzV5F5g+fKF2GX/OoRL2+0LNH
xWxNRP1Yc4M5AHgNPjwXWrLMG2HKWCj8BNrLH1cBJcYVq+2a4kdPIsLnQx01fgaVYTG9zH4kTcvr
TJSppMbrGAvow5ZBzWuZyRrmHYAnzjrc9gfSnKqE++4/yyqGpfHBEaTiFkbhmMu3buH9FTI9Sakc
NDGPpLe6BHzwSXhqQ+uu0dhKi0nfvkeGRcTvncgKlu+yAvipHjH+ToWNYjZkEkkdrpODZIXgOscA
GqlnwBMqp0mWrewjiwunJ1osi9nVaS8o7NWZHMN7cgMLnvMEO+tuP2yrtVMtXOxtRl5kcHWQqZkf
7Q3ZdPLenrq1NfQOLRd/WDHi7KGprVSN2rsrX8EwrNscXusTN17EaaeVa37dgH1pCiLbQnAbESRW
oCKO705y0t8wO5hlyr6DciDJD3lFMsXAUr3UbfcldHni922R/UHVOYAL2rDucxXlF8b0JiSIevDb
2wQE9kd3i+Y13K8gQbEb9INR9rTCBFFhhyx40wmT0eAMtZ5oyZz3rZ0ck0nolWNWWogc8Dgncwp5
tSqu8iQcJRjYQNGYfRQ8mRHjz5mDwOX60YC5GzZHmiNsC5V9PKIYxrPzFFv+X7f+9q8YhzWwrFK+
8Lbk0OI0T8XSQoGWJ8ybAkjnigkUyvdq4wQu3pzL2ZZxZ+BjiIgouz5joiV5UQ4KgUqMVyPXcM6X
y1xdFZdFjaMl0NfAEmi6MHMEoOihBCWwOEjzgVhHmo/0GyTDj8uuFKXiiS9GTI4gNJMi9hBcn51A
GVka4HEYPyfnf529o+iZDxE5NTRSk80828sdTdjvQ1HdABaYT4HbkZ9p+LdTiiVVzax2JazZd2/i
gOpNhyhxzBZIRYrkF2le4XLMcvRhK7PK4pfSYPzqTtCCAeIy8nZVYq5217AW4CInpONm9TcMuIc4
oxIl3n6t4L+4HyJmIwN5m+EzHyZN+RnLGaBtSId3SK/EP+J+qwqZbyXcMYDRB3PufFkCZHdPSEb1
5YHVcBG9Xzq+fpSYfEA/a9QFDtyjD58aK8rK7+pKp2KKNeUOYCQacaPHk4FVuq3aPMuAquJRQrAg
CCNCvK8cGmHcOqMLjolhHZLZzMwH5+QzMiwCa5eQo8Z1LEeZHGjqLiy2c7ISSq8LPHC1dhF74No6
uK4Q+kGEFATShFKYT0+f/KqL5goC9kC75d8ejJarV/5h5FpYf/F0sn7OtKDhLtyEMl2A3vvrMWkV
cwoY5efyt3KbV9CieAa7hoYwodjEBbhy/9vQp/WIcVM8cnK5SDfapw8V7hvpWwM2tZCkQqsKG7f5
zq2qRSeyqujea5o0lKUCNX4+vCQHk+qi6BlF/DOK+LRLZ6j5v8HI8/s44LEnVsRy78r2elcxXU9D
G6A3DRmbPSRwVYTsWB7bWMRdOqPVYhrlUv8/7TjTVICUixvIEOwvsvyaXj8GsettPJ7vRb8rNuzs
Lan4Q/XLhj4Z5RKVL2pf9nJtG31Tme1aZz2rV6w0mKv5ZBFBWQX311QfP2JiUucuJgH2+M0V/CBK
dEN3RjhkyhPP0XiQ9WArMdGlmacbtZfFKimQQwDTu/+qfxzvq79l7cJSS6gPRQacMRrvN6ylYAWs
oaX06uUZ/nORbs7Ari25a1MaKEUR/D4Om7c7i3AUE4SEA4ypuGQQYKyCTuXzAuAzwLlBbMYQLV8H
KkI019umBCs6NHG/sM3NaqrTxRuSQILYes5uBsu5u96QyePJXjpD+iTz2ytE8vrElhAi/u/ZIqxr
ylfYLiSsFElNuZdlb3Yk2SavNTyIvma/Iw2LvCocaRVwaaEfezTv3FASeDR38BUwgqaDB4S3tTnk
LN+yjyZGDFggPkQmuAlS8uHuvmevSGld7lRpyyoPJnms2dOaPdGL8pLb34s5TZui56vBZFnz9Wjf
dkVqay1JnZKmzD7wdr54+nWSM/7wo6fv5cu2309RhO4mTp8L8JGa0DskqmnuonC0uXI7roU1qTmz
OhdXAHfDWMIdnW1cQlc1CLvPfht+zhKSGwLVLwqx6kRKAmhMdpHHts8AxVP5/mUy+Tus9UNhVtaE
onDXhS1w4FQc2jL0Ar+kFlRlmSTF63N6jsSZNrNTAKIzKnh74SveK75mPbVoybqO+rQbUOfL3fxN
PCwBoD0jU+eGSg4+JzOVHdmMt+C3HQ/Kzjh+KPgqcrPVBknLJT4OXDUuUFpn3xrSpQ+lUXhQ/iN2
ll471N9QWX13knMGw+AVHSJBvm6ofU6Wr7n3j8V5NFaRjfIBnFUMQllGG+Ruzm3Dd7y0Bzbd2vPV
yUzuJMeiRBukuzx+1qBRQGBRRCCulRtZLWbtML8I5LnyipKyRaGY0GxlP7hhidHARcAhEJWeTFRW
G3Vbx6sdL9vRaI/kn1CbluprUt5BBVSSGLqGtEGxyqAS8C3BAbe4l3dRFJzNMWlwLDUIOW0t8Cah
hPVlTMIFh2wVHCu9YfV4Qs7V5LDYkuTgxGey43COGld7PdBM/Mx/LF4tf4vpnABiDnxo4oykOSla
wX4LtEY9+nXjiVl9YWmdpR12hVkyg59kiHNeV//nEbFHb4Herpv5N+ZcopmiGyPab5wcVk9oUOsh
jwgidYQwu3pLAjcn+r3AdNDeaAexAlqCrQFdU0RKBv7xK9jjDFwzzEnmN81L+JnwINJ538uY6OIi
HpRIEfvloMfjr3l7+p1CNOzzWJacyyXYLqi0a8OBm/Lqs0z8uu+KF18Ci2e3ASKfdcy+COQmcPqn
+C8c7QL+CrpZPrS5HAc/6B80KfX7CVPG1phrGcSeeNbbwI42Ok+Z6E8wDidzqnwhriJwGc8vR4dx
L9F+YaHtkCK3i7Ehhl8GL9/OS8SmG0FH5c6MhFV83TPkrfkjnwsw46IlyQRa54sLo/fYGEw4ZJIS
HeI+nnIq0pXzfJueNXB7Wi+Ij2/kLDKIUaFr0ofI+FvBN8PUePEqhBo7VLCA6pmHryuH8i76jyDA
Qz2LmhqbOPPctrzzgaoKC4OvmfM0H2S47t/ZlfewgKUpSGzuvqX1hnFMyMbedlF0xxwId4qv3uT3
+YrEZmANIAUSyRiQnKA3r+gSfUxYqNani7tfFH1xJaVICr2KaWzmRbrOWNomcLexbQEQDEEYn7JX
Dcp55qYgVqRzd/ebycf9AdCiSeukqROFeNaKWOvG/VQYbRChwWYKKammyM7SzQ9hWLZdh1DhVz+j
3ry4U94wr4zZree83d5dwtFUuIaByUX5V0/VO029C/q8n0kNH9s/peoOPNu1XvLfrOGTBbAPAIaL
5BAL3DHI/DxOQYbdWLqPwcoSe+yQCPmk+Ezh5Ny8eT/ZA4yyweXpYD50J1dxGi8UacWunezwcQFc
jw9QUuLSqWqFx54WkJhyfnzRU0oktyPHAU2Dess/0wmEIl3w1NGngpmVC0mDE5cHsdn69QrdbdVy
Y+nugVwtAOfpDNY0kKeoLUZUnWPWMGUYoMb91qQlWoId2mgHGt37C3qrxAjTnhQBSBZWyk14NpXS
rPMZxkrp0dGD1htdCjCPeTU02NuPBhJQJxduR72J7S9O+SzyrvMl8ZVaTe8JKOShKuvgE+W8UmCu
SMzM7lmPcUoYvH/uSaUk/b9g8tM4VTjsIFV1UTMi9VBE75bMhXQWI4nrmJydHR9UAVp8lb8ESPmJ
Ld+WGnf6iWTpuwP597GZEi6TpetWJbAVHegyadTUYzENuexn1Fk4+Vq8fPrN9Td1PlRpMd4j/ZJk
OtM1MQETWfqsDEQZHoo8NOhbHojWmTFqhY6EWEKCVmTCGOfadMx5/bnsezqxcI+FHW75nPrda1HP
pdkTeC8rCwgUmEF9a7/45cJCud+TV8NLkCOzScyumpkT7fKHssgeTExuddqoTcS/Vc5XvV3FvDjT
myg2qRSnnTFmjPnM5ns+uBDyP99wfrA11XPiG3VC9S1zoP1LS4svnrvg724T5tSVY+iMXk9hMsdq
SPm4AuCGia+OtnESceczH+ziew4jXgoFiB/hcBOhlacWDj63Kzo9FZ41YgyhwTqf36odIquoUBU7
ayioC3jBCGswGdwqdsqPOoJR3/05waipE1YgmMbSARvme7YPj8vDCr2yrFWnR2WE+qFLzIyiYFaF
bkxaFKR/DOWGKMRbR3ExzD2FU1cN1nLkWOpkC3De5Jaw/MN+/r71pY7Smc816azsAHiKZtw9dWSn
taS5ddBlW/dMdp8LafvlcVE0GcaNuaJ1YZWnQ1EE+VCipGo+BekfvOt+Mfgg+DNVpCZYlNQi3SpR
G8XqlqsmKygSD2r+iETI0VnuWspiknx8rYxVQyZtcvpugkNMO+97qycHtioE7mt0CG51T8p6cfq3
5rb/c5yDQvWLp7BDrAclYXg/orIdwbBdxCntXFUgrZC2vfDJOpLaP8iOvTEFECOT9q+H8zrml8hC
a2e8G/+clemPckIKMmLnC0eI3SbrPU9Qj3bFErtq4DFzQdyGsBnyw1qqpxPAcFpsjR9I2comshYQ
ocI6eE05w0eQwIBsdpf/fmjIdGUPnV+8ePsbF4hq6fHyz37r3a7LiVJi3KE0o0KPhUZbdgu4mDa2
oecuUldvc7jsr7q2aCG9Gz8kYvn3eh8Ei6ianeOHVGUtRquvYv8Mfo5k8z7o8ROaxeeKFf67nGF0
PA1ol9nN5xtJtPNBfctaMNQViL8BtwMAtWuSGzPQxPSXLFeBL//CSAmi6+JO1zfPrpfO4R327Nep
/7AxlFd4aMosyVA9hwh+hq4hsnBLJ+c/Ki64eGDxV120t1aVCeffmA4Mv6ODYQFRLG8zE7yHswZP
3IsY2IlMEwjzHeUOkcdp6GY7JIjHm5frNW6rC1m1PW76Y5OIpHs1gHeHOG0+DBVUwiItJg6uGy0m
Nmgl4CN+mcffVXItbvRVmx//q99nRry6GXgJPCaUsvzfVgK27+nH6PUMuoZDY7bTZ5mi7y+RWWz+
26auHFlMHVaxQzzxXjgGp2UgsyL3kcbhAcljbisonkgFvVUGzLRGlgo2c5ScTRFHhwODNJkPjUUa
03DchVbgLfmWxzAdSMFGl7RGoTQXIhgXxVirco6kur3QgY+jVPP+P+hSMsE+HlUPMze+vvRLCC5F
+aDJrdbqfkMxZYVQ0Ql1F5aC4IlpMn5x8YZOSUnvQ80xwItQvLdbd9QK0Rbw2TN5RAfpfTpmzrT3
JuAS67VPoBXaQZj749NriO4RfWeWnnSAaNyIPaXqHiVeOpFCoDHXetFPbtwaYSi737y1E/E+wIEY
Mdc/FLACGKM1yjaohNUvW9Pg2+6J/etT/DjYjKQ+sCHNeLm+oipGTUIBmrEY7DFbrrVAmIJb8Ef9
mJUWlBx/SGHeWRqXRSoZEzM4tsgxGv1huLiOVGu85prZm/GKMI5KPQS04nibRn0qkmp9OV3QqGbO
YV3GUD5lvhhS0NkP5/H6tDYXAAVMuQZUAq34Jnd9KpDfhA78SExyHRvGR7r4XjC20Swh6zuSWAL0
bTZfj7P/5ngrX1rh0zLLX5g7k1YTGwwdfW7+XII5hjB5cl+AjjqoDMnk4lFM7zDxOCupEScswuXk
AnQKJDX39ssLP3KKzoL+5z8GrPcRo0HKd8ewSZjyNosiuBYagmwlmyVdscszUCu2k8jsNxIAnDgE
EfMikPX6VZFUKmGZxbF7W/G8i1ezodrFuZ1x8zas9X+U0WhjYxZ4CXGv4ZIU1HJl776rVMR3R0SY
tjhWdVvfV7Gmp0k8MDPp1+/LWwXrIH9LRr+D5OLz17P0se/YaZ70QJE4MpGASUOg/xH258AusSJO
uPs/W72JNBXSfzeaRNGJMz0VPbx/UKr6iLfIOJhLxBIlDBeGfA7EBfx/MCXB0JLMHZe8HQ4QO7x3
JMENNpg8Puysj6pg5smy2eBzM+y9WiCJJT0aUvvBwtxqMhYp/dxbJZVDsxg9LhvGD+2uqU6OfdWN
Upj60a7O2EZ8WmTyifYVNwHewzIpbNYr9GPha4smtCsA6ooTiPKLmq2Y/MtVgBq5Ai+ke84I+v4e
ly9HUDO0ygU+Fg3t9/utF23K0UwnK9UKpHVxz5ga8qfbjaDTtWJmMNHQ+MswBjTo9erOAFSDG9r4
VAa74fsoVlrn0rNBKKehLd4+nrVWRuFptSU4+e2EtM11egSVg/1lDJ4AENUyDRbNaWQToiRis7Un
FxqZQtYe/jEzW+sVoTfOe2sP9cDqqVcKABXBWv/X1t5yi/4+wPlgZQ9coJslNovwzYrR90mkMQc8
Ok2+3BvT4tVQV1BU+KzDALdcsEvjaex0hI6dwIW2Yu/Jv+hNXl7Us6bK5f3W9AmEth6ta/ijhZnd
LgvUVB8elwJ1I2wfi+s9r0FU53dHEqygsxpWHnU2zrU1jcGc8hCIwfS4XzGU7ClOGJe5ZzdRlrsK
UtWuZdrP3FJ0FGDLbq2oWUCngUbPJMQrWvDk1jVpYY7O6VIX+6yAhlaEAdX7AAX5wYvoxiCQu4rk
sXXg7KUfHmpXRABnQjlUoc3+2N0JZ+i8CAoZnRR/4+76j74zIOoOFULbXRmedW62iay8QgpzSVSq
JPxNQ7M/x7CotD8WVFn0KmWmCQXThP5/w57Opy8G/3AirLrt+oO5oBao/idWFb4nsJ9gCTQvi/H6
P7U9UMhYsU+nzo66o5PTN1oPBLj7kCaZgILSYtnUSmcXyV4OnmsMN82TVv5zaFNh/dLpFoAm5eGF
z05ypqVQSXaaiv+ZkGPHzKYEvsP2BigUWHXaCtQ8NG7g/l33112PKO0i6+hmpJnTS1IUF+Q5/wvh
zeN6x2U7as156oJ/WNJf0tc010cKzd8RJ9/ZSKUO9cHv0TN8+hc1EdjU5b1W2C1JY+1GhwMAtZJ5
No8gyjs+lqLfLSd5zlQG5jEfodCIbOSX8Fl6o2iMGkIccdU+7S/Z56xQZvLMEo2HkMUnoot7D8bo
BixsuPzkxfq0bzR9tP+iWwyj4Kpswkg2tq8TzJIiP7uzs8rRscmoWMBY18ZVirTlKR24zT8KKqD6
hOApdLS54I2CXrtvmiJVSIkOU+8FUY95OU9RnqZm/Fv0i/edOoYwmjjKv1xghFRmzRp7xMS4UZVC
SzD7+EVfZgbpvLMx270J1AWywme9TpR4Rc1UVQ9jkbjeAjh6GXVEiChRqGgdm7NMPudUpWUX6JvM
MziutfPIqUJ3NqMbD0x82bRPPIcCA6yTZDKmLHB9vx/RL84BmtERM3XgLvMKCEUj49BcZl27IfKp
N1mgrmKSzBAy8X1ksFCUdbg6gBjg5bDk/DjqZ5dH158+2mq31GMA0EgkXbA95hU37MGVC3htUMoy
HvXsN0rfTe+4xq9JvyA8K442eb0TUaPu6L9/H0ctNLTvZBuOpesQg5msYVxTYvXXfc4bNshi62Ol
ZV748NFnwYYq5v9bivIiFWTRZCfpFCu904B2erdKH3DkYmJPYf3E/CjrukKTMBYNSFkukiIIZVTr
fLi95MmROJ0XJRgE5uouYJYG9/efYLwiHdJhd/tYBbFT1K8ExxGaXSSQyJz1g9hUMkzIsbVeb8Ik
KObWNLzBQDAcuthEpzq7JLSMcJK7ak/tsoNONqeqwZmviQwrvuHh3ZDcetlZGlSZYXq7tzTN/IWy
tdyAZcvHgEveofcTBjSPBPvqoUbZmp3Lrcpv1OOwNrY1ceX8S/9+ZYq4Xav/amXyKWu1GSHS++Yg
50kqpyTnMbrLNxmvFcSSRlXxfhVZeMOldvZbq6YO6x5wyYTbv3jcO5hFX0GGKHgFthhbaQr9Wg7V
kv30q3ValEnfIjbKapI8vE72/Y/JpNuAHS+3IUsty9coysl0bUZiWfb03/DL7+8Vr79t9MqPWdAL
u15tenMRWHPq/LtRsouTLjJKSPwUFc/qguPZBGCoNeG3LNNF7IeRF+3XCTkRvfhwGzLJ9f69YAy8
nwZp82sfdxTaX7SJ1MeiwnMkIk//XMU7jfmnRnHi/gZeV0GupMA74YidbKIn5TGgBFNl4/fmvc9x
HL7HCEWeTWfsYJKR2cO4rQ+A7ciIXvVp/FoRQhGYe3y1uUSoJFkJLqibFq4pN+r6CR2g36LPbG+H
uHLO3oEciNx1MTfegydXjd8UuoqrkTpdS4oU5QJdawi5WhcRpWfAc8VrymdhgJRaAn+w7wsTG6BT
pm1fjkm+miMcyZcJ3tmJ/Klf+C5UPVxLEQk15juKGGw0w7cuBt9/ndGVPJr3MyKUNK55NMK70mJy
w9f9ksHkTrKAzR15IzAtRZ1Z3p1t7lVcZs76z2Fm5KiMjVHD1LJrRA1x4pgqHkfizN5RU/g4vg57
dpirVEHEy8NoI3LfhAoXWgi69nwTD/psfJZoSnVLKkfkSsIXajy1bbwwnctIIJRO+/FnA3kg4aFk
wJObhoUT6vnFoXxIaMwmfDTRBNHvi6P03aLJHUCSozARI4qwDq353lk+WRJbPX5ZkLq68jQ2aink
bEtngZGlS8hHltNXMerfPWZd74+PG41D8/pFxNkR837Ooi1jYj1DCZi4R5eqBN6mCSVwzT1bmhNr
UaVI8fNqPjTQzHejtdS+nWJvLO6ctvqt1LO8I65bA3whyueMXy8VvDwsFFuw42MSdhE546GL2VBk
auFTFVEgQzEjsP4XKPqgn+hgOeUJC6Blac/tP/rAxLjqrOTjY3t+sKIF0V+sVkqflqvgtDmAbf/A
d4clfOarYlzNryoT452ea/dz1F/uJRajTf9t3hjbinurLSNfn+C7LmpDBoNRtSwg+fwV4rA9thi1
06FTiMRc9q6P7Q/p+H2pmljLgiwUWcL9Qy4U3I0x6LpepcyZNmvDviLrjgtYbey/eqLfEeuizYa7
0v/9PJnBapcNMIMYnNUi59i3W6C8ABQ0dCD0VGVXpPs1CJpwTjVZ7VYmizAPcbNg/UnwVfK28iTc
UsSNcqSS4fkXpuVlDUW/L5HLVat5CAtNHOY+3f3nMRam12v2j9Ek/FmnqJMQLa6ShJDyoKU+cZn2
8qSXzcHADSGdlytWdaJjZdfoxBk0IDKrIWbrdSMeGS+NU5i0w8aSY4QaExqszm+2DH6dPh10kjni
9UgOo8R1bhn0t03kIYeuJ3xYAO2Yhf9wUlt6ryCuCTCEObIPdjJhTyh+RyIheTSVOQdBWZbCm+RM
Vw7wYTvC6b33rEizE/cTzeqiDHuszwDN0twN/Jk/QcuiuOaguNYGOEgwOk8sYfEpaEgp70y2jhDk
0MvZ4Q3zaKvCrph1thUwB5HVTD66HqStqlCj6ygBoTSfWDJuzembdS+WvhxI39xBwiAjjjwepCSc
iqM6MejPwr9Y79kAnyOoHK4KnUOB0/jWuGNIvd/7TPjw2UrOXehFOeSrL1atMNeVWT5SF9uiOBP7
sITkAFvdz5av03xf0ahnNQJe8VYd9cF+K6aRgOkSI7BX7ShmpqjZo30EX1iJmyQepUxfeWtROGsH
/xzhEvbUoJMINGYPnT5fd7dc0Rp5HqLnJ99vzoXYe7+AKmyZZExdEWK00Zrt6piZMIsklG4NgujS
7XwJ1j2x4DPd1eQQtFZLuoYU3F2gFSE7eEl4UPn4223v+4e0thLQ1BouRcpxs9eHLJ+DOlvC+U8z
+G1FiqFVHPXMc/ffZQvg6fN0hHUP+Gk86diwLugmIQGDjxQNbAattiJfRdozqtfElHomY96SXXRw
Fk1hc3rVktZBDYkLdUu8ROTaGgVuydf0vwW7BVGbWtMbxcCrPGBTM3faxpxyEfhJreIuYbozoGqV
XbhkbyDYccGREYqKu5HkYwAzlGA+WW6IkLT4kfB/iA25t3mHO3jq+QYu9+BvHTT9gwXvgKruO14O
4NeAGR9V+tBK7hebJlwmsOTYnB1o3CdFE8mIdUU6Fc3WBRgrjxnM0N5LNTE1L4gAYgPfehuI3+8p
8Rroa3V+9+Y4xeRFTCBZj7U10w1iVLP7EABjIWE1BKAt0Ld2SEv9q1vmsN9BFf2KJaSjbCnchjfC
GzubbiXDOF2kgsB7ZzSXiQF6Gqsrdb49X63Lxo/6cNjBADOqD6nDz/w659P5chG+WybG20qPyZsK
o4azaU7EKomjots3EtrgnwxSjbVm7DmzzcpFc2L+NXY14wvpQ2XrRpxutmMkgpZz5Tl7+ad3DyTN
kmN3qYrooA+p2oOB20pwsTHb8CByfA1FdhUTOnTTq9PF84a7FvVsKsCBsh7gzT1lGpKLKVEQOKhN
ECJvY8MUvXlPolpVTybnXFbNAztMP34NgRCIrKpMsfd0iBIf8SqPpH52w1lcvIWH9MDoxQnC2SdD
un73R3GIGu6YmREbGzeTdrnr1Une9j7q5lle614FRgpK1FHUcszrTtc11kpbHb6MWez1+Zi4tzHs
NgR7jO39eKulmzgScla3Y9wr4GwqoWvu5A1YkCZfuzD843scA5S6aWzLJtNA9dIXiKy6bzx//ELB
3k1/T138WidTa+OC8mIBdlhmgkBiclZFNoEbycclQP9Q2JTKrZWoF7V6/wYoQCHb/jUuiUAIUrwf
nxzCbKZAJwHxOqxmacgh33Eo+K281Rea/tM1OHUENhu/GrWj6jjOm5cuhxePuRkfpnhUWfacSYJS
Yq948ggS2ukBrkYmb/XUjwtMUWLqOs7Hov6ehDYE6RQ2ahJArXtYCAPx0WSBTigqJ7k3v5VwL/tS
Y8MngfbCGNw04/b8pCKbzm8WCX5u7OtZ8meI0C6t1Rv/QM5YXIyNWzcc1B3iTfDBz8CfhoqyQraU
wsfMWTLyAsGMzOr1a1s9SS6f+0qd4Re5gsEJlt+ROUSlEyww7ed6ppja6gWswg9vrzwJ0rg3mriE
dPpDiZnQyXyjQIKjjnP6oRS79OMampdGaPYst/w3ADwWvcfVZ/AlqoIy2RCskNqBztpNoif1m9xq
x5jQxgv74pXYviPEbvkjtoPUL3nKXgAPZ0G/I0REGHUfYKeIlK8a3jIOiNBWSOx5xfpr0cNM2ZTY
2GIPZXlUxZX6ITryni9rkHIqE7Yd+DOEkNqdSfJod5p7TJc9MvG978/n8pHlOdPqZu1bAH0gu3gG
POO4iNerHciNkQ9eJJffyxBVFlmxRWbL/DeEmWWQWHDIVB0M4AnFOPvtwgV4Sz4b1ql+8Yf/6hc3
rvyiELTxS+KIbfU6lVXaWdHNMjoNcyJjVEIAj8jOFLcJUg+BlOtN5ylsFHMpEMpuulg1MkGqEX2t
Tc0CJZjQc8vBF78dmDXxsU1m91JAd/uWfEeVxQN3gC7CutHIRnYfbUuwSNE+oJoWvtgbMiCLBr+p
2IQJv6VQSIXYhQaPZKjmMvG/hezxm+Lw/FO3MB6EqUSyTzWCzEeR4n5C1PLb0XFVV1ng7lk+jMeq
wcvAjw81UJRCMiJKOIEw120K7PkbYHFcp4vq2tN9K7PfxTxQEGlbk9fh4Ls65yxCejJgNMPg5VYx
cue/hgn/iA5uqAmCKq15q9hAXEWjNgih5K+dHrH1cSZaQwKRDQJJYMA2zWcUiDYIQHo+g8qV/NHh
SFpRXHSw7qvG8ClQcuSeG0kUuKQVF1AQaGOqxStdPMaFL7vXuqWrJM5mTBJ5DRUql5caD8gntRce
uuX+jstCAyt+s0ig2ADAE7ntEb7zQIXUa+S45jiwpb5eCzYeQpgXVaP5TZw2cLfoPmUABYMOFJuA
0XsPD5yWil90XeP8Auj5cMyfkfr295UgGdRHod/GxF7ECeT3xBWr15k7ogE5aA5bJTHIV8qPeSS9
eCyBCgYp3V8q0hfQ2CP/A3R1prdpV5nqM0ub8+snkMn6+XHHorQ8ZoFzO6etxTKjn3ul/x1nFGlU
kcjRJQLjkNr8wTM1zRPcPe1ysydRkaXDRvgFQTJgp/uytl7V1YLw1lt+RI1X8SzZHk/CAfoAmZtb
waulAbsEeHwJusAkpWeAQgP+g0jCLCibnRIZp9ZBEPg3FWbLgq7I/lzKV2aHIut879Q8FWcBdsJ0
rMz6Hf7sGfMnhbR7AqUFxjBXKoUn0XPvsp//1Ny59xuRP75Zvo4Icu8gD8Eg2ZOCNXlZdq0AN17b
ej9IJmqdw+LWEG/4Vm/rSKv+WicBN5VaJEpUHn2v34yoOH9npq5Ak3UCeS3gBr0/ovH6xDR071O4
7ZksArqwSY4ElWfguwzyiWe2nv67/TFmUGiD9SZLIizw88HgftCuQrk9CG7W9jvi/StS4Hwbx7nq
3DDltX7drll69QvEekIyFIfYvzCg99XbjSEFsiaRP09+c1L4Yams9laEHEhEBnEmtH6BMofx/r/+
WnGDaKxNx63I8DIJsPCUrHfVRPwxvI1B7AvWuor2a6xKMRxFYZftSqzL/yb7nn/k20W19uBicn8T
upw+c66dnZDP5Alwd53CzLv5rYM96kE0jJjr42UOeMRGlJ3mEzLYKo6/G15Q0KJHZOOgm7IoRxUc
rflJyHODV8vSz7d9a0rSQd+/3kGFumIBCVxnFYQLh+Ie4uOtoN5MkpYvTWXfzRbjYjUydaIZRsWi
4dP8Ns4Vp+2PRwl4h+AEQkNN4lcBeQpQ5+YPwovNI9Bgzk8YBjz6uKLnhVL25wQevjsCSfA7ib1G
LupC9ny17L8wk0HP7iOgVFsxkELrEgDSvgqJc25Raegv83v+k1aLCA89rBY/8m9eL4mfORJVZxxf
UZo6lnx1cbqQiguUQpnEB7Fx8L1gEik1HJItyYWa1R+nPsZWGRgXK4fSLy2NV+4HjZzXwYE85uWR
ZG/lUAEjHGlDGjI6CtpyoLnk9zMzFZ0S1iJbGsBNh+kjWb72KVglPr7V15x8W7QE0nmgBhZR4dDz
0ha2NsntIbUTJBbpoxsS/baesArZttJbJ0F6bqb9X1NfWgnvOCb9arNeS32jzIeS4SaL3xu0iatt
U3uDfPFNO3YJE9mZ2SVGL780o8vAa7OOfBBvdx2LEhPMD8cLTC63ROHgc5L0o4ltluWl6pTNYRd0
FsH1G4wmLhXIgTjivu5/SaWWCGHqCd81qzayIJGUS9C+dUaXSneGmylRzk1k5z71yKo4hOlrfq7J
SSIYIw8/fmZT/N73plEngCeP+Ty/73NxyjolabpF/gO0irF7SzSlgoPnrT4QhGQyytRBoRHcKVvI
NDSX2AiZVQugnwQQ2Mlw09/to6n0wYJcuY1mVHRSdUTnmTfwe8iMXZ2L58PFrqS77yL6s/LAZypO
f4+OhoyhOn4Bpk+GgLI3l4A7oZ09fcm3dbgLry/GnDSFyrcWpiAmQsnNxQoZxT01PwhW5QDgZCYj
Id8b9j9Q1Wkgebkw6RGUH4varmRw8qEMWL5YXky03emLu4QU+bEQRGtgR1kjmDHsS2xu4N+9CBXE
yBZn+dr/UkBbMVvuNiGNOcSfizcyOVW8ehMCMcCbDuW1UvlN/w8EyMQL3zUbwERuU3+vpbVxDzcS
v260slLlSblpCSlExAQ/Ofcs4QfCBjC1e71Lh6Z+qwWlO9KhFkm6hgNb6HDNl6cux0Mp/7m1cWNj
oSULuyQsfvX2od4OrLggof4e6Wgw5Tqcr551CaBjeHVsXAoXG9ZKGB/bWCCvZjRQtEOEdBnkEzUt
lkxAK7WLgQTDlD3HnxOCyXguU3gdbY1yKjyRZJk1I24Yaxxq5VyKTtaaGd1N1fFkYDghnLDLFa75
563izyBejnqNIRxtHuaXf6BRbC43EJtVmecdZVex1/Q2v39+ORNunFpK/xOK16mP9BSoQLxfAkYg
PsM3QfvymQ20FVFengzImGfWtq/5z4CKjCX3YdnPCuekkK1Ug0N2bJd8qy7XMD1f+6lAkniD7b6d
w3f+8OMMH1TP6FoefGmSQpxlvK45sqpZ9+uEdwgp326ux2WcOVOFPEJPz8yYJtWsenaRv0x6hE2p
FjaRyyf4SoJk80f29YctOJwbsII50k/fqkkwTUnPFhW8T6lk6Ne/dn+TQ4N8fttSt9InP7mTr+gG
SG5/UucbAKpp/0noEMSV0GfVjNqQUSYzyWE9Fs8dEzc7ED4owfVsSD3dy71fDu9QuS364y93NLS0
76059fjfScFCNozQKDTWJwS4edCNiQEvcgDVHjVNvS1rFpKOSEZ3a2CH1vaKkY8agZ5VF80z03c3
GNzk20AVxUl4Gw3wadgT1rFo0cDefStcNr5IUDOGaAISVPI2NWI8tBY3BZGz/0FgEyH0SjHjBXDJ
1qlDvXS1YSCTB3rh+Kp/qzDuF7hojxNxNKx4IwQXEBilWmpPWKOQJa3LMvkv3Y34KS54BjxyXV8w
mjuRm2WqkfjB5upqe4vmxNSP8KzPgLqnR2SZt7VEZMb67ODEbHaigWKhQS5LQ7VcVEpBvTe3qroW
QZ5nTpV8WQJZE1ZT7tApDP26rd/IkK/rUXWZDecRw5TgzFBO3mQLqBEkO4OsrQbtH2n1wiwPgkzO
OXD17+9XtF9237azRwCiR17TX2wABuvc7mnLcFsLy4Zmc74DKbXIIYer9NKUTWRHprZUhquv8wey
HTK1+91QE+f6SQJsdpgLFrEfc/Y9zbPXwBLR+zDFQ/oIB/+N802NNCROW+Ul5Jrve99YlWI8Vl0J
T7Lhl8xZJ7jsXKXpahEntxbUKay2eLKDtayVDZEbeyAru0HOarSsuKMdxaqEzK9qHFCq7GmlDSfp
AlLn6hIAG9QXb/tHo8ScZ/Wwks3+0+YEmeWxosQcKCZ2+D6a1LuH95hZJoxUI25fmRqBOXq4C5Bz
l9Plu4vxS8dg9+XIMIfeQgd4knL8E4eK9TwADgw2nUpagbkmxNgzeJvgIW+bXsXK7mmA8dOEL/Zg
deBmssqkUs0hU4bbnblgD+5+yhEicX0+Ym0ihzCS6cty4tArT2H5Povioo/FLyHmCNOTeK6vQH5e
xYx0riJ/xMbA5rI3+W0sgux2qbfROjevV92b0XrqHX4OF1ycyNhE0lLfIoGu7/bvKAfR199s/Mgi
nWIlU3FDx7ATjWJ/HxD6qwiNlqioatOgWK9XOj6mphAXtE1nsVGoZsrezjj/SMrGdyMqCvZllvWm
MyZk4fPvEVR93+9CPIotFLP5jY9lhOcS/GjzvmZxBL0GykMbs/BlaEqK6e6WrWqEGrdbpb/lighY
IIRe0Mq1W5bRG/eSOvdxacfiOAwkQPORndYcyrsAdBGsXkkQynSM02J5gwkgA0gNRBnzm2/+AkeD
cBqizaG0ytcbmGjET6rOkcVkAK06XQHnePsNxWA4Lgp/RdYbHhUY7LtokumEKGVNLX4P3BOBbhef
GluSf9Vgm1X8rp+SxUcabQM48il/eFcha3C99BcjdopB9xcyZ1+oyLaQNi/RuwvUv8dFN5L9eQbA
KW2JX/xaIcSWH/JJspqPqZfEsW459JNTqbNPB/4Wz3GH4YJFdKjoo6f566825utDz8ZyXvi+8JeV
/pX3D9Mc11Fm9yoPOZdS4ixnzsoM0rOW+9xMmp/PAucJzkip3pZZtspkn5g5MkEMZL3UANOithZq
RDDqEAElztviHmdK6iZk0zgQSR9giETW0DsZPgtjhsS4qR4ichT3+OPGURWWetd/g7lU4gvJY4+X
nivz68vPAi4FV2HuFYxD3tG4WrLhg3Tq5KTgrXO5Od7o+pRRsdEfQFxk20gbpdzCPjm4kUtetyZp
X7oL1vzpRoh9fqSwGnL0V6RcCMggI3nhGaul6GMmHwQIdHgpEtfSpzTL8bfwX7hzKX1dBhXV2xBJ
wkjX/4deTmA3ifooQVVjMPm3WMmAIJr99THi6QAOytGrGGAtxoPbXRq7o6/aaO9DPPYmHQj9VSGk
6NKg9+3xgHpRPltfTPcYknQgPrEdeXJ/uet+7XABLuz1XfhV+8sV4/NiNIwmyYTv26z9of3AYRtA
lYd7A5KE4tkpDK6PfCdPeLvmCh2n4E6XmCRM6/DwFXsWGW8l4ZZ1Fu5kQ7gKTC+eM99bhM8eNxSW
AaEerXQazVsKpi+mOT7+4VXzoqqijFkUIoNQc3FzupkgGQixGlE6ir/2Fex9RlOuJT5rS1ZFQd9+
JLDF1M17qfeduwgei0hMfslHCWunQQmcDsb75bfYSF3g20G1VaCswUHsjzsIXKTVDP3Ky4Tf5/lh
+Zly6BAkfGiAEXjsQaQGvLDNz2HzscQHYMNDsevt5tVZS0u7OdlUrLn4xKFVRNbBhohsNP+pNboM
IUP+xq6udmhaGcMquM5fk8nwut0lTbKc/IRGQ+Y/6Pfhz/v9elQ7DC4ozDS4FzYpxe/oQtHgrC07
OH+pCAOJlTAAG5gQSu6GY36qNzTbpo5BZ+cLzLAAjnDFHdLIgawovHzvbMku8uwavh95eHy8GGsW
4YYAcrWzGxtKfKxQEAZ3HKX9pa1mbinNXY5sgYDZ1nVwLjI/gfZz/R+7LLP8T0KEmQaGjL/Y7tz8
MhGW3z9sYin9F+dj5IOHNvCINj0kuarCOOW3aoXnd91g5yHSHpRk9RVszKyqUejVggy6T+Iw6lc+
R0TKL6DaEFGg9ORXA5tRoX7/iQweIp4/qCh2RLjZo5Z/UcigSPA6tXmJ5/GzDfuhWsTZ+2xrYGFT
6M11VmlUdMuyAUwfRnYVO0birVMTUVcIRy8tVUw+cubOCoE1jSuVbnnEn8jB1J8C+BUm75KdL7nJ
lo4efobgGx6Yx01jTOpf5ESVgOLHjYOHOVFKW40WEu6gyr5yjmymt7o/Bc6+ZejA8GiV7tfnk9dI
eBiRWBKPD4cnjseQ+5wu5VYufQU/W2LdrYjUL5SCRQdJdLHFs9/Ap9h8WyPC8ffnPRhfK0bmr4p8
Rl8DaWT0hNp4oAYm6+31b9CKxeiDYjdIEi+7t3U8R30oa4MMU2bmbhWdlIog72spMjTKNeJDW6PV
J7LQ93d2m0OSm4RFgQqu2GEK1ThyDkXDJDnyZfE7tkYDiMchoUUTLQMtesvArXwo/54toErPxGSb
iDan8io/W60++/EE5EMkeiIQTu3h9q7JBOUbl5nzzY47y+np92e58zRPKoRGSObtJtkLr8XDBFP/
vhJcnhT74e25ICwcF3l2TpPUz5qiQPQ25ZXPTNRSoiHVaQDqTGnGUN9+yzREpPAZ6Xfk3wyI+Tf6
8n7BSdT4piZNxUiH7qIBJU/Fj4IAAb9L8zZdIzGa1762dXZ1fUXlzKdIO6CLSvZMMaUC7yKLilNk
h8471AK6UkYG1IVrTWaTV5oxMOo0eNRDBdU+hAET7rk6xUZ00R+3j30I86qFCCldvUsUCiDa/KWf
qU2OkZbOVSTdMcVdRhsGp+OuguXuC4E4N6PblHeIqt/hgzzOn3IItv2u/fzHL1h/9lIWLb4jgPUp
bK/29jrxsUHqMNujzEK3+GJrAi8FwXsiJ5AK0pR1dMxz0vaPtJx+tefcCJi2aZPAswYzd2Yu4oZd
tWxsP47s3M1Tz/Mo22hHcs4DJnZHVJLDTEc7Ev5Qqt+qVypBJQblivXFVPcKQxa95GEipWUPjola
GVGOSaLtKfYzsTQZIBl87O9s+3zqj0aPapJ+v91YeDis1zXH5gnMtb2Znh264yZD2I7+g2kU+OJu
MjM+TGI6V/onsb4tPO3StIe2nV0nrxyOtycZ0aIsLuSjTiJxRP8xaAruQkmAzH7jM05micIp2fRK
rAxm3OHtF8/A9a0kkNtn4k4ce1MnC/ZK2qGKabvUDL9PCNMjQxSwlsU0AHXBHvw/m5TQ8BCzqBhb
+vAjF0w4ZEBEmrgM75MXDMoLvMaapEnarn9VzODWCxHE68p9JYyAnmgf4/rG/xfViP5iZymdGUqE
+3e7WcHeeby6qrQ+S0q5Y2qMeFsKftGOxBbaBhAOpdNZyR5BP71TgzvKeOckQBd0M0AUBh1zJgKP
jiBo+t3juTqc1KZwKtZrrORi4jxTr8nzUFaOZOUzQnm6yIOxzaRccias6Z81azfk2fi1teV60F5e
r1h5fZbL+2GRoUX9LxiP2MVeBaZn/cAmEoWZyjB7+guF91xfSlBUgwDilyt5vmgvTGQqS8vqWW0a
WcckTSE6oeEbfafc6QRSrthMxogBcRUL2tMgPbXDecMz854yiQdEZcGijvdTVLwJQ2O8T5GQd18+
Pa5qoRrgXyXssE3gLFRxshGEjjMOWwjQt+DFOMt38sxZWtH/hmhJT8JmspUELEuuJqCzIEeJAE+u
egyoXUDeUXalLA9Pn9x25q5BNbS4Yjw/2kmJnklXkbdGGQ6LT2RH7fNLmBHcJZeS7T3njW6G4OPH
RSQ643v+SzHcRJCGyZrJWWFEJY8qKekY265e/CpfufOV1RQhfv6zSF/dKSmMB+o9nGyJVO7IuJ9B
Y9nerEGTVUQ3hgaaLIAJbCJWV1P2sfQCTHPdaegnvq2vHolYxj8kveSNTcwRhcWPn8UP8iEIIE3Z
MRle7ymjHb1IKjrOA7Bm+5reB9daTah/ZQzxHU4NoHjaK13AxUjkyMvrhLu3hBK7mVhyhGz9WFNt
iv79bUvUCUhIkMaGmMUC5HKzQOvDYVcMIkS2PAhaDuw5pVXwvtKp83Ga6nwg2N8y3CM2l9G46kIN
QKxjLL5X3rOnQeAk4X+A2KJydD22kMLZoLtgTmirsoDvkBc/0UruwCAWColIEfG/KI3M3qxqSWlk
a7LivUifaLaGhXxr9OsYRg+JxWGYafR+IN7RQIEWnA14b5I7yy7MuGIWI/0KTwXLw8dNv5Adz4yc
+DAMQDuSAP/Z5pCA/bZaIrseefVQ5zDe4Ld7VIavTiWUzKONJTnjvNzc2Bn+j4NJvfHwQVX6AK9/
7cZUO0CviWCJVLR9g48L6PJ4yu4lNtg1AnbGlLDDIIV9IO9MF/WZOm6BV+6TnvrS7pBQnXCOXizH
ePp03JXmWuGOnCpiGIsSRd8B6WUMd/gXvnprvV4nmqkUXBHMJHfwixCZRrfHuKA1SQfIquc9Sqzn
ab75Dw0wKZ1CJ8/zldBH+NOjsX2LFxcmKqoErB8C9is+wstH6bXHdPUHiZLfLoRFVK8lhyxpJZJJ
2pFBR7oWDUEaJzK/CiBg8bTQ+Oav19sD+r6D9YMv7WR6pyr/2aT6vdStdxAjieKE+qzdVxgn5zLy
qV2rVxALq/hndIc0dAH3+ubAP6x9lbc8KjpfaeCT4u4NWtute70DQlW3xdaIfRRoVCoRBU3Hufab
kQLbD40F4blY6QkrX+HHC2FPglB+0aaFKv/2EiKuX2N2xFPi3E5qHbJl/ztt0EA0krlINbi93etm
Rf39OMqy1vub9l8CxmXk5ejh8QyrXO6wLKADZJKrJU+cSSWIgouwQaMhS/rRb8/lRqt++5GtFYIk
6Vz0BmuZSid4G6gLxPfzhQEIvkRzq9Qwx5YsedsyFL5qQC9VNfnGtk8lmB73twy5F6sLnq09PioP
55DqPucZtcxL8kip4DDcJiEHPf3GG83U2WR0v8iqHT8UGCUCzWLDjpgVv5ZiPgOPPrqTG7cZnQgK
WvJBuZuKX+O5ePTWTZ0h5XAV+c08CY2YQaaUzfeCPy/fD3M/bH3vnQBAU8oBYs57ubcbdd1cUGxG
Wsl6OB5oX+2cXqA6r5gB7AtadunWtttjpX59NxyZGcDif6oRTNHbDKscj5CwZ5laXFAofASEwAiE
m398kTHIVcpMdjvwShwAUevkjLzTHclRLPDY9My+rLz4XmpMZS5cxwRhtJbcQ3OeE/4OJRjPJ3k1
Rwp8zxSVWfFTrbkRlJlljMQanOd40nNnV2QPzogvQ0kZR5ONJCcz0bPGYtCyCepxDQF26QK1BBZE
LtAg9lcfzhzKEPn/iBycpeVI2zWtaeTLYk8UK67ciZi/kmZEwqjYLs9zOioRzEle2fgcF7Mtp4iH
yQEHRMzZsuAeYzSJvca7GCWJCfut5KMZmyeIhHzB4mFF1ox+xATPnIlFoml00KT55CHMj4L9WS45
UjBaNqFQX1b6/VyU1vI9wvv2H3GI2nCgNf9V0tRuPjW1VITdjrKzu2z9XY+sSKGNmIAhnuM4JWJF
GSsQ+NNkfK/Q0z+Hk4SFDWUUxVzyG1fukmX1CG/l9i5cXOOIcFjek7YGCEVgggYeI5I3z+agK40g
eLGhCVjiIqxqseT4zf1ih+igvtmc/pDlNXCP3JHEucE0rnrP5Tb9bUWmrhpPsEP5D75kG3oPwP53
4UyFU6GuF8ktBVPNUr4tJHp3wdOTFl1mXaZIdniYVxpLvqZI3MBXtZvISjVadkBjWjWJv4NEPf2y
5Jda64NKxX9ZxGKvjXLpwkQBF5D+PWt40am4SHDBUSVQd1I++floRbkvbtRlTaO/JqCriuVf09Sm
0GwtwsBSOZ+at4QbE/QdumvdPqfMb0fqeeTECGN2vVqaoTqwWZeVrys3DTszJOAxTgSid0RlPEBj
Akr0j6P+gjhxP6GUE9WLTS9HmB9GxKknmUVp1XWbbJJRK52v/2SyUaDaqyiobnuGYA+5ktVWKJOh
Jrmb8lJaaPUOkeMYA0o2FEgRYDLSlBpFXsBhefP48KPYvztAo30iI3Cx+6ZAFWnU2B0EkIKcyfBu
9dc0Uf2S8DxdB0/xqBlutWwPkxNxDEp0PITztsYTTYFFImnd/ZV7ilC5K/lcQ8f16hjGbHR7kxVG
1p7ktPG3RvsSrV9FqbHYf/h4yHCpMunUBY0xVTVU2lyAUXALldo5V9Y4WlxYjOhlBu7kaZxXd/WT
TdtCJWrrN5EgFABhHh1+G7JwfOzd3hXsSZlz4bmMbvJ/5m9uZa64RYd99r/7L9A8ImZLHK0ENfwS
0dPtuYRk2auJSpdE8n8b9wk60NSda/Pz5dnc1HQrlJxkAPY4Kq8XYVETQv8IO8BqM21HrdXPWPwB
twiAb59JDitoy1IdsExLhxQufVOdE1s2z5Y+a8089xvbKB8ira0PRlwyd0FMqoDks2zB6Ricakxg
Fm3aOHGIysd+QAZPRsXt1SEi0LP+k27wRNSNl/OkdbssR/vOHR8EGWHaVJHJW8c7mB8KoVeXBTA1
OHR4DXL/w3zcBNK+tJR/nVTtT4v5du6oZlVe0fdCNqZkz220Q1mYvtmYGX6V5ydrXkLAWa31tQr5
ya1P0XtGd/fdrW+JqEVhKLEqy/N12sAqFwugaesKCGLUC1H6oI9HVxNZitjfrpcR5Q7r1uTU8UFU
zzQo6UarrPGiMwjLGJB0HO1Pv7+Sadu+Xfi7D8vmh8/d+UoZX4s5Fg3LJO19h8UiOL9JhmPR9fg4
bxg5clnGaSIdCC1ur5E/SC/lNfPsHKNnxm5jxoVDEm1jf7JLsl278WBJNlenHSDKZeFlfIyOVOJz
qpmqmanZvKzsiYlRIP/nEmBWfuhEusLwUW5p6NH/bBBp0rIXRklmTrbEmovhuPDh9eiVJnCG3eDG
Efcoww9CIgZjP8H8w+nmGKRGk1t8tB3+bmesCZk2HMSuvSJ6XtUrNYyRz+rBY2/8fOPZgAJqwefg
hxWYurQRUCOnHXOOywIfrAShObdqHV4QOWXhaRDNPaSQWzNIRXHW1Q9hqL7I7wEnZH7Mzxl4paTI
HGAEBnL7W9Az77q07toiWVHbqRpdtfPfbjYL7zbyC7hizrGLW8GYM1u8YyMOqfS1hatXGMi2QA8/
2rMc6NPFgz0ThAK99qj1PDQSV7BmtPy9CarkOXn/XmplLBFvmNyT2cjzx5YwawlhGcejOT/1wyXP
FvJQoFgrZrNaNz1WsNC8iA9mcbqrqOlrCNuhAGXmGmws5eKUOcLiqHobNZ8fq5l1b9kXF6o+Owda
h1sIpP2iElHixvlQAUx14j1mDItLz04VKTHIr/LacRwCLgWCalNq1QUNBrL4IaHOfxnYaQD8oRoV
i+qUSrNHlbA1HEJJ1dhKFZCq6ku+2QtoohvZVLeksYFgfdLg+/sSUunmkrBqJ0yOBROUnT7WKLwb
oF32MsGRsO4p8e2MXC8+P4CQcITVIQRSVg6YAOWbQo9Z7WZOiji+2D4FYpa5dyNcRX+qTdG0BLUe
FHVHx58o40xxk85o7owyWiLsbIz/XRtvxWl/Ttl3uGWeFp62HUYJr6IgCqFgDMm29ujQx3pVh+Xh
0R3FHfe/dDuZjbyGbBsBMAMS5gULbU0LCuYCIX/IPIftRfU/X2jmaB6o7Kq3UszzA3sY+c4F27cO
btGQW/tDu35Dq47UKNeS+ROmzJN9Tz7POXvP9eC+EMd9Z5TwIV/3Hj9sfN0C1y4myREOc+yahAl+
2zWaKelLrSwiC5P7oVAzHfPLHff9U9gke4DWwtor3BFaFOFxl7IGNkTQiglo15mblEf1AfrTd6XL
O9YavxPwhwfM6vRTwVrvvIiHlYt+HJvvbA8G7VZQTiQYoLM0xD8kR6XOjUDFcq4mkZz4Es3c1nFR
8EjxTLh6wnsTzXlKzI9JXquXwvRZ3xo6gaU0ImBMRrdDpdYIqT29/cW6RSFfFrUsR7xnsSC4DKCl
Vjo9hG+zWT+VDlddcKxcLTpviIXuYTM0cRJTPS3wpsNm4wBC/68D+Au2ZF896r5BuE0aJLR9xYBf
iVkjBTGo9wOULh/tElj3ayZA+0cboA8PVwda6xk/qHq21qwCTfXmWFilzYWKnJ5e1JvokdMnRyPJ
L3toZqN3mSfXS09oZiNEZ8uj6XP0vSdOJok77AH7jm1rSIcGkq1LwVJFVmUjVNCapGQdZaVnCALM
gO9r53W1O2afP0qO5JeZfOkB/Z053Fcjt5eK5xrHP1JoelJ4su7HZPlLxg1YxX5JohzrhSt8TDEc
2kDPVRAOEVkGCryK3AUjdXgTodwD46a12yNdzRiob2vz3hDpYFOhQaM0OngttQZGRJtYR5Z4k8kv
S4rnjS/nA9NdMcGo8JRCBdWR6R/Og2XW1UGtFG2o8oX1MWEp8nJlZe0rBST50SFgoWm6XBE71vTu
pQgkWGGMt/4PocnGqnPflcPJPpctBnCA3VeaRaaKe5XVy0de4XUlU/g2ZmQQoYjxjyQ9ha32qpDy
Xua/HcDg52hV7ugUQ/wE6ct1v3wXyt/8gjlTgk4gXDtYKfrTk8OjJW7NvDgnZKdDyySMlm+ZsXLi
pHzXJ66F4lnH2ujjPPedS/hR39qqUzgFClMBrZI2vv6j/Hid/TrIdqLf1NUxVThT7JDmkZwMoZS+
PfSuxrsTvs3Em+cUvhqlGJgjAj/huD6AdAThqK99qoc+7bROJsB4GMtKwMrLdM/bq1EpCYZ0Qui3
l17klLo07KZvdsW6PXb1kn0ftaOWuHRZ+aMK+e1LcxPmeYb6uCTl4yG/kUtD4sau0tUU2QFjDFa7
3legGzlPPMl14AnBaHKNwy8L33MkfCwXjG3d4gGmyr1xQ1hnqCEbB3zGx6O41Cn3Sf7f32Az3Vbs
Kot+AqIErLro28np1G3zjYeqytJ3Dmg59CmtgJcr7QKc5xZ1KyqqoQybkc2b4OeiiBWWyssEU62A
QasD8zSQjXktJcEh/c73cjKl3gVxTMOGc8r+OfXf99+NCTEFkH3B7/rNLWZU3hpjy1yvT8ECPWO+
Z+EEzPcan9adpFNWtaglnjiUHxM0UbUVG2hciyA0iVarlMWTinMQajzg+L5BHqMt79JAr9AMo5Sj
7HV/Y1Ep4DK0akM6o6NPDuqn13PYaxPPs17lE7cwz6Zi1J+MmywEVpauJ5rnuZOSOHa+S2mX8LW2
ODGU5RhTIQ04sWGZWK5mdJyJS7Ym14TZaISgaN/IezK1/csqDxLpAjuLa27HeXANtAsaIjaxLrcm
plq99icil+2cRYTS50mPGfSmIL0rtO9SZLRzKZS162ETaJouMpXYMNRZNwMmvc1j0BIVqezF4Z05
VUCq6Qz9JbzurIG60qDmQKZdrgySYSBhwiyb84S6CcA+yx+/KFs1jHqSWRuEgmZ8W9Br7TuW73dg
qfhI8mYn3d2s56c3iYPFXUuSJDshSPfGZ1ZhGPfCUWGB00lLJ5Gwm1+FFWRzU1IISIWia/4Mpr3F
DHYt6NeaAuFftr3jUqZYCJZQyjAQfPMR88B/NyxuNqC+1IButufprT5RpnTGfHJcKCj9d4eA9nMw
/GLpi0eLX4FGAFVtXaKKkJaL1L3nqkAN1XNhd2udl+cBQ5elKsZVXnooyeseQL+vpe4qJYu2JQwl
vr2PDeTzEfQuHaTwSmaS06mHeFvwdeRSnqXWHTJlSzFI2gIA4BP22vdccZo8meLCbq9GqU4mQ14k
QGbPNPwTgzLfqvZsWGgDq3CjFSaPkMpociM5Zs/6f7zD+QERus0Qi9GLRmBLh0sowvyhaog4LQZP
0vyculaPYX1p3D7WL/8UkQX0B2q9Dcl7WXldZq7UvxB8Lds7ieglRcAOfXfNTnO7bk3UKY023ADt
/v0b62t46asVkyDtIuMHITDVRWE2w19XD8cB6j3xsrUVtJCyV0PcYiRp9zUZx03A5xaIflOjPDo4
qKVX/grW9BBa1pxN2tIsxKIUdC8p6n2lu8R377ScIcnP6IIkqfKxVkg7JK1jB8TnfkkItuOADhXy
WTrxXdtrM6bQLP1zU4XshhYaubqHP0d3SxlXbECTnb+/eb5f+vI3eQbPleOUXg+fECvGTcRjwcKe
8zg1lMoBPs3CBPQiW/Z2kO2gLXrDCCblwbPIcve4Mm16U2ekGaqTF4EPgitwHBqMXdrqfXkUQ8IU
xzDtbUkay4X7VifjSKg5V/vsJBTt+JT0NuF+Nyv/d0Yi7RkF6y5SZZIyTPkoQeEejwLsM4QRkXa9
c7g3q/9RY4ZEOcNIHf9/KJX2gcwwcab3ymagmakYQLlCBssNTRV31tkKOm4A+AdXoz8y4sTVqml5
MjiC1ZPPO2yAsWk1eibdk+gebWdktYevDK1qfEjmjPUFefnmwdn6pH6sp11GfTu3C76POHa7zSN5
ZA8Dd6bBUoB58SZtmTntqbIm4Yf7kVJWhJXCiGkL+ULWLoDRonpB4J54CPWdBVtTTzRPcsThgNkJ
AGR3DnpW7WSNHWCAeLQIyRdIwN1jFE5EcBO4j8ej2whH/8G1JXvBzKPt6PPJEPDtgOhuKhR46QcB
vv4/sRlRzmkowSGFxwEQYkq40SbA/moUT6zpAaFFYEnGXF+e2+ufZfwEHRXNC5WmLVqstt2x5Uh1
fnkasEq28h5ZxPCoP5hWjMTSk+alOnH8mpzvpF9ViVD3fHNXE2d5fCcBm4oJgDR5/WAAEd07q+f0
SbtfsFORM8+FhthQ9mgQFUXShyodmMewnPnDAkIr9CtGnZsNUODo4YdK2fBViVMSUPTi9ry3wByI
Pd4taoB8AFOyG9wQrKHg4iOwLl0uEGMmJ0tsZ8rNu/+apEztC4DRIwX24GO0fW6Ne4hqvy+RmorJ
1vrHJso7udMMXGyuk/xRzXNzfo7mo2ErJbPTPLq8eFFnGQY0To2bLyUNc5vJ5geQva3ncFI3r/ed
S9Mu4qXE5FuL4UFQN3pPJ/CZ+ncDe+K/HMtlOW65PNiEefvagSMUw/HwC7Bs6R12II/bvSFBh0Kb
D1KAbyV3Ax8SaJ1YdkDaKDt25BzYlj89viiTe1jsNTzv13W9pM+YUYiwp3/Y+XFlpfPBnKLJTcJo
9dYTzzSMXa7jqiLCJeOElRkKNm/oEKpDz13hg6BQGU5ZzfllfElF7DUyqIwpOAGhGvi4KFyX8zm6
nwHGbw2EmCwEkQcFA1aqndkEH67nfwZjJhEHX8QLwAtqNHvJXUZob2T5zpZ1h8uhkkaHRPQUXJ0h
ZwhcF9F+vbBQypEzL2JklzVIxXLcUtdhxurVpO4/+xS/IAWy2wYHTZQFkrrqd5gbvuSqwo/EZ18d
GlGrHI54veWd6F1OL/Xtn2Lguo2hNWSvAQgp1Gp2+taTj6G6NehwCRUDUneIJrRTU7xteoJC7A0W
O1EEFDfvgKQWS/QBWeMbkPWEz5RKQtlibWhBgHk7v5MMSTBNnBnu1or8I661qmmo9nZx24za7aTF
LfaCQgx9lgMosDZ8bPcRnSrMjs/u1oR8yq7o/lslp8rpZsmY7eZ8B/sV0AVfgV51XygTLLbm7BFT
5zXDCLdAO8OX12jFvZnFI2BVQmawbkqBOM7U9m9rvyFeOd3kYB6CURNxlyCPoth/adtCqaSCKR37
TqRxngnEFOsFyqh6E2V1EYRHy3FVuXuSxuFE9edxpcdYQOKec6orzNxmTx1RxaCTdUMmG5HK09Eg
svRK0h7mKYSrYJaz4Yjx9PFNaObO0xccuf4OsycRcFdQQurS8jTRHNTEt+t8YqssYi6imVZLN7wU
uP4JoETXTciTA0pmqP90Ced3SJi2fxTvEk6KWqeN73up+8JHPmOi2eJ8wBPzSn4+JA3p/ziZB2Tp
ouRJh0O9Z2LpxRFsJGTBdJoLMyOBBrvAl3T1lr0FfR53/ZlqDpvpiKeKsaZ6rqo9iLO+hiWbuQX/
UodWxe0/mxc9sB+pkXyYmwtawBw2dQ1eDzGWwZ0u70C6o6N5Uhod/74rfB3WAPivJVOUsvaLNqyz
aeI+DW3uE6m8F1MIKzVDNuaxie7GRnyKhstp+jQJUEd08BNy6ypRgtEnRCSCI01WR9rtT5wn7MoG
gkMI2/JX4EUHWA4d4iPZ/uzuUpyD6brO+ss7inMoMPYxDu60G6BUV12ZWi296/5H8T1po37RwsVH
GKSktiYw/zYBHjyaFmPNqTcgGJlExXchs1bCUfhw5/ajHWsd3yUQge6wCU8hlzgUFNTNKQZlZZRk
gi3XQXzFJ66UWKzhpVkXgWKOuI0B2zLME68zllEpHl9GV4uxLywQziLyrBY2Vb28eUxWzXMHTiGq
B4kfKTIvwppOSjZtnLMsoqoX2lqBACATJCR/YJ+CSxb8tDqkzc7RN+HgYZso4oHu/CUPsaKXXBBS
JXtWD81nxl8kI7h978MGfyS8Y0E1e8pUGsXlTc9AvLqdPNuWZNHx04IzS7tkuE9csCbLsRe+fWzg
+EPKoozt3DIFKeH3ZzXON1VBSztcDwC30gUvgfTg2hIdw6Ra0tc9HwIqBA4hy/fj3oUZsbypkE0m
+ZptPr0dsRipqc3/IE51bEjwQtCrzgr8PqnNI3kGPHNdOV6p+I6UTGWmMzN3h3TfEbtkuwaq5Lob
oPntAdoikma1e4CJppHe7LPPwwO+v37NpRQCdc+8+NgjiX95UyzEHym4Tfy1TJkqSzYx/xh5ukkf
c8lZrw1ARDOrr4KhFg6ujzl/lz1ZvBkt0WCG4GZMvXoSoeh+kVP7/C0iJ4ouZIDKActzSHEudS0p
oWd4JXxlxTcCwZfaFTtuy43YYPFlnXBRpbokyNihgUigIXFmcz5OUmiYuUf0zNcOaGNnzyi2F23r
2k2UyHtiY+8BcQvLxfUo5f9JjUCNLe9aTb2Rr+P0pX1Mro85fBnPyIlptXkO3vmvCcDx/fBCD0f2
/wn6NTN/EMkXEqp5WY1mnfkFJZ1dCMjM76gdqBDfM3NMapVZ+fNSDgdoyTUMYocPFmZa3gRoLFWa
rLOm3W1ceuFuupW7+BFMYyWsPeLGVA+4Q2SxFJOstYeOxgj8l58/qn98DFZCPks1nY67jXaFk8EM
Ef7Fg20IFNUQn9icjKQ90vtfajnMxyhmB2pKKioQPH9ddpQrzbgFp3vEHJg2gzcG7tbjJHbH99mw
lmGaOf41jlGNdTx53gMIDrOs1l7zW2y2VfXA4JGDXvS/F0dgydeQjgzTCrGJ9sA46463f7Xf3iIy
MbcsYEtFnc3S3fB7hb0clrJMxDculU5VHIr22GIgdPe7ao6ML/Dm4vyW6JbWrym6nDXnzIRR4vYd
tv/4uQebrY1P+qViFtXWvHaok0M8VvvBF3qlidvQsg5hXP3qa1gy7MT1cUonvFODE1BguvW4oy3h
pworGYBioow2RtQHn9kvLw3Gu88Dzqk7CTEUCyG+1u/fr1YdHK7BKlfedfOiwYiZTnd8BGYzwNHP
TKkKe8YXlm2zfMjgTZeXOudVB7HlagM18pN4bLOBKBolbPZg9o/+Wc6rPDCPqfEszgl2XFTM+4tN
+r/THWzHxxmuk29bU/cCmwTpIx3DYyE+ZEwmgAQL74Lqif8qzVdVcdbVw9/3C3pREf92DWkP5Xjz
kbaRMTksO1nO/iEQtsx6JvBr2kwziYNFVNdAyl8iRRuiFjtaAltzzEiID1nuibGhK/ZS+SWm2nIZ
PFeDqqy4abvdow/sT0Rtsu0AZsc4C+eEGDh2mCCmwKyslEMQfZOjkTAW2RZ6SnVpLaGRkYIOVss+
Yi59khl5BVbRo32wUv3XceFsIej7Z3HiUOmTCYZhV5FYYCYR7BYov/Jn34BoWrdvG0QQuclp4P9a
y/3dtM43oBE1taVvP0r9nH53jDNan566esku74HtJRXxwKXTrG7rOeKgegUR59uzDhdgUOpSpplP
p1zKpV3hhyEJP8LscI9KRdSjFS8/N7dVmyG2yQAQUHXtp/pm7NnkGbzF1SyZTnaobf6mNXsddZaH
X0N+vlnTPAkS1L3gHR9BTvn1x3xgSxiuJudSDJcRruqYvSZt2X9FK7LY1RhXGPB5Dr07ZWO2M5yG
81lEV+ndWAGkjQ6rjFrRXM/k+ErvDSPeZgbTB+ynt1hg8rwRh4xcRpX9mGRppItWKMMoNd0FtY9c
xZAC/kRHB2qe6s5zKhTLOq8cPvwkSN6VPYAxgceofr+k0UsgfjvM69haer54BJ0j8P+mL861llEE
ho45W0HJl7+c3OPCaMPilR+vvQggJS8c72SNa7PLi6oYyfiRldA6VpLRoaFoz0J2lnDupO4ZqewC
WvqlMN1cg3YLN44ShChPXHX2P5cvsRYxzGQVw41mDqv9J2wEb/lJ0QXC/Zd0HKhWactkhNMBDjo2
fU8jbjqT/jiwEGQLy/elP95WskgdB1I/mfS9YbxB1bMgLTEJHQcrm2dJAOppzxYC4r1fsm7P2HBA
q7BJPDrHk9nceC0sdEo+OCQ/oSw1DWx6H+fDix0tWPWBZkIDUXpfpl/dcLpU7FsSAgdTWuYN5Zzf
Lhzf/7DOB3wYxUJAo6khcR1VlDYBYnhKGphfi6ZsxJNi7YGyT1LBsKYi4vXKH/CU7kYZgF1oJbnI
beXn3jXchUNy4pSbLwrtTS4JATbWOgJGaI91SarYv1IjlGgr84JrCg9U2X/qRJTEl5MWNpG7psJK
moIo7BigShXM+a9dz80FUnMDZrenaBm0U0amMjiostJb2uBNa+iYWOU3VUfxTE71Ah8kIEfUG6i1
39OjcF2BktmNnScJrmzVk/p28bsfFdK9ohD3ygXUi2HyZOdm4M6YL0dho8zbAI+l9UaKRwB3rO/i
4UzLRZr7rbTXOn5T9pArO3KsZlVu6x1EOvvwbCOeKaOTfChZ7wNFWaACDQsPvZbTwEF2L8KzykB0
ByBzko+6k8vrYiDZmMlnugd30FU3NGyp8439hAlPgXocCC2AWWmGDJmqpi0LI4JLA0z8XycuMnuO
ao2SHWNp12AWU2nblFS6IY+/C6sQklmlfeMeWzgGS7hGJwRUyZnN/Mo7DgDxRy08OWUYcS4tA8h/
YXsp/uv2QiBVEgk4eMjIN2B49Bed07Iy5J0MUwMQFfCyWsdiz9y3P8JBRJTLr2nqljxHKIn725NN
zxXYr9bV3ixfw7W8Ei5L4FHepd/pbYa/S4Hn7iNxl7B1f52VKD3Er0kI7c0I3R+1cuvkEXHdDjGA
mgNjzoCxucE9b5/bt+y4y1lNTv5DMBWxb9OF8O6IMkqL29hrhmpq33oLw5rUN1tH89dUvgTpSqgI
LLIpxHrPS6jBtSd/yfNYReAF4YO4Qdm/L2U6xjMIxH5YOsLDnI4L7dCkuco8zW7DZ/b2a4X0jUIn
ba+I0+XqY21YhbP+3brdEJAHzhJLVcA/XQP4/FbfsqQ45eKTGXyCPGRP1ouKHoCWurpeydX3uE8W
79rghQ33EUjYGPHPByK3ai5o0J/plP+WVriqu+EMPsLS9UW8bRYUt3Doeb83NulYy5TsX6qZA333
vs48D9qltmVTe9ItaKEbi6RXGW9oWuY4qNGM9wVa8RPCKiCusq14sEYftucPwPsvaYUEYwyrP3E+
Z0uk910t8DWXYAvvX1Z+6m5oC8y20WMx9aU1T7pYhTZ/XbSV3VrP6XyPLiwNfYiu/h9WCDZTFg2H
fqTftvoLtY3ZoKMH0xnhqDu0F7/6ftCwauV22JBxaynvdtpPZ58s+Oyw/eIHyn61lamRZBgiC+Ih
10z4tPmea9Rr55PXIJupFRwjx6vITTO1AyUOiWpLF6ngU2ogE0rQhlARsgjC0eQWmQtbYzF1WRwZ
E24G5+QK3JjwacdqlJOb1UM+jMeqQiLbGtjWtFArZnjPBlxFxjYeIOlxcOwweTECt5ihrUFUDKUl
zs779Fg47TrX4rz5r4/DBoOrQS04+g/SDoj/XuNqgAbPzNX9JJNwhqbg6sq2W1/mMYk9BUtpv8vS
mtEQxm1wsq0zC57CKijaGCSOiDsWLPd5Uz34Kl1iUSO5rWIYKaFtiwdCVncq9RS2YB4O72OBVWm4
mSUKqcpO9LNguqgYGi3mgYmUjx56OacmXm/6gEXwzyDb5FRtHNMXNWFN1VCAqRyw+OMdXwrfLIbI
VGutVAu1oLyatUP5LxaWUMlYhZxIISyyVPRaJ2siQp0CpZciURni3rMP5anLt8hLgqndZfDWusb1
ktgIJiEnQ7OmzXhJU3S2w/XyKMQn7SB4u5w8EiyPv7loUmpvV/UwT7/86HsqPkTP6QhaloJwW0Ri
wsqwyyrf2Gbwjt8c7Sg7QPN4VxWAt2kucX1QyhygUuaP1cZtcTjma1BmX/sMFPQGoaKHJrA8eu7d
wXjo+vyieqOmsNQ2mQsbheo4l7cYpAU3X9WVifeD0V0mw6LdgqZ1EU5J72HGLotv/ZatFuv/PanK
e9qdZ271jJtKsnDQe9goxUXyQPHwDAyw1X/ouEpwuBPmGSa8XebHvnK6eTLRHip8kcMpcEV9eAE8
oEfj8/fkMSqbF2pHMQOoqCsqD/hS5RHx6nvfztK9kNO5NJNQezyGee8M2P/PbdDKDk7/gKRmhDRQ
ij29uLGnbgocUsA6PgOhEJupc3aw+MCTcQlXwYM5yh08drCN3jSwV1hg2FWNrOQBwnwUJvsOLObj
z33UyCOcGojo7ZkX+7bkEnFLpSS/ZkJNHbt1IB0wgLmCQOL3ouIGV+t3r6uEjYQ22ku5dtobK2Kw
AqEdvO+4/nyRyiW+EhfVVtSZm6v5Pkg8LbXIkGX2kkMtt6itBHx+CCpKkwgifCFS0QcdAIipld2J
P3GKdtW2Ec697PaRrtu48tEtsgUEeL+K5+ixFoVHC56ig1qK1YI3eV+NbNa/NRw1FTdy69N5fqK/
j33B2RQBY6EEZhBAdYCCw22hArPLH0YpAlmy03p7eJbgxpNRbPgielso51vbnKO56dXDX2D5HIvC
KhyU5d+MSqKHhVu94iIEd/IEZbrXjWqN7lNWF1IgXoZdAGmQZ4+AUdoPB+NCjFGaQ0CChpjNakAV
cZb1gk4aKCAAg2qeJeETdWbPKo6jj9IGFri3RDmMtmc4eHyrbhjpzFnkfCAA49rnwFADYgj2kCDt
Mqn/3Rvih6GI9yr+hZ+OySFlfh+MQs6qtRhz55XxaWtqii71qyJsALn3zYvBCCWdO7pHXm0yFl41
RSP+HeAo2WkhJONQ0Ec7b/Ury3JJTubxk5gtK+znp/dbOZLYzQ3kMYlER1bHTP1VaBEMnivL33Y1
FueEihSgfMQmreT+fwx3ykNV+UNah2TfZ32f2WpLXBIyNACEEv70kaffXobatnxru7WPMrhWZvSh
mcZagWltBscn2kDPU8wj/wBXtbwGTBZ27fWTS28sm5eHaFkWkslolphhCLbhfX/mZgp54kLsZXIq
2itqjJpPTkXtcsYhcOuVsvXRI70oxmhfskTuk5Dc9OsS1TP+HVYqCg5f5fyFdOqAWN96PkL6h5Yu
CPf2QACHiuK4ava4spz+ZFr3u2NoBWU0CuwvJs8gjJ2EfgcawYrDftOUerlLl6A3qZD74rL7whO0
HOSFAYKALjO9ojLjmyXW6NMpuJs/hDe9Dm7qAlkupi0PImzbMC09Lun1fEitCRtnAqmh1GnZPR9A
9CClVdkiRN6TVZmcWUutFn6C2TEsZ/0+boMO+FsJngH7WveeHyUTbfr2Xhz+D7Ri6X05S4sXSQx0
sL76nIw9wzDvOrFY3iNRInVeQ3cCY/fsjf7bYmKp1EXwqTxgtfGFWs58QwUgIILyW+pEhnEKDrcA
2Z3plg+xlRv0L9dQJQfUUK52eONt82QsV29g5WCfy/YLFrT+tZlk7JaG+bPlw/4qHEkU4972i/W9
VUvD0osTRGUQ9zBDT/xwvRn3z42v6MO05WO9le1ueJHfT4AL/be06pAHeha8ZMyJfHaIuOHfww47
SRZxJieKEmUoXVDgiBE4xZZU6m5OUbx6SZwfEXzr7zen6eBUp0H1NWapKoJFqMDQFP/wsWa/K59V
Ay2fHQ7K40qL6TKIG42oo/Q7a7QxvKsHeG2AGPhvVu/MV9vC8AY6di6drdirxasulUn5JqPsX6yc
iMbMdg2aJfSAw0qa9bY3IRmufesXCTKaA0JePkuP2j/ShBe6+YPazlbz7qV72CH2d6Qwi8Yk9Npy
LOsdmGu4BTFFlBvYI0TYr3BID3aknMfCO8RBBIxrOylZAJApb1GxKrF/fwpU0p8A+oa4ruHdKRBE
qgpIDxtv23U3JITWSOKyWC89LB4CzPRqCy6O5bPFxH/TCaSokgBCShchVWjhsCxPfNbTnbN8eNM3
9WJ0VOiC7+qWTlzHzUT8QYodTgQC69dYVO0uHC5ULBvXyGZ1Z+NEngWtqHbJnuVXVqdycXS/kdRx
HZJR4a8HCrv48devn1lTxPewxO5dIeZPBI6B+pUHUHVksf3dXAVPtOTZA7uo64dSe8FefEQzuGXJ
35xw0SIqtTATdI6Gp1yS+3qiDPAA6bEj6TzcMlDXmaFHzhQQabQR2fr2tSe+PwIt7YPCs7ZX7nEO
Jwp1UhOJ6MqFZBOPlMJWNTyrQUgzaSJKvRkJCVQy9VbORXXhqwZM2TdpfS6c4H+zjcOoMocV4+lJ
kz5EMK9OqTF26dfbUEzgJawlI+LSG0mdKDuERJ5GONFbeS0mqnHpOMoLZcYqgfJ1nw62bD0DNhSB
aeS6Nx4CkrBFuZPMTL8CvXGTiCNDNV2JWPppyD/hYiPC88PpjKJxSiJn+D37rO77sLB3m1zvqiXN
f1BEc/m/otf9aAZgIhiPhiR5qN1YJ4kwmfoxukJjPzDq+iFgZcwu7u4kBZ/FKRpqWcO7R1I9p6r3
/TIrfwxP8WGRhXQ7RUMIanx9htfRwxh+tyZ5v5HQqK5Bu2eN8Wc0PK7S20n3G8kRGZBEwmwAGe1X
vl/cEkCDlv7yzuyDFVy2acCOP2bGYk2W157OgPIDxsD6lCSbWuNKg8e/J+NKMPkloGQy5gn5hqYO
DvtnhRhnsoZOdY03Wnt05cDX74mb2PBE/eDvbtPj9JDiox2qzc9CVTOlQPfHuP3308sac4ZWE86l
D+CxixytBZ3uVvZH9dGtN/OQTpN3Q9J08tskNiGHDwA8q0CSi5YB7I7tx9La9+9hC0lg9hv4VkSG
F/cLQZ84g6GnGCNsqHrAqUIh6C0w5J3Ioa+UGJAIm+q0sXLWeKuGCmv35j/kPcQQmrg8Fb/krpoO
DUdyK14v6hNXP+J8Vqn7A4+wbk5e+ByizVGSo9Jmkplntx2DKTO3h/pZFeVacQMkfaTv7+dYhj38
qIpVRJMhHOXJr0U2D6cN/TlU7Cishv/CY9faihbW6LfQVTqquexN7/GD7gKfSXMKVuypIsZsRM+w
IwMg6+GKj694s5swdJE6XMY3FtS6Ym4/NjRzZXiJEJEPpBe2q7I9pK+2YJdNIwKVYj7pM2xq58pq
ueEFGVMeNAJSYCxA8mS226oGspLGGFdh9OtJA3TstAw+I7/EjH4t9VWlYr5NIVkWYzkPloMBPTDx
7v6+Qb/LAI+QIs4cYDvbR4P35yvJDkzs/azyqQ7bPMfvNurfFwaO0zwKhjK30Qwd54+2DipKbMcY
It1O9pVXCotnd4Q079sV5yNeAn5Bs1CKyaDDB9DvTyWRRKrOtBMAtdXetJpXqpbmUOqmDE4CrG5C
xK8CJxn00HepNyRxQdf4z7W/7BJPD+Qfk3at89V2i03qAGCACziA1FS72TmMbqC1kxx00KKBuyM/
Hps7GKq/inoPkPQHJxzAoa68Gru3EFizsLNO/9e3LuV9xsCAJi4lVqetdwqYQzpw2R3IM45ZXMBq
Og64/iFYDnMLmroEaCa2NcxiOdfP2Nkffxh/JmN/E3YfRfUQCbXyCS2M/QceAF/gt3NLb+7+4iXY
E9Txo3hS0jSFZ/P7+OzyM3WU703qDVqXXMDy+57QNV1y/PwEihsXX0wrcvTFRPYtTSZ+u6fgUumg
bBetMofXvva9cAe4yhFFTZmmKHEvP6wEvGu51/+kI7Eimpip6AT8naMLkFn8ITt5OPTHGLTPswx4
3npB7Sklqjw69FkD4Pm4oUSi2zKujdZkhU15deeYL5RzrykxTFxCc2t1sTKkZ006zasIzC+2HVHF
u/3imEnmf+8dMzS0COY1mYc9qt/tsxi4G/HYmZmMhV/RNFIVgk9LsLDNbBLiK4shS/WKxiisWjT1
8RHhS+LGr0wdzvQjRKNFpFar1o/bgRplzrDX9GAQdV1sp4g2EWM/Y09R9pS1aWL/83NLG42i7QXx
AO8Als7Cpu/vKEyS/JI70mQAOPF584oulh/aHhcdBc935Ez80pINVoua9q5Ik9qFPj6o7ow35Ls7
MewsdthJUQKmWYnOQ9VKQfvnizVAASOkcEyNERzGbKlD75f7NELP3TM/AkeWh31e/sKppclMlbFi
usKrbiQfQAdVaKVlvYIxjD/74/8aRA8NMt5sa37GYeXTrlQsvZPG9BAADcUa91Raxl7zQRO4M6Cj
rBPe/Df0erRcwGrz6r2dDsOui1GZklFtfCAjQI4gbXtzMgviFne8WFi+LnMxRGD6IQtlh7ayft2m
XGqgoXBUW13JiJ3ANSp4QkOrpTVZqSfMwuX9WgrTPl34FtJzLcpeIUqrBL6Dy7I8IjDsmtNtF9kI
suU4XWCGlOoYrXhNyAXw0KwSVCpMbYHUJZguTXLGPklcfMhvJZbNi5rSam0kEPxQvcGfCyLzKMhy
iAYxDv/A/0B+9HwdmcsxHTw/BPiUD96JMJWPeO7AE0ia3vPk1K5Y19pT8Q5wPur5LSYZFwgxfwSv
QwfPBg9RjUO+GBoVoEayMICYiDtxVVMhQ9EqfA+RYck8fZEP6yMjOVeWMxSL6mRnxFUx36f94KFM
2HR3uumJ0XV+yxxpGEPhwjFSaxuOGLoZOyyzC7lvFUN0imAYMPOYSS1wzs0zwfjwMJA26XXbU8k1
p9O71nmqNT1M1WfFMlC0aTClDp+FUc9CsNAvQh+zh+27mAuVo9gi33OPPyBmhpTFNwzNB/9cyfFs
QvUNmhxwEI+YeeTdxjrXnvqhzXBXnXtObRgJlC1fBAg41fnNt/vUFWSKeIQEi17wT1qcTQGewpHr
ur5wYTDXZOv+1f9sGec+CyxF65LGQoy4G3mW7h8eD/X3Z2HmWIIStVGXOrhCi7H3IkviSqASa8Bu
Tje16Kq6VHb88k1D6rkLTnnm8LalyocHB7QD2CoJ0nHBqY2cuvDc6uunHFA79oS13I0K164PEoQ1
eEC1KN6h0/Yw/h/GT9sNuaAmQgy3Fopo5b6NZttYG4P1NiONBeu7AmOftDSjov/oLHVNq8uxCv5N
GhTQ6U2rkqRsBoerw/+o+EJLkhHD5lpz3OIU/nrvEtm7+JmP9Zxtb6xBDp0vgSXVAmx11Rsb41YC
V9sfXV+FPKszr6XosCOWWnDGZWtbrePxVQrLKKLzxtI4+NvmKSr4+0ut6NBWfIpKQ1veuGv8MYdu
1naFXfLsm29JleXO9PzSVUZiXGTYx37mngxpmnqyZ6gyBxcXgkHWiVhuotgKdpK0bxfB82uB4Wak
+ijmmkUaXFah7/EIpIwrvF+2U6G3KJ00zSrz36T5ikJsIJwJGQIBFBBPeCTCFdOAHZ/o7n2RRa/X
TyFjZSnTrTaiOqvxLUgRNWlFb5UC+LEXvL6jMkdb/u4mii+OsUTjdMgzeU5nU2XD/wQeJwy1bdzf
Lqo7Jr/T1/VswPNi/CBerOch+ze2kR0sWE0LsFhLelbPujbX0JIl7K/+BdLq6asMRF0e55hbHcY8
nvq3heoyqHK1HKGvxSqngsuJC6GOlIuFocagYMiMGzKRfxzbSSU4LJg0ZWKVjhg5Qw2A60f68vHx
vnGQPNXL9sVhLGlUI9w+nO6apNELYwdc8yEYWbz/o75QRjgfZ0NBn272ZNXMSSaDtwrkijuaW3Rx
r/B1KDRfeSIT0dZ+XDKpeVYU9iz0o3uGIiHgnsohwQE6ygLPnS7JV16avHbX3Sw6MtIa13q6q6yn
/xZaCZhsVAqxhBNaRVVlhNUQUyohekJ1kszKbdgpSGTGs7Y/bp4+EVXMW7DuFdknXXW85acqsvqq
Gf126zZ9mNUC24mvvXbXjYRc28iRhJpFY/D7tvKXa3p64appplFUoX+p5+NNdHVezCFsBDl6uavS
oloKhiqhgZMMv0nHH7QyP61aBJ9xPcLXu7AJLkkUC1f2iaiOluU6OZCCWlVmTJR/r4OtJmYhoEMX
fQA57uz5N+NgCttPPzQYWjdEeAfhDJpkDumiTN30Sj6MuEQVuZnTQzTCVVH82c9rdse1WjioNVnH
dqHmk53qRndPEadkwjyw7g1AIqks8VbjM/5rnw+2q+8GDLgWvIb41C6juPZPjfA9TqwHJbh5k1pC
EDoxe7odVuRqdFeIgp7DZ0bjfUsMFqFmdAr9J+Jz2obx6ld2wbgeSbZP7goJBaMnIodaxiV2JkQ/
2/WHNcHfsKWq7JVOj6s0Io1L7q9+EuxGxooATmyTxtJhIKRviTsgavDE53D3sN9pXYbILWzx9XDR
XquPNaLomqHXreXggBBE+YYd9V4s+2cvzykFkGZkdf7byNDfbbJ8PUbCFK59WhMeXVrDCEcqx96l
iGx9B1E4BI6FfEpSKpd7FrYJjjgWwb2fDBhNdoUHbLSGHbWpR7rKxQtIsCRY+t5JA7n5bckORyR8
H1hdOb2UPQuYnTks905qJM6zFpIFgh61jN9oZ60fWbzUYsFcs+qOEr/gg1pYEo0JYryGxbYaQuG8
9pYAo6DShucyjcoXQib08EzDIDQwvtnx4kILzJXdSKm5zSBwJYgOfFWtKwCLy1An7ygcEkGeS7wQ
VE42MobNH2cZ2flstsZUHMy9GLjqmAs0Hf9xS5EPpZOzNuINdrMHu30RqeU0a1TdBv7sdxBHjWRi
sjizwgJzaBFv95ZnQps79mNr7ZQHmMwa20YlWVCc8zl9dneaqVNXrsUExh0ND2b2OXPV5BbP/j4S
ixuxP9psJb+LtfWy70oV5nMi0y3bmyu8EtYVI0L4olm07OigdXNBHaxC0gMK7avWwyITrc/CofR7
xrlqzO1c/bn8CDesqX2Y0+kA1H2B5Sg9TxQmSa0Topha/7WUsNRRSgZoLMNZBl2Tq/XaGkmn78oI
GQmaTByAnZOTZCirfS6L10qZEl9NDYiAnlCc1oerBFGH7NC7kmjDVeodWkJJwx23cAY2tvDxruU7
mxOUEizkCLHfEJorGdRBgTWcca8j9kcLx4YoF8JKcHO81WWlF6QXzg9b4wPqLA1osUegUFu2ephp
Q2CG+0h6KW/5dVKlPkcflnweEk14Wir6Bglh8KXemZJ8AHmLUUocmknzu+f+dJaG+/sWGxS9Akji
0B33q/Thu4KQ8R3ciX5yJiaSfKD7HW0CNV07apIohE4gMkHawnPau1XnXLN8IsBKsrCfLxzqTywA
LJLUQZZGA3yGShOxdVYGVEVTtnwMoOhZ1pOuK8PT2AcjTwNEPkU6u8vtQFa8hWPPpH6JIuLzIy3+
Gj0D9jSZLPwC5mYQr1XmHrEFPCoA1K3l0WPNmx2527RIo/ASKnd/QA8AC6T1yk4N7sQ50ZTS6o10
CN3K+g5q0rwQZYo6vm3WT5pm5zUztwfWlZXws56weticr0g2qzNRB2MdPjZwD/n7ASc8MbdP33R4
v5c+O8nSNPwA1uXvN5rU5xK5rLa3MAlVSFB7zTBCCtYV3A+eC07DdKXRw2Aj0tPfGuWxMrtbGdwD
FAXTJwafwII8iCdhVhnctOhjdwTBHyyKtSmByLNeT5djb+vRPTuUP2zY42izwMufujL6Cn+KOnY8
ZNIhIDhiqKDwdkuz4ryLvoNtCLP1B0M2bvF99g2SQtQo3TQjQhfxyd+nLIeWnGRuPyeQJ8cYHyhW
qdPbscWiDGg4bh/0aNFKKgUgzORdixjNyCbfT1MEMrUFaMZkK2CzBmGkcap4K5JBU8p6fYXbaLjh
RAvHYxFCNCuRe9AmkzsVyezRLw69PRjrgMJS3EYtXlZd7H9PhSmISLv5PrE+wOkjQbnfdb1Kph+G
IAgdjpstg9pi3lz3RtlKXoM6LD8yDiw8+kivv2HIUKkqgigx/Diry2VYmDmwc+jG9HKxGio4yvbY
JnQfiEfJKB65nnRIfjk4w0cDAato+TQ19jgiiEGQRUAAj4pZj16w6yPCyg97crIzmWEScbIYSdwG
P3e9J5odnZJt4NN2LxrlxCvfsCtRFvSpKUdBbzlsdkswAJIQaT7EBqC3MK6vbgShIx4P48CvTibF
QbWjzpEGfrGtoMiqJ7n7JPpKw0Ad9Mz+VZ7Btu3PPp2fMIAGAZTAYYO+tpyG+j27yZi0ScnLL1vO
a9fihjh1QMbghNkcwfszvocLDmi8EQpe95tkKmNGJSefy+jYEr74sdWhZCIIfkXonEA/lguG0PHk
ZzSQaWuyCW4xG+8Q2HwARiA0iA3iDH/lHcETdNgAPVan+0FMQmSsGOQbmL3wcqs9KMbMxaJlXMpu
ab4PtzwKjZXyUXcLVy7a1YnSQm59fFmAfx/fxqK+BvUZSM9NdsrifQfyI4LhzPy2eYDmlhnhn5V2
PI8znxz+5f7ODeFCMSCcokX+IlvHOi1TOJOzZRJNK4b5wqW6m4qxh4GLA0lTCOGD2BshQ2L/hL0J
HEI+eIh2TinECpfjrklirtJhQV//xlo1tuFUqtdtdMolyhNa5RX1vPXqXdKN0eLHmMdsDKY2GZPd
8uYSuoCQcC+xv/1v/6PSw/jCzgc21mIYg1Yk9/wT1TaTZLgffc0CERb4PmsdMO0Z9GO/MrZ8vNCY
UcUK5yJCWcMQwFzAvIrZa8RSEqtC4rKTK173x/bwAhJbEuX13WXnV7x0S2wqMC6Xtlp1yj0ENFcc
84K1Q8Og0OREkjLv1uGsw0b1XceZZTVPfcsdzJ+DHMjMhCQuB2VPXHMRAxDeLQVrobCtBulmJ6QS
BgSxeCT43UHTZNafPsk/AcGYcqLVaEMRkBEyW+nnIjOys8eI67HX9bz8HFryrn0YgVjRwXjcBW9M
wjc4rs6D3mJ8QZaiSqV9XISk3lG3v0gBCKuZouBWkUbxA+PghNblv2yfnn0Wdk+yDvaY7pAAq6WB
+zNHOrSWaaYe5HYY/P+47Jf+xckYAprtfU2rYt+poNkMsI1XJO0ZEYUPxuHEzyMLdOyRUjtEFvU4
xgoI676Rbkz+Hm2kC9QzW5L3b75j9ww7mCoA7Ael8dKsu2ZFuwPod4tw/sZWbVMelKdscomMPQ4n
d+xxwvI2tcSqU+/uZZeXguCAiayS69YFjPPSIu5mGCg8nafCZBGcj0w/cTVe8WFxoQtRriVlLfvb
zzc1RGoDrQruOuLaJ28bM/v7MwCqGX6H6RrQ/Rf+WFqvwAi46Khs/KNgKB+08RdDkftvPkh10+BC
sDH6PTC8A77XlC8hYT1o3f16MhZHEwmt1LW98h4KSXqnZFSKWWjXBkhyOJihLQt8za+6+5/w7m5O
aT7Y9xQXIHhecY9GyUY/T93zAU0qpV+OiTfvOxQaLTeF+u8xcDDxzTYo2pSpqAO/zXtsIQT5XHMR
L7d0Q0DYaJ5e31/alfrutMHT+yZ/gg/Va1tVnjaTU5T//oX2dGqBvF1ImaZx85dOjvyyG+ohXCpj
egwT4lEv7dcyDsN0uNSTUsq2yyBArAC4Df7fa9qAO48PKIzxYPH4MST6fDiduPEvuFqgnfAec84F
KA5pfqJR2Gjo3LbzSQ49a1UnjtnR6Z0gFFitaALhaBTO6LzXOV44CMzjLxHy19lPQ9gICyQw5YA1
PBIyWli74zp2XA9j5qJReal+5jtCFBnIyWz72eqXUPTFiYJ5SsbXEqWfs6x7nWMtTiHGDHgo6WMJ
m26+Wx37u+x4iVE9c2U75FFJRG0+ukwjLEn5nnY06ujmxeDyr9CLZBUfjGD8A63iE3ZFNBEhfFzj
6q+Z2O4Tk/GkRK07+BWg7j0uJ1GuzA21qCrjpHjVk3IHlsCQHWQxImeHUVuLkS0nGBd+rMO2X0Cp
KVz6WKKD/ECD92XGf9qqOsuK0YsI7wMw3mamxrTkG2JoUCd1uIAAZ2uTd1YU5hHeAu4QzNoEVCOV
H01LMSfjBO1Lb4lzo3ObPl95rgag2Slvu5oUVL2t/k6W4gAHJTjBJ5sYuxw5Gb88I6K2vXfO79d/
dFH3wofPYf2NxPGKaBczIcMJXKRV3ZY0i7k6gPWyser1Xui5J145kKzu5hh4nJlFdMyDjGEmeQNx
pd8RyALXeGAtkuIUvWyExj2gY59UPedLtzpwLsLvKCtd0usMFgEn5FobEM+tCmh8Xc4qa6TnUO3G
edH6alTXGNkoKyqIY1TzHtI/Efj8LDeRjBM8TE05k3Qh4yN7MHlc0/ke0v4pThwXD0USAw2DXKjr
5vCuy5lsHx6/NTVJD54kWf6Z5gv2EYWdMTlbC/QE8X7ViDgoDGSjayiZmQAZtcJXlpgw9r/FYpxM
u0BomITO2RkR3+wYogHTY7nFkC9RajM2qPk+aCVJOJgJxDZtV44vU5oCceZEXtGmhiUah4SXAmJN
uAGRLbTQYT+aF/HCz3FVjFx89aGQ7b5xOibcweF+iLwmIVXs0x3GkuL7FxXV+X29794OKUWFZ6tq
WnzqPb1/nbPLNdUzEou9S0uRgAgERR2Q8F45UwENA0lmRVtekM+ipiDscSRc4CasVdhioHtrUJTg
RGdwVoSA+HIn9xnHzM4xPL9N8OcouCOCv7ow0t1wxQpWEN8Qjp6dxLskyOmfhglsiKyxpdYjECl0
IAw8byu8E70OtzXstKfbDo9R118GtmZZvAwhCZ/Af7Pw/fOWhqZFN9XINUdHRqTEpUsnfcNzWuQd
XEWKNOE8m5MW2Y2mLr8caeTJb3iiST4ezfygOvEH3Tpop8oWX+kC5/610sxNqj72/CaSXzzywSrx
aa7wbnVhKErOHqqlTxfN/ynbgoWP/myAs5vKIaZcn+TqStbDjVymg6aglKFxtgsSQ2WnByGSVptO
fv3syd4NDcjD0cFEKfi7uS1F5FaTCy6D/gPHqlCnGsjux3Mkdg6Oyr0NDno7cUH24v57GpP96obA
JZSUj9s2ey+X9YodbVbRvDajEjc2QO5+9EFVDrGH2Sm/gH4j9zhJzeHPUJnC7BcNHNnrMKz+E59t
8lCn9XlAkKggWHjkI5CWWlfSiXnAtarNMb3unQnq0jIseTHA6+t6QJbDBNFtiRPkYlPbrHHJj3Ud
VlxIRQoIUvMuz74Y8rQIo1qjUbhArj0gIAhbyflMDJUa8hYzdlhHzcflAZsDm6pN8TMwT80iUwt5
4IDXwXs3NW3yawLFC/+6Yn4MQEn3YmBPZ9aYw7BvN0NfmI3F4REV3bmNT0bSGYODtgeS+rfUR8fY
ubohV7jYSMRDBkmemd4nbz3C3Qkhs/Zrb5egsFnn0nrXi45f1L0HSH6KMkCrKCQDwBCKEYyv44NN
QjWnDMPcw5JkIb6bd6GhmVTYfYP3uTeozCihedp739GsH+PPQeIFHjUdiHpy/wijQ0/cDDOQUSsn
VRgRvdlQud9fek3y898Uui/8A6RzQPnd1wdhqivlBF5xkR5oYHfQDDBqJ3hNFlcIHP4XUnhLjYZI
gOQmVhOAJ6idRvpZBNtMurk8J/dVRQshmhg7LjXEADyxQMFHUiM6tFeJPl9rpPkdpeHPnzF4JF4L
9V/W144BNpoq7rBrIYIF2JAXXWO0txa7OU0ccqVcFvHhmg6n3wPlAwftxLpDVejDoUT0mv5ZJmLx
YK77xLGTCSjPIwNh5hOjwU+99mj6y1oSxriEkHXXMU8nId0DIrcuW59Ynsn9c3mRTp2SZYEK2Ksr
e0mZO7JjbPTdBzfoo802GaFRRa+biyeHNHFHzDS0ZjqeSe7EAhTHQIpGa0HSlq+3RY7SMhq7u4UB
VBrr07GF+kDb96ZkZ8G6/AfjFIC12B0qe++RzwGvFTczndwDrb6KLe2wtzITJiamQboTuWaN3Sua
hNM2uzzNT1/s7c1F/epd+Y2IXm+v6IIJzLdz7xnjvRFXnEEC4lIATV3mk3toZ0vPKqNERn5pby0j
WBuQ4bDav6JG6rBtSgB8QJAA60c5k+ZHgbj34u6qTGi3cOIdiE5er2i4jo8qHqg31vcF/JRvv0PZ
kShtHCwLWMmOZQy8CbKh48meMVhqJUeUeBtDDgF6nnmorv2So02QWOKImDpdipZKPmABDXTxsx1C
UTVljeP6erd2EH6aDm7kitBNvJ3kz5+/0yiFcplyaRT3g2IoR+dkkYfxC5FS/iF5EYEOJmraFMnl
5QCV0q1qY+Mi0hA14QMWpRWzRn3xlGzyGtLNnWGbKZqLUVwGTT/8euYMIIpAk8FDL3fPQNX6+lvE
5JBW+lAUg7pjRwG+wiPrzciqvyLzJRj7B4R3Ihli8nZRasBMPofmLXU7+cia28ZgBqhYRq1WLHbs
WI+N6Gju2w6nNGkxBpeOa+NRidPQuup5FQ3zRd2H/mxerb6TmB7Vq5URRRZ6JnQNoW8q9O3oi/Ag
9ut1l2IGFJ5AecxFBPl3CQYGQ8DDbx/5xF8ITTkfU2gP8f6hrC1mfkuEM5QwWCLmy1UiZn/0+odV
eIoLI+iylzdkNZ/Jgsv3Y7qk0IgO7UvOVNMXkH8pr9mQEN2fnKTzk22DZkl7T6Tb4OmLQKgNBUvm
OTXY8kJNk1efD6HuUD4XiNwqbhfU5XI+dT6LUiAiQMicUIQO+Fabb0TwveNazU5yAZVVcziuhk14
OoZOium2p+PDloDf0Yfa92C4PEATs8oeUSfWtipzoeNuXPAih88K04gmN/jN2Lv3M/Djuzcz/L5d
bn0WmCFGNlOJ4V8+l76KuAkcFU/EgGiwIw59OwVETKIgcZDnojQWaqyfwGiTTvOggWzI6RFGy5yL
JxmtoPqxp6BpKFlveFmfMCaDqe/01a7VpKQRiZaQigh947OmreUm97wd9T7H9wDM1oPIlSvNpqLa
6sY+YD+fnDvn1fyMxQPd7ZweKQZKX6kGhiYAH19CZcord0MM2j79xxvChHRosKD/AC7lZeLtaj7y
IU+Fw7xm2/miedilAkNbFJXaLFXqS0ezPgi9Syj2ZdpPL5KrunYkwLeP7R48Z//0vHAiI/arcODP
Mq6boygGxy2ffFdiy7duc+0HqOloTfWf7nJIb3mSzu7f193my7865oxiTnSNZ0SiHUsvJfzANLKs
KpSTYx4cuzgmq04ROrr4EG+PghpZpg4mNLLLFfnfa/V34ctEsaNvEELimRJpTJMtgTFISUTL/RoD
d/hOHDCEllQvUgar1P5syu3DbF446LMfpWG8s5NlWp8nEdOHo64q0tbM4INXD0+GVLoOEv2xgbfy
l7ojNLwn0mtmRCJJlmEkoWjZwgXZyWg+7FF5GXS/8y45RTMvYd2XS11mAWawcJcGgbjmlp81Cozo
JPoUrY27JJxF9pjATfmUnoq+yWH0fRZCG2PXxorDSrIfXYiP9rp1DgXGmzHHGc3altnquNaSlCh+
cOQaGEWr9Kn88uX+SiM9RFPvFQThiQXswdsNUUtc6HOYuev81srcccHQgmbEGiYJRe8JcXGx09I2
hXCSKbadUaBbKpzDXM5T9e4Wr0hFMYzaEHPzofjbQ5EWzIvPISOwQuJmXQdgwp7r/pppIxR5JOCB
fSets9/LerTlC0i46NHl+cuKlWUf10zHHfI0itEM4rusmeAV2xdW1VAYH9db7jbvLtXgMaypzp9l
QYH144SQJ9uEPmTuwPSKkW5QhRrqNNaTb4BKG/6gAjNO/H4PaHZPsKXTo+x+4Ovn3P9g/aWBvbmx
G6ZRrcqrcTl74Vah9oqM8MciN3Pk7bS+wrki0tpO55YFvuqUMF6NErfm7KFDKqMSF37lSihZ9495
VvzJhA3r8kZd5R17D0bBtG3nSSxAFfCMRjRAh3wWpsT8AKeB4Zx4Iw/fs+gRNVlZ/Wnx8SKd0Fjq
e3g3zG2ACqrFwWpRKR5itFXOtmOJc0iYLVsxqhLsCooO9BvuU/+vdWuJsD6n0WhAhMUwPcV9E8gB
6zikViNKKiFXFqJ1LvjaYk5/n4bjN7FcbVbL73TIWPqGBbcQMIbUDZ8/xGGFQYWWWWZOgyiA/SBS
+RUw1aOlkb3gHrx/1vkc3ijuhxirHIe+NYvC4ui6IssSYCyw5i4C935IpYuMabpASD+yqonuvTEx
y0aLmLOtIPAgfEuRmAvhPk0p4V9SH4syqKm064I32WiVsQSTYryzKHGwHvfnNYT86LZpdIaz6zND
P5JDw3Xi+OBpcRsnEYpYyOaVXPn5xYuHoroUeFg5jGVULE03xR+f2fb76RVn6MhlZbYgnoU9VMik
ljaui7X5zhjpySGs9Mj0fYfLzsoyto48oi0cwBbWQHpVNQraNf8LPnDkqMm/MSBACYdD1W9we0W3
Q2DpX+MBiPI5kjJAZO9ft1WAFjhV9qakOWOMjmKQOo1dBp/VGAg9t1s3MSrpR3EaxWEqjNJCFWN1
GapBn/Wfo/eJeoSMF1V/XHAaSa3i86sM+clCx8DxjDn82r729y23nXdl3utzhQBVbhzKcmWU+A2T
hBhrDb+nGqZr1ZXHVQvcm13ec6nqVHV0iFdpH/rBxmNLMRNV/a8COFtzkHyIDd7JUFSRa7kI/yol
d1CzYSoqyjYR3R1OFZPswrCe2nQ2CEQZ3S4ooNDLwIAQ9h1Z8RPL3tyRf1ihsZIftPAVoHy1n3g7
SwoMrLCfq44yfIBkrqkU4pFqpfWtsQ7BG2TQfwrSZiBxyQCDGBEoE1WyQX27HdNOzmYdIyog7Jyj
QksebMz9Zvh5Y8Pgkk5NtwVOPJBqB5gFSI8XDU09levdtKASnbkzMLPebtX7wmfSHZj3raEAghxh
DWzhI60Yj2jsgq9Sdq3ZZAAoeadU3P57BSmftORTp7zcuzt+9JRm2O5miNTBx7KNKVwLbQLgwV9i
GJVFPWZ2f5jo7S0cheSVUFe7XzEM1KJJ0vNBv12jdJ0NK5TOUWdhFb/Dj6hSfw5vGAo8ZR3oxYl6
jw3ZoELdxH9XUssYtVukP2xOeQWRhGYikaPMcdkHC+LWG9PMtAIfASvqZR79bOo75UKligfI7Zm7
loCUxCygT5Fa8HADvqN4RA6e71o0jQjMsNAaWrGq6olfr3DzazQu0YrxUAKobsZgAWH3JfibinXf
Tg+wqFfIsstvo98eZBKiPbJ9Vmm+Cvl+nSOc4bzfYSLCqCL3CnsB9xoYslL2ufJDy1D8fZGOCQuf
10yAhBjV05lWVSNqEAU/TX+lH/ZYFFWf9/dA24bMy7MSXP1bJsA9jfU4Or2J/oskS19jVe8H5h5z
HdiBCFcoDE8nVhZetbTxAG9jZ0Tbssmoz+c0L42IqF8t94YXSZy0d3zJs8io1k7NfBeuaQ1Z07mc
utVzrqjkzi3Yw1g+mkonlYBe85+IkePQfhhWErvEooax5VWyksdh1dVa0vZ8W2UW74pwh58Q0PnU
SyM/woKCyjpck74uf/4Z57CxbarKIJBuOqN9+oGmFHnnEnVQ6xcJPwoz66rmXyle8aNTobipg09g
IOTHMHV53t9CfxXLnH0tsDSXU/l86n3x4qYgOdjlGh7qLC3H9WgkVoyLtubZnaioVtTFtJfFnAVu
LwQvYJrED+VdoYnkxE9wehDE4bhZYBYbT5k+IHWfvmIt8Sm7MuKGyW8m4zy1S+d2Nh/GdQqT4k8R
qMbGUX45DbiFcByrqzBRWULz82uUwjUHJDlVCxm02+P7G3x+QG4mSn6Q4HK8tTki8ZhD00q/FlND
SFaOK+wdDP66Lj8ra0WkQs8IsYycCgcKdwLgXQctMhA+YP3ISyNhGWLibAAjKzJ/Byvf72Vlagp9
CTovRXAZcyd7vV3Qv5fnvM9/rK5zYJyd7gftvViuwxsqeTQqEY9Ltq3D2zrVtGT4mPQgTvygqKNp
gXukpvHvsqRNTfOUQUhXzAUrzkdQFwCRgbI9z37X4L2AiWIvpAdeaHO8Uli8lqOCnj0Ccf210+fu
BWM/WwXGL5Pg/Ri7IKOenP5QemmFY7NccSRnO9ZrWoCWXu/63Tl0nMSsVA6mVzWgyxX4Fa8HqB5C
1W+rovDAuGqnjdZrPq3OoK+pQJBt3qFcYjEJ9+osdZCEn4M6Uv5Nw94MU+9TZQrq9CFpx8uhcp4L
727zEZY+RZpJr9zirVA6Gean82CmZeeSv66sXqwNihKlvJPOTuvT7pZ5YS2VBCKRaZwy+n4HKZaJ
VwKzV+PQoguMQiSf/3bScO4jsyRG7l8CaM7gncy2N9lOuxMfyYdgimLn4ZZAaQY9cM6F06YhQfRd
LFlOfObA248/jP1gkOI5PWlvOF4k8gBDlLrir7lSiddOYmX5KgE01k7dgG21uaHi9IFNPyHIfwR5
3hWeJUoWcdo0XkIDSEwUWlVvTPQYqcj17oWIk5HWG2fz77zaVe0Y2l684UPi1/3rmhCej+eCMkLJ
QepkkU4B7jtq3gNOUlYE+tpx/jID/8HoKpVTznUBsWlrWHh1rqQFLtvCISy3WrmzJiTzyKDSlE8W
b/B7QHyobPddjavNeQgx8BLK+ntLTlDrWzisKZfq7O6BWEcBHQ+pXoCo8acV5aDUg3/YwvFV1ktx
s19POYvWGBvXr40DuNAAlwJxqgHvppgBFQxvB++uTzWfG0ji0pP1SpUisCeXkw3bqlIDD4zESMcj
mv9oqJxz/ew7o30/+H7L3uH9VEu8xN9PxoT+ji2RoGxCGgfEzq5ryKERMwYexhDrZ3xgmc5BCNhM
gWoS3OjmIywNETTI7WF6Fb/CzBtf1tpxLdc6MCOaNlh5dvBZkwIC0qOY5dXjbiYwIy0I5d2/9no4
PZbQgGnDlW5BpyE9ExP0HWgG9y7uJduyv1MusaeUIxhqWs7p8XzmIkxxQiUue7GM9/JuxpTpEuhL
VjMESI+63/PEoF+Dev1auYyYRiJHzZE9DyKIfTz8o8+My2ISqTZ0xSqxYgQfFJftVu7mJBzL5jrz
10ZlKALlCFJimpUf1fMghp7zhPasNCiCzquFZmWAY1zmY2ZcrA+/wsXUW87JKA/dA47QZ9hUc/2D
MD3BdJZQQgeDphDC43Pn3+Q5KmRsTI7mzit9wwQLGfeksA+H+HmHS7ObC+2xSFd6QA5cMkvYSvOq
b2h+nghcQh/8fgaDeTEF5zKrbY0fmvtPjN2bHwXJ0EHgndZnNKgVYeCEUvPUgns385yzFu0bnqMD
M1VPowzDzf9D1iXaqFl5iEaIr1JdlesRHOR6IPIl8xcvaCXMGoP1yOOWUBmRObMs+0wlBUgCXw/2
S7Jmbf3ZpxLnjlKCQcGu5M5lppKF4G9TQYuDveZoaeI8+S/GgJ38DoWT5zABSQSjtn0Yr73q6+6R
qH7p8yqlaIclqkDBjCMHDJIdx6AnoXnPDfB1N2TarMi1wXWUkpMrWZJFOgpB7zJq/CSaSWzeTLUG
qXi4Pc+FNhi94P6n5D0Jbzu3QNEwNetq2xDQFtRxltTVmMUtommJzhYDw/RMPE+7qCy4ddvtL7eb
CPoNva7uGbUHVu9P8mcwqKRVe3QXnVg2uBH6eCMmyWm3qLlO/gatyD+Q1BJARWZAZWbVL1WlaGOB
w+kDu2hp69TevKgth212aoJNm1+YLJjl1h85vEgHlwchFR0tBDrF8sbrUmspbmmKRkI4DzlAhvRf
Y86RPGTIL9ZPZECKZNW1DP+BUA4jWao46F680pMwFJcMYzSLcT6JeCJsAIs9QAig2j4AW2xg86BP
KKEwBSAOp5ayuh9t3yxCnmNdIzahjAM692oE9gBcQKWCBzfWWac4rv//ArfRWQedq9jzFAJ0z1Oy
+ov3eGf6kGxVkemDIJAxbYAQ0CMZnj39T0EqvjZ9ZV7FABy0V9s/tfS2oKpllis4CBdL7MTgt9ul
bufLv4HEUbRjnSFksWNJQsKKt4k97/mWEIJM8fnz23GwY2NZm1u1maDrIWOGYqF6SXnboLkDmItP
pAOaK+Bga1RGEqMmLNNZo1BlRq5/wGUsqefEU7ZVO9bmV3sp6Q/xaKxcCgKmUuY7/ObcsNlRn0/5
PIOcYaHMDHhsA0CXNMwTKRz7kBLP+Bf9QWc7UYghxel6BjF4dU9VLS+Hx4RNfs0NEkwoC6BgUor0
ArRxKSmL2eayF88gedA0JHuck/b3qarcJDYT5Pxe4MviJyEVtDb/s1X6pg83PSzTdQHeDU8eZwMu
NKP7Ip/RiqLF9pfVuXuKBy+54GpSnD1+WCuCfp93aF/X+UcamJHgbscgvLh6QL0eTiZ2r4dPjyOr
nH2GpQrhWXdKZ1cTTJUaKwcrvwWt4bw+nXz030nLz7eXDiBBm5l3Lm/qCV7y6cHmU8BgSDr62cuM
2sgb3Q2Sm4VtxE62uvvZlEQZpnAu8p8MEW7Wf/iFOzvFDFVSzDw3PVYj+B8E7YAgxvsuuGvLbGGS
4TQtJIzzFsRrn/aG8BRLCBoJrclZQpgAQOnsRgIUzqqRkPboVcyIc1FFgnogfRq21boVOATLtXjx
yjUSye96yUYKBclRpV93kPEK2j3kzW6/E4RX5EnX3qnBSKJcHSSsFSBLxCBgTsodOzURo2MSqRJm
3BhgaLO0c0MCHiRRpVjj1ARz+4xggDtvW/SXUoep0pGdQCWrsP9ehM2fsVTWdCIgDj8LsxYhJUPR
XyEvgFMKN/m/P2uLvXFwHCBhJNy/ph8Zj2KZFAEM59idgaoIf6NQkZiwD7DMs271MkgSvhtSzzlD
4DzP3EIiC8QBzS5O5ZJiJH+sAyCRByy+aQ3C3wKvkZw+C5MCLVHCaxxwkWII+8a/49RSbmHgKo7a
CyPXPKAabIgRCqu0XCCUqRjfMgnX5+tR5XTHPieH3kJH6RvcWGgWGzSKV7X0c5zQgY3y0XkCDUl5
zvGBZOlJyixzEtWTWrax3cYyOhs/oAX9LD5bhje9hw4mVJCmzrMAK8Hw78P8CjeORxTJox2IEZGs
tEY+PMxxcTLC8OHMAuAEKCOzi32LgZS9xBR/y5Nv5XwmfyLkNoazUERHqgbghyNguLt8w9HkhFEt
1ou6x9AV+beUM/5pP5abP483l4YYsMT6Y2fKznniF5344XaT6G1tQLVyzroJXYBl11pe4cwUGyIH
E0n20CD2E+N19n4CxGLk7z/T0FQ4RSyzjuPNax/Gva9quT9l3/Huob0HqKVR0pXL3YdwWEMOPx5S
qjoeJt9BHsKaopDT/askPThK4DCh4zZKFQyVs2mtCNYw0YCjWWQGHt06c5o+/QUU/04yLdzTdAp4
z2wZdyNUKEum3/pxqQkxpiw+2EsPqxFJ4spoYvOtsbg1dMZeRoECmVRdxDbd3aGFVCnPw9OMDKit
yjwvx9IGuja/O/4Ys7idbNcCyIjcbcMRAB+vPAWHI4OsX6xJ4TFS/rJEG2ld2g9g7H9jYbVwzIL5
nZ0imoW8DA8HW0jmIUjJZNOK+Cu9pTdQ7JLllt0I1Sxv3XerBiuNhcsl+TPSpjG6iqRe6KZmRme0
/3QcPzA+KzQaX1Qxwv3lmALvHoRLnubuVsxkkfHl0vidsld7TWU7o7pV38BrBzgcHoe7KJvwTXJ1
+Wa7idF6IoILBkXVUUFQgJpPk8rJl45sHL5qS3N6AvyPyAJj6LaqXaHFQrtgJHWieqRU6ziwMqW8
1mjzu7xEhdF53d/GHzSYUq7UOB/Q+9TWv3h2BncsBoQGpxTEn2wCFfc6MHpWtsXQtgxDkQEwGsLy
RMi88d3bbJ5ebzWCa4yzzKBVXXRZcScYYPVLJp+Jmeu1mw49enGzwEp1PZaYWy6GIv/a3aehgJ0B
FO7/emm1VqU/dHFG1OK00W8KM/X08IX/kXQcWLEzd5nBN/UtSU5agv8mn93sIBQsmoqAXzTv7vFR
IM4Xr9Fx3NFa2dgqR43WjbxeXx64tmoijimcF2jAup7XCGbvIiUvPujPXr707JGrdhMRJnC4thc3
NAMG+rMU4PmhsG8LYMDBOL3hIozMYhM5bTOreAZihktId655J65VKb+oOrCjWqzqB2K6QXoV6ygK
NA7YAgcdeETAbCeIFUqZU0WGslNhuH5NxxyXWH1++2UBt3wHEwiLgi+9sBj/kaqhuDhfpZqr5Crc
v0nIyXqtbQzd6CCjNUMHKShtb8TnjacMBbGbg6Qj8h8gfJ5FriRRtSNJhV5otE/0gK6SZlpA7ved
vCZbPTkhDjhQp4b+6CG1ZBQQMScI8a6hydgu3aEem2nMxjqxSdCFjFNKwEXoaxxgPEpE1zF71tH8
4m4eOOgvaBpQSyQ1irD+LNdHAdxs3bosAyF+PWh3SCdMDw1j99FLYCTD5TDtPQHUFMs7/Fq8csPL
kWc8iz5dLhIDhUv16J1rUiu7w4H3+tKHeIa6amuQ9YrhflEFmo0wLsB0Nq+1M3QbJeBAn1hcoWiR
+t+Ofjr6SkJXfot+quKqcvk6l3tcxAekhkebElot5bEw2g78umFid2FCiH5zAIo2CwmoFyvih2G2
UFw74CNGi0/Gw14fH0V4UBwWMTFItmu4wVFclmYVkoc6EOHMHjTFeT5U6A9/e+uS4r373agovQum
QHl4jMa1MzWd10KKEf68gKG66F/Pa291pTry63qiWyXwRFBu/v88YXW/DuGZeOu2RrocXwQR2CBT
078UJfAx6gz8kztIFTVCKLnKuIM0pgrYnGD00sXuZITD88VQgmEQcErB4pRsaI4agiKLMvo66xsw
Yb0hXIxWwCd03TJELbS4JlW+NShstliS9YjKVge8XGxTRFpApplfnBrjG+hBwPrmownb+mfhIDQ0
Xbf+BBnFreDYJ3PPLEqgdt7rQWlROsAd6TBbEbDioNbOCxKpx6WOQe/tbcx2ZXTo8HbvavJHxDuo
seAhfe6nvj/ZhoKA/3aZg6jHTB6edc6kmZPSP+PdC2W4tJhfAkUcblBjHLIUAaazgkHOzYMi+fkw
K6vF4nD6Xojnb2lR3Y0gXvz5SBEQSfAqhUBpeljcDfuN0Z7SQEQkSieC13+z6HugNeF4HJRJF2fV
0bkFOVNhLy257QdrW5PQ+9pJC1BAQMCyB44PO6x7W8qIHbLRJylDgiPMMa86Dh7lSaUNQz3LVnzR
L3puw8+ud1LAG0u5Uu97Y0KvfSaffgp+FhlfrH4ebiwFV3v+0v0rVCzWxm7Payc/YZPA2Hg+gcfM
vm+9BDJGKKUZEKQDpfCQo48YvxzS04CE1+qxP3mfmnztDauAyUqrpYY+5pVC5wV9a262ldy7AzvY
VNpw/xGFt5ktq2L7RdbikZGLgPFIfh4kuy0X0Zf8UT6DxTr3pzDJEtBORRM1C8SGtCd0LKg3J9pG
KuktGP10UjKRMWqAYHw5jgjAW5EDTgKvS3vgH5MAHI8BBPslrIVO/1hJbTadCqxdbiYXTkX8Fsq5
dYgQZJkY2Ort38RQHlzhui0V6U0xXYmVe2Y/w/y1J6k6eJJHVWAE+BH0qcYvA9QEh3ZjE+8vT13v
mySJZWJyxOJ+hS0X5lEgpw+zOdYXTeaKBmU/3yBQsjRGvbZnLJb+4SqngMLllh4qAyku/cqHYLZX
3ib86fWkhj+PX3gMxByhaf2sFE3WdAbYBSu+gyB6vkDlVrEnjSDmsa29KaqDhXcNaphIi1/9iRF2
fEJcLnoSSKuugEQ2AYdetq7covsImUFt1GZw7q8Lfm1kAOrPKemZNcWsEEpYEgJefRK7Tbf7Aymc
Ve22oySV68FWjFkt/9dZNC/4UI+mIQFva0sBpTLfbQ6MlaeD3Ljk5EdUbDSlLDD9Ao41/5El1fJD
RMEjXqBRPIa34/o0eugoqFly9euZUDcQbY724TU01kNT0MqdDAtfgPNYBYSLAB+jXnRtcKLx7v34
6SRl8TudP6ruNSss6SgY7iMkKI/uDySrXSv4DyqGt57CfXC9AVVJR0dhe+npucdJ12btD6fZ0az8
D4GBc8Y389UQWhk2ALrAlwG0bDLPiPkx4PmmeqkQDjSbzHenzAbr/YEx8dllui0DrDkjHRUBklry
32Q/afNpAOUTyxCLWUBm2IqmG3pkcKjuaia/XPu0svkEoMUPRMbTIw4JL2PfhjKa3WuPbI3r+Xdl
5CCJW3mgv/38v+C4vXGrmT5I1PF49XSv6rxM8CuY7jq8VSuSolf9klIS1t5qvKA94EGWMdYU5Mct
XwOH7Oh7YFG7UqHknwuFz8IQ/LM3xKCcuu+O0NXF2603JEiNOk96pf5gSstoKN8L3Si6BDpE69ai
s+mckLNAmArsRgzE0i0dG/xHgkD9Qg/Ya7QMaliEld6UEAxNOEUfGzQRv/jhSnLbs9CKKaf0d74V
h/chiY2siMxEqcZsyuIkE10tWdnvuwDeIdyKymJeu7mDMJky5LrR52mh+q/csWlmIpA9pI8zzdHL
REcQIVRdAVolUNK4D3ZF+qKrB7ydFvfl/ekfvOnIXQ9CwXX6D/i2C0dsKNKZSv1uUTX82U0Gy+R1
m1u6wSL98MZWLshExxq1QmV//2a2mLN6JuPuHc1rT2Z+s+KiPOVQpSb2Bw3g+my4dLRVrV0Isti0
/ehFpPiwAZownulmN6mHd2zm/ItBVsN3jI7kcteUkEANhKVqgCamgl2xhl+D1tYREmAG4Nk0Antk
fO2HaLbzkdc5i16UPIdFt4K8XwyyOWVnE5dOYWW+LCrlDQB53flKj0sxjn9cDdByyp6ymlCtg8k+
dYgpEX3c4SPpEiPuGEBUF4OGyV7G2i8sNlGUzZS4Ckp8yDrAnpTh2YQrVZA7Q5y0aboTc42acLd2
fGzajfmr6zTJOFxZodds9yCtyYW+TobkofVS+Zt16kAWvibZgLQ4WITDnZIBa/YiZFrHAUWDB+0a
kS21wwioElsm45Rh6NndPGVF+QLr2fxHK8dm6CUORHunNE4Z5PNjVn/4E1/hIOZfuhvTuaXghIax
GQKPW9gJlhVEOWIRdAkDmz/q1q0ojiDaN8hHp4urArU+HFu4l7Kn3eM51vpv/w36p403/KaQ+o8N
FUxN4jZtMO3n5wgdMa+uejBQhUW+Qyv9uNFoU67fybZVgoW4JKG4k15xv3TkIOG/EKw6EVkYWYkL
YgBJnRMWeDvwSjqq0qs+0You1ACKnvxZk62ju4txPhYK2cSx2DStkQ0XscwOn260DX5ZVC9skGrF
SGE4FbYWjylhvhTGzfLyEibuwqkWldRi9RubMyz9d79Dg7A+OBT5xVrM0O8mPEPZMTkgtQkqWizQ
NDYBQGzQI7+St4SO6EBikoxdNPU4DtHYPfsk7Lq+2WyMlITvJ5Qkvd8+U4jBtbuXhkKD/r+PhUh+
WRomWmvBa7IlAyx20Tj1KnF7YLJcx3T/dej7cEPdiAF+Ojj9jjmNKfu4WxR9V6KqGAFydCSVEiF5
U2PZFWYnJ0hQ7hOOTLORkk8mOchtknF2qMztWb5cEJ9m7gCb7sqkx4A0FGOJxZnXxydf2vq7njsK
zM1w76fUL7CFKpi2591azU6CUCglD6Fhj8Uu00V2xL30u9+lRf2ygXyb14PvFLRq0UeBhnNbJqck
kCNKzD4NMNOPZpLTOkIFFOXM9AOV4qWF6BA75I5TnNQPA3QXIYW/FjnfPc/GIhtfN+ISRD579NlY
ZPxycj9enk87ern/c9mrz19vwH58u7AvQdOUyD/t4oUnPcA8PEpZHcAaPQ1EOk5jpghiKGz9TBMw
8uVfhoYHD0bBTgZUjm4N5B3TykhbqYw810YmXi/WJbuaYrriAf62Dip9DqTFyqKe68Ss7coQ5WeM
UhOqduYcCHN5Srk5GVKMFNUCgtCjfTwR/Qfi74z831CViPN7vuPDdJu6dG6eRpDlC6jxXHCxcjbi
k3Y3KuosZOI8JNnv53RL5SrUMIuG/gDquElKsQP0/xrQ+Bo+d22y3F7tfs0vjSYe9Dd4KoDWsADW
1nF4wGtyk8zp4wK3QUqEgNi+Ulps5Eu1pLv3lfgGwOj3qDM46VEZTLFbzn+7h9lBgVlOSFOCKE2M
WajBUEWtn9Th8Bwh7V0YM5cRBiNHes1qqFsuEbVihug1ZBHGNaTsKVUnFVrqeQPp/eT/XoT4qK+1
fcVslZU+xyksuQXMMf3UgDIOG1wiSgtlCn3ecbIcxcza3cqirvBieGYzmb1B/vplg/zzS0hvIDay
cPf1bfCmO2dvwU12Hi770HjeJybe1qlCDK20kfLLtbNFtMlCglSwQ4M+ednVoizvxVRXPW1Ua+YY
S0r9HWhpkgtv5DGJ0wzFk2FAy+uYmUzQGBIBpDbO4Rk6Tw7J38pX8gpZhvp6/jBo4HMiJnkXld6e
eSvWQBdooJPbSLqj0sL+YRDa29AZ2kV4M6OT88kk7OHzYZVxPm4AgHoA6TOtNdl25/y3fkRsT1UD
YtSVf6VxeiUN/79YRV/8O0YZw1eLT8J68FLkA+cG9TwI+DLCiQO2DrPiaQLvzZ+e/xwI9taAlzLI
vkep8eQHpJsbAtrtfEyr6XhNVQW+9ZINZ/l7S4R/VTv8Hnnmi+/YBj2ya/IvP5ja9Vf/6s6o1OBJ
dSc76LiphIs497CUUWhc8lFf2TPgZZwGBfzrN9S/g7RU+pS32plHOArnZfCHCkrcU5cVeaLS6tWi
b5qPNsD+qXcyXV9Ony1CGkYZFttfcz++CqfiT9RmJbd4Zaoc7sqdAsnjixc1hbg9PFNlvbNlQZjZ
osUYWMmRhKeAbGBTDYU619PQhOEqkE9FUQo6745dftClYeCMmhjU6b24e9ZJfFmrw64iiiNXExP3
MT8NfZZEI6m/9DMe91coq92r+Dnstn7wDHK7vnNIpNTAcDK17hLF2kUdUWXW6H/41tYY0+pZHC3a
0AkRmYrbap5tRieXJHnHQQkoBsOV4hO+drtbQAAPYSVU8i8fhYM6UuyYO2RBvDaANQUQrp3Y/ars
G3MwxlAiqRYa4SMIrstEmIH0e5oAGeuUvTT4eaB6GABUJcN4SGGVOs9BYgzUIcfZ+fU+Rax26rZg
FNG0JecFXOdtabMkSaUCc5RBCvkVR/PIq1ndC9AH1LvniCsU5AfJHUa3+3zWER18gAS+4pfS2665
AGrLg1dlPMwYikHwm8VvCmQcojriAYrcc0b+NUGIg8m5eVGmDNHNaJF+tKe8AUJCj/IkrdmJEdnu
9NaQWjO7HzefeYEAjqfCRkvTRjtLvelvwzkaHiusJTnxUIrcXp5PSg9vWK45QFe7hVVJFRiHQeU9
qFOgxaskpGd32KrnW1TT4vueDiAkSM3vBT9QozAdjujsp7IXLiXcmbr86COtuI14+vdbtcYJJcx5
1Wnz4r4CVb2Z28vHQrreaNu2AizeavIBJ2mD64+IIOhU32SLIbIcqLP1kGtWXJ0KT5NAkT/Vt4Kk
j6C+WKLS6si0e+JLJGvJNnxAiLyTf+/1yf0pug0xr347BIiKq7pP7DHWeg5fHRs3tFzBR2f/2VV/
4H68q5q5A7u+BH+DmkTQUP3V0V2EM/pL4Ms98EY9MC8MPJsODixQLilStKLJzGiVqS1XF0ln8FOj
BOPrKRRXMpSbJ8/L3eos6nD90S4OczcUztgVgxoadjl/btcGYI65/3/OZDf6CSgJw828KUiWpmpV
zkwUNHVLPXFC+Yu/MIMBDprppbAgvkcnPecowZKuhwzQ/0bhGHZkJlzY7bLzS4TNtc3pGoAu/3vX
KHkzhK8BpLSCtN+jNmm5JqIqDlhdtNCWyEszHPqANoyhxLJa+bUvkTYPht3VYzMDjfRbriLTHjRk
rOZO0QVU+RrvpY/qnPUAbmBD7vwI2Mh7im+u1gKeXJYVxEFQag0GLpBBmOehrrXHEdULpo2fkJBX
VyqbTujpzOkcJZ73dmGoPUXwBX0NQZwt88NgzQ5DYxO6ee4o/BBySZqq+e4WUF0nruwpPtjsH4iZ
MfIMDKNgwaRQ9REvdcyxcsQMmECzoG8KChg0CiCmEnMiAue+WlAqEnui/YmNiXMm1T0DVZdY2sxE
C4EUfuwMwuPo+eW1H4Et7A/HhLud30pU8j6SsOmIln5tB0StJMiJx5bpB14WVG0+6oy0ADGiLJCS
ypT7ziHFdWMBFIH2U7u/6+TYgYtxFcYiB9uRGtWrWHmUKdjmBRV3Es2PIpjUjBvtIRTyVMj3LpXW
OGVFtUx/XIttxNA/GkZqmN4CCH8qlH1E/U3HnlJ4JQeqUxCuv8xoRCDobyEyfPBKZ65ZcH2ObWIi
fzBgWQ14Hv0b1aH4zl9ukJ3MWYSBUakuRrzwmuweC7iQ4zccWYeIi0+OwhddSfD8PwMxVV7Yac0T
Y9ahEiVMCTzEOPo7jpyD21b/1Qdmigh6vl5bbnHvJNEMH5Y/G7UvATPPTzUjEIkTHh1J/EHF8L7i
L7gP92jDDI0hTOWF33yXojklP54dp2QaswrFgqghHYHO0yqNfLhdioOYL/448oUelMpEhoVQ7jaB
gFfHGNVuDx1T+91odbOtg+pUKdU44ODRu/rBhMmryPbFfdIoC3uPilAofUOWsQMwgGwVKktrZmgg
7YVJZ9FbTNL5x5OuleGeyJS5A1Rz8qljt6hgT6n1wn7hw/yeCCjRv6Gl63VKD/vfGUudV1X1n0o8
rJIB45VE/1I5lJ3IQQxyAPU7uQkCy+WZ+9DbEY8FnONa4qxHhXWL4E7zqBlpL9RvJclhaNXPTf31
l4EPCAa7Eymy+Wx+/XFEUbNXZsDs5bJ8yjyRj2lWgbxtM6yfwk7kR1c0jLdvorsQJ0p8Zy6p35XF
eXyN2YFXkYlezOTAyD9l/4UNoEvu8lP+u3zyMJq2L2XVG6UC9PwtT6iAmBRGmc4TFI4ugh9fuOq0
KX7XrtaM/gBtDBnHv9gIcs6tkwDOTGdSvCngR/P7KrnDP7C9n9AkwSOS5zdkKbe8K1MvlAcV+tAS
NgbTWWwpsS7HTrPXTNl+/ThgBEYP86QmtZJerCxv3vfCcH/4yFFOHsMjWpGQ53HfCbS28gU/XNEH
rPFTgHjYxEKrK0HeHxjqlUVbIAZVC5YxjK3RGZ0jdLGWg1EswqbAvdgg69aBn6LKir5IwjvpEPCB
0RQB7v6WtKJtIprglrhd0yDWSGLtCk2RSpsazp+RTjvZhHNIX7D3vjSGu9Ffy2yaTBvADwFGr0IM
REv7VMVdrUYmbrrIkfC3xqt/6usGBZZdYcR1ErNH7KWpVFrvzRz+nSY+KNLveyQXMIBHDgVg2RN+
7AlAHXFkTHGh7TAkSPSiGnZOYwxGOPFsEAe460YGfomVlykMtRaFQVBQDQ/Q2knbc9JKqex6R77Y
np8PGeartbO+JQga5P32akarR/wqfKqKw3wpWMUBmb+dzr5+HR+0RLitdfjm0GyLvjT6qmrTQvvh
diuThwwUhddUXbsyqXFnW7YnZJN3kUKQOq0KxYZiGhcTSewiG03b9Ed5FE/K6Fp1QEoM2iMahLjJ
oAz/IsZuwbWeOiu3ysWFHmcmVUh9qW4xdwjapcDcBQ/EYLyao3CC6KgT3cqB0OmKL33cRjVKVQWD
J11OxFhZEzzypCFtZ6E/YuryPsdI19LpC2CFJBbwnh8IXBVn7FMMOybAz7bV1OF/7wI+RYjGbdQ9
cUTvInHkRIDNh4gS24o+LQqr76FAppHuuS860cJEvdpmbrHYfS1UZ1wLQYigMEvJ77v8QHK9lNgE
n3pVMINmH2ML5yuTB9SwFrj+m70Xmq9XqdJmrAvsYnldapDKx67TT+TgV8GK875oPB5g6jCe5HVJ
8RSGnrdalma++JsHgHEq/l1rxVaIoMZT7pHJ1iHcjqgCUf8pHgrZsG2apVWK9v54wmdSFs1dxNND
mm9Uiq84oiYkmQ1B9O04rw+PeVv3RiqRTyoeIGHLw154f7b/G6EsCn+opgyNI10qX6nqI6WdqbH1
HKSLYC6FmVx/1AUy9cJAVAeTN5ykmkJYw4gHzFGum+hW5ejcbKEwOMhLgL51O5gv8rJYrWDSMLQr
Ka33nVHslLZowYUcGoT0bf/2cCcVupLoveby38AxesNNRxsre/foIoVHpBJ0GiSmgwbRgbU5Y2i0
MNxmrifu7+h27OmJdbLMlvfYSP8F4kJHn+fu1tNBgX++GVp3CAU5mnVRSZZjSYjjEkbxBoQSigUA
DTh1nI/ANaMlMPb0U/y4+QlJp2f0RVCVF5m0G88wj18n9sSSFA+h2/kbvyTNJLBMeQnb83/7oiZC
3vPg6o+61babuRfzkRvXZgOFe5H2i8FcHbTsmk3vUNt+kX8gt/6TTV4E3lS6CyhAv4gG2mN9w3pF
5lb5bLH1/YD42jvaiVSeW8eUGPpkwCJdbgvWVfSgx8CuIfg6se3Ut3jb5JAxgMBFUxCAtieNTqHa
gUzV15o6IL8PA1uzYubVVjpf8JpxEPj69fq8vluv3yzAm8G6wIodS9jpjA/SfrJiv/hbBH5LaSSs
1ZN1GqQQeQqhNpY2bvvBynR7vFlNRxqwp4R294LAlDF7scwM/28yTyXmKBKDICiLtyl30Ufh82p6
CWCxTr2KPRhghI3gGWrmjqjabeY4lL/5exN0nSCm8MqD8Nni61D9TA2EXShENvPSLj/NzbmDETic
Cjmo6v4lgztl3Eic+ksg7m1qXsg+C1Rc/Y6oUwaDmgbGCMuhVOqsiuMJNMXCKF8yoLx+sT7xPXwI
DvNeBsWKm+XFvUbpSiZYbIi2mtHAlJVpwvCPX3es6PZA9kIkazAlV3R3FnvL2wQVMPV96jQBOakN
gKLP+R+wg9D+3yz23UKT+n6juX0n20544TPIhsKKUbmbzA2/fR35wLvbR5tPWRgYAjd4M6X7WZ1/
KGUZ1xerH4mwSJw6NaIMO5NEOi01kVN0N6J9B2QPdsMBVsbD9h2Z3kUUoaVuqqNDiWYbM0DmHczZ
dJV6XEC1uCcFU/gJSrHwkMGqq/bVSS4e3tW2BSM1NoNuU4qkv+Iw/gvpvIi2Q3E4SffRnvIpaTNN
cHrFDT1Qc10cWl503Vr9rtNgfVXAgtJsYA2/n6TlWZoCPMR0HQR15FIIab2toW+/U1mnFbaPShSY
B7vvE+2W0r4D92xmV4Mkk6UFRSWh5oT1RrEKQexkLD/pmRop7SDqGV6cY6dwdKVLJ1r9hVt+XaED
2IaPV3Y2ZOHeKOt1sOdpQm4ljoEUoaocOhhKaNwjt3QasT4ZcsqnEXU1TERpct2kYHb1O/kkUnpf
GIXTCvdAQ5RttA7y0+dyM/t+FJZJyCWayAJV0UeW/jX2PtTHbpjDunUskXFGPJU+vBTR5EiBIunF
MBsUPPTwdPLJ58A3wNaO0HLiYqp6zUCWdXBRMKK+VIfap4n8ecu8FGSMajlgmYOjsJfoVl0xssO/
qGNCj4fRI3DumNUESeosQGjRaYLEKWthyFxPL65hSX4gt9lIh7+4BW7l6I/13PjzgtM4j5agfrUA
0Gw1o0Uqn6Hzk2Aaxr1FStKcTqfZMsdXdA51qrzD+p70soKtOM3rxW9ieSFX53BT9U6vF0s58t63
oHeiq+hTe8Eu5aPf2GhuguJnwo1+WcJoxjFHUu2Gurm0A81kruDSHdTWet/yDOenadjAlfjrXWwF
QW8F5Ivu4MAJ+5vQvLXQhllLvECklim5lL+63n10Hx72GzD6ddS5qzoqzBX+Zhhh6BqH3dEWLQnZ
4dHdXMlI3K5+3yRNU2ndqJiQYfk9HRv56UBN6oStlHH1hL9+OMGKuiYwlN7BgZLze5AaYL0+vRx0
G0fRcTlz8nqHLTe/oX1H6O5kraSeFOSsOdP4yAojUDBhN/aQGIj9x7N+nH30kft64XbHAeZaSgSG
w31emrac45fmqQ3WEh6H9F8zPt9BnxUus8MnrqIXtTJKhUgx7OOpra/1qKHwilKEdG9PXhSZrvos
7CSwA+HosMtJtfPpiInpJ7F8M7bGIilajMmAGT7VQL9ZOI9T/ksp1EJzJHJwGrJiRttVwfdYOCoi
thdToBfo4l3uChsb5+V3gBGBKmj7XEBT+VUi9za2M62xp5TVeTIRwFkEJddifBbvDjb10FGgtQ34
mRjUhifAnP4uIj84UlaXr4tiKDOJH4ZcnkJqML9WzqXgIKZ91+A+wAMI4kS/ouB5jfvBEMk4k5ma
k4O32vU35yCCWVn9+TZsGH2mZIQ5Xqd7uQrmQ8N3eredn5sFp8/+141XQlNvmI2vOUIJXPLYtvV6
mECHzwjC0S2RQgiQPs3lQa90AFUEsGqslqygopuMH0RULrI4vFemaS7R+kQvnMMqyf1lNb/CO7Qr
BLRjC4khBk2Pt+v7yapg/7FAZOyzUHLZP7nPIZglPs1r/bo1zpJPRr8XoIaud94rtmDBk9/ym0aP
ixvmUwiCoJjKjKxxDbWf1A+m6rtZqYQD6+UcFk9IWbmEJDc5C4v2oqHOfvWTXiQQ2w27Qu/ti3G4
RujS0U5njIk6MwCggPAjz1b7wLfgP4SgoQtOkLB/RzQ6Cax4VpA/eJ+gq2oDLVfgoSONt521NxLZ
30UzDc8gPdWebT/KFiOCzgXPcxxYCbVG9GKQ1Tq7FSeOj19DZxZ762QGbzDJ7rYzFTl0V9reZnjv
2BER2oFYCMoiQHYqkdnJIkFIIsDe6j+1O76RKrJtDDHSoSVN1k6qHFkVkCbIYlaToJXVkX7flY7i
cBqea6mptomb8657G7cPv/oizhUIxVS2fAAIYmPsFfgNAI1C8xdDymrozoJH7qQzxt2ZMxbwQx8t
pi2sQgoG7C5mcaPyIdKRIAZbSceY2YbkEMYHgK7UE42kaPDK6btF75C1/RWN9RMjWjeOYIVk5tPh
B+P2W5bftfhNRrOuaMSDhre5j1aKjAFPWCa9D0o25TvgM0IzdMDtBO+xKogL7KEEJNoEnNJx+ini
CARYMO1+Qm4VRefmOi+zx2iRGdmTwHpZt8QoSxYRy4cNhBDyRUZYsK7BgYzbeC4Vwj/K+yNRBNo1
Zf9BCn9RmDJpcc9dx3x86GAxR8C8RE7VLADdhgAX5jqJOq7n/pi+tu+yEWxZ3aWe3EoN5XNNY1Di
p9o0jZDxMs8EclUXeq5fkHbw1eF2FxZlnQPj/0C3fSEmAniI1BMOraVEcrnqjCHlGHrJrYRkaskq
pcNRNery6iPJYy2LoscAvH58gT7THfSZQIMGik8+QBzpZ3EzoFTS96BnKGogKrAnJlFhqMvHzMYE
iTQUlFXjJMvgVEBPAf0Wv0duR3SF9kvaGnnkbxAPYApHtadF8Cpi9GzanQUlIyI1jXhwP30HuyrJ
f3C1YxG5YVvbkQQCIfWVJdqIJd4JDUeux663e7wmyg7Z4Ea7F+pFzadRMghs0F6s/b4kzLfdnFq8
DlVZIxYxFDo+BSD2PAtwu1Xq1Irj1/dqY1uonyYBE37LZ/gOCz8TtnXamFdrpeHuWUvPy/yYpXtm
NI5kHddFyqcOcHo+SQCmNZn+RvR1Ch7S9Ni6MlVO5l7A3DOl1qo/1WwEAzuxKDrVNU/BPr3seYhC
Rt/aUgOg+cnicTLwmHlLs2fO0bBgvdOVFWUbk/Er8I0Wx3ATCiaYZSKXJnzbb0WzFe/MzX4CHWE2
quVJl/hEKyRqUzWDlPAXouNrBBjhsmcPW6q4W7AuWvqLfUODeZV61v89IPA32Wi2qstjxPpTzdzX
Y1mFnBoM7zbG2SNw9/ZaLihgoFKxUF+hYQYLV+qcDjre8ApRlZ2tHr7XfwGHqRhHQlADAqOJBa81
G6Q19QX3RzTQiAlrjZdHQULsOuRF9TQrx9y0NsFY0rG0XzjET75ye7dDN+4cpPUJDKJucY5yxg0m
D5LfAJ8gFoij4PfERBf6rNXIGLbDi2jIL7tdSURB902G1TmZB7UHS0j5I8Ujn33CRC9ZF976Wg3Q
QmRux5XddOq7z7Q3AvHh6itvCvngXlygEeI+Ne4zf+GYoV88G57AnHcgUQ7Qmtzqv3JphLqtY0s4
voHvUFJTHixoI7DKoBj9IrRBniVjJQe3TW5Q9oKlsLexbDf76NYHDUC7LVqe5tye4115rTrIy5MC
/xanEahL3R/fPHl+Hf/G80NAwSLoLkUtHCThL57a+/yqnHhKSThgFKE1hzhT3piuUZpshV8+scQ/
QjbLI5xgMK5gt9NONKpMcplfW6D9guMwuUIdpQjuzRjVDJooqbeFmGeJiQS5ND4rS+w2ZKDdEjYh
BqQ+dTchVntxH60mjMoFGLqE0yFBgu645LQTavIDVfjzAQTmmFTwkk8D/WvY7jJX58BWEyqnrXap
cY8NjkwIVUBfxxT/3nbACd4UEDo1j0DOjncQX7f2+6H8tqtzcVPsnlX+okeDz6fSLETfttNY2qy6
zluZ/gliNDrJgmb6cQxQ7PSQTj9P5V2526HhhSZuuaXrzj3knovIF80uhjCwPVgNQ1t81wnYSXE6
MSSKA/n52mwKczrUj7vyjwUoKBcj/Ni6pKF4YSCe2yLy5p56oy1yJ67qhMHPUuxrcREYPvmeFD0h
7F9Ucz+b3KFd8PTSnUcamMhCHUMCusb48RXbhs2R5OUTRrKuPSUwSQ65k36Cfk27PyF023Fp2fda
0IM4VaOPcqlodRs4pd4aNgrg6YP4gmTHsA8NTGlo9EmHzdnKuXQh3baX3h+SD9B0mKwlkEindFxP
d8RUlnH9T5NMPWmjNtEy7O8HjuizO9aczzQtrjZ6BgN+Fct8Ig4OsWaZKtx+EG4rsnpl3yRdswx1
ERQgCm3R5O+36kMCCn4AHFcMmtiSdLmxn6yN9ThcVe2Ke2/I5NIJQaXZxM5hMQWzZbcdLb6L9+N+
KudqCiG9tbb4XYtKu0dg5KXfyO/aITZNV+VRommM6Mun/i7uRX/uw5lGSNUXv0OzK2OBkgq34nS3
YdVsXLHReIIYnY489i0UmvsAvQ4Oc+8Bewv4+l5MlTwot4Tj9jgqXnMi7mNn+yCqwfH3BO+8hE7x
ZWwopMchpugAXFYcGirIM1CmkYt/PBdzcOj44ENyLrR0YoItTFzj7YFj5I4EelZLXoT32FSBdBui
MbS7jOeiE/HXUuLLzyL/04wyJcjGFOCaFXHndr+aqUEHlykOBmix2A5DGv0VAey9f3rCdiAruXzj
YS7nmydD5tMUP+rK5sEhJtUTNkRQve9b7YQeyOw5sy5bw/YieqwWdpjY0jGMo10eSRoKiQ5L5/Bm
4U1U0W1dU4GJ5TKFpG/9ml9hVilaKhAAY92pvTPlBKkom+QgKldfjdawEUm0LuiIJwU1vPAq2Oy3
PCkOKD3l1NJgHFlZ1iKD08hhU1wE+MpLo2grqViRlxd0FkWBgUqMWeO1kRTSzH6NMr30hKM/X3aK
Rd/y7G+XOfQaYCaPKnF0VXiOAHAaZ8Jv4feSQx1oLtlCpsm6O5Y8+4ur5qFpcR9G54zm13jh5qq5
hGZxa4tI3nM9d/nPsKoEkSfeQahCVWNoXQzTzjm9BP2oNJJxyynJ5m+5poSAaEJvj+H8f9Pi4vI7
4I3MQmHaA6iRELv8gxIHNQBeT15l3Oohx+jDajKq6fpPaS+t/BgqcSYyKOyoVQR2kQ48IqU2u6Ky
aFs7mPhG7vUbbZ6lJO3C4IZO9WnAq052RdZLPjtpOC5tXUU48loFLUkMhL3x/LXTUCFrpATxeG+Q
ScJW7mTNLFWRroEuCLxRvegUWwcqrVF6lACbrw0gaownNvzkZZ3upem7FEyR9QHNqIQohsDhAOxr
yGUm71G7K67Qn8m1buZS5pt3thD3OB2l94QCqACEWH0x0AT7FTVuy+GrVja0CnnwYVf1GCEvHqqT
QUmbmAlO3SDdRRLJ2Ftv5t+bJ6SpWwKPKNx0hjJc3+GO94HN/ceeXNyzM9+67aoitR34a0XbAem8
drjX96W0kVcmxbY5DvrEbQMYZIlIAO7M2RYNNVlzCO1OzMmMxA6eOFHxm8h62qcebuhHpiO/GMI7
VA+ZJsE50c6CckMfey1slZTAO9xoT1jBylQSbpSUQR/Y5MMvvx5evmZz8+mQ+PKEB348dzAxy8IB
vsWgPrrIOJBd125mPwAB6PwjXms/nqGnEiqr+OGa9ZPy/g+l/3vJiVAyhVuLUqj1zCdQdQq6woE7
zPBko4gClhfcq1xuSvC8T2vnI6X747iPiaN59Y1QvYutuw95PVusBEr+q6aD/sBJxwVnToJdo7n7
ec3r6YXOhIxzriS64CAofU/nYuL59SvyjLg5yjollbalW45uJk+OeUoLamYb06FWxrvdEUelzrvx
REhFHwKzlhZlp5AXzMgbSQt0LQzIOuD2D6AD1w28+QHfgKbzP0piGcCN7koDvNd+oDx6I3n7zVfD
JfCY8mtGp/EbBiP9seQwLcuCkJyEuGLkOHkMT13CYGPmG3j7zc2nZZLKJTZZkPB02ekJuq5TyHo3
jeBwgdBB9eyZj6aUZGg36UL3fpERuzx98e2aDap/Dn7H+Y0+U92U3iZFtefkh/JVkQbbBfzq7ECX
fzMKqooAKEUi1Sy4GquyuN02bwNpUqa67iubyFN/VbRFO1Et8TTK8SboRKfRykoSCUfku6+CBaoJ
rQDSSSbHzDlFoozUmut9eqBSZz2XNPEVwIq6a/NEPfNHjwInyuSgYcOCn3dQepIgwaUX8aryMisA
Go9joC8YxPIGfDUA2VhlsrNZyenfNDK99HAH4NXv63gmyYOuqsCkRigQZQcuX5BTAwjU5qI5k098
ip+EURqcmkHoDCXRbg1mkVQFtZq8nelRGqbXZjqD9l68//Rgd4EMIPNLa4X3ONcpHJJLQZxiKRYp
RvTsHkCSlEX1fxOZv3az/T3M/EEnJjdfJiG6G1nSmX+O2eZAddOO/oTDF1I6epvYo682pRjg/0ec
hXqtDjVdyFBn+wquLyekq7P5gPHRYNgdF6haofb418MLnrfDz8/ksQZ9P5zLvAXTUnGr5LVf6P0L
8lEfx55l/T5s9s7+Sq/LEEnibKdsHPFcnJvJsGccD4M3TKprt4sycOrPsccZTMaV/rxD/y4i16VP
qfTlXe8DCqApjbL1K4cQB/Su3PZFVXm0ZkNvdlii5RYJK5A7XLy5gSH6QvYJZ/KR9WSyXv3a1TvU
XkKYPJzu8WoQ6TH16A34T3D0UPa3aBbwDgZoyUW7EYBK520/brNE5gJM5GDziAFbCg4ZaoMBcvAF
jO8M5o4SGJd2aKWjPyCvhkFsH4SLPLoXjlQuT9sSxtMrr73BYb/RLVA2PtzbmOyxLKCiJSGlxdyK
h6LI2UFF4GARDdyrCDMIn8J/m8stoJihEDuKE9T8EXtr0gNedSWSmg7+r0go2pjPQFUGgbf4HIZg
5kAnv3CLdzbKZXuqcMnJJCzDXB0bifZjg9wqLCCm+Z7LlExbhH5pK76bEtI1c6eOO5PZtkPz/U7E
5wUEkGrhIVBm67uK3fg45CEv4/0YdkBTbZ9u2IoZbNsF7upv8QSAHb6PNN2nuq0ZRAR1yYsnUCzg
VHBJQIFiYDc0UngLiXYVDqzE0HkAwmaQ7DzF79n1+j85O7m1C5Qd3mQn1PoPFP31J5BHKIyc7wFr
ipkckciCBZeZIsWTK+PeuXyFPGDQGl2Afv48CqhJjbOPfeATvoZjRDPmosQevrND7xDjZx+MSpcJ
ntrxesw/Exd4ZcjfcFBjaTGaJN8YRz6Qy6qlrXUIvZuxpiL7n4UlCM+EOP2LpZACqD/7xDZNhsqB
up5GHvPQvERomC4iiRs0nV5S74ElyJQKGPW83IjBLzFP0nP6bvWXVSBmJ3FfxOLb/gLq6mJrsii4
rFGrEaoy2FgQd0LkiTkRVonqcfmjlFKxjdF4k0vDEak5XlCQ8kYQ25fxYKDCYuYRZRhOw+16KByc
py0YRGe9Ahk7Q7ehSJNdf2py/FM6WfN2Zj8xCmjcsdui9UESv8jgeDcNCxc9E8UWQ44b8O5e2FQS
3gj9yhwXMHxj+l3IxJBowmx4yJ9/Q8MbxpZSt/RlKNkOgiGpmJmqqb5Tz2Am7yTAun1l/bs9WKrt
uWd63/QX78sHw4a417DpUweNPYiiCD03jwTjXC9fhz/ghCZvUIQStofAv5PRcQk+UAdik2SRo03Y
RtTCXjUavXI/HGC8+ImE4e4qiyUOckABYtEBeJt9cU5w39CNDPBtraV+PH9mVLDF8dXm2aMsCaYy
VrPvdpOIZGtgHDncHhEt5nyLixTHfGfajlpJdOOCLKE+XIdjzY/VwcckR0d6P2P3ikfnQqYPx7Yo
sKoCPd3bgcJaz75QibsApFtw6OoqhmgaX3XtieKu2ohBpNzKW2WxRMf/s50Tu+XJAELstfuCc69V
NjSuc3AwoX+smnYdn28AF7HsUgmQG9wluu12Rtvw2VwMmP6r5VgjJDNeAmImzcaiXdxQL7+nGup0
BtBHWRz3eg9A1L0/G2F7AnRElRoYsbil2+u4tdCs51SegZknZomiVXCi6T+KLrrsSs72VqjEegDl
TxDJme5cPSnTckD+z5q7xo92E2q6AYpdP6eFxdkVO6G/UY4F8JckepmHD+up+/MNqTmbVhT98bP9
8FWYx2o2vTH6Z93/70krl243jIpu+YRw2GN0nvGjBfboY2QAdgUZKS43vLrF9nv1N0bTXm9581CR
biO8x6ex9+jof05yb4tH/LtJJ4EoUETKwxZpVlsUkceWjt2cz98Ns42Q/uxXteoqX8ahFttGKKOy
tTkltc4GfVedpM7KaLFikGvK0pxltGYHAUPc+tDfRs9+Vf1udVYYF+GxMb8RJ8zJn8rR1hIJ77lt
DfjTxr7Ph738F1mkU0zyV77KmS9qvXKu3cBDdIdaTVtOVI5c8gWuaRDQcR2YP1kHF62U7y6ek0k+
AX5uYpFfp6Zgi0xysh0cjaFvt3XNmRcMCcFWxk2/Zwn0JzMm+UoSXi//kCqZeQwCFXLdbHv9r0ix
L8q1W5pJNErUnw5mM4fDlWsOfEbcQN/cdvGruVGrYDEXzHxcJLho+6TTwUG7DM9C3qUei5KIFGz8
e2a3quGvOtuP9cyK08btzWNJ2vGLdCMu5odCGa7yohlV6p4YNBPbbVjrMJOBpkeR9fL0kNMEXQ3e
KxbuQUvWbfBr7boqsgd2ZpOZMfx/ih5CpjlPYKmXCXcZsMlkSun7/g+3Vr4ybGMdEUIsEcidWAXR
tN9/Zi+LQtyT6twPKaBkXB7EFgVw+qDy4A4whOPTXS0PY3athBJg+w43LC/K0kPKsA5ig1aoOXli
C1jBSI04RMeMYiU36dP71FEYs1R++NpBwas4jM7Ummux+HwbIxh1Fu6JdEIttQ4KrTrEHG5Hb9WX
t0D3jCgWVnrrFpGRupV3zQ6BYXPuaG6nbXQRTPoC/dN4m1be3Jxd1rK2viVRdJe3TY7lfjzoCVeL
60TdCLuSs6ksUqkwNYEgeya8GE8NmPUScllV3S+Zd+cxdJVXsw+5MPaxJK0IqyYazPNq9mgwraHB
ZRUkG9kVKREuTYtMhJ7N6MsFQsBUCqN08N59PDzcePQ/J1V9wzqMMmAnRrRAlcgffArnZJPed0+O
l2uzZyXj47n6tbUTsQLSKuNi8EvnXflMG0dTu/hrwCYg49sHtJk8H8i4TJVVVDOqV+fSiSl/D7p2
NhTAI4Bj5M5zbl4thxPeROQDEZihkKU9sOtaBGbxZwUeXglytVZEENzBg78Mvu19JJpjeD4pgICc
Tr342anhf/MHoQZl7aazgFc7t94drLEyT8YxDPKCNrC7VahOV6WswM335BeVvTWupCnUjTOafdEi
ZpNIjHKEC0Hw6IMiNSoJSDgQvhBTZNYve6LLtzEm/nsq72+kA/p6G3hCxcgvAltKKsDfNgYKWO0k
YWQvYz67dgS3tfNr6Anv4BZwH1FoyXY0rk/jFN3rbZxoOewIknr1UlERSNfaYeqfGznR0nTJJT5u
n0OKfvzfHACqFoPqh8NHKR3OsRQ+Y65er/cxNOSQCJttJwO2oQ5cTPsk0cWQxtXd5FWJU/OhMejz
cVqlMJCyaMraMDhur8Q9Z/LbP7xoTyoZacs/KA110oktXuMg9ohNFHGUIE8yGiDqBGWN87ra49Rm
cJOtNLOTM/c1dVk+om0+VbckzUco1YBPf48M+PxqIjSiuA5nA4xb3kjP03zidcskkAwfoWNeYRLg
FCdx6eXpz65ZGsh2pXuRuytoTIQafu76q45ylytVspSipm//vV5LDJcQjpc2WPOLGA+gIdXZHzwI
7JciB6JxT38PhnjYthsSndv4+fiG/foyNmKCM8wWXQNRa3oa/zkaBnSwViLIoujj/NoVaaZs0MSq
TDKXLIowbi5iiqeVk8srZ4OAqKenmnMVtmg8hMNevBfD3CpBNmAOcJeJBJlDI6QZ0m3cGqiSQLlo
GpkS2Cp862vrreh7cJEWMlCwcWuqzZWkPOwVlA+34+h9F6aX9UOv13DD5Dn+jQjzSVYRLuuSdkD8
siGEVWN8dLgL5Kw6KbrtI40vO1I0hNh8b3Jy6Vnt2xzLf7YqqfsmNPIPknXtoIvQUY5N93eOqAij
nj23P3bDZZtE1ft5xRJa75cCUX9mJuFms3Bpg4r0EbkJKLGYLl9EESiPlO2UHgW8k83QtSwqKtvO
yXB0cBIVWMI5yr1YEHAHI7crjkguO1SURRD6+lz9VZUb8hIA2MkfLLgEkczU8YgoxV4E6/vBQPdZ
3+LdVhHcXdXuwubN9jVxTDda7GQeVn7SlMV3JEw+zsBd8sOv+9ARRkdZjzEZTbbAn+NGUHcqXUpg
cs7XfD37yDMeMFk/LITEArUbNssHFwtUX1lc/OajSZHMdssxmW5jT7LyJgglTMBgUjGPfBOxIXxX
pT0jqcwu3LimGChYGtmZUQe+PT9x4eCRX8pJvJyE5BWwCdFYsqtGXosFQuFDnCLGK7I1s47V1jBi
l6xhtPTQGVpGzPYocCqVzumI78ifs7C8im9U/d/i4ZgO9v4g7Nrc80wMIhNpYRPUHnMxXaSV5FWC
okWRdXd+HhITee0DjEJ/pbwMaht0DZChygoBenN6sbVhAGjk5BUvJa8wFfR+xFSvB0vshE0qMZXc
/wClKfv81fGGaW8MSJQnrduwR1ml1ImHCSFKxlJkvLRUhtzZzDeNLOKnsK85dTOEwWFVtT86JG1Q
uwV626xvBGB+cL2Pu+xEAODLmwS+w1NClBUFiLRRbY8Ew3lBohGJeAsTTpqy4O1xW+WwG4aWWVR+
TFsmjoVwm1P1JbqXWxzn8DvYeCtvNng9OinkqRioTMKlkoiTLBNC+PNG+WQeEt4ZKpsZSIA+Ak1p
pd1pGw6Ft1Zh6RkoOWY9fKfqipzsmegM2ywj+N93tAd1Syzj88/rrjKx9P1PavT+yAcYF/lXb6J3
uonPPav42OHVfhhrlh08dYqIYoRd2UqnEI2XKGaM4AmeM3OFicLmYJ65Vw0/JINItXYcPhW60azZ
j0aZ263zwz3d+zQl7ITla+tp/qfyUVqvCW930/3Ce5ahYr0jbRSGYVpVD0QDS/8az8dLoqOTTiNJ
3X7Xe22VB+4+OX+8/9udePB73Bey8muEBSqief5Uk6Y0I37Wk2QWYd35WAYdOLIQmBWVxyPpCkeJ
FT818r9E5UnniDd6wyfnNM/ZRZB3YPhW4qV7uEzOROwQ/xadZimbryfT62+0zgnpLOLIC21e5jZw
sZnu37xzAX1KVu2/qextTYtY2NZM/xMmS1x4eY1O+qs2cz/Km9XXEWthzRHqenTaipeI8/Yl0/vI
x5iXMSx2jniZUdVlBM5Cbu61zRZu2fwibF/7uH3DWz+dh4p0uzJlfcj2KtUTY5HZDEawFq2tSVLe
mf0lrgu0kqpRZumrcUC+cMCHosvOID2M8RyaXWDHnuGATPIW+fRuF1zBEWsyBecC8Q7q7rvepQmM
TiG10jaQopfiSzXD5ohHZ7HKFW4+lsksJ0LRZ5fauEeA6MyFWNY8OW/8KgxxDn0n/xsj79UlsdJH
e3P22uuBLsDOM1jWSoCsdrRz6RWSW4k4M1mI+tE0Zpp402yWndeT3+tUXCA5fjkgVOmyvIIWU4O0
WPrLcxCga4HJQoF1esrjUG2yQ5XG2edU6KjXirqEAI9RiUizmpy4M0zOtVs7DpgTMPUhOq/e2sGN
lcBcOjU0PTDs8vSAPQTKDguhMxGH2LFBu9x3J7VgAtccWk2hluBufDvvmQsAruC2MxjGgY2zdX8z
BSKnaukamcZb/lxqbHvLA5ZORiarqaUqOsOagRMOTgPcQpPW+VVfW9HULQ/6d1l/1RvzSFqkBgzq
FfyejSLDdTWOkCjS1a0ucG0suU+oTzjSg2PLjPhziXyUxn1mRuBaIv2rbe2vA8rLHHfg39QFhQG+
ExzOmloWLphd9NppfHYV0QTi2mamUY572YoMshZCMtR7TL2K9Ocail8otMkucB3+Xm3L9HWVx25R
tLnDuwbtbm+46N/mUz73nuVUucR9Bf/Mqf7yUyzqtTLsZ9dKzI3NpM8+EdVFDIpqHXbPNHqluE4A
FkApm7k8xBZ/V0Lj9fj/DKeKzgUG31iVcWybmhNCbKKaREKzC0WeIuKnnqWQdUYk/3YN7o9LoIkB
kcKtKTn59a2iuxSXxYJymv9HmvbuQ8uxyFtKh733SlnnNUleAgvi/890YlxYYj2AryXbbFBVHU4f
XBk7cgutgJHnikBONw7awvwGwa6v0FOz7VWYhsQWXLe2Lniuco4iM3uhuUhQ2ocd9Zi+2VPyDnZq
Dy4Qzl+gLtXJolPu8MbmVZySutAEf5a5DRN3mw9Hh5g4Zo/YY1KUxNKZnyqdmiTKcnF6VfwiaBRB
ovcB+k8dABRJHdgGJHECKOYUnoSQZ2xTxxbKUh5Th3Y+qQOx6nIOJ4cibVAXtQI+wW1sms2goPvR
sfLjyNv9S3FR4f77AkIL2qJken4A1Xa7xBFcJphb+IVnh+LRMDLqR28xRgO8t18h6ZouecSH/rRB
7yA9LqNhewV6K+TIjf1Qi648ZDPQ4HD5kYy5xj7Vpbjf73J8T53UwQFLhNVTe/EJf5YLTuzfgsBe
96oLa/2/h8RSfvXQ9y/P7EeWOhhkQ8UcriLi0qajU3IhI3zGNJgIr7i2p6hU5SZqBzfEm8rGSftN
gbyVMGdA0hus5bUFbdqbFGfwMK2wtdV952DQwC0RRpeXl3gZ8PLPUXi7ETt2nd+EQURtcoKE4oWV
9XuBB3qSL1xY1kuYZS8Uasm7Gm+8CtOiaW/qSFJZYeJmrqXy2umQVfUKCfN8ZgPMvA41+AkzBblu
nFb2jKRKnehpFEE1/+eTQef/mK9H+sK/AU3MKdMfm59R/MWmRAwH7tVhnOFEJuWrIBOlwtadc0tX
d1q6aL1RGcHhNcaHJjXoEQbtmxsSv4ovyPO0elCcfWQjHPo7/Vs3Z4zx8nLODxLmJnzNjeeb4ZEj
BYKL+LIgF9WDH3u0oXIKp26zRlnF0E5QnDYtbhwxWy3kmUMvj9S3vgpq6C2S9UJ5Tnox/WFOcnk/
qxqNrMFHxDMFA0Pw4E1MjT45zFB08vjJhWCu377aC3PBN8c+HONk0IT0GDhpk0g8egVIsYZJx5Am
AHG3zaXdCdHDA7zrmuUlDz6KheXiH1bqApGudJ96rzH2eAhpbgHvr/x9JdnOdBGRvzOIwzn+K5l7
OccDdqF1ihA0nYdUZ4X78TOuu65rnZlRK46FOCUHjyBIbi1LDKfCwSyigyM2fJGqs9VlwqZRyoTO
lkRQEaLgUIptkYNJHsuLBQnMTz6qOM6P39+ryTSbURnzLW8FZXlC6b+9qjYG9dZAHx9N0FGsetPj
NrsN7sjbzMelVz4yz1CFL9TdMPQZi42xTAexF/DXcZWJpHI4R+rBDtfwfKN1cAm4zz2Ya8SQxsWw
sgqjl9oO+/4SF++kxmkEd0Vu5vhexyMDdHOZBm+oiJN2BVAz1CxzrJUAnykg1PbC/eOroe+S0S7a
fflz003L6nC+Hdk4wGllvba1MctDvvZczqQ2SxqE60YTXtyKe01Bwj5W/3E9LyS+lF06or405xSt
bq/FW9fwUAf/45YvlJk4/fRyZE8B09IeI2VjVeKOMvz2UCmadQBxSdwhPRzpkIKlYU72MBI43Mwy
ShdVAXdcFVs2FstvP1w3POxoOWjBI21xEzQ9RMPnbb+DczT20MWisdmAhYqMMHO7FCGsTyOWzt04
j8xUC4ayiKaEWmqgpaL8hlW4PeY9+6brH70nTTPG9qeuQphOykWXAW299THM2eZ9ryimCFssQ3Vh
v6cKb4uX+9q2Wr3jjpTGSto0FQPWYqjaRiRBHXfQ22p02qj9jXpHrN+pJ2MYuzPhkIGQ1ik1mqQo
4aGoKizFzfkVgUiroIUNhSShUN94yYpZveYhsH28tBREaj/Y/7y+1j1iJlVS80XjV52D4lGmqzRh
QZwtfWHul9PLJSGGtfx009hUgnDEmyyIQuY+CO7rDJ3rpL7jxnaTr9yaY8D3aU1c/nRem7B9VNZz
YQzhTWUcLRknaOqLODU3D4rE44b1r8w40M/1rQthmFyOk1pW5gZPPlT9cWvuZZrp2FqUnDz1jPi2
b9+UfEkzTrCQZNHyrDWJrEplw97P0WUREGbOTEO4Nc9YeugTGGbWZ/T+ET036E6pn05yrgZ6Ajl5
1su55/IUNZ5WdfPimYgp2v4ln0UP/MluYQQsM3cOeUW0pizZVxbJ7nZwFSeuSX66ylT2ptUHvalI
aHio2CpH3ddEmQYFYLzGLvR+swNdAUfReYn3M1jPg9GsQe2zh3fJFuPrxiecV3+5FfJMkwr+rT1u
NaHKR+VIKSXkPoqg5aR/gOnpzm41lpAYymDz2525vlHWmgPyYNJIvhArNOf95uIJ3fTAr+QtgL4R
o/8pI1dYuhvezP6AnB//BwPVqfEGy0c77icnOasoixhnxMMEIov7XdFsSyn/4pFBOBGy/xVq4ctn
l6orNkGaoRulRRQKvznNjnLxkvvgEt8J5nRuziJoHhMS/zp6oRxjzmGYO4hOnCRDFKDFQuMisOvO
wW6iFYdTgbUzfui53dkuAROvk5xj3hKCb5gOqJjvbA17/BMUFP38IBlcJfJiSEYvh78tW431ev78
PhRMO27VamwnFsjzcB4bbL/okrzK5RcdK16SKcsa6J7gsVA1CCdaVJhIGPusez8TZfLpqcPgCkoh
ltxpbMHKJpoEGU9/5I7+01TkCymgdguPryeY766Nf9RPM3NsZkx3wli2SqHO/DGUJ7Yjgziyp2BR
CbZAZxBOKzMSljdd3SAeVL9RU9erCD4edQkluAZVPhm8IQzEGltCwodEjlyr/KafcKsXzv/oZIuT
Dfh2FcZh0kqotyuWEtS1an+Y3028XCTXW/L7PrlVireNDSMGNbt3mNz04gCaWcm9EHcYpz4oJCsh
xOfC5zJWHhXtlz2f12REiRFEYFSKo5fe5falVZ2I+ni1MEWiM72QwGn3fwLGt/O+Qv6YB/cCr0Tz
Z+GYBeORbkCnH3+eQRMD2bFXHFa2MADalumU7QrZdw2IDwHYbtuxTtqJKDLpk9A0x6GA+3YngXpC
TiQ1a2GXTgqU1kQF+brjkpKIYt9qS23adfX39+R3U0ghRs/KLa9BBeMtCun+V1SzTYmGbjTqbEd8
XuwkibAhLRgbNHoLFINnw7V0hus65FwBu3jG6fZImBoNa4W5p26jkjLpIn7UvI/sMYzw/q00NIHM
KtLNKr94o3D5JdVAe5mzMnSjQ6aF0xn78V0j2UjWZJ4sivzLY3bR2lwTGJ19FAIqqJvPgXEHoEnK
Zg9VEWR5sMD3ZJhlJCkAo0eVCI7nVIDJMPf42H4YL8DITFL68XPH77ws73MIOkMXMS7AwHkl70dh
nZrU67xJtJYz57gLkUjlf6bMvI/Qqy2JmsXxvR0Na4THBVkN5RdMiylBNq/OnFlMnlWYvCtYmoV0
2lte+dA3tifQeD+okh9TZIzq+5wXcPhmd5ALdyiBRcips2V7lwaF4u6INFnUGfavYNuSCxW78ziO
cIjU7Qg59E6P4NsSuPOfWwPv9IJmm/6WZEUidgYtX/xWhFoPu7dFXdbH2HLB8kG71oDiO0PEqGSr
625mfUofbPkuXEnnRTKeCWcc5IBZycLibYSBo3ogbcGrfU8umepg32BzPdX72DvU7+/3BzNgbB6N
fkJNrHnLTdhtPy8IVDSjDdXBwvoXZUdTv3tLLf39NAxsUjGTNb/smoYsVNwJ+A6WnQWmrFruLVNr
46B0Idxjbrxwl6xDF8HWB6zKqkFDLVR2ZJbqLUBisXPYmYMP3709hB3IMudqMf8JbQWFLLRgzs91
OzMAqRHMk7a7HpW88/kczoaNf8K+lwGx6rKdrMkn7EKUrkyUy3X4S/n9gzhcYCSYOLd35J98CScY
Ve425KvdA3qWL+WkpC/C1XD85NPdCDeD8bU0mfUrBcmrYhivonXouJMWkibQOYn3RnsvoKv7XzqD
1upeK1YZV0TYtYBprxWBeyrHS6J7pdpj+C3K80c6MRDBDpEN5wDxebZoCJHHAbWa6RjPKSzlld2I
wr8bJ2YKEwZLnl9gWcMUviKDhH+gscNSdOWS9MVl3WYkaDW074a8Ykj7/b2IATjYh3ue/kOkLZHX
qA7SEeBnInf0WDq3samKB6o6++B7JuXqrRX1T6lNMjfUkuHwucmLx72Gns3wFNEcu+d29uDHqfUL
ZmeHJfbtEt44HdxoYM42MlsRK2VQiBFtZNELKoj6+eP2KnhNdLIg/F1a7FjIrLJ7vA1cuOdlUAsH
8YZUToOhweK9xNHNNairU8JrPp/pcUc6+ivC/bmd5P9CW9ACksv1JlTw2phT2fwGIE7RuScJx/5y
Rr9HD0+K13aZJNovoinNG/aVZb5p3WvrzlFXGqYN+v5s8QQ+G+UUKULj2yhGfmCKdt/CLhtHqA4V
fcBluyqWDN8TASipbFWNRNhnR54vhEzaJKYNnK1wyvaD2xzWOxOjAuIKuIZpftr4wTcBqtD8XDYk
fXCAudPcjI2zH7GkMcG61Mutlw4PqDWGfECDlN/xeyBt9zACZxfv1RMmZ3kMCE486uMZDZnpfqnG
qO3mLqBh+tncyHl52ck4vuVc2zXOFsMIreVPvtPilV9UBFuHAwYPj/PaOAhcKDItTrSdPNMKyQqM
EummciZx6OrKUComPWal0g67gwx/3pebwGJs1nwSzfMoHBCFIsWvi3v/gHEbNH5A9/H5+oPKcNj2
dC58iuEdIw4lDa+5ce/pAzuJIj6cxFHtj3kXzCQYhirA1AiKBX3XPtf7su1fhnCWry/p/NJC30Bq
3MIof0oIDQL6KbHAaZp81tF/n6xaShPqw9Dx19jGKOtAqwDU9+euIDb7nziqs4I80QyqluP6jbSc
eFfFJHfd7um4QzJXxVpgv4Q4ZDZSgd3Ranuxr/snXhHpNFxn9YoHsdxfWDOmPqEtFGJYU8uGV1p0
iWtL08ZAEtCqHXuIovUxOuUx5kvQU1xqtlpSVSO4/+i8g4wFbLsCM705IaMMLOYS+NfqybbKyVlO
a+xCyu1oML4eyQv+4kuZneurx1KReTz8d0JF4PegJWIXsfJZji5IGy6HphhgmzE7nWVVMvI+EtOV
T7SFZUzXJoZPE7jI757Vr6nEc1NSPN9lce1dfrk6SsAE9/pPLT6MTrEDazvE4zW3evAql1KU++VU
tW9goMnrTe+IVSElvrk7IDdVvXE2gSd0h7K73Xoe6hNjU8W/E07QWVKg1JiDwuizi8eQqCnH4hQy
SDvyseBjjNLx/EB6xcBELQ3ICcH9iQ+6Vy2X/TPlkb+mNpMZAISyRITikTa8YFeXkbxHC57nucm4
GDeYy+djJ8ldZ9Ld/CeTBbVgfLmlEIbApu9Z40Sr2syjHrLy0Xv6bTgKGF/hsMvSpGMoUQbALCTK
OtxgaLOM9kzZmX7/VjySNG/3pHeklaYJA8cfBmsgV01owfuG84RlVXS+ok4+Y+iea6mj602LpK8o
7zJuwFqi2xY5rUYLYF7EjNVO9NBW3ex9fOruwWLjamlvbcxYulyK/0tgK5lQ/6JRPQwJEYMKPQUn
hKrFDoRbipcTAzDD9oHwojXACkB1cxocnT80tLa2D51ttGJHdULPHQNl5s6jSYk+4FL5xL70XeIr
sAIrvO1NdLWLc27NPwei0C5yiaX+Waz8KMUFSQNN75SCDw7gcRo5RolmFlTP9EWjDuR6Q4+GFAK9
6V0BaExGnkRrI7YIYyy0VQjH5zzvB1RhQ0pIciVKQjnGvMG3Mtqt0UVku9lx94lb/MZ4zbq+amqT
NPawbpeWVGJHCdmIkFJh21LLiBKDLVX2cUKICAR1UsuHKYX4UQVt7lDTyUw4PDSw4mLGosWQg87N
YYMULsWdUeF5n/zYcjClSKG4abCYZvoUs2Xhi7bqkhB9pwGCK4D0iDFIST5bYkH2vSr0Q/qoITzF
25cAGGn5Z4hB00+V90esBcDiXmjhic6XERein6EhruiN9FX0+pCjm8lyo1pdxBkjK5ik4Mgo79+E
gHl5ZRM/PoDvJQJ4d8X15YI+pHDqpSD2g5zh4UQFjUPaEMgvwQdWqToZ5/viJ/ALn3tbDQn4Ff+M
D/g9y2uSP+EfXYaOFf5kjjKrhL7NuodIgaWgN/mBy3yMfgOG8Y6k2rDja/a0b/gxouyidt7+4n8G
gI0BQAf7OvuuXjqmkmLISvGwly2XAtYe7Ri9O2nUK/zB0mHv52/3qf8C3or3g3+8LWC5Bvzmufa3
C1wUI7qhE4jWI+ejEzm2fN6de1JB3F42YT0u/T/CM9FWq7lDcgqpsR4Jm4SN0kglHPaZpb468WhR
783R0PcwMUFKm212ruap8g58JVT4g5ewnpctytWEjZjtNoLNmGid6RXJo/wSKT96w/Cj2GUFkyEf
hX3kMF7XlD3XHJoDvFiBcQC4QS2KTEo0ZsjsbVIs1GiDvMOfaZ/Mjf56Sx+gDEE/BYzY1UdgcwE1
QLeGEsHkR0Erk/By3c96N4Uk697iOaNngjUwQ1o8Xxy4bERpmnpscHxX9CUWZUDVa17HBBWil8nU
Urimleb+4FJBZ7/7Ar1/dcx2JMIW6jShpMfa+FKtZAWZX4Gq4PIyngE123KodtbrwITMeNchHM4I
1XcqiexuDYPFTviN89qXVEO/Mek68FcOgqMlHojKeXmfV5+Bs8E6JqmRqKhxHqtcvfjQfyiEBKg8
C4PtjHzoijHJA4YiZmTHrYnkucZfMkZ2mOuBmphAqh6+5JAPyEEKWqXV9Si0HzqPsJxPt+BVxEas
5HvzIMEXnFG9YnVaJY7dm6DM7MuDTn6ztkQlXveZcBZ5w7e8FR0Dfe/bc9HKh+CInJHSFVmo6poy
iaN2XLD+4r63LtWlUYI34B/wrHdvNwYOZJeP0XXt3KVqO7efVyasXl1RAd03vB1dDOnlljSvSniZ
/3qTVZ7+PjN1pW8cvd10Va9MBSw4JSjzq6v4cadKM8nqATT59YUfMJmoqu2NzefxhOwq2SueHWDy
tj3iePgiiRsAcV5mfjIjMROCx1dQ29uroeK92pkGT6Mj2q4kXFExW37p6LlGjedwo8YQxaGp52Ys
C2ig/VJ1OpVbQ7ZqzEj15azl20ToJbeKRJ/Tb/mE56NLYcPy5q0noK8DowKgrfDMFOIN9tsE8oSM
Id2VqPxJOqykgwl5ODj9hoEsi82reIBYqLmUFkxBJE0dOJGCVOEpR6c5D4iawe74FSeEV6gDK86G
MJup0hbaQ9PZG1s0/xEzkaumXH6ost3SdAZTQtPxxXOZUS4L0YxNP8w7cHktx1rfkVA/M72VjCk7
kuGG2xtM6/n31sydS7GcYCxGTFKksNXracfIebQ3rMBMl97mQ2fkaGOshw1yfS+Oi3VU2L/muLk/
3oXFeBU8GSZDxqdP8VByMSJl1CdiGpUzk2NuZixmthLivdvU9iRxy9lhTt3AjkW76zC97fJsU2aI
Yh8U/6FOqZVE4A5cdv9RNaHUqk56Jxxv0wwwGLRwzxC0727saaDAbY9dvK/836GoRrgIsbH9c3zs
IDCkqgk58X3JEc1mZwv9XPtkEv2LPRyOg0AXi7rSxUwRoDURpdvlxDI4tYfhYYy/jBHsHSGbvHzi
qQf54xn1YSJETaxbRa11PS4rj1uIqE0Vhyn1aFFLGdMsC0d0rahLc5pszI8BYT1m1eeA0fDSQBjR
QjcooCYvxIl0iwaU7+jL8+sFpgtbuQYu3VD0fGIIKcTJV9NwKYwFjBBB9cON7CN7yd38OUoOlBFS
inyW2LCSd1TSaMAXX+FYPjQSL4QuoEYUXZQZsraFN6yuUgR2xdcNpp3jG2YmOwaUOsOUYD8jzb1u
A6pdCoCTezlwJPcnq/XudPeA3R/zZMiCpauxld4yo9OStHcT/WPNQdHkAOTUsg7s4gOwR1O9FfS7
uVKoWHwWaqnhE5bI1BdFXuyarGr7o2PoPPXPYV5h+0NKeSt4OO9jAt8b9fMEkR5gtCctxORyG9Tf
5D/OL8uwgd+trc4bQqsYLBFRsvQRXnocx8GL1NbRNqwisSbMehryYD71rFCas+gE49vUo6nCbgiE
Yepmx093k/h8uNqQdu119yoeoFVaJhD3BdfSS+az0iRxNt9ypFvkRzK+n2O7OrM+gDrFjZZ8Wkgj
5o9jRvcVEE3rMVRu4E+99r1v5ph5zpmdzSaOAvnDrXG/VtuWSbruDEgftUf4QmQMzyFDbUhH7j8E
qaZT5UIG5tW0tgFP4fuc4oU/93hHh8hVZjZxoMJT8gbwrjxae2YrpxZ0s5P4ETH48iJrpRkNNZvh
OCazzRzdSiW5hd1pOIxHSWtV6mcwxpz+nyNAHQImIwjlag7QE0V/EKVSsKcfccKOx+v0T/XZtdzA
toM4xqmZIcTsd8+D1az/+YSKc274w89/KfYBc9sagNKWZ7KuB9CTCFri0EfBLRUs0HFUtWQWq9kq
mS5pchH/3Ndjtda1XzbPXiwFZPQDjBACL4pV/sjI9ht3+GZdFdPv+CF5DfLi1L8aY5qyQoXc97p0
r2m+1qExGjjDutuVX8tWiLQLYkaiqKxWh3n367iXDcVlCPLws0uakPFc/axnV+FNMnTpDPO2H8Mj
kc4u0ZJImzNXV4jHF6bgrY33x9E+57om3e3RU0nZwJSGHnFwjWrWUIYJZsaUGZDWwA96Zfs9RCne
3Mw/IQmUQjfyTk2BzWUpZPauO5UKMpVuIB5uiXwUpntfKy5x/h1oDTFbowUsQXujZXbPgGwXU8km
mcO1vVTCXPBVTkK6SAxbsMzbbm7HkwXtPQMS+F/qjzxOhA4WBNQ0EZX9ROgQsEb31PFqp0PUS4g/
thYAdM2zncChdQuXgwmpLqJZQpznJywBoM9ta4GB1xf/rnxHPvFCPuIX/eF5Z4SXOPe9QTmojmAr
tmqm3sj9TWk2p56OhDaduYh+jx/HLRWOjtRnFgEQ9uwiv4iXcYz6+rO9KS4aG9NjU4bjg0EjAEkG
Do537sG6muN0K9TeSeBj4ZYZbGUP6nQ6z0JQkBv8h6aZvFY96GdInWo09A8RVI1n+SEhrrWgL3FG
Prc37cifqrYhHxUlYPev3RipNOMZV2nM7QfcGZRjIH4N8bNLGYwwQESzjQsHyipIj4ob0JWfhq3c
dv3rbcn/vtarssZDUDmBMLUoDk/YD5wIrIB8Tp4VanO5RaKH7kSjsNg/MoqK30E7Fh+6NBf0zlFk
KwdelmC29LIMF7euaT0UyFEqZgDnGOcsvs/arVbec1gVcrbTBmcsmEOXO0oZcsPF613P9J/KmEaB
r/UTy7fB2vkWTBqUxylMHNqOy3jWaTXbnS8MbHrHuy2WsnYsCA3RYELrT16PtPzn7LJpMkgzcs/t
zVEXl+OJdyT+kZLaclvhcGPUJvxJfZ2zFbgFmyMzFPqEWKVnv90kTXsSFm36LsJOFIF3YIxNlpI3
m4PD52QC81rG98A52KJ7osnm3KSPa5IA8LHVk0r8Idb/zz9UOz+eIPMsMJhU225IuI8Ke3AfRL04
kqCvc11N4AtaPSNf74l2LwkuZ9zvdMiwulHiHHpmWw1JvYVMPeDj8XiZlxreziFifxvI8SU1nwRl
o3/2+dEgd+1cbnuNACqm9APbSLajYW93dCVLRqXsJ3EzJaIdq67it2wQ7yG833F8YWXd/kJ7US5v
vNq4bHLre995JrL/dip00GgbXMXAXoiLt2+qm7eIy+mXPIopfjRuyb2XgUozrJAvMUqODmYPyngi
umKxug71C2K1dU7j2C0q4AguHbPpVomQFMEZ/DNtC8zBhPqS3m/4tR31lq3N2X26j9t/InfLqNg/
ymfQ/hk2GGAX3awxBMmDIAmKJGdrpAF1Vhn80rih8vLX26RE0IxJrTy2NWkYHLAhJjHmYXVIKZaE
SdFmDXSFXnu6IqgssQUgo1lH2Lx0kPpyEaIvukbpBWkeOWF+Ht+Ggsb92VbB/yCbjY3iEP82G2Sm
JUMGkS/LOstyh7hmeWY5hAiLZHret7+OVpheav6EqjkE19OcCEzCw3N4g2vnywxXw99pk2C4wjY7
SLC6Ghyoq+fvXPB7GfaEgTjiMDljTBUWVNagRXI4iyyP9zTWIoREQV9Ft6bWtDuFu4PKw2nt1d8x
F+GEcDyr2VFLwwfWmSKvflWW6eTQRTsprAIZDauMI2+CXY13loEi+CCzSa482xotI9KbzFkQAShk
Hr/6fZ7myI6xiMjrSooJe0dh4kVMvdhOUZuGtfU7uxAvpdktfO/ma51uzjK5/hAR+qAP+giXTXnV
ACNF4oZQSf8Kq6ehM7EA2KEKA9DzryAWLbjbqwkIBRlxqFDCg0vFBvySqBBQ562bXoT20J7b3qLD
0N7AJuk6JZOdjL4vItIJGeZZ+gRowE9GENkmCZnZ283G3vHZ7eHoGZMY8Mroh67AWjoCStesglWa
6ag3efa6Vmx09Bcyw+JFZHDiiUZuMdaqrbMEiJn+52HJfMQJpnBfbtQZ+hxApWzjYG4ahJd3cxOe
yUrRqAQZwHvP/UsXoCuJ5FuSchFGHtX+Es7a+YfFUYfKOQ//mlGlDJIPZMe4lmb4uNP0wTArkC2k
sazK0bAHoGLmjc1NvNDM0NDtLoUBpj6ac8nnJ0gHD36hOpJICeE0YIjPNd6dMQU5ZS40lLkUfAqq
MIuRy+5h3oiyd2mYmP2Qz8NkEEXyhrxMmEryTv/qo6jan1Mocs7oHzu33J+IW3mC3B1mawFw+pza
tfA1k41c6FYUj/8Jc0uEKrC9t1fHxJgjGrL9BCy4zOLlUj4tHMIcnsgkna89M9X6Mir0trBKzJUE
RLv/O7aX0ZMGdE4ccz7TOp2W8UkYHvGQvj/NIvT3yY5wD6yDGJ9ChTxVPvnTdVWOSJXgtXumjyTc
ysxXKPGV7pdv2FUA61taiYDmhqy7yO3PRtkAWPHZlv5Il7SZCbd8IkRtdRiz3hkiSO9gEKD1RYSI
pGhGKZTuTRpjRrH+tZCSngu7ar8JsGBzXvxjbOm542hBgwlo0lv00PtoMtpjhRkVToFCcTFfwOj0
iCfTncigyeidmiWLKgwS1Ycpw5+PP+vRSSYwTYYXmZzKJXn+o7/0EgIOdwcxAUzLAoGwBTojMhqL
fdXjWyCRrVJjbrzHhwk5IudbUkLVRjy+MK5rSWlqSBmaT4RBNvHFizZqQ8ExUWpaMgtFFTk4atAP
x7cH8YqXCjpOk7DJUc+o3oscPInTv24o8E2V6DGXqt3lE4tIOy+B9Jar36ijp4YTGhbhqVXH2Gjo
Y/Hp9wupk4H/n6//Axp9VFuvqgQajO6YhbBcm4pt8I9t6yTCoqbxXdX7na4ZAz9u6872HJisPd+z
1LUatKU4kqms9bIbbKC2QiuH3ha6iZEntcgvjt9QVymgpbBEEJxLFarARkPRQksV6+LMfkzNliWj
5NdUbiaF8CIdt70qe3PNnyFFomUoUBLEdpixKZDfBfXCNuLMPWXELLILqGOr6AZn3zViFZn2TiL+
xQMUJ+w424wqgnRawZETCGyukEF9nL/2xhFKAvUeiNvQGek2P9S4fqztSUYLMrkXcWzrMjSX9vrR
ikYStCKNMwwZIXPVz3JvsFg8oa5XQL+qyTCPfonQqlHr2BCIopEXixAn/UwA1u1f9fkQ0WrFzsxw
9euFpHcKfXamH9qluBXcZ79s0G1HkWndVJmWX6QC1uDWej9ABwg7qP9ae3glwB1WXWtY9As+flRt
u3yRHo18ed4i+VmNKq87eC1y/5jPupPWdFSxTHqzdf1erG6pUF86d4arx+08yvZo/SyQec49HvhM
n8KwTvGc847FTiSAQXEwPrcY4Y/ZXIGdLKdRJq8aMOg77DgLOCxxIL5usHCB/AhWMn1jhGT6CRKf
fBb97gLTCt6wnGb0vswv0XnF/HpGtnC0hF7kUwzHfm+MfB3WvPAjJV6fvQI19nhKlwe+BvF9MuAZ
OTdIzgEsX8dfWxvOZc9Cls4Tsht9XMSiFtscjNLefI9U4E1OrkVG9Mktrjk8Hn2zFr3S1waHH/KS
jQGzlsSB6+wgcxd0WMepLQAzmmLHpnltgBk6w/dTrK7ggpohI9o76TnY3FTXilRPO2+OH8eOA55q
tS06Q9Qfzje4eHaTe+jpHrTzSD0GBMDxbZHm1wFnl5R4Y3XzcXGtnlh7yD8XPGxcfiJrAmu8BlHU
THqJTX3smLotzV9gz961BQ8mLNkq/KXN5LKu/ROngsFav/HroL3nRtFwm11N35ufn3dWyFGyiBRj
//lgn5Yw1IhT5mTGXEbIBS30++lbN0+m1GaTc5S9hfSTqk+AOF3vLAhmARxWAcxy+6O4vF5I8R74
rNos1OZmNuljbuWKxDHvbPRq7FC/JqOcoDIxGJo0g9sP3sVvyteEIp+b49GK9QCd4esS1VbK55xA
rWTMA7LZwGu7Bbj6KEykgTRW7MME/0O0G1TUEdfMHEBXNydoMr62QckUiHt6dFa5DZlTbbW5qGMx
HlF9BijrQ4PDzm03dbSpElu606HTowX58wNY9jPB6aNCwPpY7rNAYZsTKGNHt2EZiij7366EBvfZ
GTqO0xYBbwv8RXMJxlAClhw67rd9BlsIji+D2wTy2MK/mgO9v+4W84VQu/xNcnGHm3d22yP3LZNL
VCGO/Q2VHL14Hx583/qaYKM0LHyLPgvFAjavMo3V9zByoV8+ydYCVvCBqoJnAlE/IQXKPsLOWluB
/yYCLz4SDwPCAQcPSP4NdadBfxA44m9auxSgh+QdA5ZVXndUPxzWeAbthXK+YatDe5a5Vw3Dvmyk
T8dx3PjW3dRWbuEYBpBUmKszle6Och9DFVBYr3NAzmc4Zr5pd/Jd/txxvpoZkJIrI7ON9DVThO/W
FMOhT9Xj/UAjcybBLnzLkgiXs27hPlp0YI2F6+s6GMUrVW4teCz887dFwQdXWVzhpNAmQMJHNxq6
F0LaKLebqxyZpuG112NgHOZqhtelqEVmmWX2q8Xh7dx5jo+cu25hNh4zIvv11dKOpR1EDfc7lnhz
Zm+h/Y8MCSqIIiSQBNkCUJWESbhPdVH7+y5MZxinoTypUSIzAwTaa6Qa1BO83duwqog1bu4EMUNs
+B7CHsUoPGRMoO/sKJNvZqXxdYkT10eH7TIajfEqq+WrxO2FRDn+rCvyAiAt5Sg/c13sxLwPnQXG
fd46d8iMbhX64w/DI6ItkSga2H4zAOrnCb5RXqdAmFOmZvfZMdmKO8SESFAYXFHaR4sg9H4iSUdZ
ajHBLZZtRUtN5ernmGJeK/qIK3jk1y70VoiG3yG7gQ3TQhHZy9MWwahueq5ydaUiRESGLkYTOXhk
AxUu64KgRbf8mVQ8YAVcgWZCT47oLjox9SeVUoAKsuQuD2izjPM8aM0HhSeHwXpghWtbJ6sYK+Oi
WbxIgdPi11fG/9QnwXn2pBH2hQ8VsnnPyc+8cM5uQAbpZQGCgO5jRrteymlJOPj1BMB9lZf8StqH
aeKHAUkvVKI02/fPPr6Jq35bXOz2d82DRzy9YSulxboGJ7wRuyfhCmLdPm9CeTwLZARqyB/ASzpd
7qpFfHY9DGK3HoHUo9Jo7ZsAeQnfcidSbyL9pKwCHfgSD5iXCuNG948x0BwGpPTQMk5oEU84Pjoj
O4nbr5ibLhOzICuVJmpoz3Xzna+nPU3VbgXvdFMix1DEQL3VepZHDP8UdWyKtmQ7kwXVmYGE0fyR
Lqjg8SeqacELOz1cesjuE4OmoBY23kA/zZ/Qvsxx7cwr4wxODW0vNWSsDJ33y1qPz7XdPeHhD5YK
p2rUXCdrBIvFkYCGaI+v/cNe3jAfqS8SZWbSNljSH+qKm6Fvr3dCbuTxl5kZGwIrjJ8JqiZmite7
qIXZLIuT/qfZ4ymm+9IpgqmwZXGOgIKYXVOYEIEwAcwrmc7PIjLESJaMJTOkYI3yU8GTt47qt6jf
1pn0o1lWmdqSaXktpCsW6aCVoIWSbK41Y8h66VqhdtJT/NNlVdl0jBsz855v/3C3Pll50sv2bh+/
yOKQAzi9ZV+jBiqIdrKybkgzS3L+0XqBt2YSo4Gza7tfIgC4E8bMSHU+MM5YKSL5V8MXTrCg7/ag
AzhBTZPwLHAKauNkvUFoE0N29Xv03OK4KQY7hFF5SI3YNeM0hmWqSRWJ4/GOaIA4SvhrVymIMjGs
/3RPU8bBeRn9djfwascHMFJi/w53+qDe/qz4WEgzX5aZQcSiAdvOjs76nyz908ZSy3CiHqU5RFLD
ftqP0j0ZKrkqd1yEVQbm/mDTab1LJmjd8sS1dlEVu51tvDr+dRlmCwwbA8S6E5lZ/WHSU5Qfa1KX
JWKv0rDgL4Wfz8XCXNJuT1Ihwpo/7Hiag4fp3Ts2P/nNTFTHJafvvPdLqwBACC+DlYNUHDGtVdg1
VCm38mbVKkb8tySW/9Ef8oon6BIaTxfHJKVWkvSja138P8oGpOHqU3PETKC7an4e4KDdZ/yyYO/7
XjCNbyg/9WjyRbIMp/yz2eqfvqQfyff1LT9dZiEDsZ2WJUjcRb8U9crBE6yR0VOBaTQVyoNHMdiw
YBYrTt+SA++UD8BLOGmrYIYe3vO+JOTCvuyXv4c3/2AJcraSnvc8Wk4SyWV2dNe/8S+knBNj7PmL
aWj1i1+6FTg685V969CH22F9KopPXFxtCTO272VSJfeYUylLnVbu+zI6ifeV2+zEPkuWF4aHLAVW
MbjjXoMQLeCAqSLSXz1gZ3aoiTkGkl7ClbMYMQICQPTDSDMVNsotkxZ8eW4/aEUxanMdIHVm+GV0
9KokIOEeuxnplmXGFLLQD4JbDb5N1ALC0qLt1WOVu5Kj1uYaQVnv2Ki0exC0GjLlMsE8aR+4UcEa
c3mdWSZKa7lYB4UF6rpKzqhAK5aIEHoRVAq0MN1ncRdB4cGYKtSZ1EXQbNhHyVcKfJohJ4+8dNdB
aDNgpdCrUzxUxivtPpGdxjRNVWO6CU22CaxPVml2pajUaA/MoRaBJzgsXuq/Nc1+PLkt3t98VPjV
ur/nXwN0Yn2CvzUJcV0lnHiSBY8NpSfVqCpOsW2TIk1hzH4DAEVWnJthkaSiXy+9ev1utwi9wtWn
mZhE7wx/HwKGMPlRAKWsR8vMMDOm5TvANES4KUYqSuvVC+Xs/1YvjZMbt2dKsF/s3l5EVc3urhL7
kgr2R6uhKVNDQVXC10kdrDsJwjNbXiul5qrfk1UPs955BRwUEGhArrzEQgTQg0KNKc/FN2NsVdfn
2YVaOO3OKiJzgoBhEZ3SJWGERA/L0u1w/uuCYWT6vrzpMOHpp4qjb6RG9nP7hC2O/ELjfb0sDFFM
m1lfzGI2inLnRJ1woEYzmHdYQ7QUgn9yLh2Xp8ieeTGldYPcSP/lOFuoDpI5dOxZmsqFwt3696yx
Uv0gICmDhGFLTZ6dUxL64S8+a59tMQ2Qw9TUbkK6QEm2LOdDjfBdchS2mOoMID6gKGyE19D9408V
8AYuQUeP1grNX9Ny/KiHvtfONgnFTleN8TCnylbLieXZe1FwLF1VcrDGVngTxMi++HSTJhUw2cqh
mnPbCl46iWSQ4YSNLImTkPZPtbQB861vz24mWObp9UJmEIcnGbZKX4otQJfZ7X3ebDhR+62aNeb5
DmKUy73UnvKkVrJ2hjarUkqTAh7XAqXkTfWEjFWUR6c/mc5CeCNS3fVSvBcv1viRg8DaB/WNNgm+
fpYhywM4JKwYvnYbHFrQQsmR4/b9pR1pLQgzOwUZaKC17vCY4aA1AJzOTetHsH2wwlmrUgbW2mma
ejyOIcNQFTa9V2yC5Phxfq308hOPphcPo2ZXxmA3rQ4UNDMiu3BmiTjeyIhf99eQyIFouqL/+K1A
cAQwWpG6iGr3hTVLdZ0ksrO1n/tDpYo+G0nNfEaDqII3GSEtw0T3VloexhVyLcGxJskPdmptB9Ro
QVGyox/Onql6sIb/5SPlPOA3GaWZAdFryAKifZMVnThWZznCduUzUffnf9RW3Y+9sYnDfio4nK+S
3E9sp94MBAca43DcsvsK8WnLGj6h2TUH4qDZeIntj5V/rPUSjM2adC7EL3jv3H86JhIOLI/Y+bZU
/jNyY1Bf9hgJ1uNatslJPlhM+yqXqktalQ3a7I+29GE0XZe7IYF9fvzE+PYHXO16++khU/Un44rb
7B5GiyaGNce20P9aIXV+mFDy2qxv+44zNgra1i4pG1ixPX1cWBo/OUYnpqGfbLpr+6lMO+zfgHH/
RFRvIollrH69Lf47rIemCCGWlsZCC+Y78STljt273qksjagJ68aWMgbDPCk9IqllahTRG7gF6Eso
G0/yfBIby4PuS+H+tppdnX4l7jUXBBDuwEUe8If0TUWCRBlPq2vssToOD4e0qcyh2gRMmIJXRTvH
tuWHJLC+vJtzK3VpX20mJQfAjgr7EAQuiYIcsvyi/xW3lN8EGWtWXUmvLD8xK7G9/4dUORBP/8e9
1raIAGP3xuJsPk05JgDIZ74Z+u9K7XaDodQe+j7S3+fwOZSjITpPnymdu2sQjFVUKHHRPseO0Wad
gDb7LS2+dWLNZnDL/1rWbSlQ2wpSGciRw7ve2iKMnzL0eBkH9DkHcXqTX1GCc4R1v4wLqOI9/iwc
iiRlha33CBmGc9khlfEQRoII7vI8sSWtE6gUpTltqAE3cm3U2TG1NLepXD0p+Y2bztMkbnc3Rl69
ZummkATlQ1iHrekpOt/mE0qaIqdbDKR4WLwpY4g2eyIc9meRk9lCsoBQNEbaJ4FuOTdTJ/dh4gOL
2nBjN9HSvm6yVQm6WktjqQIpOziDllBahRmhKAwyjkACBMfj8md6Rp4ilX7mppBsEuvlvTEiqrgu
DZbYl2Im3qF9Y6CHteYtsjiYaP2hUs5JedwnMZNRAVnSbmgPhbsG0+mhHRPFbM61z0KBLupY4dvV
P8BHOKSQiGCgps4ava0fougXQcd3SUfoq9K29+oNrHI66GVSp9XUeIzP4JzjDjRHoD9qYiXCxNfc
ltOSLTzGomT3wfDQ5Vo/JAwzPeYiiY7A4rwQA4Xwt12rdCzjeH3SLjCke1LHKDvx22LjBo6600sv
XydHoM0ZWs2FDXXABOBB4J4IG5PdsSE5y9N1z4JeAlgFW2CdSw8L4ohI0bMDzxT/9EYerFaI/zsN
OBVzAVn8hPjD+PdxRMYbT82FedzLZ7E/k/A66dD3GZaUpugw7/UXRx/p7u9BhxYQn7HpUqLN1HO8
Wa4G4twmHbej0yglEi1UnW7YNlsRI0q8RsD6jP7srbUze7CFgvuxTnf9Qfubpt+W3iZcz12KVbbA
0dASf/4JOkFmNOuazjWHuDffeefI64CBj0QTy4GwEAiwFA+wp3cJkFr6Xy3c6+9p92tzVQku1ttR
TxbuuFyycwVUU/QM5ozVW0iV6HNvpwJcizaSYTczcfflCshxrcxL8X0CgQvd85EH5pUBWWhmrYcC
GrQ5NNN+s7nU/PJME0fLpUoOekRUSndUxWol3sKY0rmNWN9JKDCtQKBpYvQMOVtC+vQFsGbhH5My
0Yqz+vwfvPS2YjMbWhsI/FBkH0iaNbVRPIRrHsfVwQG7ZwdtLWhtXCBKAjRl8tUqkkO7fWIS4/FK
E5iwXA9j12hs7vIZGYgtS+7RE3JeUw5bnylreEamX3iFg1dUP4qKVwu3xe1V1D20Bp/lROsjdKgp
4yjbV+7IMyYfPA7OmTqov1KisP3lyc6bLHpYtEj94mlDuQh2dGExumOKPh4OL8q0JROstn1i5kaZ
K3q7/V16mVGY0kh791OFS0xOwDYJFp5xX4M03CRnfuBbFu29gfyqEpXVFmN39lxA5hT3H/t4cFgY
ti5njGzsbPwNP5hW1kYYFlmwk24MXt/d2F//t0yCdUsAXExDv80F/oc8K4ic+t6vLSMsM4+dWjSV
REuPIy10YzWyVZvKYnLuo5NgIwLtomiLocbbpWMQKygBix+q9ycOsU1qZoTG6E2e/eOPuBKVevWj
99U0NkgzfGMlTPjkITKbPZQGdNu3HbUP+cXwONIWGLCr4vD5ufD3sxn0rl1X1cPqaplTxhDmXu5n
vHRFd16ht9fRssnr2Hby/eMocOCPg8AF/apf13BxUPi9UN73mJPjzyp/PGbaEqValvowmO9xzvje
TTE1IQ1JvK9PXdqOSJVF2rNdgpUIkZM71qmjR/x73nk+nqv0FNrCKBhS6NQ5EzA1qIR8CIqTByKu
LG37JG2/Brtyj/hvYt0B/Qt4tpUSEbysQC2JEtJidQpcImg9OT33ouAB3/NzbwOK9QA48CseKxIy
/nuB7VgUMXfC7VZhqkMMnZOMd5PNVPyLJ/eyaiJU9NhBhIXfMd3A9xWOIQ1WSJdwaWug3Vr1rU9V
xEAbI6EPoZ1o9CGOiO/D7c/PhPtKd3q7xX/be4oLT3CH6ZCRfO7JsuL+ASLO6IfBxCKhm/fc4xGc
svjxJiSWevTmJYxRBn7t6u6vK81HoJfpFBCFGuDJ/pQIjhcYO0KVAwtnD7o0pP64LeL/wPOSf+tD
TSsqLwzcUID432hmZENMMiHSJEWzQvKuUMwi3CUhPQUnR0j/EhnlyamYqgH5PFZTdnJWUpr8OaWa
bKvcWlmknew6kZzBzbYgoSTiY7wGVG4nK2nAAJppYqxl2/2a7rs4S1ylACIcvYoWQ3SJQ/Qo1mhN
vIHFwUg+4EYqKSiqfpJYWABpOuPQ2jBfnerwwxgXu3pKhWAvCN+btJaz7vaBi+POyhTIC+gvKp52
8KC3mSJ2QqDQqGErcCJmhAu70QSuGNcRWRSxhc+yfwFBjk6wsB3Exi9rwm+sBJAAqz2acaoQjGn8
kP2RXuDrKdtfuhYetjMLn3JE5I3nnyoyzk+TCZfGVDstjBKGJ5n+b1UBVYulkmsmQoxcWtvSoMUV
bJ34aYbmSxZSklyFj/uX/tDZotOIjU7dkjcijqypg+3zWfpvVvxNhEeaSQLdF53ktc5ei7HGgYxU
Ef3EQHHJnFTiuAd6fuqupQ4+eqMuUuJKn0FgRV4/TwJye/xuUBLwa7OEaPTNlzKvjrs7EAIlM63E
VC3WhzC5PUitMR6PrjoML4dbyubPiSXnVbmt59+fseHG3+5KfUeoLFjlkA2prefELU2x0c2/yriy
BPIfzO9XOSHXJkJ/mLvuuyB7wJtDb4/L+D4HuoQss4cI6kdD9wgXrR4d0SWVVSKae2j2CO7rsn5N
FGqYS+sJ1fJxPSBK2wKkc4FvCHJlJt7Dv8LpZdcoXmUvdLS0jN2weIFEzw+9JL4u+4shPbr2rL5V
qPesdtlYpAa0N0FtmDACVp83In78mWpG1mmOi5yc/iK7DiKZUpUKkedE0e5vjejIUA7zzor8SB4+
RxQxdqerBpRlrjp+I5F5qi+dPIPdwoqPZ7gdNzlpYIpMhKPsuHTF6VdWas38BulWlSgN8YuVywIA
6uP8uSLNr5u1UUh1lGtGz3uuk4X8oXw1wRB6x1ukfD1XHzIVer+HAfx+H77yLDtfDpIvxsj/OX0x
liV4wtM9rI/Ba8VcDa8++dgMo+T5fKV+9TGU1FUop+eqQnRJOE5rdgMZL0ztY6YnseoLGWvG4i6r
4OYHlTakK1kVjPGp4+ySJHrHZc8QOpdaOw7KlygkX3knxG/MAW/AvRCubKDIqD0yG2uMZeqcDbhu
R27AkSWm1tckJ24heG6/Ff5reD8p1meoVO1atK+TqAAJdtqTHfEV7Ol97cmIIlV8MXMJmivlLPFk
GnsT62v8c3xBGec9Peu0f3NpC76ECxY15GzU2xR+uIa6t3mejSaCGprrixgOfYKqaQ1pqKJpsWv7
Gd5ZnCmXSoiITYFqksDv5F/8mJ2hXeo490jw7QJVhdNJ8g3TJ6l+hDU3qdMO/k+5KDN+dzGo9xTv
tLXpbSrIgqMmZAQLp/jxQ6/DvDxK/NiEyf7xvP2C2vImZ986Xu1eUQZLK3s+8eRrUkGVcVDbYPEs
7ZycKxMit1NVwuEw41lURFNF9jrMRK6x6PvqTrhHWEhT1Yj7Az3blgR5SqDUjf/JbhVjbpTaKZCL
m22F5rQERYhiMzemLBzOjYjWdON6nwx36cyTufI7MFozlv4GNo5OMPiT0p9JF4IsAyepsDjFXwgL
s1QgRcjKmzJMGYmHyxszAWAQCHo+L2Ydsb/28e9gGqftCAvwSCM7i6WpgRa/KsqTEYm9XvAyxjLc
EfeuKvQBz4Y7xGwe2xIPAX62IbF10rYXGFB5izMaVSAkCKktq0Hb1K1Qnsu+gnGP4mKQ1fv8OTx0
1xqon+7vIjVlqDV2S79LZ+2OlY93rgYPVuQ8zmXmPd/eYr3qUQlqfMZVB+MSlaCdqcZVrXEaMLFM
CWiPWYaju3uVtd6v+Zkty5MFKoiV9UcMHEI8cKTLiJkcfRg9YIu2dp1Lu8+fGuEi7nr/MYu+451K
j59GtTHrodiKYhzXvv781ZmVeWdM4Dl5uEHFEUgqRZZTNduwaI3WniJb4/czjAjVtZMNYn+Ik1s6
LtfOKPhJlZDChYfA+g3UzGjz3nlfDWosg8kVo9TGuyeCtdXUEXHzt0z05C2PBUozo4m3CXJoWp0t
uXwRr6Bo90PaXLvvBRpDsEO62hAE9NLyHeUdyZrtWBRIb/RiLS+G4HVyliX5/e6ut4ZlQ6ayp31e
aSFLATqKgW5LeUo5b0KvlteKTrJ2VrzB4PjMn4Bxjwix0tdo4CgtYtKSyECvQrsgWBED1m5Wquhg
tYyZOm/0vN0/+NPju8fBQnKS+N4tjbxD7VCX3dkFzLmUUC8BRGyVjC7J/7kvzHtgTvr7A2h8tmVl
m96XeHMlgPVitHPt9ErL9VeUzVqEsU63O6z4LxgQWfbsgf5WimdYHeUSjGXIevNeFtigB8wQB4JO
iAnhSRGfSOTNOcHTpc9z9J1e8UYPj0eozLwWLap5ZBXK/FPEkw3OIctXHCAA1ngcBqoqszWM5GDG
HNkdc8Y1zRbKSfTEYOUZRwytbrY1elA0+m6MBl66QYbTVdrYJXpuv0OTrMEtzOO+Ki0WcYplm2nY
b5cC38nu+iQpRUYSq0oBxDILIfF7j/UM4136pcmPApFZbx2qErbzyn8XISkGs3ohK2ucUqkdR7ZV
fONpxRX0Jh5eILJ5NX7pLVgGFTcLtWQN9rrNNKjJZudyBMUVOgtVtEdTGEPvjaL7hyNQwUNEQV9b
Xgz0AxL2KEbOPAkwWSte7+H+nCZBcQuHOvJvC5pCwx/mK0ZJ/DC4ex7gQxZEkbGW50mI2krjPO8u
bGtpuigq8LuFCHMat3gDNICXwOXwVC+lwYbzYp3BrJ4TGIb3fBSvC8rB4JYriiklyv/7eNi+Y5j3
7DDwisFDVUFw7Vi++yIRED6Hp3hcVqrbSD2zkggddNMorU3DyNKuqhIJnjPdg6yvcgEEyeh0zxow
mQb73axtD6LaGq3ko7fbYZxNInLjIMUz2ZTIbXfw8JB4FNEgoGWdCdwmD+A/QOAYSI8hdy1xNWVV
WPwiPL/E38lWWgcYPfyofucg/9Xb5yDnPhMSAxByWiYC1wxcwdUKgTHVmnciOcM11iuvReAUPqaI
xxSzah/lwMY4KuPsNb1gAn1ReQU/7ulK45OXxJ8KHLbu7Ye+ROgNldjwrInKQR17WgxVpc1vtdmq
OlWXInuw6FNUMisvqbc2QKsRy/KwiIZscSBbj11dYyuNImnvUNagfAt1tUZO8wzEwH5nElNUVEtT
IQB6CeODkeUSxeSa9tK/VbWeFQhpnssTHVwi1Ojcbgjs+sXYGlNehUwHqzMDpB7osH4QKwJlhChH
iz2ce+ZQXeJkfGHHGjn9IKjSUwUsGJeOcBPEwRnMP+9aSK+NCfde79sUHRQHsIlMPe6M2qjQFA25
C2DMwebV726WmGWe2qNLmavOoDUoWLQBYgPhqYVPMpjrVAbRsGPgNGF5WzFpXpM3nII97uAt6Iie
4w7b8Bo4YdJAXhOnhf/KkMbJdY/CLOetiT31GFt3XDzwMskJbCKHvJ4oT1Mmg/ImS/uXNcDL+qen
bUAhHwjffM20AZHABZQu7RsgAYQ9T2JXuMMEkfqsVgB2zNEplolw+AmdLOaHX3ozNjo4Spg4BlG/
4gScfpJGtJWOF/SpozFXa02xgmZ44/KFLIQNDtgPbhLsuZgmRoMKDRTouOrH8OIhIwAo74iI3MsL
sYCk0f6EqOGYKheDNyPk9FtwdZthnORdA6fVdcXlQM71esCekGBkBA+mutqTDPvWEpycB+zPw1ig
6aPfuNnzmbZYe15Ssfv/kTPgRUMtjNYKHSNJNOxKhJ3ME5XIhowv9Wi0iAlfdSX+56mE/zzaHDb6
XRPK1aXGz71WUy6CjvuJ2Jneohu0dlSARZb2q3pjRRy8YcU3wPv9GAnce16Bw8Vy7OcQAC28b/+A
5D9YyNNCoO2a5mPTMAsA8cVwOFHJL5t5uhh2q8dCRB0bXxoQbF6mqEm/Di6WjSFKvez7J4DBf2Vt
+wmvQtmekIHgHaXcfWXp5zsLSdyAR7XXYMEWxB6ldKYI98BA9aO1l2SeXSZPskxbJ1/EvXNUWqPW
8ArhfOLyQXFOBDFczlPwHDyrA/iaAKaCZmOV6bUD223EnheqPvlpEL0VYhRE6GrMA5ZUxz9nPokz
iBPVEiuF66HgPU7pGUfapUZVKigU34hvSpiMSMwuo8x02naqaM2LRVxOJWFgIhnhPwmzfDviPk4m
SvOjCZPHIbd17F19Iu6A2Ds1s1hFJDAv/wMWMNMlo+tRdzWd8Cn/rVysCgDJztMRKKyngZ+w+CwQ
bMvvIRR1h7AZAnT5xccqlYUpDA5T2c9jWq3fyOxtyLDd/x9x4nHiQO75wAmrUoNM/+3C9NSlitSJ
PTvimjS2Xx0UpNY8zWbIVunq+kwlsW69qXLlwiUbiYhT4VXRj+Jnc6p0cND0LQ1OqDM7B1Io/II4
VmCpv9OSBnRXT7wLjpxjG46KqDc1nWYpQsIygiTHUnkjX/Yd/3XX016pRcsl/N+hXp6wQTWCxlkT
9NuNZT6qHS8uhkqoYvTXBVY6SMd3IQGU32R3ajAFVGLpHcrpdFQbmlC1loBKJCV6xxnAspPAGbMF
eLxMWlxJYZcyvqmJ1iCGjIoFERvFddYYqNglpbfR0SPCqOJgfAH9wIVW1DRWYYYBbITQNvqvYmGk
1kG8sFcndAotnBS56RTUd3IK6VXUMYRycn33PmsyjSWCCKGD052gGAEtwo0eqSFYR9t4c+Z9g6JD
xhGwObFb5bi/3cRc9JOknf56NOKctA9aTOPgELwp5l76ZFq+at6E5xYke77XmZQT5WjxW43PPDyc
jz4x6djTAV1r//B6fh7G107T3uo4POKtBr6cqifLS6duwH/MmouP+8lriq3HtLiHXJ/iBRArxH+1
Wy8cU1GpdGjZ9Q99keFEB++Euqclt6OPQIAtUhPAyZd2I6tSkO/PvW7ipOC6mt+8xaTCIwIxDzJ9
bsw6YuZCZoxXvos0bcaDqYIdcGEj7T1Qud12bB68YF1JDwRFy2gnGjEg4KVSLX7A4hbbH5s+Ycdl
3wn/oO4nKStTIUOh2TN5IqAW6f6/rwfjPm6RqM3xlmh7zk5wsb8uoh8IbtKng8U85a2YWc7EJirf
GXd2090vGn/6eDfPL/Mf3RQ7cEwANiCx8KaS2d6vyTwcrOhdHuNRQeNZJmy6N/bQDEdaP+vdr5lG
DwGhEOmIOHwlj+HtNHC7fbx6VExppPRur724Meuuu1qLcrLM6W+XIqwXOhe4guspwyw0wpXGpKCB
BOjkVM/TB6j+D3aDURk3jmqanMrX8y4kYbfMS3AM+O+Z+dRHZVPdZLaoUlad+WGXX4/YV9QLegLv
RdElA4osp3m+Uv9JXtbuQ+gQtW2n5EOqS3KQTuPgwCZ59g3CN1Wk0omjWeDH5r+WXNBrHJhsUyoD
8FriUS9506+FWNCWvhAbe+eDVbyDpRRqSvLMxpn+aV2twcOXJiRs8QlS/YS9uv5ETCprnhdrZMW1
efTUj6MUayHLDCYTcrkA1dfzD2QO00wED6QsG6JhsEbxHXMqES6dYY2ekqvAeLjdmyQr/AdeJWyt
zEsEJeeUKwwUrCUI6A4tm2Rhsjc5UIYHwxDvFKIwjrbI6qaq2SHQCQ2ScWl5FMUgLIHn218cHkHF
WjLxuBoRYn0RrZCrXMA1517TN4JiQPl3mPkfOkQsO7TqWWRd1uYJB7iSK4edtfO/lPis+mGBETfy
Ugg0HRyVgb0PLUH3n/tJcGFGqjIBY4NEKKJYEvrHoAJV80Ft6sMIx73K9evZgSareeEZiEGcWbdS
Tgexi1e5AHfYPBLlS3qzvqaNuUDLJhj0190y/Ze6zt4iLoUwkymldUZitDAvwmMK0AVSCk6iwYyo
AxX5/ebM1/CL5pRO5s1eezENNvffDWnCQ9qU94OzrktRa9GSqOqi8xvz/UWoHYJ6jPy03nYXvB3x
DqbzEE7vyYHsJHnO1Kt3lNNMdGEAWccFt+PfiHmvNU0XVqGX9WAJyWJ8ABCHKULsaH6hd/COAE73
B31/+a2hb7iajvYrhDFsOHNq5n7iMpvMhjTlWOwFNrWzKYrpaPQ/SPWU2Ej6/IcRSfRrTx+NBvT5
wdEAf6WkdEp7Y+JLxLYRjcdxpmpDkaU7+bD3lnPPgICo5fj/yj3Zx5SqpOMTEgoDQTB60fHUIuIR
72KtVBpiTEPdB97fsBNBUnFJ7spFbnvVZdOelSJZAMuuxsGZkvUsrAd/jyVWjwyA5f09mgQk8NnR
iKXbKh99uCeIIb0BfA0qaxBvBIVbbrvVzYhSbzcTsKiDrRyUuAxDwd8Hpr4K03DLdwrHgr7H0P2L
mcuBIA9pHgpkbNAgmIsuY/ITm+5EMdYF9tOLmbhij/fiXT20G473rUM/DOStnYzmKACjckd+c8gr
j3CGTwozSo4WaB8kHweELEHQ4gh1gyCNCKIao1XtvvQFfa6YpgNTRp/GU51DzzYk3HulVc+mKnIv
eV92jY8wyh8w7mJBB9Puwi1CHt3pABqvAE2se2HUouhijITQnp8+i34CyaqzpVyAn0Z4LHJYEEfn
gZkVL/PE1yKO0x8emf2Kn2IzwRVdJ7xQL/jCQt/G4iyGTsRIAS1JCmhRK2qaCgPPALQ5mCTQACMb
LyMpMbVVc6wJyZaBUjwBdmmsjBEUnJR5nfaqtRWc1Sp0uTXWfWKwmdCOk6NXVmGJeSmFUQf694u/
vRXKn4XhczwebE60hcOFtMRT6pYB5wjUs9VaVvYIFIzfLDp+/EQnbbYupF8hSzyrYrg88c4YxTaY
eY459jKP3f5Fd6LVVW1shb9mFdg9AOtff7n+RHCI06U7iR/8Ak7M/xkqahN88HPKwyLb9bPewxDk
8i6LnPU1XE9T+ElomAjai8rPx3Np247nKIJGdmitAt4UONRtDXGBHk11msCN1nksUwsZPpK7Ja9Y
O17+VUZRKG1gYGnsEc0Kt517CWVR7XVyKHFUJ4O8qnlZWsBNrB9RdACeBBOrPpkGhoXMtJfMhVOe
ZW3Yk655+jgnLTMkDACMxR+isL96wOV1jXaJs495hS+IyN7VV30NLRfDNkDSr0wSrXrTcvm27F1I
GonQsbnZotRt2YFvJgKPWFFRNKTj4VAUWUO2s65USSmMXbQNCZ3cZdMY/0oLqMWuzah6sXPWcGss
EQ2hmXYDLnXZ++sWnbucQQbLji5NHDRXJZ3yTK0CY4ePdNMJ31X4uPUGY6VXufjdVkNdpKRIOdUh
/3eZt6uV7S5/roRyGJlm5b1MSILKvO5/Fn/TQAoSPHDETXgjHlAT/icxke4qJaxCqKKiraqVQbbb
ULYcuGCfTU9ZG8Vwz5mOHqADs0PTCEGLN4ebPEnlFce6AVEUksf1kK5Kv33P3WnsBmM5tJu9+/yE
iYnp7AKTsZpjWDKw3YPhRCW9+BmHYrKkBznHc2pb3YYUradAc0WqCp7xL7V+btM39BILPc94VuNZ
sZNTpIBkU0SLi/IuVh8BOaBfKCBPFqDq2rvDfpaSOM02dqR88c2aA0S6RxeTeOnSYTenvF+nAHFj
5/v7wAyO0vBik0ylxdmvayjP4Cl/fQAR4Hs2TZlrUEsWStEZp2fzJ3J0ytQRLqiKHmVsjWmc876W
SD00Q8Wpd/WV1eXjzy4Es1h8MqkJTk0JEFnYVkolGktKh+FNIlqDjRq/UVUin/sucnFjwjSYkDj+
zSYDACP3v0hjLaN/C3aZkBzNI85WFgQs+ar91jL2pFkz5X/gdNl8NpYALRmoD3HcW+aYJ3v7Xwzs
wl+Jxl2dM7C7c9Y15x5tO8CMhdbY9/8KoB7oQ8hGJLlgi8lyWzjCEMWm6CtcQyhyL794e46KwHFX
mjUF+gGBb1TYinptY2zrMeIEK0UC29Xi8KC8MxkPdD2EQTSS39dvFsrTDXUhfu4YYLox6p2eorTc
gRmoZjoB55NQKdFpTn4nwqJjhW5U33H1/RE7lSwtIBenopkJCo+jbRhAPcownVUKP9fyxjlhVyKS
fQ0e99JYifpEUDeWT67Iq5zmQb53Gv76CKv3lJzwZvQpG/CEE04Rv0siNleVI3wY298IOlqIVwqI
9gtAnALxtbcExPnKt339VqgEhz4kW/TNqkjE2wtRKXnqw7p+pp0q0FyQZvfG0Im+KqGOsg/w8Kxr
wg68RVw39Tm6IstPSXgX8rd72pltEwNSEcAKsmG+TiuMWYjBoBgCvxgAW2IRd0BpJVQql0LDr6Ar
jYtHaQ8pAvHPorddTJWLcf216Tg9RcETyXz7lEB5JHO3FAPVA2hvJMy3tf84wYWbTfU/NOjvL0nd
ZU4YCEj8h8Wl4ZdvkkHu58sMyO/6jylRCIZP01ak+ut+BBdfkyiDTb/GpTkM+4q9j8FQf0KQq+AD
T4a0XU8G4OH1aV32/Qv2RE7TPOTZ2HfCUwA70pF/aLmbDX6RFT5wh1CYMyJxTV0EqKxfulb7GG0c
XG/9Hp9Y/XCBBtZmZoOeO9BzihF+OkHWG9507rI/Oj6Rg7+aGzB7V1KhjRC8jOXcdKaRNPZQqa9Z
28Bf+IRWg8xzt9sWtar900K7R1CJgaLLt0N/kHNk6llhwix3to3DiQ3RWv27Vw6byRnfPGFJ/oQJ
Zz1qVF9Np/rab+9rJWL7rDAQkwpv7ewR4wapGtVh3+G6skInI7mHq9alb1QaeqqSRGjH6ciSuO/S
ZAHEJIo+NEmzV4O33xepN7MRSQV5MQigQ6WRTRZnlf2+7D0KO/Ebluh4o4qa1XPBTiyB2kL9/GK1
fRUiWXD0ow/LpnykCcBJzDS+MVDygm2doz7cyHxr7wiM/O2//d1pfut/TzBBxFsierDZ5wcizuil
fUgz2GUC5gOnuOPIjcGeBwiVMyMaMZHBZ9jfjljTwt1ftl44NIbO95NR6zMB+RvD7P+yuzH2jhld
9jRQ1srI/8+jW5VldXYGLmvwRNp+mFLQqdzSyM6G1JxmuWTx3gEByJJJ6qU0aAKOdoy5k1/1mFyN
aW1l+VGA+feIBK7yaKPyXSCHUrfHZPy2sU7wirXQzq2HQwf+Fs4JXWsM8PropHb8UI5XReoesa96
6/O7QsXafD+jPr/Urak5wiz20MIUPdLm9hwIVagaQs2N0NFB3+E0QKIuewTi2QrhAm3oJIuBlavX
XnRyeahHSqzix447Vo/gSKin35LWBB2Pr+AkLMFUFSubzdJxoxD3nuSP8gskUW9G0EBRjAE5qmLq
VuoSV9zdBA/+2BoFercIEocihDnxbAJTJ4melHYrsfetGV+YbEZX9CUNVk3d47UOVAW4l0nYidHE
Zw1jjXf/gxL7WYGc0Lz2hgdhUTzAYVyILh1e77RB930KjUn/oGOTKaWZP78ttCRzhB+hQm2uOkb9
rl8eJHOreoRBCd6Gp66UozqplUNyYmQZXozaSEPUg9n9COEgPCzXaPRt3PKjKKfgo+va4ixrVcVW
KuyXfl+l0/Pj375wkD5X8/07UIjVnKm3MdQdlFSKsOOvAZu5oPxQHDNAf/UjmCRvv1L6DpGMsEaM
EeGdSkJXPigDSo8IP9RRdc/rmb8Q2uLdkFgl5iUYKT+/RZxerUiQNmfJFig7XtISDIhvho7lUEfG
sDD4lGpFKnJY2qmS1NBurWPj8u7tkbe4ZfOHpQevs3Ay+58ws0nEpa62YkSToRgp1W0gUCknxRzI
pQjL1qBzGiqmrKvCrqKcsFe2xObrlE2CIQFYV1NJAX9FBuL9UF94JWFZTVdT7mwfMtcZ8TIFWSrS
uh/D84eL+lThGFZfiYD6Sr/HDg5SzO7wSHWNpDbvMoAhlHNM0IwTvqY1sxmm90TB/b2IuXoNXc0c
O/FSDRmoERVbXO1nA3Cl3wTOIJG+Dxy4gIrq4nosJ8Quu2liLb3IV2VE3yfoYFoBr4rkDhyMv2Jd
cpz3Qvu3SaOCpLuF2exKNeoNKjRA74HvKgeV/MMwhsnT/MezmCMGayn6ds3cu9UbBB7uPphwvQLn
94xMopG0L5vi5806brwd9pI1igtMMdnnKFNzarvTGcCPFONODUgHl+x4IwHiuazJ2f7KjZ0J2aCy
wPucySSPUAUBsdthUyES1VajsqDrFwA6BAUbT2UgiDD3eu8EeIOPuoP3o2gTeQIuhx7th1L2+Cvs
aUi6EDjq+GgcBbFVoefK1PpnfapgTk7CmwL93ZrH7+N5DR9D/QF1u6e5Hw4Gkp4ReFN8NNBUuA2C
YyzgRKBS+Um6EOtcXDzpt/S4ehFnSY+Taf1yh5NiXOxR5dDlBpsS7zEyvkuD+s9nOapO8M+STnJW
e2rcvN/PCEPfUjMqDC3IBJ+dIbgn2drVPtt4+Jg81Dyy3EWrFpMkcq6jV6WMHW9lyWz7fRZtyAYw
lAyvs+I8omnRpzybW1W6J0m/NVR4dpMEuu9FMJGigMffxl8R4ezWXse+NSz/f+ocx5MAUGwQnPUY
7vi7oYzkXk7o3clIfhRagSIBTbdXb2gdExdTqI/pLgbNzk2ZsPsY8qjXkVrApBmo4bhYVHPFp3Ew
gibjSK82NPfGu/t7ZVo8qgPj/WbScSsbLXuz8jQbyD1gq0WX5jdyn4y3hV80JxxcA0v7ABfFyKLT
6X93NYOn11V3UmSTm+YZd/m6bDdJT/r2xQOi7NsMqRbR59e7+d+Tz01BKKOk8+0oti0wEGki3a5/
dhjG6hXLQBqPvMkeMlsWKprFnNjOhnOqYCHfvFAEUhU4D95YUHWc7tN2nktCEI5WN3wC7u9PMF2n
Qig6fCyOinFRXjT7Pwwo0Bzyii3MdKyVtMYVukd8L2TajDu6fism4udSCIEcC6iKUPwgvsIoqxoK
DaVcw7nSUouP9k03PbAT0hR5OGbLO6v+VM2yF0C7FnmyOiZ5Aau3SAySuGN9E8BWuNMDdqniSUCw
Wq7UJoVGjstOtSnD2BEulgXYounGV2ADZejplGZH6qGocbcKxg4irAnPBLsjDTbg60t8Z9WNyjzL
0E5/IKFF01EWLTOYEWSPI5NfZ+K7by8Lu/kxBKneaSEu/Alm0ZcWVdEGH9NoOHtO54bsbu+x10TE
7PoHwTm11Hh0l2xtNNaAU6CGg7U+pJH4573OAGLiDCQU6v5tFolhjl9uR09IUlAtPkdRNmgpirIq
prZu1xMFTJlhD0TMWP6fHu5064OZAq0zJWAvi06xKIohslayl0ds+PyJVwASPRPzEYyjiFf8yd2w
njzmLl4gWPWTexLmr0KdenTClsD1m0GXcIRpkv8gzxp3eNVGIgQTyKtl2jUN/US7oAAAR1QkDToJ
h33lEsOooHWUei2DxRiU0oEeWXuMElmlzm4Q0+HiSUOnGOe1eLy5csIktOmarefnJ6ARA41u9A1t
HMaVeqGWpPvWmIYuEpF4Gox01JMkjvalWxlAEwYOSYAkdzTMxFZwDsBUReN4wtKptN7PUzsLiGXO
1PjhAtiFhMoW1tAiWY5AjLJwUaToIJ271QsHqmapP+uc2JGNwOnRo6/bJTjvAT5k4og2VLiq3M55
2e5gOMd0As6dA0TC/CaXy3WN/Qd/oa9zcalH1MyedTq7WSR+Bbi+RIVVoLRcAH64DhfphyJMhLLd
WGL1tNI069R6PrHf+N+0aPdg4eXYJC7VUztsRo1RgZKSKCeUlkRVVXvBdcveMD2aZDhH+YHm8RO9
IZl0mkxz5wRNVPfXs+eNhPc8CkLg/1zz7IaPkoCL9Rm4CiYMyZoBVblC6KiM6BjxclplhR87v8/K
6Qs6XY/hdTMzBKuydSLDhOZErVPOoRgUKVWsA0dI8tCb+VP5Tf9vZMoFcTbetzFJZ4J7rUnzy5nd
ZbLJn1dpK55XS2x/KaHk2DjnoWjG01pP5P/at6UVbbDomqdWiqtxKXeBJ9qKx4hDYYan9p1u2+Ur
YdW+Dsod73PyKVMLj85NlT7bcvw6XKqBd4xr+E8Z1rqzSZh3en8NnwvE/CWeFlpxkesduPlwpv3u
2sxPPXq6VDtNYC4jDa6NNfOQAqmlkqricGL6X6lpss5Iw0gIF7AhuUqUAdXTl/5V02xUa4vTdOGj
0EJI7eYh9do5IP7ctZAKVtniJIbdoRiO9rpHzWIAXzoG6/Ocz6s+4ZLeXriREPogbpzUH0LBW4B4
TKOXeWnZBYnXIiHAvc32n808a/Y6pr1jLTiMf2kwMtfHJ4YY1ZeckE0xEM9Czz6aV5p6LtBDMRBb
ox/gVj9jt5ezynPjaXlZQ4O0HS/ZBW9CBaIRtgt791sE2CWPSJ6GeqHzlz8bWFUmP7DkPTQS+7Km
u0aQD/gKN37XGptYBXWTYER9EY+7DhmvbCX2ZEtToaXtjVEI0/Tmz28Rf5YxSB8BJ8NEv32Y2fj1
dEn42lErdj38qWAcrCNnfpAK0CSwOut2DFWrRXi8HLO5TAPYJ1vl0UI4P5/jqVpekniDpUJ2Yuiz
rXr9aKFPmsNQECTWnjKNvcfrHBbUdGHjSzLdam8L4eLpSqV2XQZTrSaZVie3HMqp29w/saFhexXE
jAznHZg8TunswwpsL9gWHqtAY8bCo/1xTwMaz5S95gjQa9kZRVrsxryq6AWCTKPSPlqpybR71OPu
nIguFCT8pJ9NbvPctlYHVuR3HwNoeulZG99SayhVvFYfziKZfh+bUSI3tRBAt5zTV7JgnaxB+/yI
7tQEKEKGmt6pNQqyct/0kHfBzz4aZQAw7zdtkpeDYGdu1eXwEPW4BYwRqd2v1imqkS47fV4Fgghs
MCTWaczjaptRbU+I7y+OUrxdPo2lHqGG9UD6CtsHWdKDBUzZQsQwAHSzKf7I2h+IsDmjR4Fo4XHS
NAQcd9MGXYE524SMpU5wJbgJ+r6q82s4v0QO5aieUwAMQomAX/B4lbtxWp4CGvcox8WhvDHeQqtM
stSD3awr9pwTtW5NWJ3iQG5RNR/afLUct2iaXYlpwBzbeuT9g6fE0RnWCdm5Rptbr5+xD1GVG56V
Dd2nJnJFuEkbRI6IBrmGDwpLJ/D76dNBzwl2i+vpDE0Hy0ulIfudjMiLteuJY9ytjxCE5sAJxhbN
03rvnKrcr5Y3L5TljHzJJ4DdbhV130OaC/qeJ8Je7xtwCGDDGjcffqJG8z7aiSLk9lCEs2j191Zc
MbNhc7nFX0bnGNkGyAUdOp999jFYiJi3QVMjuZEZSoQuVk4nGRxWnxkfJ7Lt8ORiRJt0ULTIjTi+
YnriIJLPyzH4URH1unzVf1SYSuq3svNXoBAwlCmwX4lF4p5HM3JBJ8WQfq9qYCMP/TCAe35zff6Z
NdXDOkqv2Alrar57LqtC1yKJMbk5WvMxR/27YHYQAPH9WZb6mUYPqKnNkxrtvakWuOD+CF9b5+/D
3eP7Hyjjz+J/jUdU8HjjFA5bBiLfmNAVglLFUX8KmVB1WA3kzM2rSXYv0xf6ZEItG/oEL4z5sAhD
tWYy05T4FQ/MTwwh908rMLmKVe4HTen/3/HiF5wGO1v01PLzGw6N/p2/Z51kgvnt2fo0mUH/Ajkj
6AnYm3as68ggfgdB/UrDqVLZVgvc+lFUtvKhbruT1bjUq53dLiLh0uGMj8wOaotI/etyWN6le/RO
JHsvDftlzm+5XljczRZ5vBnRAk/8opdAaGgvaUEjmAKPVdCNhWlU43TjGYpvY7kVkQ6D7tonzNcg
CW2xgOj4BdUORwc4uB8LTWwOu6zw0lVOkQ3pfKM3wo1yes5oG9Z+Gt9t3HPSgJm7YQ9ZJokkXLxr
qE6ekQeCmSE/KuL93IPTtYE2gDY8zpEiLqcihtY7ZeaQofL1ao+zSL73ORpZbg83ZoLemogpVQAi
GWi3IW+mblGUbcGTzvH+E1Cnq1j6B0p81BFm9yR+QMRdl9lCXAVc74RAa1/UmFQOmRkfomkROCPk
T9kvVkZTqqahnp98W+MwvO8QmoDE4zUUZhEqB7HI79Prf/zGgdZSnDSaU2KSyQTybnM5QP2TiDAO
GW0r/Yj3ggtO5H7gIB+k9WpWjcqmxNIfOawhPPfMfhG/89uHd41MJucXVg5S+E1k2Mt0+fU6uiAo
89K8lHA63rmfO6r09K7kK/kjNsZz/c1K7Opx9mlRRtkl24nSoK70Z9xNHNpS0DIhlGvBFg+pxhYU
Tt/N612/Njmroprgz/QifpMZDIm9q+PxMpPZ3lFD8iM47gQLmINMIe+C8ptRRJ1tMCGO045ox7De
/nXhafDhJ+HaU++eKYwyVEJRlX15T3am42Y3e+mmWXrwIinPze/blkWWyZTbZVnIalslw67ynJbt
4+P7m7TcjEemflgTeqE4qlY6BRrrRGfWy1TQMtXlkp40DoomINOuMqCwKyOLYB3n2Y0fUPsUWz9/
R/CMlOOTBFZcJVJb+UuGJA4Cv1PYqWMTElwScmGw30MTOfAUgmkWdVQoqLZWQI3kyjFph64eh0Vu
S9L8F0N61vP2uDx1HWENbwb5NqpL1QYozVERtwNvI6/NLljXyMPm0qKXa/5pVpv+eKVSt5h6FLyD
DkC1GYYI7RQzvozMUsG1NaPr6fdlNCOjdAJsfys120JqinDCcGQTyrZlQBdvwHZyt5U8uFHffspw
fNy5qId4308jqXfgmXeZJd1eauR4+4PIHR1zkjI8CyOdzf1mTZGGE0dcDeDE3mc9Rmg0jfhnWOLy
DClMy3T37YrJ89IGtqBB36REOtFTVP2szFGVc++TjY+C2npyMfvjiMxfd/L6XwaYK2gBDFHBMYTR
QvQMA5/NiiGrVQZlOHBuTDXvs04eWXgJB+h2vKoU+MlL1JSZ1i9A6HPYMFE9jhKJCYE3VZAYcImU
r8z6y/TDoiWy/EQyQosFsByuHvOS/DE4JqwoIUHWJMmOaTF/25ufx0eQ4xi/5HxC6HpX8oi2vHvD
I9KsZHjTxFVGq45s9rWOzxFH77KsUZaU1eQCwuGDELQ+lI8a/Wvjiz2czpbZfeSUUjJpo9ZZRzID
35mPJXwt+dY8x/f0s9EgK/YiiMjrTZSU71S5JwStnbejyuTGQTaYykurahsVb/1PUi+TbOh1ZXg6
RNJTJr0blodMnaC+w+6FaHY5XoQ74BJ/fl2djmM9tOYpovVHSxvZmRfEo3vJy4RvHlcY1WLNaOXX
oHCt50bTW+108+C/lrWLCkEyayCPwXahY0Q9JmvwC1QcswXDavmZE+8FcrzmUCrNew4iqJOJ3OuA
y1k6U/aeX++b1AYDJqrzBSBXdAGLt1IdoSt5oDVBVRTo3KXqddAmU63+cFMrITuu0PIPjwEVJo6d
kT1RNzm9r3CIqYEu+pMp1WR1OfvVYISpJIyYct6kCXURyaAvNIl6tDJzr1541UMu9Iew3IKec0HE
bcJdztkmauMB95rjrkTHH2HgllAP7brTvyDNefyIqGIywauX63TmEZ7qnhfLnW/llH6JZwfx2sTk
QluHJjrqXvRJQm3AaAlTAWHghVp3qBSMXmjGFR39Brd5SU1Rt983J56EJLFhyQYUg/eewv0tHXgy
gpgifFKIpCPLMdc3HwiQC6BkGidF7v6rV/gAbwviqPwod528SdhtfdSHDM1ZjpU2ixgAo0Og30N0
7AvuFDYsY3Zm/sxku4cxeBhJKX5gClJkuuQ/txvj8tl7gLkU5gMCXQrlI4ZKYCJSL03wsf/GG5Lt
Jjd7n+p9scunUoi6UZIIqHJuFAHlPMnAJy3l1RmBgia4gB6/3veBjKLnsWIn86otwtucP8RnZHzi
7UZB0lUvz6O0NUS2aa43NFhsKErWwlFt/sQ+3S8854uY9PrVvPDNQXN4mwyx/f4j7asCHwfOk85Y
jVb8gH4kr1PeBAwUCQwXAJ+Va85pM8u/LRwpZ2QXJCthJpFtjHq2fFWnzoGEry7LwHD8/WdFWcea
JtYJHmkdXP9hElZj06LsFd/oEzMu9klhGJLygCDjDSe3apdie6w2g945W7+FLm7NDLzdWFOBIx+j
twfBma4ZuowbLq/DpHA55gKztUuw9rc2Hr9tr4c5Oozc7CKOr8f4KOlXcAfI+7Z8NS9ou8XP2HHW
sMVpSTIEjjHukaeEFK5h08PvZwrF1qxdQwojllRtwl0dAd2qOlKOkhtxQk/X5mGx4TywYcz5H6Xp
7NUmI2s7XamsScbdyhnt6yR2Jc/GvL+DrhjMCnRtcnjieo6IuT20N4FkhbXvcHdeUHzessXu/PIF
m7hCyR8Cex5NngUQu+Ggd1HAKLmMUs01tG3B3BhKSkHIUdv+7EB59ESOaW9fFmHqQhUrT4W9DyGi
NY2wc5Spy8rkHhQ33B6d0JSLj9kxQgfOUrTYii2mKZJetB325GCSmTH9D2+qGe5b525GHRbSnO62
9pR51wZ2hs6I6rahRY5EGxZ9PVrEGGHGNJ4NwP5T7Ada8ZXqUpoOjyLtqE/Lnqsy6/2tnASxaqbN
TFUAf/i5RLMcz8L+bzibH8SNfC8GfuBFlmFpBn/2gsMhowrUBJQr3JRbgnZCYwd/zIPzznwJJMOI
tUC8DEX6Dk2cAnLYJ7prrv6XI9i6zJdVUfgLPBIDUiiQ7PyYMeti6iiZpLgIttFkYvGosEW70ta/
l8x/WcOM3HcoZKYntdR6KqXJi8kEL5Itx4gTaw6HA0Pl+b/c+2IdWRLjYyHnWaPjpMFyBodtUW4w
mpiaJ68JcFeTgJnmgtWEAEp4bku/dgwCE4KW7Pkl5TxfrUgk1fpDDXHM1odxOzDNR/jINHa5AHGs
PAq+L9h5vsoatzTfU6cs+xPvwF8uuL0u1gO1QJZ/zR6DDme0Ugmz0W95hn7IOKELpi3OHSjRxRfb
b6YuYiiNN2k48nfH85icJSW/jMc5m8SXD/G3aJe1P8gnDYHNEsNOwSLzy7dLu0v9/l5OlRF4eGu5
h3UnQJhE28xIwXN+nML1CSREr9jPAgnu7YHohSt1mve1Gq3HQjn5bx70dOf1nA03h2b9cI4aHN/U
a/tZI8qPccimgmydXZbzn0/1OVrGDVWC9IPt1ZWvTGY62T/7a4Xbx++3ua7R6VPFY4plUvHwNLjH
DaOx9VuHVr3px4p3ktcFnHyD4xmX57Bi96+sNVSk2YAkQ8POw+clxCbQxAur7vgvYl3nLmIiZ5oz
TrQKu0Q1c91NjFdq3fkF1h2v+6EPJUAHIIMdlr9fUs/hNvU/AoGzVKFW3TprkUQI9zqCpS6jPQp5
eQbgh4bzS6mw47mggcK/QV0p++zNtpFjQcI4dh4sgdCKTG/SXBLhsxiyFt1HbXX8ZccFPW5Rl17Y
RlQvaFy6LD1ke6Zq1fyFdSMlZVNLXpg7f+CuLFzlmNknTsqIlP/9AW0oTNvPBOPquTSF+6pcEh2s
T6dUCeRjlkDpT9FFOg0PEQOrfpZw5+3XF2vd3c5ZhtTj5OgVspBq445fd1y7h9D+Hye4ZanpiKTE
hfcxIiAY3/Aag08ZZqOox1gjznvos10T/ZED9B7/8OEvWhqQoDJbyhkExmyanXC33JS2pZecTQvy
GVP9Mfk1uIcUbjytJ0LG41lurDOnZIDs4SD1LMF5CrE22U8xulsdbquc/EA3gu6Vo39Ye3EEstBh
cHsZLZDkz7ZCbqGpnMfVJcV6AE0/jPOCZ7O1KTNq6mDE+ywdQowcgW+ygzHgsFBqNxSroeJi69T0
z8d8/ZUqqvkAgBDFidJ47nCZXaPZ3EGncfCfnabf5Cf7r+pj733wVZftlVNo6NmYAxwHX/ViofaT
2PKMEZzM3q+oyhFJRhrhgQv9up7ziz88HZe6RYR3yohEHTc0BV1EdmwrarpJUzYM/WBzdRwi0jwG
9C5wo0yLq3SyO/bfNAi9medPOepi+FHrTPEUYlpvQwx0eDzUx/l2BQ7MBSIQAL+wtF6oEDbM7mns
qW0ywFLlfglGYQX9C9yLP0fzVMbzNwO5w0Fk5OxSLEGHlJ8vAiDAaD6KxLorp42KWn0j0Sxq/fnB
xyS1svbdnmXPmUqL6G+4CyfeuQLklo2MlhdaCjg+5u009UMiO+zAG4Mo4BQonpMudWR/4IfK4tIs
LHLyYaatsUx3LVpI3KEj+fv0jztyvmhpIQI5Tec/koJvLF5zauVQIpRCMTQXxW8FBedU7FJSOw5O
JMx6VOsg4RrsO34DRBPJWlBy0iCyo/zs+Z7S0TGkyHO/CBw8FUoPP9Yi8PmlrzWG1/abKwWJCnEq
Hw1KvmGDjWITxdrkr8MssC1jAA3EEVh8WRjOJGRAGGqA1uE5G9QPO7pUMra7z+7NyLcUkIJUcJEX
3Y6S5B3MxpX1ki7sIOlhTwKsFfKTsHkuv4bNJuUOLD++UMauHlmdb8pYxwHm1bOUkqx74t5Fu9MI
GVwFs01+gFIZVAeiz7Eez/klIMbVZV/YBqs+NB4EiuRix+tIOhyjh0ozsbp+RSSjA5wJEg/6DwOn
8U6p+MTd1S+HPD4SLYrGJqkUHV08atHeJcvyEStIzLs7Fuotc+tYW7tTiw2XPkxCn6aZAmJIlfFn
YI9hO5oy3/tWsOE8aNEP26SWtR5g3dFAnsF7KnOBPKlygiLO3DCnCHzUqlONDGZxR2nNGLGEBbiX
+Qtfeojd2p8HOsJMH8Q+q5pU+4pXJXk5k5oHcMwpBgq4RbEkTm6W2IYk4z1thhaq4uVVkG9c7hhm
rljIaJ3798ONOAx17UKLAPigHca0VGvfLXQCCe4vzHlUBDxUQUSeBmxfdUOO+e7DAGFoA2ezG3Zn
KhIUX+BcWXozt7nPKru4+eAwyRQ7ZIqzGPMIbWg+CLL7tUwtRKPiKGI+AQjgPNv4G1BLkaVJQwda
qcChGmYlWtyMirUHPWfwcrZwTmp5SRsUgn16p231+mZQgx1pnlrA5Y+xmvsuYzoet9iGSVNOk7FU
o06sf7W1htfOZ3AIUZxunhLFCosHzVqXnyeVqhnYhfxRRnG1FL/DwoggTcyso4SWmVet+YOdF6AB
YRgf/XlEKNrsi97pZ5EOeMhj1b2tb9eb084/QeSM3bGG9pOsx+9x75B3nijKMMMVftjhIT+vDqSb
VR1jkqmI2SkcYnI7CxE0TYfGmcJT/oREJbp9VbTgCKrvQFwTfdLQvue8XNiDUlNAi/iLX38/AmZX
os+aHpVXk8xyG4YC3+roQ48gnRqC4A/zaFRXYYTxb5TKwUovqLW1NU0EwgzG4PQk9rnKqxolFoRl
BTse6vMpIDLtYMDnu+VjXUDB1aIHQeTVkFI9Ab6UWzPRU0/ucecsxkxOHTea4kHa4YftGiK4JDPU
fMA7yuKcmfWGWp9wXvQBx38pjlvQADx6xpgpNxPS4G1n5W8OLScu+/eJmhsYsBmCriYLLrHw03IK
r/vbPp95prMSJah46ZIU08V7LPFV1KVweNQ+WPE9offSmRQ7unqNsBqF5IXRGpmn1vrzx56C3S1a
OkcjPnVF/KohRObIh7oFUqzY7liPQQi2K3TVVbu7k0Mlk7d67edtHDaGgd7htl3iX8eY9JFjjVkH
Zbmy3cohQffJEA47qTsFez+q4yPSZZJJHkZzYK8duov7xChbefKpuZ6xxWWgelTEYRpwBJGkrpVE
l3PKDpR80XWRTd5b8QlhG7A0YUOYrWZzCrRu6vGr0Spsq4OU9FXo1znKrMzbvn1l4cdR/FUYdx/d
9Yiu4qzy6g+RWv68844C/ZIE1gREEexk4++rN+uIJVyarszsn/bpjs+riNouPPlYwNGjjoHH2k7A
gslREU+4uvqRKLJL7cm7fzWps0aQkV4TN5Uvvbw+Z06Lw1L9LUgSPx98frO7ZA8UWQ/HwNe/vq/z
vVuROw+i7H8vN5qtPNDxvTYF7qk2wn3ecZD+rprT1deh/5sQKBCT48jsWXeH5cFbMGfZoHg/jA3I
BBy+AxAc61JTeVrNNJD+32uFv+kCgBpat7luF9JXf2MNT25ACDn820kikhrd7Obqb7G7IQ1UDpyC
TGJn0urar7NDb5jjzCL4KRPKQHtRgmGDti/jgwFE3ZjZDqOQl2BPPXw1K7m8n+Qal0FKIyRJvORC
yT7XgS44RFLIcGrrLkoR3ZItxq47T7Rrv1YEdLxs4AZlVlNBVAwtS4tCkpBfuWsLmtHujB4WeDGh
vKxrj6ucaTUMgECtz4Y764jShx7NYEyyXnzIBZyhYpWnR7AeWxmEixRABH0jXy139OPHDlYUc/85
SVJl9RrgqlvCMPkbCzXOnJQ4uAneHdfV3vqqBBXilR0BNILYWaZmo/ivkSYvBidx4KzhtwV0tsG9
leVghHuxyr9t6rYstvTKuhX6MWXtRKX3Qvbj4CWcDNwkYyZbLe1o9v6+rO0dCcXUHLxR+GFev7du
UfX1r1RonUk65EXiWUlyWR+tS8gNp4K2rrhmVvH7sZ8LYJnEmSUWtwM22VWgv791lezDVS72O7ct
uhc+ZPHVNiBoyVkC9ewtje9NO+NHEfit4g31cS5kqo69hwhMPwGV2LgwgSn0XlJpDR9kMNyYnxei
vXmJCLhfzHmCFoNZWD9zdNOq5P1bbh8GxXk8vMND01jMtcYdZjiuaY5RGL1uVX2z2ggDfQ8ebxQI
xiSULhhLPaufecbb1yBxpSMaNQw4XF4C8gD+SRI/Jz1Xv7Ff516d+LFMh9JjKZZeeS5QzNrQO14a
9FBGD1e6/eqawsdNF4xHB4U58O+qkBE0qxYE9QvMPy+ZLwJqmVgA14ZT2jIX99rIZ6ujP0Ue6pDF
S0Uy8d8tEjq5ZVvoJsK3sHMdJyf3lEjOI5GtLowhrHCEG/caLDU7jrWf8bNcs9VdwWbiQSh9X81M
QI1OSga2PBHk7HdBXqw9yTOQnMTXLGKjyfNmd30ZRHJhO9BjinEVSLDfUKdtUxOXSjbFqMOWfK11
94cG2HDQa1Yhf/KxVicFFnn7vi7gL+mkVVw8OZvq7NXsLmG9BlyuHaXtZKPjQBvyWo8OhmRf52Gi
L7/NeOKhNWQBnMFs8Ws6XCqnDrGZBmpiA/ou2VbeALpJZzXNWJpit0TayO+g1P7JpGHTr4ELG2qe
9rhRa+jaO0mwMoVI3xWVHznvsV0Nc4GSvUQT1G1Vjtg0zL7H8nfsIiALTiApfdyPVewrEIeQcY8t
4YmtUju272vUd30IWlMWJvLOklxXLR0FQsFY84mWoidCIS8m4Hn4jzdK2hNX5LZMpUYAkzDuCC5g
gWpFn/rtcJhrNmfrsVEL1fPtmDglZn2wk326Zmu5dPd6p/O+QCpWD8nS6Jm+rVMq3SnTRoFxcu3B
VxEp+43Nr5kkJ7v8Zz5tPRrxuG1Bq85lbFI/91leMqUaBHM5SYTpYo9Rk9zvjlWm22qo7iaezmLY
bHFtkqsbgLb4E8XrMwdQcHUSmdWvxHCB/u+QXVdDlw3uJBDZy75LCStl/zc2SIYTQmbmW6nuZvy4
8cTtrumbncbyclA4RsdfmM5Rvurghek+OYqscOTS2KUVeuUA8v1P+qd+hl59FKkkO5hrD9cVaezJ
GfDC7UojYN+ArzxSAlj79X0eOGsDFqenMG5qdnGeXkYEIIgJZQAyqrv1nzHcZM83oxQqt1piizOh
1cC0ByrzQebnA1EUrBeD5fxiPhhnbW9OHEwqODjJRyOWlTYi2vv/hkiWVwyZ9Ph6p1WpeVcUwKiX
/sfd76V0eEtvEEHtIgj3hZ75Fqo8wIxjejUK76zmasNOCkMTq+K38C8lwyKdpq4zn25WMoUFr3iP
Bb+0rY8wrSG3qMph+i/Yzk1KhqlFV7mILySP0h3GQH6drvJGKlrzk2v4qPRIRSwhqI5pfXA1cQNo
RMLAQnml7HEIX90P0dow6GHcdtzOpQg7PcmlWup53yPlHUZj4mBQ9PmJsUmUSdcw8kmMQD1ugIl9
jDPJMo3fR2pmrbT3iOwEmK5PC/bGcnWZDnI1qmoR3q2Fb76iOzFSQywhsk/YJmGxazaFRcZrbSnD
gZBUTraQSOBeBFspOTspLrG/M36v9r3/P49rAp2Q5ZPGod9fOCE2HxWVQOm4amfOZUB6+/b8oztZ
JNw8YssYmgV6K4cIYdvOKq/Mq6aLvPBnEj1tFpvhLpZYV9bKgoBqQHP0n+jyOuZ/azcBrSLZ9+bd
YYf+JmG02wXbj5WbE5vFKuRS3Avjq/kYlUQRsqFxA5CJIWY0tjZP1BxMyhyoQEOitbQiEeR+KwKh
cm6a41EL1HIOUlkxjbeOUtigufKljgPlSIyrMGRxOTVMtxy3NfWhAFetKc+vwcbhgu/NJOXaeIV2
sm5peAZzobUO4xXGhFHsccGa4cKJkeriVlDLqxARVLxMKcuc7HZxDoBKQ77ix2rrhuolidMf1Ewx
hIydtz2xup8c05fZdHOs0fdExpRx4v7TzJraGRWLrMmCodL3Wqs8omNRJsu2iFCJ70OCV7nPclR4
fR8uCgWkszBo+ZvsQtevLA2Xkp+RFjHD1HGLsACi0n42gnCePvAd+XVyo5F/pU/9BQY5wAZ+f3qX
G4E9M8X+RfGA/9Tp3+zWcyko36MTskJapzA7fHcYYiMW2OH2X3hEwkIjOXpBlSsLa7bk/ixEDVo2
QzqCP11VCPj1YgJbZfNh3Qruyrj5D5kFUIfFVcHbjD/3IBClnT6JGv5mot5B7ZOaT9VVVpbOXqAK
dssFAOJbNF9vfgZsjGnMXzj2O9JHT1F2W7eJqb8x9WweB5TfRdWxB9R7hZULlg0sZLrmb+Dd0dYr
XPMV7Pn3qo2EKt9Aqwd/sAsXUz90WfcbBTDvEZ0szXBi8vgmXWfTUKB1hqiArdHnvsbMaNkD4423
US+G9B/RjerXziQKsGJa3J05zw4mAk83cm6wiA0Xv7om5AFR10Nll0Tqg642Zu9ET73+g6spwzm2
i3hnWjvEUki5KroDpZG3JcfNx/EgF+rzte9V9/ctkwuOX8paN1YNtVLbJEAFEjLB8vNs5I9rbcx/
tQI+q5WY/qe+aJvGsQXdwcYmH6aK318usLaBy8lHoGQUqXnwDbnE2eo+0iRC08aBPmKk9eLJErE8
bielXMIOQcJtD7sgCwp+raDYw/4l7LFzt/RP4FN2bZpFGVUE3XlloiQt3RQOqSsnCkY5dTvhU50e
NHtn9iTdUpGBqSMwnaSWzPATzEmbfJED1hZh0PF/gmjLWN5Z16BveU/taWvRYX3ICGBOtlWsTmJK
pK+J99l8JcFa9RSeYnTcnbHUgPKDaXjL1IRlhUL7l0LLfGB0EBFE/4WwBrOPrwQzwe38+vQ8CtyR
dM2ieYkqtr5/fRwdhQaixFOC2gMKQnzWv/tqS0jaIbeufO7pup78Dh43z9yl5jpc06hx+KwTrj20
fD1KeLJIGj7CeJ/RsJQaIqTd+/yUUhosX5XyBqZZcETPlH1/MfwxmnGKNdutRWI/WWcgFk6iFRDp
EVG6y3DLUb7iO5gy1U/mWAKDv93R0ISkdRlMISsPcIqvj6m61csmOvVHEFiBCzYsUb1arpaeBNyc
vBpuwPJnSkDt+YMfebFAY9qcmWIPmaBao45G/TwtRoT4PegdfkTMYkiUM4VrYkFG7ieggFS8N7X6
XUCpFtiMpPqK6nFy4kDIODlyUIzFpTUgNgY6rZtOWAU+lOYT5tcn6D+P9Qz/W8TKslCNoOnIv7dX
TQrWu9D3OTsuk7q9fMyFCOvLlhFpDW5CzSc2LB0Zxzf+gi5u5muc4dkzQYpxT28CrSP1eI32tjEP
1eftVdp5Jas1KGWbOwxw/wR2HLyqzSGHsD2ITwHyZWgeCaTsoLeHS343NAESk/uzW4BO3PrcC4rU
8i8Aaq8ng4x6SNaNcDUQ4ZBapsYo+H+RGnMdBgsq5ty5M/04h+wToDJZU5Bo4wwY6HdbXTEOv2k3
g61Khv/f49LbsJMX51n9GJB1XOAlDODcqzsj2qdqHIGfGewW/57rC4LQ3fdJGMLTScQhyzp1Iy2z
wh8cdv3QVDgvCCmR5irPp8tzi2rIH7aRxaS74AHIwQfzyGm6Vsj9K2hhuuOYPp2D5JruxPjowrjH
HxN18kdFlEYKoRKAbO7baIyzrBaNfi1Dpo9MmWvWRx5hf0Miqq160dw9/TJxNrjOzYRgSuASAm1v
SvkWluPf8sfdPUFoayUOyuolHqgaI47Amwb1Z3eZs3mC9n1q3bvFrLkC3dGLykHurMFVOPUmOTUA
SbUh0JtMa3ws/8SMMKTylPGek7ULQxt0TEX6KddmTeX+XMD+4vEau5YCYFc//r4hRF9ywFBZtgQS
WhaLcSEk7CydWaGZ4pxD9kwJTyjIMj+0Gf7R55z9NsSKynRfnGOncnpRnXnbJW4HaAkxnfB5DZjc
f+PuN5SprVtXtZvRtGoRoxqq0DWHdG23k3AtVC1RUlaYUh6YQNenP/u1Ywt5bN6Y92x+9WbbCb9f
WOINXx+LLMQoncoKyvl4qmcAhUbAHqtyI8GEZfpuoUY9sa4UKgKgj2EeEICC15i402ZHlgputMkD
bP1oYdfERztJ0nkwECl48/q0kvo2IouEPyKEAzyQQe2AeWTKGG3BqA8YxfcT91QiNCk5RKL2oKOk
F9dW/CW83yefJBSF9EtaSDwVCl5/vMfVfQA1pOUj6D0dLT4Zful1rxnH1Bi+smqPZ+zsjaLZEHXh
JiQGFctxldJoz4jlwMtEHuVZtKuLamkwkNU6ZxDb6X1SzBx7pyimHSP/mAyG246vOCB/40/d0pzD
U+fREG3y4FtayHaCCL6r/t9jQqfhCl2ttDx6Pwik6nosi0PDWm2GKxKmiFjHHGTBcyAv2RNsX+DV
XkB8T+3LekWzHgUPg/jN5Mv0HW8Zl34B8OtMOu+Qapt2ueIFhZuJ/zgpgc18JKdKarX2v/xKdwPy
u0WuBB+SvLp93wReLJcjuk3OCKhBCJNFOYfzykpbHhd3GxFcAGCRCJPXB+qVCvpr/ko9eDIvKtgP
3G8PrBwC9bu5omOPip1ECkm+SY8ZMXaZtUSSlpq3VAL+gdTFC6tOw5emV+/C+v0LFq6nuwLgIVhT
JLC8a+FNcn3x4OQOk6qUA44Trq/u07xUfCIMZ/ba5GaY1oCsrxZqNHintvqKwdxKflXHgz12nak+
OjjtgD7rAA8Dsgl9OnQ7SOTwUUB5hjt4Q/WJxI8z164MlPA4tX7Mfk8TntKfhn2auwmmN+Y0gGxP
r8xFPJza2DSywx7NkgT5/Iivkm4HeO0p9NeHFvCpQoow9bQhClhQkuM+gNOK89343j9lBrr1UTjd
m1gpNM6uJnmCj9qqTMUcfVtw23NyLI+Mbm+qn2He17lfIE43PNJshaIdJ74BP8+dwQ6k7E3Zf/x0
h0oadRJ87txe7s60MlMfpKxiqUV5TCABfQmHSbQ5yeXKoB2hMwhzx78rXjbcmFSoYeVfdkpXwJVd
RQ781giGdZ2PMajqLbrYgBf3bF775/y+ccVNk28ZhBd9hx9qKI4oA6EVyWYyVXKdBfl3Y62Ljwbc
RwpAGKZe1DPM5yUCh0qLo8/UQ86QsoF254cGJGY3XpsfCJqKMLOxZ8fwUFi3KxXsyoQRrvVdirX/
MGEAIQ1jXCuEfOODHB2HzBecJqmAe3A+hA9duJ3i9S0VPctksUUHhVDr5GxLEdE/m5RmBy11cfXL
4newro5XHmTZ+gNz6Npg6o8id90WtLGqnC05kgdUOt9AeXRSe7gc39tTra/dwNwdSXrEStNZ5Whc
sT5QqtnHrEiDKNTnfm15m43/SqPqgvvoKLGeSpObzJYOn87D9cwa0t+DyNsqaAgbFUPmL3eR8+BB
to0GcEs64zDBAmOruunqZ/DJcu3FszGQ+8iQyDQUS8n2zK4AXpE9E97rrZXvwgEXv4fTU2PuBMTb
3T53UMSzd2ijrKk55ks+Xb/grC8LGWbBOFjQsMr0yVrJ3hUL5/04I93VjkTBb4+5X2TxxWe3UJyT
VBT9mB9e2HIkM0aDp1Kx0inOgdtdhC4iqy4+OmPrc/sv6ecOlfOJqW6cmkRz9tBorIxhbR10rpMs
d5flwfjUh568N0iqWvmQUGAvo1W9qzVIMuRFrcdxdm4X4YBGL4qfUAnKs0W1Q8PlQ1eTdWDTaGVh
JYf0Kg5fFvOOJphi2sBKn1zdeM5YhP7XDBcxUazRRNPVU7HNTzLkMmT7I7Ero5kCGd7xnJGafFhS
h7UiqDUttAxh1dzueL7rZfTm5oZvsgsReYdQgdHcZkhS8//kS8/rZFZYKpPmDFrhcWAMdt5Uj/dk
nLR/rD0STclZBexvX/qE8aoxt05JoLVxbtyqrspblI0rjiqFFpy6MREMqy0+sJXk8Z201e9oyVwi
NMu+5TVje966SfOrkxqReysc+KA2UbR9PwkqHyOTHoynPUsKRhtOoPUB7ff5tOsQp8TuCoub9irg
QGB06Mn0ICxVuXVe8xqJnWLYkJVt3kKJ08vD0vQs7420XNFBRC8lalQC3nyZVxOT7tZf9Kgny4K7
uM4h1mvfzlgnyOyyuzAdWMZHWSbVmcOtRkd4WoticPg4ltYYiMVG0xrHX1BDsWN0PIkYfbXeW6VU
92CpQSb0l0VzzzvB9mH3vXKn0YTgA/yJfeuZBie2VfiMbADL+KZ896ExGeoyeXN4kydcUzyfIYAd
dkMwcdOBNQn6HQa1WqlgBz3N3UByBm4qSHivnP5CRZjaYbx6bINvmWlxiB8exaYLTYLSzxLVxgu3
ytXqBcK9IPD6XJVR/KCzzgIJQR636fA0arezwT1J9YL53nN5BhnzNcNSuwghvrDbA6CTqcAaV32S
WTnmhVD4ZriBff3o9oGc3rJJCzegSnOO88DFgJdtxNjThHxbEz+pof+0xj87g8eDvPpt7hxXdJ5z
e4DQpsxKoUMrzMFVUTQNWjexoS2aB0XixjPzpH9eUW88KSEg8F/jHn/gf4+HW1a6OvSrg1fOPCA5
mgQ9pOMlrRwkwWVx4GHd12j3zkh1EBN1IaOFROnZdq19OTTxMy27CqGf8C3V+5X4eZshar1s08/R
SgzvO3WXKgG1RRTpUQ6jcc+T+Y0asyQ53GSQl3/PwmSqyFr6KOZtqkAYcPVQb4nLU49rx+kbAiZE
rH5F8b/SrJF+TvLUm+m0s2nlk1YP3jmj5W94OdnmS8S/DqP9E0uz5sbgM8QSYapmsUFK3PNKmq28
ZmS4CeV5CtS0fyMTFksM0tk6Cc9E/bHCijvI1JJHKCP9Sr5nLbCcSvbl9lOpdV1IOrvnWZ3e3gMJ
DGjlBpFweCNlnZuDIqDaXsjy1nCjVDSuXLgOLB3RIO22qEn5SoXuKvlbNhV2NrrqEFfAIcoqbztV
e4NJV7ZiDZIdIi8TNCqQFTbUIKEkHMZXre8BFPO62eWWy6Q3wL4ukrIFdIJxxhqJf6Ynh7oh1EuY
PEoFqQV89m/CJvGLOKZbnpvMPdsryMMHDEGrkjP0B0PbefPEzKIQcGKAbq6LfvW5N/hMTTl3ZPUY
B9ZjGnIC7NRRsparNDpCGUz/WUCCDOKX/iizWda1Wbl1ACdVwYSmaKqx0Lo3636mEnE4p2C2C7Fl
gY75zzC7gCBh9+IFryqDzoKrvSA32V8VsB+IhUfAC485b1WnSlMkIFrBr4Jl90mO3xx1el34IxSv
+1pe91doAVXt/1OUivKjPe9JFyz16qqxIO0sEoaiczsyeJQzA9b384AqlU+PO0fhZRehgCnW+Qf0
3js+SkWBlR7nFGU5jNNP4nda7FL4PaZ502rrb0AHvAkSgxVovubbpI/jGigXRNK/v5k+zhKR61Dz
4IrRVs8bFq5SaiEywdQXezmHqmWgz/4ewAyAI79HIrKcA0S+A25fcxCp/r2CNZdYh43tiRdIMdkS
YxO4fdnN4JabBFDW08rRDe2syPYr9jgl+gLhv8+R1fauijngB5QhpnYgQL7ceyCka58V7e6FtYA4
uq9RiPe6lxpVBHrZVB1YQ03087NmdKDYhVgTwU+oUhXyqsE7tzjLeVvDZB6kNLYVPcgdTx6ryBBC
yQUv5LaIJHjhqlXGEH/EDNX4bWzGxcZ7kDRZyTqlNOzJ3fXV1/925mlmRaRt4IW6C8WqPyZ9R69C
r5Wx6snGxooyCEdptuKhV0km9eMCRax7TnC5kD9JAR3nV2lFPq7ulX0A0ugl4hj0PR5HCOiMcsO5
hERmocrwYrCqnpnjOvDek6lOerM2HNGTV87IbKJcG0ctZkKOBtKQK0lCwZjP+L/cXQJrxrCk5GBa
pT/54UefRD5+bi3/kKuWGYlDSJ/hjc0tl5iMZP2IAkBq9brdVDPCaZnO0Qb1O0EVthlwmM9E8g+D
RWLncFR9FhWnNhL8cRNGuYFG8Cy8Zh+Cu2PKb/RGxudzQJ1j8HYEwvIYmjhSAiK/fCzJPAx9xCjc
6st4crdBbbFLKtdfDHkvgK3suaqDdBM6X2ajxdAGg62Lq3xL/+W32EjHTNpJvJdKi3i9j7LsQcIR
xnS1YvAovkvW+3YDK/HtO8Xi0rlqhBAnHfHXQaW24hC0j/lnhqURoXGcLSX1D681xwb+xuKkPl0+
NmEJKz6V0LobP6RTHZlhIE2hWl1MqLZE6m7N0dA7uexNEr6rjoiiphnFtf8fI2llhpBCHZFZSuRp
zF1wJ53Ipm7GwXgAJK9QoXOr8AoP6E8BXa/ThKdMUZGHEw016z1oTb8O8cW4Yqy4H0/7fyi4Tnm6
Hsc8UbOytE4qYwmE3nei+ISrKr9ebGIfLV3TJjr/xlfKi+bChDNQ89ch2JVSZTibWbXNxkYAArjB
5zaPJeV+TDEoAUh92OluxfzEcsT7sdxON2WErKxBOFh+bgAVOmT309ibDYLp1cUAXLEYKoz8A9Cs
ffzWJ/i3X8TNMLWxwLPYD0UNG2OhCSX3y51zp29hZMn2NJePhGNOT+jRGO2WyCZZbYuMFKsfOC/i
RIy5oDweYagkJlVo8IBdwuGD35prj7boMJJll+rO2T33oZjwWGE5wBs2UP39kFgKP6CBibMvLL23
FuE4QrIHCs3QQTSfVKBAPCiLlAS+CZIiQJNcblDxkzOWAF2ZAfjRv2YkwyXH+LwbKCT4EG/55dna
oDugXTZpxyGHrdCvjcR6jdpZZ+Ya0ZsDcIe0hPSr1i/9E0CFmhbCy1r2sXUsQp8vZhEp9MoAMBoa
rWnherQaSzqZ1ez2GcNWmJDHzIz4Lt461nTJwS3wq8l989xETLRBB/xeSd00wsE5a8dAJlGk2HVN
/b2rld20NHs1qGD6c45XIvWBWbGgfG/VCGrwxOF4Y9Qy3JUJ5IAHkz+pSzSPyuEaWUpEVYbQR8Gn
10+ibmP+iq2Zs57P+m2yewrYlJgOLlrx/XITVpkhqfQZi/AC762+dLYf6fw/Qfcl9acvK2dgldpD
7wGLVOxGbGOjo3996pdy5zbI1PXJdxOAaRKNsrFpiCrcu4lQnT0CpbBxmVtrFXko+VkZSor5NwD+
P2DbvmbeDmyh0XBM5VfhZDx3azOsnN7oxqfT+zzN0dJP+ruzT6zs0UK3tTDEKKmmes+LyWTGhVOl
i6gtbDiYsT/t91nNrW3IwCsFWUIdj0M5qR92g5lgZBFG0j9qQ9+bUMGO/4cCCFAmi8CWEc819PJ+
V4eK2uxSmvCYKQmivXMxmBDKBZB1ZuxAybaIH0Nxi0a3MQuho2aRMfnYTN7GOU4IaQm5ph3s+fCz
8uWvSDb4n985Zcho6tWYaOWxvDEwCbsdDfnRA/yS10PgRxdy2+rmdOP7AZlmQQaOI+hZ3Gu2xVnF
o/bC7lsLetslXC22y8FBUxVDGiw/RtbxqfipBKqQ/VDuddRXkBurSprNiqzd8LCc/C/Fwr23Pv1R
8DHKdWNx8ApBjHD9iSEBXtJstPSll9Pvz92xRjhkxqDTEk0lcurhzoIRidy2/b4UIMpHc+7xhbWT
G1B+TQr+0ceRmMFKa0VRYULASk61JxSfUlUmkZAtt5iaXKus4xy+dHW1w8K83pkEK/2Oqsay4ikZ
dnORs0fYpfmOavcTyhO/TcpsXrvT4ozjF99VsF/5YV2t6Yz5Ka9fz697E6atl3qGYP54XNgNAegx
jwgMiVxzJjsWe890JWsLw258zTd7B610TakcWD8399j7dyAJuDj4ti3t2y6QpE0oB6tKDDb1xZTQ
lRsoAK4cm5qVnUuYpRHyKy8MPMclKWvi9SXTyRjroTm9n12BhlDhwWr1zUlr0gqhMu+vx0BEKK7A
76XV3miOOCmdoMMip+c1KlNlMM8VUlow04arlBcEM1+/YTExO4Dd9QddAhLf18BAsysLiIqqXQru
kR34q+4pTEJyoOIcZA/qv7UpsX1PZzOdw6ZVRhXS/REVtunto4uY6qGc9zuBbrAnrsOJv8GwWNwz
1emzOsRgXqxC3/EfTIkUnLa52P4vpL+a9Mi+LXGQ//gtbgZ2tyuqniBiKsI9R6tKl+bBsrFx27z2
1FOSY/AarmY0OZBHh+1cb0Gj0Yk+mJZ9vSTB44S1s697yPNnN4euyiF0WxkRVXa5BPge5aVBHLsF
2UmHrvJsJOEsa53NEVbRYSoX0mLYNxprs0mXA8PI44Ke/rye4FOhVOmAk/ChEx+CXaJVFMmvfu1k
+J4xRiM5UxLkGTpsM5YE7t/NJmruqi11exBBjSgghLjD+Rdl/SEpBr4tAhNwFx7AKV+GE0Fkrf2d
d+Z9+DDiim3oW2RPl2/Fbbn+3UasSJd/mniB8TPNtCPTGNFAj1f23gRiGCB5vyGb2CYGtG0ALyr/
hQTCrk50pvri2WSf2dY0RSmIDqYHYGqVu6Qnm9Nabv8Egz94xKKedA3ntz2WjyteSH4mKQOyc1U3
mCjV8ehtmWihBpGkvF+TJsheXE1JV4HSmgzqtEDovjlVkrH1y+vEIQ0IM2VBwFZhigV9ywC03xsb
HFS0fG4sTwnOUF7X6YZK9pYYrf52f4h8W7zMHUCm3jxPbogSk8YQB0JLHerChO2wn5gxPXUTi9iI
36anVrwElupO79NW3J2rMUCEBjjYLRrXaxiBLhmAITxhK9Ia+QkLWthgDnmN1iluGTE/bk7WM2m3
maZXb1mCtvhcMv+T6Tn6QmfHpA5V5C0my/7HII+ugB5Ft7ctVrZCS95Xi6FqmhVLK1Xd9/7HFou2
7Uy/WFKkgQg8Y0kW6JPdNub2v/icE1XaW6uTgbfwAeiJloWihxdfeBuEOI9y3lJCYulsthFwApYA
gUNk77NmVQx7ucCaF7X/jWqsT7eq2eWOzMnMAxTl+wpqrvp4tvmXti5oF/dMOML/lSGe96avElxp
aZpyBLtruy3+G08cMv3zp20Sp7vX8XLnfgKASOpZWlEcxKM5OFQ6PKEhzxRqcPVw+eLEA/40Z+zr
u+L4LGKPYM9XzBm2DPVcRim93C9NlyeAi99sNbf6z8muz//U8czpmBxABHhaC1V35XvsP0gA2+WN
8Lx8/nOnc22UgW1yhG3A30a6eBzZFgH5pKlBkInXgfPFMQE4r6fsCsJ7C1F40HVdb+FyxcTpWVwS
ZVJWBHiscDG5HWINedwulhG6Fz6oTY/RjBfN03725MSNGXPZOAPfG0FV05PiXRdwjwU4h4Hgdw4a
tO8lNK8Ojk8Oc0I+XcQIowkXrgXp9jFRM6oOwyBiqRPKYedB1Bs09VNOG/JvpqDUxVdWpDc6TjJO
h5Sy8lXGzuqY+GelkGSCh6qzIK0iA+iXciQG8QBQinXHv0PNYXdmBdteoqX6JeqGX5tZ/Sw5Cw/B
YLZEGr4Kl7vTuxqGSKwost6RUlWAYbIg1NNqEyKGRSUc8fRJEqy1xxncVIaS4VeV1n0mA4exdcZl
W8rqSv57SJmBSP1u99FGggzd47LkIrJuC4gZ2ph4pNRhpX213nRPcubx8nDtOjVLeCtz2eF20TL8
jhAV01qyM7ayabBmluEAX6rp2wxQzI5STRJF6HsFa6wtH1s6zxU7S4ouecLET5aY0MIV+NYkwirT
h5tjRBYhcuLgqJ65e1Qx7hrsIz1504TBTygCmCeWWzeA+jnGwpTLd6ZM7aXlNERI90lsoYLmQDmd
I2pxxvK0M/81dHSPJb+jMd4P0UNECXr72boAffbPHogjpebPdrP8eQSfLUqaqty8TAwykyoB+oMH
DEx2QKNpjKQQY7dEh+IeZuhQOZ53yrxnGUMo8vTiGlWTR/o9gATFFPp3wps2afaX3/olD9Ia2hPI
W8pJlAtKe+hFc4PnqQBEdRUsmDJ60ZnTbkt3nGk4dEONctk8wP49HU72RKHvUFI9ZKOI/nVhXUio
YeCW7azG1E6qvkQQ7CAS16q2e26O8qSQcmNfZmnNtyZMzfOLB205qW1jm0BBFdAWUuE5biSfjaSk
LA6KUEj8tzwNATGht3OzTN1QYoeqQpS6Np3qDwcyqM0AKl9Q0YxODy9Od3zGxfM/o6JwC3Sb7OsE
gr3b9VAKxAKrePJVoWgSCufheCKLctQV2XNjjC3peYQsYcqabcqZHkY9nVmJ3xYdZKSASUdPr0gh
j0GqSWzizjXIRe//5/lQWl+yz7fBMvdq/DtxfoglOVUwga7Ugb+TQTMWjhsq76n8iPnx7WG7TzRm
w/9iE6J8ohl31ofYoc+xPut+ZbqNkWJvMqNAvG3BzgQvzo8Zrg7nd1SLjvOSsueuRSfFhH9hrwxb
bxzMFHA9PUqUl4B2Wby/Nz74gb3nca1IazfVUC9OTMyjtiTPTIcuCSsys7/phza4S8ypHU+ku2rP
FAsVituXmpaNZp/xaxULiwplKHVXkPY686/KMYyk7hv7+COKV+tI1z1b3I1eshfx1ZFkvy4WUD/t
tWipU2a4Ja0PfRwfHWsYAmgeiOqd+xtJ1/fTAKDSHGKPLhus/lRkR5z7/iNZM9adVTRGFFtTglJb
upgkuZqRXq6CJm9UdKO++3t5pNpjAS3gLpUPtkeY6ZjX46XFd/YRytmzEfZ/CAfbF1z8WP5xRWgY
1zT5yM4VQU6Du8D8e8EfbRVuRo9igXxxCjUOe/4GgjOKHdzJtc8fX1xloELMjBGWjcQhM8EW5xEh
SJM/6YMkv+strUjT05azshp383C1crsy47zrKwiWme0Unt7MDrYtIQ7KD82Qxyr3+s0v6Hu3/Dp3
12EBJxbIr2QYvsCllmbfUckpxRVgTL88rsUyOfxVE9O/bZL3PdQdRo2WaeColK3joDeusfJDRiQW
bcsFY/HqFl0Ugn2cGnD5kYctNXBQN4ESKK54rDaq3Oau97EFe0KMSLWEkWC3ax3NhDlXdUZdRY92
GDnSFuT7YG1VBr27WTf4KsQ3q4muPh3Uw5K1FIYGcKXgivvA7O9Wa/cn2bKar9Jaj3Fg8mlEB3wD
HX3sf5RJIb9JjEESwA6xMJ1mozIep7EBjsGwI05gVMDBcVhxwCsQcootJiyL7Bvq1AI1pQDKc2My
xBUD1HnAbZYeKSFvDzYhgCBK9Hm5BxZ+NSprv2xI/x2uo3eezzyDnukLE08ik0v83ZLnYJ4PSAw1
hBaAe2QaGMErtxI/2ekzsm/q1HYTZ3ZJUx+D8GqkDUFddaPtLJk7biY0K+vlNV6rNY1Tm1AVYHQ1
IkboO4K79DB4Qn2KfY1HWMEEpPSlVmy0LOUTvE735NouVG7xlO7MFW2aglBY15diBQ3XpYLudOK3
AnjGNkN/5DZZQdE8VLc0pHsRm9fu/4M4+M2Mim2HpuZW4kxdNzfzSsTTEr56m1Nrw0TfAsC/gmYM
4tfIxbdE2+U7dPsNGrcDEZ1rdGyltJOszmZNGlde0cDd/i6Yo+OPq1JzGOUj1wVk8qpD5VNIScm4
vXjAvNPsXSJEtGgbgfFIk7K1Gkqp87klQSbzOuSXZWlJ5kDiQRxh99Lf8bQ75a9DI+jl3Vpjmiio
zM8eX+BZHRCTct+/BYW/h2y+2oB0Z6bFODcMfut7P9c/ohKKi3/BUe3iaqpwxWq/Wt9xGBKmok4a
Vll0KbjXmJIfWjJo3aak8fR5HWh9tA/UBHKsFVStJHsarM7D4VNeTQkQ2mN7x3hoQ08cRcrRXxgk
VslzTTG9pDYm6Lw4K8mvZqz5kuH/5/uwaWZ7GM9swE5noqi/SBl4CFZTTAv9K1t6IgYusalf8hLP
LHgOVU1wqHKyk5FKDuO4n/K7o8k5RoaAcFIwIrb1dtxHHiIszm3wvxQwvI3WDoC+hP4N8VaZlRJI
9gb0wZ1jsd7daPBsZrPrQExqD4VMNeXybS1t1yrNTXrWiKWiEySyz4/CVMPtDmEGWyFMWJsB3CZs
gl87IU+L2wvQ0fP555dm14Su6O0eFCC786Hp299l6lF9uBdvde8sbbh/R8ohWAeXeldufsn5FAkW
bZyDfJNqnWuVrTgi5rq+03dRVxqpl8MR/ay6TGAtfeDzBljDuMfKvgIwgK9wbKWFExRRRb9PcQrR
iU+hXf3w7Ur+Hx2ZiS3MZGj44oCHm+Kv28K+Cv/LpVwOGfU8uEknTKB5PQ20ytaoIymQIbXqANWF
KZ9h/6w9YkRkVxmW9mkqb8R7N/Zk4GhjHUwOXEU+LQ3CavqM4cUcMjOW6FS2n3iixK9cySH62YEB
5audgfnvA5Qvnss4qgixe7Yn7egkni8kfGz+xSibczGQIjMq3/gx9uH6gQbsC/KiAIbAbp2B3kZE
L7FIIoTaIcQdFlaih12Dz6ZjtDapWs1vzsIO/89SOXNXl43roTSkCTGSU0jrci0xRxllb6emqYky
tRiFJj7+NbSPm9UyP7t9KynTgtbWDiHY6ZKx5r9SN24JiPh54mJ9jyoIeeGSndUa6c8/837bsHIO
tB8qovlUT7bedev8GDMP9FI/aLN1sV39GSlDz0ywaNyDMFk0NjFb5Jp556CPXurYqTFdQZQEzbbx
Hqd0jW3ILZvQrTGM8Ns4vwsU7mDTsjubet6BTutoR2BFn5djfR7gLCxhdWdgj4FaW2gjOa57XDFV
2hGnHaDLNlHI+0ExJCRvCKMIyvlmUffkDM/UBrWy+J6myu+JHEHLx2lmbv62Rl28vQQXua8LRj0h
j2NcLz5q3LekJ7Vmc6bwLM+SXcyjkz8B4q+jca2fGmDOppAfYhV887qMox/R6A8DDE/fzYp4ltF3
1tC/DRWHeYIbl/s9F0W14C9yNQtCfbkJxSJIPa+nvfNms8xRul8zuQT9nj3pshT+0bRpE7Mzw5oO
tKONDgCLqCBn1YtWSw5pkAT1osULSKU0BAOUjMlGvtYMxYA2rVN6fkKI6PHaivhm7bw+uFr/Ngoi
WTqXRC4VdIXUclNNyjJfzBozsldc1JuEAvGA2r/dKVvuXL9GZ1dGOrObrdTpF3OOPmSjG5btUzv3
TSVNAMv2b6sdcziDD0eko7FX7liL+fEKTSe+WG+8dKcM+Ec7V4ISWPr81WFf3kaLC6d8B36FjQDZ
wSe2IFaN//CHYVemb36qTsZ1GI3UptnsLmR3fE9WNtBUTBn92FTbJaj+taZqXMCMeUGgRd6G+p49
dreu7RIBlbB7jmiyXVH/1ldUz8jTMnj+507BhrWMmpXPMU+EkbIAGDgApKbjKzyGMv4LN/2W9PEA
HqGXuzD2BCyW10uKAq2Wzl8yyWqcUUJTSOrz10jv2oKfKxo/ofaq2F9lf8TQZJqE8WD9AiSgr4e/
3JvTDDt73HRNhRdr3piAx+iwP+N7QWCuEvxwPM1SiRWDjreaT1d1suqx8Vu3RrZzp+TIJxqOmaYb
lPJ0ngz7GJnBR+tpNJ4gfc4PPF/ZXZQKtLPG+WPEgFBdRzLiD7VMDFBSemkhkM83GpCqqw0UHHcj
hn0h3WN3QMne+rNGaOvdbh2wQqZwA8uHCvyuqeMazGWCMLiWq2rKP5YHWP2xwIwovooSmYz14+Nk
qgFyHHB2M9KgxyiJ3sx42YcrPS57XbvY9gjfjMcMhx9QD7N9OkJ7I1s9oW72C3gNIzPE9vgxX7NW
xI8=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay is
  port (
    ce : out STD_LOGIC;
    \qspo_int_reg[4]\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay : entity is "minized_demodulate_xldelay";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay is
begin
\srl_delay.synth_reg_srl_inst\: entity work.minized_petalinux_minized_demodulate_0_0_synth_reg_49
     port map (
      ce => ce,
      clk => clk,
      \qspo_int_reg[4]\ => \qspo_int_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_0 is
  port (
    ce : out STD_LOGIC;
    \qspo_int_reg[5]\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_0 : entity is "minized_demodulate_xldelay";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_0;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_0 is
begin
\srl_delay.synth_reg_srl_inst\: entity work.minized_petalinux_minized_demodulate_0_0_synth_reg_47
     port map (
      ce => ce,
      clk => clk,
      \qspo_int_reg[5]\ => \qspo_int_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_13 is
  port (
    \accum_reg_39_23_reg[0]\ : out STD_LOGIC;
    logical1_y_net_x0 : out STD_LOGIC;
    logical2_y_net_x0 : out STD_LOGIC;
    logical3_y_net_x0 : out STD_LOGIC;
    logical4_y_net_x0 : out STD_LOGIC;
    logical5_y_net_x0 : out STD_LOGIC;
    logical6_y_net_x0 : out STD_LOGIC;
    logical7_y_net : out STD_LOGIC;
    \op_mem_37_22_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \qspo_int_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_13 : entity is "minized_demodulate_xldelay";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_13;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_13 is
begin
\srl_delay.synth_reg_srl_inst\: entity work.minized_petalinux_minized_demodulate_0_0_synth_reg
     port map (
      \accum_reg_39_23_reg[0]\ => \accum_reg_39_23_reg[0]\,
      clk => clk,
      logical1_y_net_x0 => logical1_y_net_x0,
      logical2_y_net_x0 => logical2_y_net_x0,
      logical3_y_net_x0 => logical3_y_net_x0,
      logical4_y_net_x0 => logical4_y_net_x0,
      logical5_y_net_x0 => logical5_y_net_x0,
      logical6_y_net_x0 => logical6_y_net_x0,
      logical7_y_net => logical7_y_net,
      \op_mem_37_22_reg[0]\ => \op_mem_37_22_reg[0]\,
      \qspo_int_reg[7]\(6 downto 0) => \qspo_int_reg[7]\(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_27 is
  port (
    delay1_q_net : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_27 : entity is "minized_demodulate_xldelay";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_27;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_27 is
begin
\srl_delay.synth_reg_srl_inst\: entity work.minized_petalinux_minized_demodulate_0_0_synth_reg_28
     port map (
      Q(0) => Q(0),
      clk => clk,
      delay1_q_net => delay1_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_36 is
  port (
    delay1_q_net_0 : out STD_LOGIC;
    logical1_y_net : out STD_LOGIC;
    logical2_y_net : out STD_LOGIC;
    logical3_y_net : out STD_LOGIC;
    logical4_y_net : out STD_LOGIC;
    logical5_y_net : out STD_LOGIC;
    logical6_y_net : out STD_LOGIC;
    logical7_y_net_x0 : out STD_LOGIC;
    \qspo_int_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    qspo : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_36 : entity is "minized_demodulate_xldelay";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_36;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_36 is
begin
\srl_delay.synth_reg_srl_inst\: entity work.minized_petalinux_minized_demodulate_0_0_synth_reg_43
     port map (
      \accum_reg_39_23_reg[24]\ => delay1_q_net_0,
      clk => clk,
      logical1_y_net => logical1_y_net,
      logical2_y_net => logical2_y_net,
      logical3_y_net => logical3_y_net,
      logical4_y_net => logical4_y_net,
      logical5_y_net => logical5_y_net,
      logical6_y_net => logical6_y_net,
      logical7_y_net_x0 => logical7_y_net_x0,
      qspo(6 downto 0) => qspo(6 downto 0),
      \qspo_int_reg[7]\(0) => \qspo_int_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_38 is
  port (
    \^ce\ : out STD_LOGIC;
    CE : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_38 : entity is "minized_demodulate_xldelay";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_38;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_38 is
begin
\srl_delay.synth_reg_srl_inst\: entity work.minized_petalinux_minized_demodulate_0_0_synth_reg_41
     port map (
      CE => CE,
      \^ce\ => \^ce\,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_59 is
  port (
    delay1_q_net : out STD_LOGIC;
    inverter2_op_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_59 : entity is "minized_demodulate_xldelay";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_59;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_59 is
begin
\srl_delay.synth_reg_srl_inst\: entity work.minized_petalinux_minized_demodulate_0_0_synth_reg_60
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net,
      inverter2_op_net => inverter2_op_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_62 is
  port (
    delay1_q_net : out STD_LOGIC;
    inverter1_op_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_62 : entity is "minized_demodulate_xldelay";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_62;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_62 is
begin
\srl_delay.synth_reg_srl_inst\: entity work.minized_petalinux_minized_demodulate_0_0_synth_reg_63
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net,
      inverter1_op_net => inverter1_op_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0\ is
  port (
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CE : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0\ : entity is "minized_demodulate_xldelay";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0\ is
begin
\srl_delay.synth_reg_srl_inst\: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1_68\
     port map (
      CE => CE,
      clk => clk,
      q(0) => q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0_55\ is
  port (
    ce : out STD_LOGIC;
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    inverter2_op_net : out STD_LOGIC;
    delay1_q_net : in STD_LOGIC;
    register2_q_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0_55\ : entity is "minized_demodulate_xldelay";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0_55\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0_55\ is
begin
\srl_delay.synth_reg_srl_inst\: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1\
     port map (
      ce => ce,
      clk => clk,
      delay1_q_net => delay1_q_net,
      inverter2_op_net => inverter2_op_net,
      q(0) => q(0),
      register2_q_net => register2_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized1\ is
  port (
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    register2_q_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized1\ : entity is "minized_demodulate_xldelay";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized1\ is
begin
\srl_delay.synth_reg_srl_inst\: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized3\
     port map (
      clk => clk,
      q(0) => q(0),
      register2_q_net => register2_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2\ is
  port (
    q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_no_async_controls.output_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2\ : entity is "minized_demodulate_xldelay";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2\ is
begin
\srl_delay.synth_reg_srl_inst\: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5_45\
     port map (
      clk => clk,
      \i_no_async_controls.output_reg[3]\(2 downto 0) => \i_no_async_controls.output_reg[3]\(2 downto 0),
      q(2 downto 0) => q(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2_37\ is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg : in STD_LOGIC_VECTOR ( 24 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_5 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_4 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_3 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_2 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \^d\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2_37\ : entity is "minized_demodulate_xldelay";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2_37\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2_37\ is
begin
\srl_delay.synth_reg_srl_inst\: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5\
     port map (
      D(24 downto 0) => D(24 downto 0),
      Q(24 downto 0) => Q(24 downto 0),
      accum_reg_39_23_reg(24 downto 0) => accum_reg_39_23_reg(24 downto 0),
      accum_reg_39_23_reg_0(24 downto 0) => accum_reg_39_23_reg_0(24 downto 0),
      accum_reg_39_23_reg_1(24 downto 0) => accum_reg_39_23_reg_1(24 downto 0),
      accum_reg_39_23_reg_2(24 downto 0) => accum_reg_39_23_reg_2(24 downto 0),
      accum_reg_39_23_reg_3(24 downto 0) => accum_reg_39_23_reg_3(24 downto 0),
      accum_reg_39_23_reg_4(24 downto 0) => accum_reg_39_23_reg_4(24 downto 0),
      accum_reg_39_23_reg_5(24 downto 0) => accum_reg_39_23_reg_5(24 downto 0),
      clk => clk,
      \^d\(2 downto 0) => \^d\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized3\ is
  port (
    q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    o : in STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized3\ : entity is "minized_demodulate_xldelay";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized3\ is
begin
\srl_delay.synth_reg_srl_inst\: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized7\
     port map (
      clk => clk,
      o(24 downto 0) => o(24 downto 0),
      q(24 downto 0) => q(24 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized4\ is
  port (
    q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized4\ : entity is "minized_demodulate_xldelay";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized4\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized4\ is
begin
\srl_delay.synth_reg_srl_inst\: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized9\
     port map (
      adc_in(15 downto 0) => adc_in(15 downto 0),
      adc_trig(0) => adc_trig(0),
      clk => clk,
      q(15 downto 0) => q(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized5\ is
  port (
    q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    d : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized5\ : entity is "minized_demodulate_xldelay";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized5\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized5\ is
begin
\srl_delay.synth_reg_srl_inst\: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized11\
     port map (
      adc_trig(0) => adc_trig(0),
      clk => clk,
      d(15 downto 0) => d(15 downto 0),
      q(15 downto 0) => q(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister is
  port (
    ADD : out STD_LOGIC;
    logical3_y_net : in STD_LOGIC;
    logical_y_net_x0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister : entity is "minized_demodulate_xlregister";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister is
begin
synth_reg_inst: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1\
     port map (
      ADD => ADD,
      clk => clk,
      logical3_y_net => logical3_y_net,
      logical_y_net_x0 => logical_y_net_x0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_51 is
  port (
    SINIT : out STD_LOGIC;
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    relational_op_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_51 : entity is "minized_demodulate_xlregister";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_51;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_51 is
begin
synth_reg_inst: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_52\
     port map (
      SINIT => SINIT,
      adc_trig(0) => adc_trig(0),
      clk => clk,
      relational_op_net => relational_op_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_65 is
  port (
    register2_q_net : out STD_LOGIC;
    SINIT : out STD_LOGIC;
    \i_no_async_controls.output_reg[8]\ : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_65 : entity is "minized_demodulate_xlregister";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_65;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_65 is
begin
synth_reg_inst: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_66\
     port map (
      SINIT => SINIT,
      clk => clk,
      \i_no_async_controls.output_reg[8]\ => \i_no_async_controls.output_reg[8]\,
      q(0) => q(0),
      register2_q_net => register2_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0\ : entity is "minized_demodulate_xlregister";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0\ is
begin
synth_reg_inst: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_25\
     port map (
      ce => ce,
      clk => clk,
      i(17 downto 0) => i(17 downto 0),
      o(17 downto 0) => o(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_1\ is
  port (
    \^o\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \accum_reg_39_23_reg[3]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    accum_reg_39_23_reg : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_1 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_2 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_3 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_4 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_5 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_1\ : entity is "minized_demodulate_xlregister";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_1\ is
begin
synth_reg_inst: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_23\
     port map (
      O(3 downto 0) => O(3 downto 0),
      accum_reg_39_23_reg(24 downto 0) => accum_reg_39_23_reg(24 downto 0),
      \accum_reg_39_23_reg[11]\(3 downto 0) => \accum_reg_39_23_reg[11]\(3 downto 0),
      \accum_reg_39_23_reg[11]_0\(3 downto 0) => \accum_reg_39_23_reg[11]_0\(3 downto 0),
      \accum_reg_39_23_reg[11]_1\(3 downto 0) => \accum_reg_39_23_reg[11]_1\(3 downto 0),
      \accum_reg_39_23_reg[11]_2\(3 downto 0) => \accum_reg_39_23_reg[11]_2\(3 downto 0),
      \accum_reg_39_23_reg[11]_3\(3 downto 0) => \accum_reg_39_23_reg[11]_3\(3 downto 0),
      \accum_reg_39_23_reg[11]_4\(3 downto 0) => \accum_reg_39_23_reg[11]_4\(3 downto 0),
      \accum_reg_39_23_reg[11]_5\(3 downto 0) => \accum_reg_39_23_reg[11]_5\(3 downto 0),
      \accum_reg_39_23_reg[15]\(3 downto 0) => \accum_reg_39_23_reg[15]\(3 downto 0),
      \accum_reg_39_23_reg[15]_0\(3 downto 0) => \accum_reg_39_23_reg[15]_0\(3 downto 0),
      \accum_reg_39_23_reg[15]_1\(3 downto 0) => \accum_reg_39_23_reg[15]_1\(3 downto 0),
      \accum_reg_39_23_reg[15]_2\(3 downto 0) => \accum_reg_39_23_reg[15]_2\(3 downto 0),
      \accum_reg_39_23_reg[15]_3\(3 downto 0) => \accum_reg_39_23_reg[15]_3\(3 downto 0),
      \accum_reg_39_23_reg[15]_4\(3 downto 0) => \accum_reg_39_23_reg[15]_4\(3 downto 0),
      \accum_reg_39_23_reg[15]_5\(3 downto 0) => \accum_reg_39_23_reg[15]_5\(3 downto 0),
      \accum_reg_39_23_reg[19]\(3 downto 0) => \accum_reg_39_23_reg[19]\(3 downto 0),
      \accum_reg_39_23_reg[19]_0\(3 downto 0) => \accum_reg_39_23_reg[19]_0\(3 downto 0),
      \accum_reg_39_23_reg[19]_1\(3 downto 0) => \accum_reg_39_23_reg[19]_1\(3 downto 0),
      \accum_reg_39_23_reg[19]_2\(3 downto 0) => \accum_reg_39_23_reg[19]_2\(3 downto 0),
      \accum_reg_39_23_reg[19]_3\(3 downto 0) => \accum_reg_39_23_reg[19]_3\(3 downto 0),
      \accum_reg_39_23_reg[19]_4\(3 downto 0) => \accum_reg_39_23_reg[19]_4\(3 downto 0),
      \accum_reg_39_23_reg[19]_5\(3 downto 0) => \accum_reg_39_23_reg[19]_5\(3 downto 0),
      \accum_reg_39_23_reg[23]\(3 downto 0) => \accum_reg_39_23_reg[23]\(3 downto 0),
      \accum_reg_39_23_reg[23]_0\(3 downto 0) => \accum_reg_39_23_reg[23]_0\(3 downto 0),
      \accum_reg_39_23_reg[23]_1\(3 downto 0) => \accum_reg_39_23_reg[23]_1\(3 downto 0),
      \accum_reg_39_23_reg[23]_2\(3 downto 0) => \accum_reg_39_23_reg[23]_2\(3 downto 0),
      \accum_reg_39_23_reg[23]_3\(3 downto 0) => \accum_reg_39_23_reg[23]_3\(3 downto 0),
      \accum_reg_39_23_reg[23]_4\(3 downto 0) => \accum_reg_39_23_reg[23]_4\(3 downto 0),
      \accum_reg_39_23_reg[23]_5\(3 downto 0) => \accum_reg_39_23_reg[23]_5\(3 downto 0),
      \accum_reg_39_23_reg[24]\(0) => \accum_reg_39_23_reg[24]\(0),
      \accum_reg_39_23_reg[24]_0\(0) => \accum_reg_39_23_reg[24]_0\(0),
      \accum_reg_39_23_reg[24]_1\(0) => \accum_reg_39_23_reg[24]_1\(0),
      \accum_reg_39_23_reg[24]_2\(0) => \accum_reg_39_23_reg[24]_2\(0),
      \accum_reg_39_23_reg[24]_3\(0) => \accum_reg_39_23_reg[24]_3\(0),
      \accum_reg_39_23_reg[24]_4\(0) => \accum_reg_39_23_reg[24]_4\(0),
      \accum_reg_39_23_reg[24]_5\(0) => \accum_reg_39_23_reg[24]_5\(0),
      \accum_reg_39_23_reg[3]\(3 downto 0) => \accum_reg_39_23_reg[3]\(3 downto 0),
      \accum_reg_39_23_reg[3]_0\(3 downto 0) => \accum_reg_39_23_reg[3]_0\(3 downto 0),
      \accum_reg_39_23_reg[3]_1\(3 downto 0) => \accum_reg_39_23_reg[3]_1\(3 downto 0),
      \accum_reg_39_23_reg[3]_2\(3 downto 0) => \accum_reg_39_23_reg[3]_2\(3 downto 0),
      \accum_reg_39_23_reg[3]_3\(3 downto 0) => \accum_reg_39_23_reg[3]_3\(3 downto 0),
      \accum_reg_39_23_reg[3]_4\(3 downto 0) => \accum_reg_39_23_reg[3]_4\(3 downto 0),
      \accum_reg_39_23_reg[7]\(3 downto 0) => \accum_reg_39_23_reg[7]\(3 downto 0),
      \accum_reg_39_23_reg[7]_0\(3 downto 0) => \accum_reg_39_23_reg[7]_0\(3 downto 0),
      \accum_reg_39_23_reg[7]_1\(3 downto 0) => \accum_reg_39_23_reg[7]_1\(3 downto 0),
      \accum_reg_39_23_reg[7]_2\(3 downto 0) => \accum_reg_39_23_reg[7]_2\(3 downto 0),
      \accum_reg_39_23_reg[7]_3\(3 downto 0) => \accum_reg_39_23_reg[7]_3\(3 downto 0),
      \accum_reg_39_23_reg[7]_4\(3 downto 0) => \accum_reg_39_23_reg[7]_4\(3 downto 0),
      \accum_reg_39_23_reg[7]_5\(3 downto 0) => \accum_reg_39_23_reg[7]_5\(3 downto 0),
      accum_reg_39_23_reg_0(24 downto 0) => accum_reg_39_23_reg_0(24 downto 0),
      accum_reg_39_23_reg_1(24 downto 0) => accum_reg_39_23_reg_1(24 downto 0),
      accum_reg_39_23_reg_2(24 downto 0) => accum_reg_39_23_reg_2(24 downto 0),
      accum_reg_39_23_reg_3(24 downto 0) => accum_reg_39_23_reg_3(24 downto 0),
      accum_reg_39_23_reg_4(24 downto 0) => accum_reg_39_23_reg_4(24 downto 0),
      accum_reg_39_23_reg_5(24 downto 0) => accum_reg_39_23_reg_5(24 downto 0),
      ce => ce,
      clk => clk,
      i(17 downto 0) => i(17 downto 0),
      \^o\(17 downto 0) => \^o\(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_2\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_2\ : entity is "minized_demodulate_xlregister";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_2\ is
begin
synth_reg_inst: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_21\
     port map (
      ce => ce,
      clk => clk,
      i(17 downto 0) => i(17 downto 0),
      o(17 downto 0) => o(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_3\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_3\ : entity is "minized_demodulate_xlregister";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_3\ is
begin
synth_reg_inst: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_19\
     port map (
      ce => ce,
      clk => clk,
      i(17 downto 0) => i(17 downto 0),
      o(17 downto 0) => o(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_4\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_4\ : entity is "minized_demodulate_xlregister";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_4\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_4\ is
begin
synth_reg_inst: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3\
     port map (
      ce => ce,
      clk => clk,
      o(17 downto 0) => o(17 downto 0),
      q(17 downto 0) => q(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_56\ is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_56\ : entity is "minized_demodulate_xlregister";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_56\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_56\ is
begin
synth_reg_inst: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_57\
     port map (
      ce => ce,
      clk => clk,
      i(17 downto 0) => i(17 downto 0),
      o(17 downto 0) => o(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized1\ is
  port (
    o : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ce : in STD_LOGIC;
    i : in STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized1\ : entity is "minized_demodulate_xlregister";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized1\ is
begin
synth_reg_inst: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized5\
     port map (
      ce => ce,
      clk => clk,
      i(24 downto 0) => i(24 downto 0),
      o(24 downto 0) => o(24 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized2\ is
  port (
    o : out STD_LOGIC_VECTOR ( 16 downto 0 );
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized2\ : entity is "minized_demodulate_xlregister";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized2\ is
begin
synth_reg_inst: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized7\
     port map (
      adc_trig(0) => adc_trig(0),
      clk => clk,
      i(16 downto 0) => i(16 downto 0),
      o(16 downto 0) => o(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => dinb(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(17 downto 9),
      douta(8 downto 0) => douta(17 downto 9),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(24 downto 18),
      douta(6 downto 0) => douta(24 downto 18),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized1\ is
begin
\ramloop[0].ram.r\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized2\ is
  signal douta_array : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.minized_petalinux_minized_demodulate_0_0_bindec
     port map (
      addra(0) => addra(12),
      ena => ena,
      ena_array(1 downto 0) => ena_array(1 downto 0)
    );
\has_mux_a.A\: entity work.minized_petalinux_minized_demodulate_0_0_blk_mem_gen_mux
     port map (
      addra(0) => addra(12),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      douta_array(31 downto 0) => douta_array(31 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0)
    );
\ramloop[1].ram.r\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(24 downto 16),
      ena_array(0) => ena_array(1)
    );
\ramloop[2].ram.r\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(6 downto 0) => douta_array(15 downto 9),
      ena_array(0) => ena_array(0)
    );
\ramloop[3].ram.r\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(6 downto 0) => douta_array(31 downto 25),
      ena_array(0) => ena_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 is
  port (
    a : in STD_LOGIC_VECTOR ( 4 downto 0 );
    d : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dpra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    we : in STD_LOGIC;
    i_ce : in STD_LOGIC;
    qspo_ce : in STD_LOGIC;
    qdpo_ce : in STD_LOGIC;
    qdpo_clk : in STD_LOGIC;
    qspo_rst : in STD_LOGIC;
    qdpo_rst : in STD_LOGIC;
    qspo_srst : in STD_LOGIC;
    qdpo_srst : in STD_LOGIC;
    spo : out STD_LOGIC_VECTOR ( 9 downto 0 );
    dpo : out STD_LOGIC_VECTOR ( 9 downto 0 );
    qspo : out STD_LOGIC_VECTOR ( 9 downto 0 );
    qdpo : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDR_WIDTH : integer;
  attribute C_ADDR_WIDTH of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 5;
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is "0";
  attribute C_DEPTH : integer;
  attribute C_DEPTH of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 32;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is "./";
  attribute C_HAS_CLK : integer;
  attribute C_HAS_CLK of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 1;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_HAS_DPO : integer;
  attribute C_HAS_DPO of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_HAS_DPRA : integer;
  attribute C_HAS_DPRA of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_HAS_I_CE : integer;
  attribute C_HAS_I_CE of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_HAS_QDPO : integer;
  attribute C_HAS_QDPO of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_HAS_QDPO_CE : integer;
  attribute C_HAS_QDPO_CE of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_HAS_QDPO_CLK : integer;
  attribute C_HAS_QDPO_CLK of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_HAS_QDPO_RST : integer;
  attribute C_HAS_QDPO_RST of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_HAS_QDPO_SRST : integer;
  attribute C_HAS_QDPO_SRST of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_HAS_QSPO : integer;
  attribute C_HAS_QSPO of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 1;
  attribute C_HAS_QSPO_CE : integer;
  attribute C_HAS_QSPO_CE of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 1;
  attribute C_HAS_QSPO_RST : integer;
  attribute C_HAS_QSPO_RST of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_HAS_QSPO_SRST : integer;
  attribute C_HAS_QSPO_SRST of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_HAS_SPO : integer;
  attribute C_HAS_SPO of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_HAS_WE : integer;
  attribute C_HAS_WE of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_MEM_INIT_FILE : string;
  attribute C_MEM_INIT_FILE of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is "minized_demodulate_dist_mem_gen_i0.mif";
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_PARSER_TYPE : integer;
  attribute C_PARSER_TYPE of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 1;
  attribute C_PIPELINE_STAGES : integer;
  attribute C_PIPELINE_STAGES of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_QCE_JOINED : integer;
  attribute C_QCE_JOINED of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_QUALIFY_WE : integer;
  attribute C_QUALIFY_WE of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_READ_MIF : integer;
  attribute C_READ_MIF of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 1;
  attribute C_REG_A_D_INPUTS : integer;
  attribute C_REG_A_D_INPUTS of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute C_REG_DPRA_INPUT : integer;
  attribute C_REG_DPRA_INPUT of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is "dist_mem_gen_v8_0_12";
  attribute c_family : string;
  attribute c_family of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is "zynq";
  attribute c_sync_enable : integer;
  attribute c_sync_enable of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 1;
  attribute c_width : integer;
  attribute c_width of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 : entity is 10;
end minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 is
  signal \<const0>\ : STD_LOGIC;
begin
  dpo(9) <= \<const0>\;
  dpo(8) <= \<const0>\;
  dpo(7) <= \<const0>\;
  dpo(6) <= \<const0>\;
  dpo(5) <= \<const0>\;
  dpo(4) <= \<const0>\;
  dpo(3) <= \<const0>\;
  dpo(2) <= \<const0>\;
  dpo(1) <= \<const0>\;
  dpo(0) <= \<const0>\;
  qdpo(9) <= \<const0>\;
  qdpo(8) <= \<const0>\;
  qdpo(7) <= \<const0>\;
  qdpo(6) <= \<const0>\;
  qdpo(5) <= \<const0>\;
  qdpo(4) <= \<const0>\;
  qdpo(3) <= \<const0>\;
  qdpo(2) <= \<const0>\;
  qdpo(1) <= \<const0>\;
  qdpo(0) <= \<const0>\;
  spo(9) <= \<const0>\;
  spo(8) <= \<const0>\;
  spo(7) <= \<const0>\;
  spo(6) <= \<const0>\;
  spo(5) <= \<const0>\;
  spo(4) <= \<const0>\;
  spo(3) <= \<const0>\;
  spo(2) <= \<const0>\;
  spo(1) <= \<const0>\;
  spo(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\synth_options.dist_mem_inst\: entity work.minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth
     port map (
      a(4 downto 0) => a(4 downto 0),
      clk => clk,
      qspo(9 downto 0) => qspo(9 downto 0),
      qspo_ce => qspo_ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ is
  port (
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dpra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    we : in STD_LOGIC;
    i_ce : in STD_LOGIC;
    qspo_ce : in STD_LOGIC;
    qdpo_ce : in STD_LOGIC;
    qdpo_clk : in STD_LOGIC;
    qspo_rst : in STD_LOGIC;
    qdpo_rst : in STD_LOGIC;
    qspo_srst : in STD_LOGIC;
    qdpo_srst : in STD_LOGIC;
    spo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dpo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qdpo : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDR_WIDTH : integer;
  attribute C_ADDR_WIDTH of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 4;
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is "0";
  attribute C_DEPTH : integer;
  attribute C_DEPTH of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 16;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is "./";
  attribute C_HAS_CLK : integer;
  attribute C_HAS_CLK of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 1;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_DPO : integer;
  attribute C_HAS_DPO of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_DPRA : integer;
  attribute C_HAS_DPRA of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_I_CE : integer;
  attribute C_HAS_I_CE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_QDPO : integer;
  attribute C_HAS_QDPO of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_QDPO_CE : integer;
  attribute C_HAS_QDPO_CE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_QDPO_CLK : integer;
  attribute C_HAS_QDPO_CLK of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_QDPO_RST : integer;
  attribute C_HAS_QDPO_RST of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_QDPO_SRST : integer;
  attribute C_HAS_QDPO_SRST of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_QSPO : integer;
  attribute C_HAS_QSPO of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 1;
  attribute C_HAS_QSPO_CE : integer;
  attribute C_HAS_QSPO_CE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 1;
  attribute C_HAS_QSPO_RST : integer;
  attribute C_HAS_QSPO_RST of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_QSPO_SRST : integer;
  attribute C_HAS_QSPO_SRST of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_SPO : integer;
  attribute C_HAS_SPO of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_WE : integer;
  attribute C_HAS_WE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_MEM_INIT_FILE : string;
  attribute C_MEM_INIT_FILE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is "minized_demodulate_dist_mem_gen_i1.mif";
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_PARSER_TYPE : integer;
  attribute C_PARSER_TYPE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 1;
  attribute C_PIPELINE_STAGES : integer;
  attribute C_PIPELINE_STAGES of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_QCE_JOINED : integer;
  attribute C_QCE_JOINED of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_QUALIFY_WE : integer;
  attribute C_QUALIFY_WE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_READ_MIF : integer;
  attribute C_READ_MIF of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 1;
  attribute C_REG_A_D_INPUTS : integer;
  attribute C_REG_A_D_INPUTS of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute C_REG_DPRA_INPUT : integer;
  attribute C_REG_DPRA_INPUT of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is "dist_mem_gen_v8_0_12";
  attribute c_family : string;
  attribute c_family of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is "zynq";
  attribute c_sync_enable : integer;
  attribute c_sync_enable of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 1;
  attribute c_width : integer;
  attribute c_width of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ : entity is 8;
end \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dpo(7) <= \<const0>\;
  dpo(6) <= \<const0>\;
  dpo(5) <= \<const0>\;
  dpo(4) <= \<const0>\;
  dpo(3) <= \<const0>\;
  dpo(2) <= \<const0>\;
  dpo(1) <= \<const0>\;
  dpo(0) <= \<const0>\;
  qdpo(7) <= \<const0>\;
  qdpo(6) <= \<const0>\;
  qdpo(5) <= \<const0>\;
  qdpo(4) <= \<const0>\;
  qdpo(3) <= \<const0>\;
  qdpo(2) <= \<const0>\;
  qdpo(1) <= \<const0>\;
  qdpo(0) <= \<const0>\;
  spo(7) <= \<const0>\;
  spo(6) <= \<const0>\;
  spo(5) <= \<const0>\;
  spo(4) <= \<const0>\;
  spo(3) <= \<const0>\;
  spo(2) <= \<const0>\;
  spo(1) <= \<const0>\;
  spo(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\synth_options.dist_mem_inst\: entity work.\minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0\
     port map (
      a(3 downto 0) => a(3 downto 0),
      clk => clk,
      qspo(7 downto 0) => qspo(7 downto 0),
      qspo_ce => qspo_ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ is
  port (
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dpra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    we : in STD_LOGIC;
    i_ce : in STD_LOGIC;
    qspo_ce : in STD_LOGIC;
    qdpo_ce : in STD_LOGIC;
    qdpo_clk : in STD_LOGIC;
    qspo_rst : in STD_LOGIC;
    qdpo_rst : in STD_LOGIC;
    qspo_srst : in STD_LOGIC;
    qdpo_srst : in STD_LOGIC;
    spo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dpo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qdpo : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_ADDR_WIDTH : integer;
  attribute C_ADDR_WIDTH of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 4;
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is "0";
  attribute C_DEPTH : integer;
  attribute C_DEPTH of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 16;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is "./";
  attribute C_HAS_CLK : integer;
  attribute C_HAS_CLK of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 1;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_HAS_DPO : integer;
  attribute C_HAS_DPO of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_HAS_DPRA : integer;
  attribute C_HAS_DPRA of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_HAS_I_CE : integer;
  attribute C_HAS_I_CE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_HAS_QDPO : integer;
  attribute C_HAS_QDPO of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_HAS_QDPO_CE : integer;
  attribute C_HAS_QDPO_CE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_HAS_QDPO_CLK : integer;
  attribute C_HAS_QDPO_CLK of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_HAS_QDPO_RST : integer;
  attribute C_HAS_QDPO_RST of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_HAS_QDPO_SRST : integer;
  attribute C_HAS_QDPO_SRST of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_HAS_QSPO : integer;
  attribute C_HAS_QSPO of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 1;
  attribute C_HAS_QSPO_CE : integer;
  attribute C_HAS_QSPO_CE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 1;
  attribute C_HAS_QSPO_RST : integer;
  attribute C_HAS_QSPO_RST of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_HAS_QSPO_SRST : integer;
  attribute C_HAS_QSPO_SRST of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_HAS_SPO : integer;
  attribute C_HAS_SPO of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_HAS_WE : integer;
  attribute C_HAS_WE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_MEM_INIT_FILE : string;
  attribute C_MEM_INIT_FILE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is "minized_demodulate_dist_mem_gen_i1.mif";
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_PARSER_TYPE : integer;
  attribute C_PARSER_TYPE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 1;
  attribute C_PIPELINE_STAGES : integer;
  attribute C_PIPELINE_STAGES of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_QCE_JOINED : integer;
  attribute C_QCE_JOINED of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_QUALIFY_WE : integer;
  attribute C_QUALIFY_WE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_READ_MIF : integer;
  attribute C_READ_MIF of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 1;
  attribute C_REG_A_D_INPUTS : integer;
  attribute C_REG_A_D_INPUTS of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute C_REG_DPRA_INPUT : integer;
  attribute C_REG_DPRA_INPUT of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is "dist_mem_gen_v8_0_12";
  attribute c_family : string;
  attribute c_family of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is "zynq";
  attribute c_sync_enable : integer;
  attribute c_sync_enable of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 1;
  attribute c_width : integer;
  attribute c_width of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ : entity is 8;
end \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dpo(7) <= \<const0>\;
  dpo(6) <= \<const0>\;
  dpo(5) <= \<const0>\;
  dpo(4) <= \<const0>\;
  dpo(3) <= \<const0>\;
  dpo(2) <= \<const0>\;
  dpo(1) <= \<const0>\;
  dpo(0) <= \<const0>\;
  qdpo(7) <= \<const0>\;
  qdpo(6) <= \<const0>\;
  qdpo(5) <= \<const0>\;
  qdpo(4) <= \<const0>\;
  qdpo(3) <= \<const0>\;
  qdpo(2) <= \<const0>\;
  qdpo(1) <= \<const0>\;
  qdpo(0) <= \<const0>\;
  spo(7) <= \<const0>\;
  spo(6) <= \<const0>\;
  spo(5) <= \<const0>\;
  spo(4) <= \<const0>\;
  spo(3) <= \<const0>\;
  spo(2) <= \<const0>\;
  spo(1) <= \<const0>\;
  spo(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\synth_options.dist_mem_inst\: entity work.\minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0_39\
     port map (
      a(3 downto 0) => a(3 downto 0),
      clk => clk,
      qspo(7 downto 0) => qspo(7 downto 0),
      qspo_ce => qspo_ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    ZERO_DETECT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PCASC : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 16;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 0;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is "10000001";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 16;
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 1;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 1;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 1;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 0;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 31;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is "mult_gen_v12_0_14";
  attribute c_latency : integer;
  attribute c_latency of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is 3;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 : entity is "yes";
end minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_mult_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_i_mult_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_CCM_IMP of i_mult : label is 0;
  attribute C_CE_OVERRIDES_SCLR of i_mult : label is 1;
  attribute C_HAS_ZERO_DETECT of i_mult : label is 0;
  attribute C_MODEL_TYPE of i_mult : label is 0;
  attribute C_MULT_TYPE of i_mult : label is 1;
  attribute C_OPTIMIZE_GOAL of i_mult : label is 1;
  attribute C_OUT_HIGH of i_mult : label is 31;
  attribute C_OUT_LOW of i_mult : label is 0;
  attribute C_ROUND_OUTPUT of i_mult : label is 0;
  attribute C_ROUND_PT of i_mult : label is 0;
  attribute C_VERBOSITY of i_mult : label is 0;
  attribute C_XDEVICEFAMILY of i_mult : label is "zynq";
  attribute c_a_type of i_mult : label is 0;
  attribute c_a_width of i_mult : label is 16;
  attribute c_b_type of i_mult : label is 0;
  attribute c_b_value of i_mult : label is "10000001";
  attribute c_b_width of i_mult : label is 16;
  attribute c_has_ce of i_mult : label is 1;
  attribute c_has_sclr of i_mult : label is 1;
  attribute c_latency of i_mult : label is 3;
  attribute downgradeipidentifiedwarnings of i_mult : label is "yes";
begin
  PCASC(47) <= \<const0>\;
  PCASC(46) <= \<const0>\;
  PCASC(45) <= \<const0>\;
  PCASC(44) <= \<const0>\;
  PCASC(43) <= \<const0>\;
  PCASC(42) <= \<const0>\;
  PCASC(41) <= \<const0>\;
  PCASC(40) <= \<const0>\;
  PCASC(39) <= \<const0>\;
  PCASC(38) <= \<const0>\;
  PCASC(37) <= \<const0>\;
  PCASC(36) <= \<const0>\;
  PCASC(35) <= \<const0>\;
  PCASC(34) <= \<const0>\;
  PCASC(33) <= \<const0>\;
  PCASC(32) <= \<const0>\;
  PCASC(31) <= \<const0>\;
  PCASC(30) <= \<const0>\;
  PCASC(29) <= \<const0>\;
  PCASC(28) <= \<const0>\;
  PCASC(27) <= \<const0>\;
  PCASC(26) <= \<const0>\;
  PCASC(25) <= \<const0>\;
  PCASC(24) <= \<const0>\;
  PCASC(23) <= \<const0>\;
  PCASC(22) <= \<const0>\;
  PCASC(21) <= \<const0>\;
  PCASC(20) <= \<const0>\;
  PCASC(19) <= \<const0>\;
  PCASC(18) <= \<const0>\;
  PCASC(17) <= \<const0>\;
  PCASC(16) <= \<const0>\;
  PCASC(15) <= \<const0>\;
  PCASC(14) <= \<const0>\;
  PCASC(13) <= \<const0>\;
  PCASC(12) <= \<const0>\;
  PCASC(11) <= \<const0>\;
  PCASC(10) <= \<const0>\;
  PCASC(9) <= \<const0>\;
  PCASC(8) <= \<const0>\;
  PCASC(7) <= \<const0>\;
  PCASC(6) <= \<const0>\;
  PCASC(5) <= \<const0>\;
  PCASC(4) <= \<const0>\;
  PCASC(3) <= \<const0>\;
  PCASC(2) <= \<const0>\;
  PCASC(1) <= \<const0>\;
  PCASC(0) <= \<const0>\;
  ZERO_DETECT(1) <= \<const0>\;
  ZERO_DETECT(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_mult: entity work.minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14_viv
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      CE => CE,
      CLK => CLK,
      P(31 downto 0) => P(31 downto 0),
      PCASC(47 downto 0) => NLW_i_mult_PCASC_UNCONNECTED(47 downto 0),
      SCLR => SCLR,
      ZERO_DETECT(1 downto 0) => NLW_i_mult_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    ZERO_DETECT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    P : out STD_LOGIC_VECTOR ( 35 downto 0 );
    PCASC : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 18;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 0;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is "10000001";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 18;
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 1;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 1;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 1;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 0;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 35;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is "mult_gen_v12_0_14";
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is 1;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_mult_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_i_mult_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_CCM_IMP of i_mult : label is 0;
  attribute C_CE_OVERRIDES_SCLR of i_mult : label is 1;
  attribute C_HAS_ZERO_DETECT of i_mult : label is 0;
  attribute C_MODEL_TYPE of i_mult : label is 0;
  attribute C_MULT_TYPE of i_mult : label is 1;
  attribute C_OPTIMIZE_GOAL of i_mult : label is 1;
  attribute C_OUT_HIGH of i_mult : label is 35;
  attribute C_OUT_LOW of i_mult : label is 0;
  attribute C_ROUND_OUTPUT of i_mult : label is 0;
  attribute C_ROUND_PT of i_mult : label is 0;
  attribute C_VERBOSITY of i_mult : label is 0;
  attribute C_XDEVICEFAMILY of i_mult : label is "zynq";
  attribute c_a_type of i_mult : label is 0;
  attribute c_a_width of i_mult : label is 18;
  attribute c_b_type of i_mult : label is 0;
  attribute c_b_value of i_mult : label is "10000001";
  attribute c_b_width of i_mult : label is 18;
  attribute c_has_ce of i_mult : label is 1;
  attribute c_has_sclr of i_mult : label is 1;
  attribute c_latency of i_mult : label is 1;
  attribute downgradeipidentifiedwarnings of i_mult : label is "yes";
begin
  PCASC(47) <= \<const0>\;
  PCASC(46) <= \<const0>\;
  PCASC(45) <= \<const0>\;
  PCASC(44) <= \<const0>\;
  PCASC(43) <= \<const0>\;
  PCASC(42) <= \<const0>\;
  PCASC(41) <= \<const0>\;
  PCASC(40) <= \<const0>\;
  PCASC(39) <= \<const0>\;
  PCASC(38) <= \<const0>\;
  PCASC(37) <= \<const0>\;
  PCASC(36) <= \<const0>\;
  PCASC(35) <= \<const0>\;
  PCASC(34) <= \<const0>\;
  PCASC(33) <= \<const0>\;
  PCASC(32) <= \<const0>\;
  PCASC(31) <= \<const0>\;
  PCASC(30) <= \<const0>\;
  PCASC(29) <= \<const0>\;
  PCASC(28) <= \<const0>\;
  PCASC(27) <= \<const0>\;
  PCASC(26) <= \<const0>\;
  PCASC(25) <= \<const0>\;
  PCASC(24) <= \<const0>\;
  PCASC(23) <= \<const0>\;
  PCASC(22) <= \<const0>\;
  PCASC(21) <= \<const0>\;
  PCASC(20) <= \<const0>\;
  PCASC(19) <= \<const0>\;
  PCASC(18) <= \<const0>\;
  PCASC(17) <= \<const0>\;
  PCASC(16) <= \<const0>\;
  PCASC(15) <= \<const0>\;
  PCASC(14) <= \<const0>\;
  PCASC(13) <= \<const0>\;
  PCASC(12) <= \<const0>\;
  PCASC(11) <= \<const0>\;
  PCASC(10) <= \<const0>\;
  PCASC(9) <= \<const0>\;
  PCASC(8) <= \<const0>\;
  PCASC(7) <= \<const0>\;
  PCASC(6) <= \<const0>\;
  PCASC(5) <= \<const0>\;
  PCASC(4) <= \<const0>\;
  PCASC(3) <= \<const0>\;
  PCASC(2) <= \<const0>\;
  PCASC(1) <= \<const0>\;
  PCASC(0) <= \<const0>\;
  ZERO_DETECT(1) <= \<const0>\;
  ZERO_DETECT(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_mult: entity work.\minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14_viv__parameterized3\
     port map (
      A(17 downto 0) => A(17 downto 0),
      B(17 downto 0) => B(17 downto 0),
      CE => CE,
      CLK => CLK,
      P(35 downto 0) => P(35 downto 0),
      PCASC(47 downto 0) => NLW_i_mult_PCASC_UNCONNECTED(47 downto 0),
      SCLR => SCLR,
      ZERO_DETECT(1 downto 0) => NLW_i_mult_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
FFhFwx0Z7fz6mtY6A5aE1N6pi1GRHYPZNOEM0uL8E7n4YtXNoiwaNiJ94RvvavkmQT3LfuLf8+xC
Wdn/ovm3Ng==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
BRrdNiqsrUppTUtPFFgJ0DC4I+mEOrXINpKiWOiItEZh/M3KrIU5UzjenmgPBJ9RrRVYEFRemwXg
TWojD86EpP2Nfr/2amZDJx2y0g1dp8t4qrISSgUt2YgvKx3zXcbSS3E9KyW/BoKNDdAzXDMbc0dG
b6Y/91di9OQOhhRmezs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f8L1nMX461PY6mcZz/rGq2poeGZo99ejbQ/aiU+uf82S1H17OwrwvdpnLtaIuA5oR5V0xWcSQUsb
o7KNCQ2i8ldbNnBPCgt6S2bONnPaOdsSqss5fLWujR9JneBcKjSLXZXmxOAJqaMY8sJ32hZje3Vm
gHF/vWTxU0V3p1i+WNz+ltcK88r7k5cDdjsgyDrwT0w+C6qh+qqAMbfrYCD+JEjl/GoycUKRon3j
aSx0GaU+tgwNQIes2DLLTsNOrbVT1r0bEbpeUXRB47aCcyiBNe6fZmpjUbmp8RxIgrcBnX6Nl4Mm
SXwGexakYxM3wWlfIll5EYSfeEEuFw14AVZeVQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PStcvdtDEQol6VJANKfzOg3qjemBLidRWhLTETa92VAxqfP/v4xg+G/GN5Lc+i3uDzRhyt9kcO8a
OEkIpdE0hIvGG0wVnVPa94W56jUeRZmkuhDNgLuz3dA24qFbzygsIOcUHrE6D3OegE42fiAZRm+G
KUbgkuFUmIaHApotDKfSx+LyWzMk4lGDOxsXyF3Xj/yw2S8/d/tLFd8AfUD2CZ6JbwUb8pibz6Ej
DdcgObJdH1NKc/1Ae+QmNdnrgs/ns5Zab8ZDJvhwsTlL79Td/aAE4xJdo710+jWo7wpb8zHFuM08
u1AdHa6AH4WwBh32KvOcfFBzTrxhWOYUa71/KA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FfywgklkzoTMSY5pB4eDKZXgMLJXdM2RMCj8QdBAhWZDZVLtj3kaZP4xBKEDURIOxLnlkc+8DCS7
Fgi9xLDjjWyOlIFpsMWwyYHKtQutOUL7t/ZqN8xGRYKZ5/h2vq3gRcPCE7ROOrt4ZClTP7WGpYN9
OXxrIYHHwI7+h3pMWibkd+FiR7X3gGtsIRA4BvRQY9Yfa/RL9bAnfhVakvy3slXlpkUTNkfKAl8B
Jx4TNdkn2aARmPy8aPvlwAMphJFKxCwSCebd1HnT1tYvEdxnDvBgs/1D34UB9Df3M7l1hA2+vLlh
tpQFYV0Nj303H5gkZW0Zj3Ye/yGShZRqL8jw4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
F30yV9IHYrLybOEoaUPzd88wcdiYyfMtT/tnhVkYSqyVdMQgkT4utnsnEA2q+5bvBn4MANBxHBeq
/d99LVE5BEiQRonl+Rib+8MqbuNw6qtIgSfuTYDkDaj/7myLwnj8q1Vhzd1XhxuajXUabRTyPqE6
aUVPk9Rf7NJ0Oi+Z0Oc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
F86pry7g1ooY2qGxlpJXNJlqo8gSGAYbxYse0SfERJ/0Zd0d/Bn18GXE4/352qaXnjqc7qMQBys/
bq44kqDrdq34V71eVkX6TYu6cgJDh9q0CNKLwX8RZVwze7Jaz5FN5uURMs+fzXxVR+KOG+GmytJ1
+1HcJsX6HOq9aCwIXJftU4b0Y0Nf+U8BP+HGxAcnS/YjUVOn4aaQf8/ziBU2u/GLdT5hSORWE2Zf
diVpcYTZ4Hsdakn82t4RJQlLHNGiveCSmIVLNyMuEn+GZa6ZT99Aa7ecbSaD8TuGXZPgr2V/ExWf
3/2izwZsPGz1olScEPk+7UoTGaQHqe29jHw5uw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HQehXgQJa1h8tvQmq5xjV6+GVleYt/8HrIIBJf+FCpBxlianCfpn3VmJsHVMUb+cCOh29EqKHzUw
Suq0hFKsfgez5N9l2FkuZb89OpwvN5T82BhtelAj+TQgPsPcbwvWfSiZVWq+P2XTQs0U1LtZtvgf
5fKuloV6r+XPNZOLCaYsusyjrzvOv5Gv+UrSo7LF1t12ljiFpTFDj8gV2IzA/f0bWkkXW0uF48z4
pzpP+7imlAw+Jo3JEs7pdm+2uj6dQX7cBkIebYcakFPk83Kq/wp77F2XllhGO+3otOLww4D2BrZe
84gstjbbdYdeqXl4T9xJGG2vG2n/uqVkhsUgZg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
3wLoPRtqUr3R0lKt0LvULinPoM45mcLi87HK1CJdIZr1BScN2q/VzeZpZN86V4L5/Jp88pHoTUO7
MPjCZgF6lHhc09P0uVUu0yy2G0J+xezn+PIKvnab4GMyICwlL/WGKz64RRS95Z+z9gGXTcD/EHOp
DKvtNulnaR1w0145iOvl0mWNCYz6WjV6M/QpMIloTnN0B3fn4UMxvvB5EwtIY7GUs7UBfLmGF/Lu
Iya+Ty+CSVIm5bTNleHkcnVNNbb/VndRmXAio1p6kY74U0T/NkMC+xrV+/Gg2Oj3g+JUzHNUCQPV
aLxvQMTXsLs6DUtrpmtdHS41IPQUsjOfy+UuCg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 18528)
`protect data_block
k8S+bdOVlt0buSBX8ANAZbpCcqq0vVpIhymHbwERvSD1vTMDsaNf4BLnuOrhCtkEgTUfN+oM8jzS
3VjaJwbL7KHh88iOBC8zByY4EU6N1ayvRSXQyoO7EScxDMGnp0SFt1hJT9ZZdElS8uQA2RTZOrUK
PfvJLcU0FgBRZjZ8XaoOMJk+CZl+4Av9hxbvDauaViWqI6DNbcEHCQMVHwf7sGtYSYvNmnmjyI2r
2FqKPibKqoVhBf1nNP30DcHZZEwvv7UWw9R5vh0zP+ZHg8jMqfXiF+nzqpb0CYk0JtyJ9oaWoBIQ
Q+W533/oT3Jbeu0qtRg5WkhjbvOIjBje/65z5s3gqgN4+aUrG2kv4h19oUqAwJu37fVhuf/xofn2
R4dnfNFq+fSsEvceeu1ZxVCu/DhN7psjQIo2IQ2DebwlG+mbGo4ZEs2J4REQv4wVS1LX6gzBDIde
OWYFhf/OIj74XwXB+7nSEUVPFE0L9B+DLpUso+p8z7B4reZvz1M9sXRzruiUpgwrGwqKgB7NkomA
FPq5iGC0JDyvg7Rk5LvHe/EC2ovmpHOWdxP7Nobi+a3cODHGK6mk8TkoOC/gWl1dVUuf3EiltkK7
yJ1yCla8CBfm2i7MGGK7ylE3o1J6xar8R4R7pSFjJI9T6Ux81B3lb7TkDlH/ZRAfu983CIa/YtF1
WBLgqx6biKhWEJtwSTJ/RGDYzJ/t47GybT64EJrqpNpdxCcjDsanuxKgRU5FLlWsECdFgfc0ZwDk
bTrHKOI3jP0GilMZte762ENo4Ezn65I/iWU1Aruhzi4wSvQfZTD0cRD8XC2q+H3kIYQZAHcqjZly
2f8SF81K6v9CGkuaLbYLzj1kV7Vrv66IT/zHV/c3P3enFfbP9e1DqA58YbA24+U0fStvu/+ta+Hg
nQAlvKqqzt353QWY3Ttsu5B3ZSOv7Ez5BWdZyn/FG3dMQ9BpHmgngXfA+pr/oOzHZXQON/tPdhCm
6k7fEmxOBfxNQMD10vEUFhCWaauuO5CZXIrc/2rk7jNvIJXEHeyFHcY5UYuQgql4ihJHHrMQ+1yz
ihStEhSfrkwrH+PVecyjmxfT9ebgS9Xubr/9MfGfh2ndPwNGaKqieZ19v6CyzFooT3m+qacdfZhF
tWKrvAR9uNfRTBP1qU5cfcm1M7dexZk7+IN+MgcYtZSib7onwFdbeC+pp18K4TON7E+R+hwc0n6p
yeWDngpiNGklp17qIhs1TrNBFx9es+8AMifWj6j3pmpFxiEyd4FpoOow9u1VeCcW8if+FeWw85ST
bOCdV4wSZIP2sPxAgokXnsI0reDr5NJ7x+Je2+eZmiu4Z1tBqt0O/RecHIcgjHxnzUzH7HCrqUlz
sXykQIQr4Nt/vA7jlhWlEKIXuGwqa24ROULoj2ch4gL2Jpbpz85yXNQtIGDbZlOHDyr+aK+hUUMt
nZHiSnx7RkB8na/5sgbJdh560z5Xa/fugxrzNAnsW4l/nce+kdrijBzTVy5y738H8cOO8kHoPBch
eUjm1Xus/m8Q32vx+pZbuAafOeRw+40PJzIR9j4ObzYOWBXJ/ZM+U77JwSKUnx3RlgQ1MHDUyM01
frohDDQv2HFflpRUlS4SpNrQOj/pqc5EgmmXiyS/mRaOFcN/sWdgGADpdOcJmL5cDcYLtXFUlQtP
6js5FQBO1xNX9TwfmtX1llIRoFHcQjBWlX02zMoL8F3Ukz4FAzpxfALzPBWMqfvZdZA24EyrBn/q
WdmZlWe1xdeYSmDhWDuPsH5mnN1vrl62NdTY8J4PY4E0T/BP0qihAYfM0RTYRILRD7MZ0d/hqRcM
CXi7qqfKmyvqWIWfTlESqVCYvBPPspRO/squm/Sf46ZSNr5R67LchafqEQtoUAl/D1BQ7ltdlYdv
dvfWEO+eaXnYqJ0qPSqAR0b27bqVliF4bdjKaEFWJG8ZbF5XkWuch7HkyVbuu12dqqL8Q0u7Y0W7
W2tOljTbDMZn/1JC6QgoL4i52E9LrBgTY074EXUAshCEJC3OnWD0X2fqUE5QY/b2IoeSlEP8hHFB
SdIFBqJZXAH0pQViwFlrgf4Ci3557g6IkSW8adMpkMbesNCG/EDqkj4/ooJ2ebB70s7zljllivix
U7jzCRVWiQ9/zwnbgLO1BmYJbWPySeJHq3p4HI2GeiqnhNDuDEUu+C+1dnv7vOGtc+nCCzn/goO3
rCv+eDWatrwGLpk39wLsNFGTi+aqRSFuO/CH6Ci2W5isZa37v8/n2Te2AnxR5AJ+D5ZqqicqW8Ui
lsBSJsKmA5DLaQzKfqEovU8klfLxIePW/dDjVlB6NNhLC5YJf9c2HiKeIT9JZLY0NaD3zf3ZVoim
6x8uwHWgaeyrbxB+ncNF5x1dj0Du7KkYxxdr9OR5RtZBm3tby3U9nDoV0+VPEQrlyWVAPIeN1DKj
QPWwarfTv1VpnlDmzz4z3Vd0MLjw84dVlxbX6hq59OMC9LZnSjk1Bk802azlksckYrhNj1nAoY4Y
7A4yUAuy5o7OWvob4aDrjXV4seAkAb96moB6XB2q1dEMc5GJdVy30o9z+rqEK72fHpn77jkq3oRH
c2FP2400P3OoZikq7AhfAaB/Dzq7mCKNWHhQOHUhho4xtVYjJnjAKuGP1SS4BqXJs/C2qBaVtpWV
1Y5lieP+qbVp3op0pRCFWX4T8oyfngcC8gBvLW+hKX3Kk1HWIMxU7TnTG2Wp+ppJcWhcjjE016Ow
UjYyinbjsCfTUFXOdC7PXVaj3/wkjLdQtqzD8lRzBUvpaDw+ZtjzFz+YNQF00xFeIPBs8TAGzYAC
lVfhwAcN9WKuL7u6uQ5TW70tPQ8I5EhRfG2zYa0/Y9rgJnzZrab15KusjQABTQr1N8Vdu9oLPOmr
UTK5S4dS2qIKq72FSjhTuCXvF1QnnHKhq7lNgRBggBMaRV8hpnZS0/uZty/Vb/AjFES4rP3OqN46
yuUKzWkv08HADANQR8e32zZJIUIuh3ZKyr7TXUiuuUvgf/E27JEH5XIfYwC+cq1JbRr/5AJtLrmh
xSIQgl9L5sLHIjTV4Vnompyv/vTnNwARh16Vr6pRs917BOKLFq4C0dKuIq+h5udmmD3yGrBkIjOw
Lk8nDArFYJ6i3o6utOdmemom17Vwwq6Lb283Tvqtj4+DTlUdIi9lXkqJduSleFYaCtstX9w7Itly
Z8JAAnxn1OSUz529wJDpmfaimxx+brEtNHSFwie6QdDwfnuCMHXE4tj9nGn01N2q0oL8HIX3Fruc
Hm9xndpkrDOpvRoKlE9t5OUdyBszMos6OcOTTzm+itdk6UGdRmSHH6wJN4H26ijKCTWtksFf4hy+
GbS34hVHsjBRcbdFxI/W1ScjoGnmNiE8k7mXeFp6fDzVbiEMrTbuvs7v/REeYLNIDKcAuHWRwDc2
FHU29YWN142nY118JGQr40ZNy5UNscoYlPLAb/yIZ49ELukGHGmEzS+xuG5VvSGkAsezWJvK0///
b5iM+CjVy3o3TkTHugSe7cssyrf0DD7l09I8G8WeIrvZE+30vFVmX45UCj9rKeKsu87b2SRCKZw2
ukApZNev6jP/nDEqcyhh2+3aqtJlD0b7AW50q9ObICd9Il+7FBYdkEtUJdV4LNoxNvKERhZ+87Em
A4QAhVpjOdam0RDGS39Eey0Qfgrc/mJDHsRPGK5t1lS+pAN2IT7uaS+mBRu/IH6DOFAs1wEzCWT5
jKTYUhQ93iGMQpOStACpCbg3e14+X0HawEqfC+WBVl5LJhqYPusBITK2a94w1ipoCLvyfrob4LnL
95dfWkkmdHoN01Zvuaf02VQ/YIQABcs0L3SdNVgI696rEQBBVhJLxxWq/jhicN0nlC8raOhNODLm
QotBoq67KxGDd6oWmZgSDaYU/8H0ZzEJ5/2ghsR7v80kibOyyJU9JnQh4VGh+O9AZK0vobsr9/2t
fqRXs5TZVrfxAcaeMvfzE9oG4lPsP+UILCKd6Nuc4L3zvmzzUpCxPQx0zXYIYjXRhWcq0qEUj6kT
lYy51OZA4RV/+VZc8lQ0ABVKMYAkZD6KLhPx/y66NAc6+Mceu+ugQy+eSzG1+f2wiVRtuDAHN8Du
JIWbUA8zvFQHNPE5xk5OXFhF51YnowfGT7koT+HtBcq89/5GvXkoKDWgTcRgYcz7ZDTb2L/qu9GB
UrpLp4A4DrCjvdn6BvGHMoig/DTcsKgVHQczFJ6785hC1KWq3xphkYnd2n85tWetbNV5J+dbDoM9
qrBV7Mk8qumqFbx8uXOWwtjS5IlZWWjo6MJBBjYwDKwXi3iaGHqWVE+9O4rlK53HH2WZa9gJUjx6
40SX14anZt0qY12qXCF29/a5DuNgUvKva57hBUmInjRDhhyloxLntyX1g7Yzy5Y46lz1xlujxCFV
oUBObM+m2b8ppOnZ9rWgXTL8YBSyeM6vBsd1V1BPQLLRbDkGjkSl6XIVbf3cSu3ZZSMXRGG3Zcvi
OYDpr/SnvnCvD/5a8f+iTFo1hboNoNCXgisv1b88JP77QEXQh3QlqvEM8bzKls1ce/kBZV1/3ivC
ZFotLloMKYk91acJtU8Mc3Ip9quExEM9lDpw/Z3MtUBQeYV+WvSYVJekAr8t9TLNczyaqg6w2FPZ
nf9MMbjjaBKQd9smlJhWHkVJifWrOr4UK8pH42PgzCssrH5j/1FBkQp60awcoVS6voYBxsnmJrtp
jv4/AwYF6EHb2fuTCkRvhu9TJFIeljYLVycRxxJkytAiktjA2yrtIhUQRtd3wSWiuil50s9hhp+I
wPk1gLd47SlIlFyCi/E7xCrRPFeTGf1Zavvj25swqRXfGyJbgGNIKtO0XHoALwyw87RUDcOPrtlM
6MinDxGRX3qRPiW2CprAWbTrQnydyhBMi4nQVsBOgWxKNMOrnihlSG7a4B2Roo2W0yJmbtKstwbt
s97k8TJ6CYpo76inr0P9zb1eLa2HQZLGuW2O/4rEQ9swtTLlWWFQ9QpGgohHHI9wMgTs973oj/a0
ojlpqikQmgG0bGbGTri7564W8JcnPCVImxnzQUrkv5rdFAG2oe1Xr1y1j1CiUbDlnjb7WATB+/QG
0gA38RqkKZTZTF3UbcQ2cSS4onDvl2spEyXtCZdfDDTZK6lIueNjL/6w675rpN5A2Fkt97DOsYDV
o4v1GLoVYpO6QXhs772lJt6A0nbnzRmlWwMg9+zYm3axV4IvUSmyzsEs3jbR8mlAbuGwpaWqPFoh
1zfykM+5RqTe3Tbj0erb2rPVgcxHZ3c0/v8s4KDf4eg9adfH/XlIBPsFtwGKaX1O8A4WnuUP0knM
jGlVzbXbPWPMjfQUDx//pWOhw6LMTv+7A8bRi1RQ6j/GDRED30Ir35ExUY4VWop77DH+ELocXIgX
49fo+5MxOv4OOdVihRcwFw+YW944UiLLx1sseYY+MSXC5Cs6SU9Yh/ZHNnKLw/1MJ8XLbb83c+ga
uhm+enXaRzTTuEoHOlovGE/ZJtoZkRB4FMEFgHYsAoo4f5BGH9/HXO5NW7+6ef2ol0dQvNq7SF/D
CHm41NHot4GEhh5YQx1vACMZhy+lZZyUigYfX9Tyvcl3fQrHyMoIVEmBmhfP9whhwkHCOVqqEL/d
XmoeVssS8UVlF4Mcn57Ksanxfh1RR0ayr+l32n8tzBAxfmTvf4F52hZQ9lTQ2F8NKksmPtYCZfra
+9QYYgOypcCds5alFCFQEBtYSuEYQqz7ADj/a1iCChJAPAXgufe1s6NZXTfMNxoelVCNXZ+UQMlG
2NgmLhva2Y2vhEO5kZF2ERSJUnSZkzAyjVx557GCfn75XZRjKfRIhktBoyrQS2yxBT/FNsOceUhW
DhyMYqS6LMCLoUpwleBzyU7aLKRu+NBRdbzCpcT5llbeSIYmh3Xbc3ajUO47T/YEXeswmBLZBXgN
17okNkNp/uBc2/PYjN+s5pGWuzvtUUPRBIdF+8qUBXnMOUhmLcn8IrPUjjkuoaUMEGoQkuSbGdkU
8yqXjlA8cznUSjKVNI50R453ssJHQkvQROSTOxGMsq1eseT84a7fah8fzRRs/olynNUXiRTi3G8t
Xw1p/9I9Q+fdr+gWT8Cso2Wor+DS7TO7nCFGsg7r8HKXGClng78xSbX+Y33przwUBYX3nS1Hhfdo
7/XhYc7QkLrg1cCclwiylkZWjAToKCiAIaw+hXbVd8anu1DYI3AJViVV8h1e+6x3hqayfIwq01Xv
oh2sD1iDFV44J021LE02r2NvlXui2zcpTCIpglfVyhjmYYUFyAbX0wOW10dapMCNu98pPaujxd9D
2pKTqTeZDoAMIHffVvqMT5odUTLj1R/kkAkhI5udke8TzKrZ2sHVPey/61YPdTiM4oRrwTqhwgl2
+vH+LxTjyIen/ILOHyyvW/0KEEBjngW5K07PaUvKp+5IN9fNCN7Sno7ebp6uogG8T7VpZyctxLnw
n8y33rD9MZ8qWUNwNgDXIFaNsQOZJFcmjPuwyqX7xaxMmb6m20iNBUSkKHvzEbNNJTUaC9un7dIb
Cv3w5uk95hIIlmzWagCDffViQo+5pMoUosgPBcJt9jW7/CpzC8q1aSIWtnMOqy5udFnahcg+M30V
FTGKlaD5HKrRPI/UbWIk7pF6TBEoBwuEINU71EK31aB1QzRJ/fkPRe9D3vaJlsX5wXJuMJ/vpz/6
qqO7qg8uMOFWMWx+LA0j7uJ8Ux3DC5W4aAH7/H9wimhgjAkFHR4atSIuvg3YAK85qZq5VSzekvto
xfbqs9kkfK4gTHsfyh1PkzoshDKavl5MpLmb5WW9I4fuKeu0hg28n3o3QFxyPwXylIbBMs/3P8Kl
Ifq2glQrgHOwTJbzvBotwt66Ih93THPXDbosjiJU51B0J8roID1hgmwIx+m9wLIQsWEQIqdEi8Hq
UhAE+0vYo5rbdIsC4gOFL0cv8/xOBHvH/Q4G47Cd8TZeuYVdG9VnQRj+wvNW9MHubuPdKwHS8qs1
pfOeIOQ8UUgKz92lc62c6iMLPpNQoFJy8qIVRwowcw4rgFLboi983DKmWsNUc63U8545Zm6SLnhw
upHNtLLuf1n1GytQl71uA8U1tZumw7aH3+X9u9Ofs2QIlmY9/XYKhr3ANiQf//tzzsaeOMQjcyJ9
v6LVxJNU0AY9bDk7a7V0XklvZOALyz6EPUrwjwV2oxbxecVO8VruzzPi61gRZtDzCAuXObUNwm+B
pum7CvqHsapxgvQ6dPvs4rqtmEG8yX6/7yufCPDH0JBFLMXOhYbwmYIq6pHU4Hvo2+MVQS0A4es+
NHpPEtLKUlDK3EzYHrOFBQWahNK5hp7ab55jVwXzveYrHzzg+sUQ0N1neTU6lU/zl4QWX6aHPkfg
29YLrdtVFyf9VuGtnAM609huFxQDEeyOJtKSwI3UwbN5XgwYcTcDRs7Ir55+idT4f8WbJp+9fKNR
WSG6X9ZD+R8KhKsc57aCGOrfU14xWIQTj2lXIqa5/TJH/s9V5yxATQeS/19AWjxASiulZXgK8GvG
cN2ZJejSQ/h/X5iXJEbZwuaKXZKtXKMH0J4usvdh/Vxl71rsp3TOHZ8sBZKjkQz22Qg1VAcnUJF5
ovI8rDAeEAKtyCGzAmJUqJvlw0Uy6Y7eXyex2YmvJTxKenr1TOQGvBa5hzqiOTZHMTD03nIj+P5V
kYoLpx8okAmLWy8c+iLQMBSk4d7GtBUQNbeoV36/SDhwaMNLSa7Zm0VLGo7sQ0BkzjbUCX4yBqdL
5ptjLwXAFHu2nDx4qfkzhm62lUh2TCSxRwyB1vF0dwSrbu+q7ZLPCvRZ6mU0lEN3L9jDO0orlt/2
9u0EUtR0vzrS1x0mrJkyhIdIMTRfu26HL6G/iCANiWD0N5KlhB1rpFLn6pUzaJKH4kkfvRhE31OS
oR/mNK/pzLNpqFyfaX037gCEUvjm4Xu6zDEcMxcrPfBXD3p0Dwkf2BczoF1TvqMHkvh08UOE67l9
rToEnP98kRd84mLRD7rzD9TpJa4OSChhg9jxgVTpZB9DEKsFbsOmkIjOPQdsjwHnplxKkfJZfA99
ZzkJCThjtNJptLh48V/4O3Em0/weyEWMjkG2Lvh84fDWGi9w1Azfybus5dVkXkqOE4ZyQwRZ07Qn
muVWKsbGM4QEg6lbZFph2u7u1hnv7mqsyRFGJBr02Cu/b0ItMo4AZSjSYNxwYZE30Qbn4ZBW1vx2
IPvK2mLwllKts8STer+vZisxaiuqHZqkSaC7ad0MhDaq7urQ1KxRj1AcjJi78pDhG8A8rCsY0eyd
2va2eJCe/ETkkQDMpdG16wcKVB/HMsfvGr4aFt8DFC1V95ZCt0+zCATd8yDojwX1jKcIgS1evA62
xRW0fElDK922YZJz0p65btde/rVFH3tVSKt+GquCKC4i6aGM9l7BvdCDoG9U/rzRBopLi3J2SAH0
GfaWLdCUtJM5hJKftEzn+ahtzDGBtkDA0TKV+bqZ7ZjiFUISkDOKLCilgKzSRc3bVoHKmVzZZaWg
gbT+3bgLz768JbQg8BK9l4NRx0dXTsd//BJA36wth7qzr8wF42SfuVJ0GzEua9x5hP6jOrGdxyWz
6392x/CnjycAAstPo9b+j4XGbDrmaGjkfRxjnZrD9dZ/Yg04dc9oIuHBroHa19b3xXbrYoIFQfXv
Vl9jxqS7AX7C9Noc247vWWzWhvrRIhxNQ33XE+26ULaOyueBF1Hxy1R8KKcA0b+Mz33Q4oDfCibH
kKR8QkznLbshQioPdw9CdsIbRSfsnI4VbNQ//UquKl4S3xqeKuqDLipCcCO29pLl5jTvAOYLWo49
F7DSnrXn2QXIhaEu4tOzhT6ynYHw/nZHDlnuwTyYK03/Et/SnBTtsFlLIx1CLTfxMTBj1jp54GZP
pCjpxItjK6ahH/QVedRJ8V+GPl3D+nk4PIBSvGJaPwVNY9mEoqDriIfzO+EzbdkUv8l9l5kjY+kp
oWLkVu4s5ftU+sEbigaOWbeBAsv+UF7rDHZe3v9KlLDmvOI2IVtM9cThgKBjS8MhYkM+Lq2SMUmO
BQc3VcR9u8HBEs9Au5HcByYJdl0d6SMmciQ6EH/3YZvTh0XFM5nK5aoy1MeY7NMn+7cxB4S6p5tS
+FiqACbzlCn4LjamsPR0WUm3zLt+T1Ye2/iiC7qWZX51SzzWm+D3O2SmovH3Q9jG8KddplbpjqNr
0Wufb+BHwcOOLjzEinmQoOfaxith3qV4+pMNAfcrTRItUbzSuE3+G7jFTSNv/6PEra4kWWuLc1Le
IgkW9YN9ToQM6jBkRrEf+iWapqP8bTNVmsZLZnzkz3xgvXeWUWCcAvdKCSy/E3GYBiUowCQLhrjR
KbSGSvvv9OdP4afP/BOTOILODjANRaYI/EAyX4FtNvtP/6bA8ybqZ5fuZNsAZp+FrdV7SogRbzkF
COnPbQkBmUe7iHoL7/cYCNywhvfH2PSouycpLh8WySNVxN10xkelrMBzkykqSuAfP5TH6wLberUW
X6SDjruX6H0+h8qdDqC+04eG+r7kyFzdqq/hDgDNhmWxJRuk0cCIRRVOdikQCiUdxaZ4Ig8duJcu
BAWuhA1Yg0HmMvDQ5wy4HcZCsuVoFMFLCBd8AFnGrN5T7FdKJdViRPrfHpnjuFnpzTAFxoxccfbC
Lr7Uf/HwyLy2bzc6GVCAraGc5uURCCDa49ZbcwJn8htArX8O2cT02FbARoKuitrUyeLZ9XlLtWyL
Z1Pmg5kh4mvyB+qnxv7OreaGVXIC7XucteZd58S8rPLYbOjY1iTvgIhD0jWBDJrg0MvgvH25SHve
qDDjynZRi7CKy9KAL3Bz/XtYp5C5+PbozGxUfhwpWlCYaRMkQr0XEzrd5gMSddm+FoTfkqj151tk
VM3QPfNirRTYbnD63GDkUlooxsZdQujndH4N3Wkl8aZwTGXQxBn7dD/9cWCjrmxzRacqHIJDAayH
CjRSGUZq/dQ6TO2RuU3C1DmhObZCdHSs2660vRBjpP+bBIujUGmKnp7z3292xylUG44wMb3BE/79
11bTyvgo5YOvMtd7Z1rU14g/zbhpN3bWWDCyEWyAOYvJuv3CZZJ+hi2PnUxp1scrANMCA7jwj0n5
oKp6FrEbF5jqCu53wcrsBG0AcJcImDO65sSD0p08OfI4xGruLBeVYwF7IqCSRMbfUCQrmN6rqHCI
HQchhluFVzChbYXjfikwATRxGpPGvFTX1ADtL3mbS552zfX+aw8dDgnFfmxMjYlpmWCu9Hb+SbkP
ff48DDw7fp01Xq/bW+9Y4MfW1IVOLztNsM7XxR4jwNwHnmh5Y/AgM9GM223+5DBXftS8zrQ3oSBV
V99cFqcUVTFFbgwpgqFf9idwSqfMTcnpCZttYXHv64xShU14xjyiTJ3hLPnNBOM8IyT34sSrhqv4
892YsChk5s5T1y+zBeFjSZUliBLsm/jHKKgGVx5OsnFShE7+4WlKJUt4xK1EvvhQrc8fYzZY5ZnT
RPekqV7SMXWi2nPxmwiiA8gXV1q+5A+kTOoq6aWMJKf8C71c3rED74U9NcARblI+bRnpXpv6uDUD
bLLaLWvmxb5X0mL1LZpz6uSj043ln6sH0b3gFh5b/3ddob6x8GOTmLxNnh01M959C3/NMTT1epCe
Yry59w4I8C0oH3cZeKPoX1jfOnTCCLIpTBVunYLZQueJK0QrUylwB1rTN0hD9BQUZUWijusCcGoT
PxUUoL7+3FRLodUkHXrp7WQJ0hkCpVIyBdSAM9iFYpqWZ6MIAwK4V148KWDLuPginpgurXX003mV
rW3RS7S/MBS8awr+hdoTS0GQwVOEkYM/bSdbbC9SNAuh4lWGZ0cGL3ft/zR6shg2+pKjKt9zkKuw
zf1AgNm3PaOtANOqG4KUB3UudBFw/HQMa0tFh9BAylrD8PomGj/O/ohF6ATaFdCucpv31K7BDkgq
8ErIvWpm9Kq2jOT3zD4gZ0n0ymrAREWx4QGiBxt0IYsAfKuRIpEZSMHtW5ZFW2PfpE2EqMllvW4d
pqSITXS4K3RmTrFdt65DbU2XEBLFaOL88jGnLANo9S3qLo0kNGVVCk2zIlbFcVdwL3ndVyKenTKu
KSxb9YKCoSbJPYZqXeVrS5i0tLG+BGn2XXfT8KvNtchHx0q3uxN/BOVTN2rLUWApHXzyi97glaB7
M2i6OtYB6nuZ49lPm4Rt4ZyGOFusSK8Am1qGJW98yLBppJPl/JEm0LTZYc0ScXh+HWxfjlYiuADW
m8quGueJvpb7siijWIZoo7IDxkDnStfjO0uz9xWKMS6e7OH9Al0uQbHsxvJkLhSTp3X9Wtn7aH24
JwE6xB1rU945aH90fWa18VWotDH/5PQ1hgKE5UpKuXdcchoti1jQl95cksCKoGNfPsauOfY3OHEN
c4L/RdBc/+ztHpR+lLAFaMuOzkSI/hLH1A5h0RvUuKN/7Hl9z0OGjsWOpzZHu+pQbMPkN+qIs4pa
cHmnyWwrutEBv2hDUQX57ngVUmiAWXgNZUaFZa/utNElDbdfcdCtBFIXt8ZPeTdy52zONHG6i+6+
dF8hdpnX3jJaYe/paeSqFFUcvrwlS5e8xY/IxjkZktMUYol3fetDKyzlVvg65B3fBHQciwkx1zYe
aGFUBpyAGc+VeF5i2Y8FTS58WMOK0kLWtsb2i1eHJ9r7xsTQQqdVc+f6rQZRoK/Be8PEgk/aCiZ0
VVWuj6h18iso8tkIgph6YZkB6h5DzAASGDVeLFCyYcCCzuxOECEjIc0Po57Kvnfr8aHXD91eKF1r
K6GjBN3mvMMtgcZdZeGEHJ5VymF2Dj2PO7BeLUnN3Z98sit0gOzGrI7cEJtbdI5vNqQsEHz3cJfE
kpBZt9p0Df0mG3pnJrJ6XaeaM2iaPAnUeHaqKnMU5ui502Iff8EQU/YRq+t68J0FoDIxpfXKqAaX
1PjsqFdO6HiOLFJ7f4AJZIiMPZv8lGYta2tPjRJk+srSsXx/EPaFYLBPTz38EG2rBUO2wwBknkRY
PMb1emkRxRsKh2/QCif7yQsg12Zlj2vI5OE+Zc+Bnqb0t4Y+QGqlCUM7sX8KkVF8dhkA7SPsX1sS
8YpmP4HNM2QaiS7nSp3HbwP71oKtFQ8FzMSI2D00AK3LL/M2JO8o9FbP/1c5mWfzh3Is/osNg1Sg
EbTrZLiQZyzC1XF7Bt6fEtkmCY454ToZcBOmOP7YMxJkoZqJD4deVpdErJhk+koUk+M4rSm4S6gO
ZaSac4m7Tat4BtJ1BhTBgnkNbg6d/MY/79rBHO/qbzmAuUosYF/lfnwLkDF3UFbkjhfjQuv3MuIV
XEc3qwcR76sjabpWrMtnDchO8FtPb28Tm815vHNQW231jzzRtkhmZt4cnuN2jqO9os0qiipVAlsW
7ry+ZjlL78zhO0mOVEP9ICPOTT3JNOUOIp3h8htuiAlOmk/UfzGTxr7IE42RKhwYaubELg7ymt7A
LGwRU3btV9+SZ0sTNt63iSU3YK+eqs6NlPyTKvhER19U96mKUh3hBP/VzwR4mi4iVOh1KYT+QOob
eeB83c7094AZEAFTVP5zbOO0X65Yto9AjrjVR5C4eMs3XEl7lj1n6SxXeBCMa3abpoH561ZEIV0R
yR3OKQMr0O13hOvMP0PVpF0HY/J//nob3SoOA6FdkD9KXTSD1EpIi7A6Tmbr8Ai+qVNJ63QysfjG
H2LNiF8HMnOkdZkuY8UXYgvCDC8++Gk3XQywJjsYOJSvPreEEChY0mfyD3UxeyLXmDNhMw88qI5m
Pvha6+2vUZtjHJNCuPyiV9Op0tSak7bqFbwX6jmtZGSoz9NfTfYrrMQufhz6vXYPoOQd6vxozKQo
nsL3crT5pnxni8YUhqoV8un5OXLZC7ITOheddYIAFFpzO8CoqPLGNhga4XXy0EJKX9AE69H+uXim
wXRXEYakiY+d/yedeOPpWYf3ByRBfjI6khveG9SxzTqpwdQA7QUgv36BHYf+RCs24wKrgDTVxT47
gc5ciEEESNHfm+YRytx5/Xqo2r8CPzLPu5vMQlTSBKrKJ9ASYs1L6M75+FwOtikq2HvCID7e9BPT
Nh1hc71BbN6Wzl3YonXEL5uV0b/Sb/NfFVXLtah90YIjbRFOlRluJmL5BtfyCsCtFrcVRv1JBCOi
ERqjmAWfypPEks208anKDiilJuL+WGSPzvHjlYoCKzLTHEGZgwgO3jdthCfugVRzmccDFihbHfuL
mMBumTvLUiVT7aMLY6uqVzu2HiW1G5jph/L/thT9zQk+I4Mz6zC8U3oVY4/Pwf9MLq646fCTKfR8
bLY/vLBMtVg4cMk960mGsdyEjVXPeIjCJBxsUOJ4T0Fd7fVLyYdBv/HziEWzC8eucygpEXBv8nk/
he4AUKMKrsGuPUPVtwyF4dGq1xn/gQrrkV7Q7pNY/+SHs0V7LHVNXJHmru2U04mMaHNbdH7CyqJf
WjajOnvhNLHh4A9Erl/cuhkFoOk0gLiJoNsprT0fwRKmFQbR0O4QIo6kjZ04A+3CE1kRvyHEkIeT
B9F5qlrutB8QvvZ2KBDSN4XY1DOaCHAOiQxzYYnKAcsliEk+ttXUSxEplD5aBUu35VHM6arRJGcJ
M8myh6ldMZRoT1D32U3fakgb/W25bO6e/vyi9ld/Aa5773AOnwiCdMMUpUdlaRZdtP6bVOE84ukt
Zsqby17zaYRJGOHWaRvwGLHlxSCgmWa9WT3QRfVezX/IQmXPOSvmkLgvagpYQYVbQNrs7pdOSpOc
lydbOJv4zYyaQ0dS6V9SoXKWUkIaPby73OM4HVR7AXTF7lpT5goKR20egncW6eoGHMM2SM5v1bU9
Pd2t49XJOBDA7446LDIxQ7m5OVDQwsyC78JUOURnRpVLDvsXCmagS1WhwPFV8sYXiCIA65QaPJLE
zs0PW9oNbpPPsnS1dzXu5ALGGk/p2EbgBgT9l4x9MkaAye8Llxla+zEIipyewvZWfrlljRMzzMtj
I4TlTQ4m3h+MkMu60wDkZ7ec+qws3CRWwcrpq7OX/A3kEx7rS9dKCWbqJ1urc4hTc3/V8dy9sFH2
GDER7gHSSUIVHdqo01eMxKjugeIPDQwg9z3jU4K9t6l7gdtGKUnLg3t92lFDs6G7bKdwT3v+NlAY
BRnJHpQao9K8B5W72djSGe+4c/Eai1EhY6YtWdB3o7wjewERNSVfELBuiJ4c2HX188cVFzVHR26d
K33lcyPKMN/fjLgpYhdtVd3bdKuOmyce6QVPTRPnJfzs0ljQtCnnv5nJ7CWA1Y0O+GAAjAqnoR56
7lZMVXP0X05Be+SLnVwO8YGLdRuXzoPML6O+4/rFYTylA2kpNCUVyFw7khCqYIQNoOyj/akOnQO3
oLAHDKWQqlM11F92zLF0zlM3Nq+CPRSO1+98jcAQeszPmqfieHkUHgb25Ltbmgrcx/mHyr3G2skH
okKhdMhkmhnVo+aI7h/SUwXfUVcA7wKiffMl+NjEPzcDuq3kdSyD8QPmhPZt1GryH1euY4YqyEMM
11pU05dYGCtUljlFmAy/PxnTdKiYXXG5xloEeTznqrrqliA56kAsnQL7uAPVoFdujkgNzIRvGLc0
3O0YR0yYzi7IrbwfH2tc3z+mCkjlglTJ8uJwW4bGecCmGYnqoF4E/5uGcRSxckFtFxhs6jjL8Kho
1JPNuQiedIC/8Yqc7JgGrfY40xnTWNAD8Ky9zqzuq9aInwOkYIpgFghO2tiyrrAxaRwyPk4qxeJ5
/2owsMNGs007jgLCXuEQKYTfAlsA4WitEnhE010a/d5zdXW8551SDKgfgtKx2BKIGP9cb4RdvZDa
5ZY+HTWIdUpoAKKaWVIDn/U6w2GC7CXvilxgZdoCrLar43sgOsbh6uNEfuzuRj/mV1c7BgGtUn/E
u4D7YVx/lLrXLHQZojQ7qb76TIzukvU8tRD6ZgyL23jN1zcMtTj8eSxmBdhVVaKYHTJ48MkaaVTg
sYO+4R7Q52ubS+YGECspWs2RXVRU0qK5hZHcdzQP7X7CB8/j3iJz91D5F4OkioP/+D9Ra+0Uo340
0EB1wkEkQnGVX/Cu88R9RfmayZC91lBm99A/rbphrWnac2AJyFQyxEz6KTckJtKqyA8B5G3t+5fr
PLaXMOq4qDykHfDWjAefjUbFIdAAkkn73ltWEgznTnHdPBk0HtMDYpYftQBG/APTJOXA3jF8+dlc
wkjCAZGVY/qLL8wIodOnHbe2kysQTs73z/5QROycCQCMIqZSuboSQiKnmoyv8mglT0ZWJuh2opyn
3SW297BIvUr3yCUMO3mP9attlnmTLO8qJdZ7zeR3LSLKLi5o0ThiF193+ooynbIgPQ3dYo8JHfB7
xTEkG4QCy6VC7PIi0oYMzCyr2bC/F1bMfKPOgbSEwPahV50MRbdGd6xAWJVltGpRASQNjFGU4QZK
VnoP5o21Xxkci6eksErjPtcayrqyQ2Tp2+X1XcYgJ+Ll4dLcR+N6SVvPhyB7xY9WyHu/TtpaBbPC
Q8dJMeRi0VqYLDIkl6DtfRkIM5DZMAX+7TCBulzaybDwNCCOVmtZHJc8jtSFcJtC6LxXZG8Uj3Q/
ni45XQL8KsvP3cptxDbYinjOyRwrk9wj6UDg7CBdyItLvmfFOUqsm1ik6B8pL9S4jYfcdvXwsfq4
CKApRz2Sbho4MikrG+6UaRiyMIBQaHX15N/N1hdEvJuVJzWwiC76ASqbHkAFRpEwAmh+Okir1mWE
fLnXv7f6p3Bzk/O+EDAZqmN6L52GoSCaOEpJlgh1HYfR9j4ZMK6yYq/Q8J7y/X/2ATzRCqOHfKuE
AyN8t8l1QkQqeDDLJStY5YLo22B+KdqMWWUYVkFRSCuPK28CXqwBhJTLj23HR7gpM3H0jHp+zEn0
wx9nMd4CXfj+AXRA71ie1HZo0v7p9KNmUn+c82w6miwY0w+iQhj+DwxIqmebA65V2VWL8sgStEoF
CMBf++6xvyTkOhbn4KakHWLS5fKRIiiLLMQ4QTmhi0UP6h5MZEdVTLDIho9/R2pSAjob86FgM4Tk
4bmm/Tn18QO1DRNOXvHfJrB4dlZv3YtG37yUtK2GIIqQT1SRSmntXQPyFlaUoNtu+Qjr1/Vfe47S
CX0Hb05IBLojYAObLFGIus02OISSuJwlgAwcUf12Qhvn5DzkoCo2BQohlckaUheAutOhh6lgYFcV
890O7T81ebEcfUSroys5Wwc82OWJIXKoIFYTBTbogZsaaBZd1cbUPAR9aiG+owX3B88n6UwQaOd7
bSMhwJgsNX3cGitjMZMgn3vFhi64hU4asZrspIZ5b8i1GZrttfQFhSacw9z4yiaYrlXJPneRdlEJ
Bomelwa3VJ1s/owh7inF2aNoexDQLCM05K/0ostzXOT0U2AzEclN5p252UGwxeKIXt2vtUddHcXS
BPYhLKxl7QdewbpVYciN7dFiNmzawx0a/wUkInuo4M0r9jh6ppeDAUaUT2B7eEEmz9ora3SaYG5n
vvYqwQWsPTCML9PBL+aW7VBXx7MfquWdIlW1Z334c3v6Hr49Pz6ZA9KIUgxIgv5a5vLCZMOAqHco
ByO/gxpm7jLJA9N35Gks8U284HkOVmxYBcxKJrlmDjybNxEwhnNy5fOrADJ7T+ziycH1g5mnev9s
Qg1XEVpOMgL2+rDLolJvsihUqfw839zhR8CgnHMvQR3Q5ltAMsEPUunYiYdqF1sHnUYi1SFBVPyU
Wn3sM6tXRIX8XQc/oB1heS6t9BYwvH98QFWH4CO89FSbfrFgq6invg7gkAwERiv3ICPnZjc3TyFd
Z2ZrjUQCUDsk9v+SbiH1nHL/l14VdQ71I97YtC4x0v/J1pgVkU7lxBxQ7ktc94RgOrgAmZuioQlA
a4OGcrX4vUVCc5zhpc3E53eGfVf7E4RyoQHlw9FUC1+BCHRsDra0tm74weH9DzSs+E131xBcf0lq
uiyeJ5zNGEfETuD4BCCM+BVEuUfrTcB7D8rf4V7vBjpUZtVBhKGzuUbCpjvn69OZ0sBxLAmOu1JA
zPmk4hPJHtaXdGHdi1OqwUrh9soj+6V2rwKPRPCSVYe3y1dUrXNpnRijfaf/gSZsvdGRIF67tIh9
IsJ00RQ8c9G7IJyPVK2IoP3v+Jipk/mITkdlzduBRIpqcOc+cM9vb1pf60GQ6FjsPlcUC6UgW/6T
mWZlQiSHmY/sri1c/6ZuAfzZPWgvcsNWtdSSOL7q2tztryuHON+/1qfzw3rID8AN1C+lgZ1hnKt0
VorBW+UwXMsAJm8JbEZX6gjHHDax4ahs1zxoOcmEwKhoPAskApgPTfJxHIrAWSMedpahDnG3Z+Gt
Lh73NV90dNemgjdeqc3i/LCebrWX+kDfvCR7BqoHzuEa3+ULqph3FTI8FYY/kfa+6g7db4ashF4J
Hw9t8jbFIHk6NHKIbCoRso6OjYnfVlKldmYynIEhiXpsit9usubC7EzYqkqlhD7O3Rg6XpK9Bd1R
Qxp6OD+t3PfgdoLqgBhFxFk5uDo8UEBuhdB3wB3peRsX168NxhqNbZAonooXyGGqiHnHt2hMBGh6
aUTU65ayFlMyKPrime1zD5STQ7rvbUoYvh0jzaoi+yJLyPMNRiCi+4W67+ZuHNtHjTt+eTzuXXql
3zj4wmlU7+E7ciMf0mmZq7NQ4zAZqjzDjU7i1fqDNIiYs0GzxDu3RIij+X7R8wwQYQakUugXqYRj
iIpIfMFj/VqR4vRw76zTD6Fq8+hh+85of2QtOa2nxtcsFFqZ7cWfWLGc9acR6F+7VaohEtzPmaC3
p9UA848MWwU//lAtuSKL6hTupRz2JkPn9oSdvZOfAsHiPdPw6wen0l7n/bzuMR89YNHWYGvacbPh
G2lhg24afU1niFepp57lQc7Bj1epXWP0ppf2CFScprcrv0NtW6hc+KHJqCitEN8fdtyHZ6RgYHT2
+S6Qhpjl8tyxURhIcosIQ0cb0cXtoSOSDyyhVwIJqhDaVOeD8z49Y3e//U06vatkFLIzgBqTBME1
2rpguoR3aLpV8nWHpzNC0daXmxXAiAGE7k8kBBSWsdZY2SrMq3Qk7lBnDVMKSB1u3NA6EMS+Dwxb
795Od+85htm32T/s291vg7SFknz1BCQgJNJzhR6nvvWFLR9tYrfaIRK8FY/fIrASXuHJ9zBWLSPy
iSqYOIYuLsaeyxDExrnrplxFLG1TWAE0+j4SGvw3x59us9tDP1ljDisIS7qgvx2+p4OBv5QCpIG4
Y1iawrkfzI2cRset6dw1FI2xbIrCIcGMFNPmoFEUCrGbcNjOy98piovgLwg6TZwGe1dyTXEz/U62
kX1S3T2ww2DVHu2Ri0M1JLF5RkPaaI9vsYN55kE5hiuIEI0QCTHBOyZni7GKkhdYTE2ayORNO5UC
lypzh/paDFmnCrOw6JupcHBvToS8aQLzNw0mWFZTB0qZnLIcH6ORkBc+cLSz0uuxMDZ0tOSOZ89M
O15SUAY8/EfnTIRmPk0Olb7EaF0XBfRlw70ZgHUpYr3Abs3Ng5pdUUMyzUL66Q3wZh/+mMXP5y4K
hnmxFD+eoWwyZsv06bSuzogIeyhmIkkIz4fsoN7fqjAxCrc/QJ5i8gCkCrZs33ZiDJSunP0NOqHt
jOYNS8n51hX2J2oATKTa+yyNtmSOhlYBF879jHsPCDPEPYfYE+A1l6/ouWEwOTmI18U6gPmGQslT
Fc43qTFqVFFElnLj6Gp8qYGrr7qGs2lhbFATk97UCZemQauJKjmK5qIPwIiVeSoimj39IQ3EaCPr
jmK8gW4UU39GC5zTZTAx8P5J1cmKOpAwlGlxhMAdG5rEawkKjzgL2YYDr7AHvoie6NvEQuN3Q5fK
H470rosnVmSGRRA1HamgrWSyjgEp7Yfo0wVOEO2p6Irjlwpv5Pt6gdbuaXuf9Bgpzr82Xerz8/zi
2wZ/8NVb/lu9bqcfmWtZVGoMLYw964hNRKobQZ7sZYqlRD9l6ioynsXx55au/UbbGlDDsHwGTUlr
BY9KLHB4jCBAqhLEyBephHo1eGcbDuyjmQ/4mf8ELE2ZDMc3RUV+j81WFERfGs+8X57qDjyRBWG5
UNJd+TsLG7p5GkoPGAhc2EDcFKmXbLU8LBFH98sWX5sHLFrVTxW4LV+v+OsuihuQEHi1PDogtwV8
WGMHBPrJlXo6yLcQqVBMW3YFOjGl3ggUuZMbnStcX+ldtddtaxcyaEk5SKfkihu4Wh5okBRWhgEQ
KtEruagCE05IhBTbl03Ju/AAboeOSr1+BZ4jtiQq8fFw3PwrniBmLsnJ5LGKaOdp0kggfviHhSKK
sTIVdw7Kd2IKNJc770O+LVayVxpwE2BuigLI00SpXyYS2y2QJFuyz11SZG0ZZU2eqfZHznYV+Jn1
ZrVpUWlQZOoJ7fDFkc2hIFjEGEi6p32/WHUV0q1f6F5pgJ75iEJYm2vPAHaSdQzTzUmLM/DKGdXm
UqVoOGSW7LMjZYdmTu+sJnWjqkyBTbKzKdcdV9IqzVxyH9XQsrjJjnSTUIPiqaw4fnyU70rQHZgO
OSPQMp8pz8dWtgxpDAV9QfBXJkWsHrQ2jl/i0dRlrh8nUOyKJfQUJ3u+N4rQgfdBSVQymuz4JWKm
ZJCIE701pCt7CEvxmhWvnpW9QKuFZIElhRM4mYITfhpEwmFtv2QoNmYi0pD5eSO9TsW7aCYqjRqb
YJjtTdcfFHkOGjfaiV6yhfoG8NtlOZfd5CwEwzFoQfkUr0kJsnhInJPLXCfubJimzQeijo0yjBMV
h+plcnHCl+v48xef4FVLTp75baNYjdpu11hJwVarVJkzsqiCB2y8El3uju+dw50boXmRbffQFSh/
fy1cyORxG99sb+LmWXHr6i9SBXZMqA/IK8f5z3+6dTWTB/uA28ztWHV0AzIQ4ogzrrJWucQqcPyF
Fn39AeFiHdfC0D+G2fHH81FQwNWFwpBlw/zpN9eOMiIyWqk4OzA2641N7216UQYVZPvuSNeEBqDQ
otk7yLiTuVJRcfXB7R5jvDDXnX3p80wZlF+nnjEmeKAUDaXIt7R+gYzzaS3bMA/j3eh5jlTE0wCR
VZCr0IAHNwU6LeE/QjRhFvFtq5fahdMehBigGKwBRwvcpqZTHydrcsD4mAITHZgWMLoQbmJcVahJ
osfbNDOJ2FPucEAxBdFEo0QaOvLOqLRipe9WPdMkZpHgPIwK+dxNEJoAFho4KjPRltiKLJevbgJf
Tx10DyWO1UjQ1xrpZR/E3ypB5w4ITuN7EzYgLF2u0cY7YhPTR2iya+GAXvSkRfDu1uFBbV7tcIH9
/FbyIcDE7wx84MI/5wOG7Y1HmKN92z+m+16py4AqhG6E2TlOnTfJbGQ8YXfgka8vLbnUA4IRicVK
ll7B01SRpfIMh971Y/Ys2eYvlkVuNEs6MiLIPjtCRQP6GUUj6L5WE1F+kEWVIKoJsWYXS1mVKag/
nKKX4KcwSI6iaWDWINb3VsGSY6xctz+LagO0nVZuxhb0OLjyBt/IxnA+HddPli81ZvqHsFmH9WlL
Im7PhLcfBRFksx1i+nIzZmZvd5uRvAV/BaYnjz0GhiwOGJlJXGuBiFtyjgUhGBFJG9NboDbBp11s
QhiS3kGX6SwztlIQjTWvaeLJ3JV8uQbe1NnCJYCxqqUY90qvaMVIIHIf7Oy/j1hX2hjuL67vfZ+P
tbqy7mWm6puVDu6G2KI286cI82MV+ic5Sgk9SVhdyuT+fBX/AiVaCycTnVWK/AkRHYxYWM+SioFE
ApUS72pYKcAXgBup4z+nLJpHujC53o80c0lpS6uJSpYIugRVQI7/h9nRDqSIVypUBvb1sV+bZA4E
4KYIC+5v4lRdsUmibV4o+iizP7YZzQMGASWfpU+S8zlDHqI+gTexkC+Aq/oMKYPVS5Shg+vGM6Wr
OSU0Tw3O0KRJxQxp8tcVs4+4PttELCQHUdGb9vLs0rZMQJcSu9FJNYEjL+iP9caNbQyqGt/NbzMT
DRhqPeXwNVtPV/TfAPYnFWdIdT/Rl27XiaRtJgWyRGVOeK/JapM7D29+zpEHfLif3J8UR4pe+bCL
lS0EPbCK2kzJz42c7mKE7kuTDRMWTU6nE71ufqDJNCqRIGC4nYL6gfsqZC0XL6StGrHdCtYMzUY5
oH2h1WDceCoZeaV2ssPnO6z1jZ9v9exZrmcNdIxsPIgUSnuBP4wFHnxozImu4plj4E8XgdxkJ44D
17fIX5HKgMyqrH0sX/5MzU2xhUTl+oc7xFhx6SAj49q1Bqs0hEdT/BhtyC1fV4cd9PvuRJj5EjLs
Xp8ptVo/b49vnXi/hUmDK/2qEHMzl7Ii7xKTZAE2n7znOAO1EJH+fqZIf6Q+1nPhFH8rtCnyh0AJ
E60/mG38Cht9WunxEM+QGXEfHOMh6mndBY4COwL1/37/GPDfMe9mXvpfNoK7T/7lkWFX19KETrgk
hDnAAZLxSBvT6P72JEju6sj22OQsmH/YcOVCMVkvF8JuQHgC+hxY64h8inxK+EO7MomibPOMn/ZB
3wd95+cbpOXt6MMUbN2nlOxDk3J1B6SC2qu8q6ehmAKWvweurxtzwWbBA/bbM0mmnN78TS4fmF6X
zWDCJ47sPDS6NwlNARMdF2HBNA2rI63kWAUMFfFidtyxO/2vrPiff0Oy9FpnLtISNuht+GjyvBdC
9ifpGkEIyzp7AVxlbgizQ1LFszQK3FQvHK2mnn78hNnBOHOklUI6QPj73LI2wx0w4XkzFA4deQOm
22rg0034u8w66+z0v2YPq2vF2ndpqLg6QHms3fPV2onDCtVu02Yft1pX4MykjViO6QdtND8bOpxZ
LCEXYoYnVbnIPxb84NWuoZMsdAVg5C96ks5rNHmYJbhWU7ZFPvG9mZih4U4/wWLlF34wPCmWceVy
/vTeD9IIy/9441QEGoej9c3oGRKCkfaza+RMrMBu4AcsBg1Ytstp+3Wjt7DYiy+D9nceNWFEk132
+JjFze4q9TNq9PmfIiCPC3+BisWG6lMdEdLj2cAcc5SrEmWiMkZmsHLlkFRtH0gF2LIf0MCyotaW
Fte5X+v3TKvgToGTMhdLyv6ejktrvTr+WPkV7STXves4QU/2mKbN2a8SNypufLcNg2XczAlYSDmU
7HwfWbLiiOtoXwOWXTVqU7zG8fjBIDPPS/XX9bGnwwhE6Cs6ht9Sfbrn65weIujZ2OX8mmxq5BLn
E6CEn+QkCB618LjXYGoFG76Wrc3AXAaOJxeNJQfC9POHMfNT7fyrdwRbvW9vhS43hdx63/xtT4Lx
MMBSZqf8uLrtrbBDscrmLFNyloociuFSQMFUmqSosGTqmYMgrtjdmjoy6ulfvTL+BN4W4el/aAz4
epDy63lHpz3SKKF9RrhY5RdnYOwccnzEkch7KAQPz9pLS6rZOqamel2sFA/xMTrDICR8+Xa+ucdw
NYCfBiyAb7bWqZo/AIUT0IYdi/U/fUXRRslnogtq68MCOdI0/bIb+TMNZc6xEzfaXTnqNORWNums
b6z4RvS/FrEOl2sOCWh0/80HvZOfDtBt3p1wjX7r7guIo0bg62B46mC06vGoIRMM30f9FtqLqGUP
/MaWVNpWaIJanZBLi6pDZUMD1pILpcQsKvtNCUWrJwHLp4W9xuANuwTCsKv/pDiELj1iRIsdr8aG
FKW773nklmjrDxireGPr4M58ANEc6gMIE3//qkYmgg15tVkLdhZqHG4hIXi2RsDNWN+5QdgfLZt+
jRkIDVS6RLniNqS210xU+mrbaXQUoEvKurpvt07BqmM+Vo/+mojkSFX4f63C2r/j9lZdcm0LxmzV
lIMdt150q65Q2+JriRdE6fzP5QaLwvD7YX8A6gPHuPBgGyE38WDZsLaBusYHa4QSTFRSq0VuFeh+
G189jjiRD2ydqGaILlxiIoyzzsE3/62mJ6SnY6a09/l7ht87krOtVPUxEkEuBWH+U+QbmYD5kzXX
VoGtg4q154jPVbc5bxBx77K94oPd1UR3pbQnT3fRh30MEF72lMoOy6yI4GUA4bX6wbwQ63kB7g+L
kEzayrzlkUP52bDk8vMSccBO/yEMlOXjY/fs8osP0oquR3E6Yy5NpghNYCZ4z9DSOA5wzW4FhuU0
5onPyxxHQN/OkT3UKYOSxSvQte9Y9t6E6vzv1MNNOKQKIMciI3Ob0dhLGiH5ubiiVGDiROy5pyhp
MJWWjqIuy3VcU/MFdJn/Mpe+XolshWtbgvmKn5qbi2bIlN3tyNutz4bxwOIUjs7henzEeQ7RBM6H
efRPBwP9mMU3jjGjz4n8wDIh3BaRfGk4iX98ukI3DEbDSf6G896qjFvjBe/LGhKGT4keb3fxX/8f
eag5O7OshBkr6eNc6Wu0kjv9/nCxVBC4xg4zjLlCwteiOf6rjP3U2Zz6PwAXwKS+tGpRz9nQ4xdD
NOJMqAmt+aBZBUPzZHijjUJbGIs/9K8dTXxLJypdvArxS5WXk6LbZCl5SMx6bSWJGGwEbPuhCdwv
HrxpU76k/V7ic0Bu/Z5dSW+hRORjvtWAgdWqkrFnyIcPtc+/sfcBXaXRniJl6NZV7MbenTJAIIjB
dqsabU/NoB1Hz1HQDKXsa5i6LFlcAyTxey/5785MFXtlEVY9iCjnZkVkZMpQ20DaShLVJiIOkOQw
DVIVonS5/jQPr2PII5SNssP0OA93vhb2FRE5KixOzF5Q65YFDbU9GsFXLTnLxZeXPPeexTwXAVnf
YJ7lDpg8CFGpzDRv+t/ggXIY5HKZNnqhs/YQcQH7cVDg25y6zZntbQCDJSB3dhDE4fK2pkUjzbMO
uxxYITUZAp/x0retxy6UC/f+fzn61mwUG0NtuFwO0G6JmYb3fNZfmE607tshR4GTDcFGTkYP8Khc
SUp8OEeJymvouNT82EWeJC8NCMkCoktTAJeDB/sGiW6ccTkXkvahfryB8KiUO8HMh+iSuW3DHU83
1UmvXXG9ah2P+Oud7BXF9jd3+ffFJFT6yZD2KTc5D+CRauL/zvAKqK3ThDKdvWCuPSwmhZal6Qi/
i8pY9K88bSAFLfQzl8COjRJMr79FYA3rzDNqAdS0lzAdXVAeA4MYkT3t77UHYFus9AbHwjD6Jcy9
weTmZr2RA2tlD6KcWAu4BIvCNKkCZFUM5QbeTX7fkiMh07AE33SZq21qYrrglyPSer5MEpFBnxYc
/KOB5ayir/lWzarH77LiLOSGSB++xSFa+UKYCZ1B8TlVIpZoprELH38w56C6Bg0HNa5wW4zInK7g
pmsKt65xhJoTHfrPtVqUQScBU0ABXw3FI7LuMNwD8UFMIfVVrGNCweS2Vma0QZ/uYTDcZ1FPycdY
jPepUViyLzwbW0JlTvVIt2VKZU4Gq9Km+CVz5nU/NntQy1QDMCWQa3Y65rOSZzdS8+WJn7zLdNlt
TP6Q7v1gBistBSvlwU8o2VNjTABmaJyW28PJt2D0wj5tXFr/xK3xVgeU3mrBAWiqWk8VQ3x5rSP+
QMTeFo1btA/FoTaoyVZxYzrDWmXUCjXRLrNRD7FxDEYDh4hzKMMUA3iN4oWKPQKkdQL6N8cC5liK
28KsTi+Rgmad19GdCCKkfxaUh8e8N6FvxAQb/JKlwFWG5gWq+Gu3bzSDYNtv6zqMYVexY93An4e/
8pHs0yrvyFXcPNubV6nSj+kQ8KFDENWvmV3gE4sFRqOQX85BAubI/FwaWdveQbG0VWhaSnTzSh29
kLCt
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i0 is
  port (
    a : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    qspo_ce : in STD_LOGIC;
    qspo : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i0 : entity is "minized_demodulate_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i0 : entity is "minized_demodulate_dist_mem_gen_i0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i0 : entity is "dist_mem_gen_v8_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i0;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i0 is
  signal NLW_U0_dpo_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_qdpo_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_spo_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_HAS_D : integer;
  attribute C_HAS_D of U0 : label is 0;
  attribute C_HAS_DPO : integer;
  attribute C_HAS_DPO of U0 : label is 0;
  attribute C_HAS_DPRA : integer;
  attribute C_HAS_DPRA of U0 : label is 0;
  attribute C_HAS_I_CE : integer;
  attribute C_HAS_I_CE of U0 : label is 0;
  attribute C_HAS_QDPO : integer;
  attribute C_HAS_QDPO of U0 : label is 0;
  attribute C_HAS_QDPO_CE : integer;
  attribute C_HAS_QDPO_CE of U0 : label is 0;
  attribute C_HAS_QDPO_CLK : integer;
  attribute C_HAS_QDPO_CLK of U0 : label is 0;
  attribute C_HAS_QDPO_RST : integer;
  attribute C_HAS_QDPO_RST of U0 : label is 0;
  attribute C_HAS_QDPO_SRST : integer;
  attribute C_HAS_QDPO_SRST of U0 : label is 0;
  attribute C_HAS_WE : integer;
  attribute C_HAS_WE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_PIPELINE_STAGES : integer;
  attribute C_PIPELINE_STAGES of U0 : label is 0;
  attribute C_QCE_JOINED : integer;
  attribute C_QCE_JOINED of U0 : label is 0;
  attribute C_QUALIFY_WE : integer;
  attribute C_QUALIFY_WE of U0 : label is 0;
  attribute C_REG_DPRA_INPUT : integer;
  attribute C_REG_DPRA_INPUT of U0 : label is 0;
  attribute c_addr_width : integer;
  attribute c_addr_width of U0 : label is 5;
  attribute c_depth : integer;
  attribute c_depth of U0 : label is 32;
  attribute c_family : string;
  attribute c_family of U0 : label is "zynq";
  attribute c_has_clk : integer;
  attribute c_has_clk of U0 : label is 1;
  attribute c_has_qspo : integer;
  attribute c_has_qspo of U0 : label is 1;
  attribute c_has_qspo_ce : integer;
  attribute c_has_qspo_ce of U0 : label is 1;
  attribute c_has_qspo_rst : integer;
  attribute c_has_qspo_rst of U0 : label is 0;
  attribute c_has_qspo_srst : integer;
  attribute c_has_qspo_srst of U0 : label is 0;
  attribute c_has_spo : integer;
  attribute c_has_spo of U0 : label is 0;
  attribute c_mem_init_file : string;
  attribute c_mem_init_file of U0 : label is "minized_demodulate_dist_mem_gen_i0.mif";
  attribute c_parser_type : integer;
  attribute c_parser_type of U0 : label is 1;
  attribute c_read_mif : integer;
  attribute c_read_mif of U0 : label is 1;
  attribute c_reg_a_d_inputs : integer;
  attribute c_reg_a_d_inputs of U0 : label is 0;
  attribute c_sync_enable : integer;
  attribute c_sync_enable of U0 : label is 1;
  attribute c_width : integer;
  attribute c_width of U0 : label is 10;
begin
U0: entity work.minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12
     port map (
      a(4 downto 0) => a(4 downto 0),
      clk => clk,
      d(9 downto 0) => B"0000000000",
      dpo(9 downto 0) => NLW_U0_dpo_UNCONNECTED(9 downto 0),
      dpra(4 downto 0) => B"00000",
      i_ce => '1',
      qdpo(9 downto 0) => NLW_U0_qdpo_UNCONNECTED(9 downto 0),
      qdpo_ce => '1',
      qdpo_clk => '0',
      qdpo_rst => '0',
      qdpo_srst => '0',
      qspo(9 downto 0) => qspo(9 downto 0),
      qspo_ce => qspo_ce,
      qspo_rst => '0',
      qspo_srst => '0',
      spo(9 downto 0) => NLW_U0_spo_UNCONNECTED(9 downto 0),
      we => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1 is
  port (
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    qspo_ce : in STD_LOGIC;
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1 : entity is "minized_demodulate_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1 : entity is "minized_demodulate_dist_mem_gen_i1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1 : entity is "dist_mem_gen_v8_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1 is
  signal NLW_U0_dpo_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_qdpo_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_spo_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_HAS_D : integer;
  attribute C_HAS_D of U0 : label is 0;
  attribute C_HAS_DPO : integer;
  attribute C_HAS_DPO of U0 : label is 0;
  attribute C_HAS_DPRA : integer;
  attribute C_HAS_DPRA of U0 : label is 0;
  attribute C_HAS_I_CE : integer;
  attribute C_HAS_I_CE of U0 : label is 0;
  attribute C_HAS_QDPO : integer;
  attribute C_HAS_QDPO of U0 : label is 0;
  attribute C_HAS_QDPO_CE : integer;
  attribute C_HAS_QDPO_CE of U0 : label is 0;
  attribute C_HAS_QDPO_CLK : integer;
  attribute C_HAS_QDPO_CLK of U0 : label is 0;
  attribute C_HAS_QDPO_RST : integer;
  attribute C_HAS_QDPO_RST of U0 : label is 0;
  attribute C_HAS_QDPO_SRST : integer;
  attribute C_HAS_QDPO_SRST of U0 : label is 0;
  attribute C_HAS_WE : integer;
  attribute C_HAS_WE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_PIPELINE_STAGES : integer;
  attribute C_PIPELINE_STAGES of U0 : label is 0;
  attribute C_QCE_JOINED : integer;
  attribute C_QCE_JOINED of U0 : label is 0;
  attribute C_QUALIFY_WE : integer;
  attribute C_QUALIFY_WE of U0 : label is 0;
  attribute C_REG_DPRA_INPUT : integer;
  attribute C_REG_DPRA_INPUT of U0 : label is 0;
  attribute c_addr_width : integer;
  attribute c_addr_width of U0 : label is 4;
  attribute c_depth : integer;
  attribute c_depth of U0 : label is 16;
  attribute c_family : string;
  attribute c_family of U0 : label is "zynq";
  attribute c_has_clk : integer;
  attribute c_has_clk of U0 : label is 1;
  attribute c_has_qspo : integer;
  attribute c_has_qspo of U0 : label is 1;
  attribute c_has_qspo_ce : integer;
  attribute c_has_qspo_ce of U0 : label is 1;
  attribute c_has_qspo_rst : integer;
  attribute c_has_qspo_rst of U0 : label is 0;
  attribute c_has_qspo_srst : integer;
  attribute c_has_qspo_srst of U0 : label is 0;
  attribute c_has_spo : integer;
  attribute c_has_spo of U0 : label is 0;
  attribute c_mem_init_file : string;
  attribute c_mem_init_file of U0 : label is "minized_demodulate_dist_mem_gen_i1.mif";
  attribute c_parser_type : integer;
  attribute c_parser_type of U0 : label is 1;
  attribute c_read_mif : integer;
  attribute c_read_mif of U0 : label is 1;
  attribute c_reg_a_d_inputs : integer;
  attribute c_reg_a_d_inputs of U0 : label is 0;
  attribute c_sync_enable : integer;
  attribute c_sync_enable of U0 : label is 1;
  attribute c_width : integer;
  attribute c_width of U0 : label is 8;
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1\
     port map (
      a(3 downto 0) => a(3 downto 0),
      clk => clk,
      d(7 downto 0) => B"00000000",
      dpo(7 downto 0) => NLW_U0_dpo_UNCONNECTED(7 downto 0),
      dpra(3 downto 0) => B"0000",
      i_ce => '1',
      qdpo(7 downto 0) => NLW_U0_qdpo_UNCONNECTED(7 downto 0),
      qdpo_ce => '1',
      qdpo_clk => '0',
      qdpo_rst => '0',
      qdpo_srst => '0',
      qspo(7 downto 0) => qspo(7 downto 0),
      qspo_ce => qspo_ce,
      qspo_rst => '0',
      qspo_srst => '0',
      spo(7 downto 0) => NLW_U0_spo_UNCONNECTED(7 downto 0),
      we => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1__2\ is
  port (
    a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    qspo_ce : in STD_LOGIC;
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1__2\ : entity is "minized_demodulate_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1__2\ : entity is "minized_demodulate_dist_mem_gen_i1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1__2\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1__2\ : entity is "dist_mem_gen_v8_0_12,Vivado 2018.2.2";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1__2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1__2\ is
  signal NLW_U0_dpo_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_qdpo_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_spo_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_HAS_D : integer;
  attribute C_HAS_D of U0 : label is 0;
  attribute C_HAS_DPO : integer;
  attribute C_HAS_DPO of U0 : label is 0;
  attribute C_HAS_DPRA : integer;
  attribute C_HAS_DPRA of U0 : label is 0;
  attribute C_HAS_I_CE : integer;
  attribute C_HAS_I_CE of U0 : label is 0;
  attribute C_HAS_QDPO : integer;
  attribute C_HAS_QDPO of U0 : label is 0;
  attribute C_HAS_QDPO_CE : integer;
  attribute C_HAS_QDPO_CE of U0 : label is 0;
  attribute C_HAS_QDPO_CLK : integer;
  attribute C_HAS_QDPO_CLK of U0 : label is 0;
  attribute C_HAS_QDPO_RST : integer;
  attribute C_HAS_QDPO_RST of U0 : label is 0;
  attribute C_HAS_QDPO_SRST : integer;
  attribute C_HAS_QDPO_SRST of U0 : label is 0;
  attribute C_HAS_WE : integer;
  attribute C_HAS_WE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_PIPELINE_STAGES : integer;
  attribute C_PIPELINE_STAGES of U0 : label is 0;
  attribute C_QCE_JOINED : integer;
  attribute C_QCE_JOINED of U0 : label is 0;
  attribute C_QUALIFY_WE : integer;
  attribute C_QUALIFY_WE of U0 : label is 0;
  attribute C_REG_DPRA_INPUT : integer;
  attribute C_REG_DPRA_INPUT of U0 : label is 0;
  attribute c_addr_width : integer;
  attribute c_addr_width of U0 : label is 4;
  attribute c_depth : integer;
  attribute c_depth of U0 : label is 16;
  attribute c_family : string;
  attribute c_family of U0 : label is "zynq";
  attribute c_has_clk : integer;
  attribute c_has_clk of U0 : label is 1;
  attribute c_has_qspo : integer;
  attribute c_has_qspo of U0 : label is 1;
  attribute c_has_qspo_ce : integer;
  attribute c_has_qspo_ce of U0 : label is 1;
  attribute c_has_qspo_rst : integer;
  attribute c_has_qspo_rst of U0 : label is 0;
  attribute c_has_qspo_srst : integer;
  attribute c_has_qspo_srst of U0 : label is 0;
  attribute c_has_spo : integer;
  attribute c_has_spo of U0 : label is 0;
  attribute c_mem_init_file : string;
  attribute c_mem_init_file of U0 : label is "minized_demodulate_dist_mem_gen_i1.mif";
  attribute c_parser_type : integer;
  attribute c_parser_type of U0 : label is 1;
  attribute c_read_mif : integer;
  attribute c_read_mif of U0 : label is 1;
  attribute c_reg_a_d_inputs : integer;
  attribute c_reg_a_d_inputs of U0 : label is 0;
  attribute c_sync_enable : integer;
  attribute c_sync_enable of U0 : label is 1;
  attribute c_width : integer;
  attribute c_width of U0 : label is 8;
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2\
     port map (
      a(3 downto 0) => a(3 downto 0),
      clk => clk,
      d(7 downto 0) => B"00000000",
      dpo(7 downto 0) => NLW_U0_dpo_UNCONNECTED(7 downto 0),
      dpra(3 downto 0) => B"0000",
      i_ce => '1',
      qdpo(7 downto 0) => NLW_U0_qdpo_UNCONNECTED(7 downto 0),
      qdpo_ce => '1',
      qdpo_clk => '0',
      qdpo_rst => '0',
      qdpo_srst => '0',
      qspo(7 downto 0) => qspo(7 downto 0),
      qspo_ce => qspo_ce,
      qspo_rst => '0',
      qspo_srst => '0',
      spo(7 downto 0) => NLW_U0_spo_UNCONNECTED(7 downto 0),
      we => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_latch is
  port (
    register2_q_net : out STD_LOGIC;
    SINIT : out STD_LOGIC;
    \i_no_async_controls.output_reg[8]\ : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_latch : entity is "minized_demodulate_latch";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_latch;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_latch is
begin
register2: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_65
     port map (
      SINIT => SINIT,
      clk => clk,
      \i_no_async_controls.output_reg[8]\ => \i_no_async_controls.output_reg[8]\,
      q(0) => q(0),
      register2_q_net => register2_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable is
  port (
    delay1_q_net : out STD_LOGIC;
    inverter1_op_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable : entity is "minized_demodulate_monostable";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable is
begin
delay1: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_62
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net,
      inverter1_op_net => inverter1_op_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable1 is
  port (
    delay1_q_net : out STD_LOGIC;
    inverter2_op_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable1 : entity is "minized_demodulate_monostable1";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable1 is
begin
delay1: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_59
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net,
      inverter2_op_net => inverter2_op_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x0 is
  port (
    delay1_q_net : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x0 : entity is "minized_demodulate_monostable_x0";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x0;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x0 is
begin
delay1: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_27
     port map (
      Q(0) => Q(0),
      clk => clk,
      delay1_q_net => delay1_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x1 is
  port (
    \accum_reg_39_23_reg[0]\ : out STD_LOGIC;
    logical1_y_net_x0 : out STD_LOGIC;
    logical2_y_net_x0 : out STD_LOGIC;
    logical3_y_net_x0 : out STD_LOGIC;
    logical4_y_net_x0 : out STD_LOGIC;
    logical5_y_net_x0 : out STD_LOGIC;
    logical6_y_net_x0 : out STD_LOGIC;
    logical7_y_net : out STD_LOGIC;
    \op_mem_37_22_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \qspo_int_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x1 : entity is "minized_demodulate_monostable_x1";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x1 is
begin
delay1: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_13
     port map (
      \accum_reg_39_23_reg[0]\ => \accum_reg_39_23_reg[0]\,
      clk => clk,
      logical1_y_net_x0 => logical1_y_net_x0,
      logical2_y_net_x0 => logical2_y_net_x0,
      logical3_y_net_x0 => logical3_y_net_x0,
      logical4_y_net_x0 => logical4_y_net_x0,
      logical5_y_net_x0 => logical5_y_net_x0,
      logical6_y_net_x0 => logical6_y_net_x0,
      logical7_y_net => logical7_y_net,
      \op_mem_37_22_reg[0]\ => \op_mem_37_22_reg[0]\,
      \qspo_int_reg[7]\(6 downto 0) => \qspo_int_reg[7]\(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i1 is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i1 : entity is "minized_demodulate_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i1 : entity is "minized_demodulate_mult_gen_v12_0_i1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i1 : entity is "mult_gen_v12_0_14,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i1 is
  signal NLW_U0_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of U0 : label is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 1;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of U0 : label is 0;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of U0 : label is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of U0 : label is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 35;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of U0 : label is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_a_type : integer;
  attribute c_a_type of U0 : label is 0;
  attribute c_a_width : integer;
  attribute c_a_width of U0 : label is 18;
  attribute c_b_type : integer;
  attribute c_b_type of U0 : label is 0;
  attribute c_b_value : string;
  attribute c_b_value of U0 : label is "10000001";
  attribute c_b_width : integer;
  attribute c_b_width of U0 : label is 18;
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 1;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000";
  attribute x_interface_info of SCLR : signal is "xilinx.com:signal:reset:1.0 sclr_intf RST";
  attribute x_interface_parameter of SCLR : signal is "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of P : signal is "xilinx.com:signal:data:1.0 p_intf DATA";
  attribute x_interface_parameter of P : signal is "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3\
     port map (
      A(17 downto 0) => A(17 downto 0),
      B(17 downto 0) => B(17 downto 0),
      CE => CE,
      CLK => CLK,
      P(35 downto 0) => P(35 downto 0),
      PCASC(47 downto 0) => NLW_U0_PCASC_UNCONNECTED(47 downto 0),
      SCLR => SCLR,
      ZERO_DETECT(1 downto 0) => NLW_U0_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i2 is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i2 : entity is "minized_demodulate_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i2 : entity is "minized_demodulate_mult_gen_v12_0_i2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i2 : entity is "mult_gen_v12_0_14,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i2;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i2 is
  signal NLW_U0_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of U0 : label is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 1;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of U0 : label is 0;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of U0 : label is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of U0 : label is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 31;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of U0 : label is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_a_type : integer;
  attribute c_a_type of U0 : label is 0;
  attribute c_a_width : integer;
  attribute c_a_width of U0 : label is 16;
  attribute c_b_type : integer;
  attribute c_b_type of U0 : label is 0;
  attribute c_b_value : string;
  attribute c_b_value of U0 : label is "10000001";
  attribute c_b_width : integer;
  attribute c_b_width of U0 : label is 16;
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 1;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 3;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000";
  attribute x_interface_info of SCLR : signal is "xilinx.com:signal:reset:1.0 sclr_intf RST";
  attribute x_interface_parameter of SCLR : signal is "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of P : signal is "xilinx.com:signal:data:1.0 p_intf DATA";
  attribute x_interface_parameter of P : signal is "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef";
begin
U0: entity work.minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      CE => CE,
      CLK => CLK,
      P(31 downto 0) => P(31 downto 0),
      PCASC(47 downto 0) => NLW_U0_PCASC_UNCONNECTED(47 downto 0),
      SCLR => SCLR,
      ZERO_DETECT(1 downto 0) => NLW_U0_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => dinb(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(24 downto 0) => dina(24 downto 0),
      douta(24 downto 0) => douta(24 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
FFhFwx0Z7fz6mtY6A5aE1N6pi1GRHYPZNOEM0uL8E7n4YtXNoiwaNiJ94RvvavkmQT3LfuLf8+xC
Wdn/ovm3Ng==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
BRrdNiqsrUppTUtPFFgJ0DC4I+mEOrXINpKiWOiItEZh/M3KrIU5UzjenmgPBJ9RrRVYEFRemwXg
TWojD86EpP2Nfr/2amZDJx2y0g1dp8t4qrISSgUt2YgvKx3zXcbSS3E9KyW/BoKNDdAzXDMbc0dG
b6Y/91di9OQOhhRmezs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f8L1nMX461PY6mcZz/rGq2poeGZo99ejbQ/aiU+uf82S1H17OwrwvdpnLtaIuA5oR5V0xWcSQUsb
o7KNCQ2i8ldbNnBPCgt6S2bONnPaOdsSqss5fLWujR9JneBcKjSLXZXmxOAJqaMY8sJ32hZje3Vm
gHF/vWTxU0V3p1i+WNz+ltcK88r7k5cDdjsgyDrwT0w+C6qh+qqAMbfrYCD+JEjl/GoycUKRon3j
aSx0GaU+tgwNQIes2DLLTsNOrbVT1r0bEbpeUXRB47aCcyiBNe6fZmpjUbmp8RxIgrcBnX6Nl4Mm
SXwGexakYxM3wWlfIll5EYSfeEEuFw14AVZeVQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PStcvdtDEQol6VJANKfzOg3qjemBLidRWhLTETa92VAxqfP/v4xg+G/GN5Lc+i3uDzRhyt9kcO8a
OEkIpdE0hIvGG0wVnVPa94W56jUeRZmkuhDNgLuz3dA24qFbzygsIOcUHrE6D3OegE42fiAZRm+G
KUbgkuFUmIaHApotDKfSx+LyWzMk4lGDOxsXyF3Xj/yw2S8/d/tLFd8AfUD2CZ6JbwUb8pibz6Ej
DdcgObJdH1NKc/1Ae+QmNdnrgs/ns5Zab8ZDJvhwsTlL79Td/aAE4xJdo710+jWo7wpb8zHFuM08
u1AdHa6AH4WwBh32KvOcfFBzTrxhWOYUa71/KA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FfywgklkzoTMSY5pB4eDKZXgMLJXdM2RMCj8QdBAhWZDZVLtj3kaZP4xBKEDURIOxLnlkc+8DCS7
Fgi9xLDjjWyOlIFpsMWwyYHKtQutOUL7t/ZqN8xGRYKZ5/h2vq3gRcPCE7ROOrt4ZClTP7WGpYN9
OXxrIYHHwI7+h3pMWibkd+FiR7X3gGtsIRA4BvRQY9Yfa/RL9bAnfhVakvy3slXlpkUTNkfKAl8B
Jx4TNdkn2aARmPy8aPvlwAMphJFKxCwSCebd1HnT1tYvEdxnDvBgs/1D34UB9Df3M7l1hA2+vLlh
tpQFYV0Nj303H5gkZW0Zj3Ye/yGShZRqL8jw4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
F30yV9IHYrLybOEoaUPzd88wcdiYyfMtT/tnhVkYSqyVdMQgkT4utnsnEA2q+5bvBn4MANBxHBeq
/d99LVE5BEiQRonl+Rib+8MqbuNw6qtIgSfuTYDkDaj/7myLwnj8q1Vhzd1XhxuajXUabRTyPqE6
aUVPk9Rf7NJ0Oi+Z0Oc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
F86pry7g1ooY2qGxlpJXNJlqo8gSGAYbxYse0SfERJ/0Zd0d/Bn18GXE4/352qaXnjqc7qMQBys/
bq44kqDrdq34V71eVkX6TYu6cgJDh9q0CNKLwX8RZVwze7Jaz5FN5uURMs+fzXxVR+KOG+GmytJ1
+1HcJsX6HOq9aCwIXJftU4b0Y0Nf+U8BP+HGxAcnS/YjUVOn4aaQf8/ziBU2u/GLdT5hSORWE2Zf
diVpcYTZ4Hsdakn82t4RJQlLHNGiveCSmIVLNyMuEn+GZa6ZT99Aa7ecbSaD8TuGXZPgr2V/ExWf
3/2izwZsPGz1olScEPk+7UoTGaQHqe29jHw5uw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mIrUGsrBovVZ3nyJpcp+wQjp9fIX+CNbe3K/qT01dmp38kc2DnXVtIRxZZHDFoiNwNi/PEaHPnTD
b3EPp5TeqZDdtScMHYDIKA5Biq2EygSz05JKlA1DWLRCwiC3JcobIu2zL67fEVn8gKV7+xqvr0FT
sKSWVL24wMiANYhIC1kz3Bwkt/lMPAJ/OAVicDorectPS4RHWkTNVzwStQC0opuTxHxN6cudHJez
zdNOeLl3y3fwI1aFf380AVf9S/Hu52roMfwIC7DHxKrLxC733pXdm4GbEm8TlWy/ayHk0gTLe3vz
th36nqOriOMG3sTYWHExfKFULJZR5NmYAIGNXQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UN8a0k1ViuSPX53KGdfs5tk0FcWKl/VIMmmdjxs0VitADeI2A78T4Qt0NCchQn0c0PUBp7S/kqel
zwwFQYM9Vws3wUgJKnTvmItLmuRa/GVPD6jQfXNGqm4f/BqjFxFVWqsYpCbS7rp8CWu8ZNnAW7SP
wRJMmypehua2tT+CBdp/Oqo76I5jYj/h1k+Qd5rCGVGyGtS2KVKV69yWMVcVk/Mkia/G45BrmBxz
OgYBV44wPqt8tjzlnDJ4w7DVuZUoyn2h8oyAP2P1Y10XjdBogcE/SwuXjPJCL8UFLohSGGpMDAH0
MrDxRZeQ7xgs5AEnX9azgg11u0XDUoFkWByiIQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 48496)
`protect data_block
tmItYg5xREQLlIRezAMNxoUgy2XTDkOCXPI1WsoO2AZohwUWW69vedId5Z75XKCRNFQzICVx7z7+
E+3JT32XXiOohWSpbm1wwKh6SldlC9gXJKgWIWQkGgpjslJLqPMHjxHGJdt609+mYmsysI9TrgDk
S/T2VMPMee4mETtaSwps/d0+CALo2UXKtYHxLXObvsUdBGt9Yhl5mF1qMuHFmSBbT+n+9+SHpyDw
8Fz3DEw7KjSCtVJv0le5yvoOOr7ap2UbvBCN8RwUVt3IKnF3ATiAeBtTVT9UfIwFI0o4hQF9EqZn
WN/5iXU+5CFdW6SaOhWlTLxAL92dEq6IGY6Eq61Xw8J/mo+UjzKx0B4PEOv0SoaHvZpXa4njKvjF
O5lRH8ehcoMAIHX5z4vrrj6hk/FpUzUPFo7HjHFxlhVt2zhnGEZ8VoitFkaqAxZNzEjmDCDGea08
phwrPwTUGJLkn8bgI84NfiVwXWjPbqAXJJsoWekWM2Ql9ehgx5NxrLa3GOOHiCCVN2pHYh4II3r7
bG4lSCVP66YW6gAJC9U9uqzFG1u9Q/50BB904G9OWfenAWnjQjwdQVGDRY7vMSVNvJOZxqfyK9jv
ju0YaMcO7tr0MHpZ454EQeYfOR5JLs2EQvldhqVqDihO3DaYFMFT+Lea/zIbUZ8bCbKe0A3lLrzA
z98XLFONQX3+u4Cxphvp9wh+R6Gx5WjXy+RTXTPUGIeiIll22qaZqxiRZZat5Mz/tII78FpqFLc5
1KWccDYLPb98IrLNtNgzy5AtkrJFLl81PH/4E4pufDb7LlYuR+8Uwk48qYcYGRpanEJmRjZarNah
IM387h3hx1m3jO2zOVCtHMXxOO0I7RHhJUg44eIrLjmJsQx5YJTaSOzBHC/69nCIPzfdetMxzGjK
1rKzCvfF9Oqe+vgMgUBy0MqNJZ1O75f8NKwbmJvbUYNNevDzmEvOC76OHhjRv43Djq4qBEonQaOy
9nHfsIYlO31Ti2AIha87EckHMg0wn+QmbK9Pc7/Gv2jCCa+7VdnfTjQRmKk79mvvcz2+4u8URkum
llSgwhVyaYVOLZqujK2TfJDdkeBM7R6kLJczNMEG2UgpTxO4C/FvFaLeClZTWo8f7gglKhuMpHVq
oUdwv3pRZHwFsVtybJm+Oiw5kHIpr3e7A3QSDibuG56lUqkW7zU0cvHcs2W3QBiNud6z/UhH6VRM
Vk1AhIoeK8ZigOFa0Pf0aKYmr1zgVhLUbo+M6OWVfbBqk258NLrdQ1zNGO1oxKXzlSWCEa0HEiK2
xnjpj+ngiQ3uif3o+8zBqDqsaDfj4m9ryVV7TL1n0I9yhGlmM3s9+LQEZ9UhkBsRQYtfrq0JGTCA
TMgRiafW3voTWCTbP4g+ydcsVuNtAiwTBuH3aSUerPh/NRZshuAF6bew2heBubzKRd2GdOIm7oiu
all2wDp/ZVunN5m5KXg0GFNdeIKOCpd9hbhv4O5nqG5XH/1DIYY6DwuNvTrCb7so/9xeOZh71g1p
HxnwOe5oz8rEOfC4oQJS3Z1aRaZOVYcGUSIszU5u8GJ3G20Z27tu0vdq5L9aCnuizM0NPIK5hkc4
vpuD1DWWBBuoOm3hFhH6Jh4zSSOeXjWQh2pV3XYYHJ6gOjLqBAgSR41tXe5SZZ4mkqZrwnhQEOWJ
CTGeztY3KTpSUNBOhFK73QL8u1cS0tRMcu8VfdHFNqkIVOpRY8THl+UWj+opCS6ZfgK8CdXmbn6k
6TiUV/hALSOi4dAo76+NaxN57j9b9VStFcZvpcHdzY+4u7KMcB27cfL5QUS9+0GkAOBocpMRhZd9
A4yUEwi+tLhdBvaDvwOUXIf+tUDzls1q5+wIPJ938q2rQUTasVA8SHiqWkQVQJbkXxAquQREqwCu
vc4+ufrVkUxGT1OlTFwsui9S2F+tV/goOLQZPoWPfI6mfvhmGpxXRwAioIp3PQ1D02dO8ppA6yWv
Z7/pYGvI3z+cn9R+jyXnLkdPSogS7ZipXKsYZDEyc4ldHQCr1GCfMjqMVafd2Dz/RHl+DiPux833
Rv5kvkb/uikpKfqG3rDxx06lbVwcZh8yF9UyUwjOj5Gz7eiAyHbWbRkuZfPpQyzD0caMbGzZ3pWn
FYL2sGCMVrNm/I5HUtD0h+69WAPJVldQ9bk2bvhHZRf8/pDBvZjUpH/ZcFe89/yuaipRU5Fhnixo
xi1tybYKFaT0PDjNXxKb284r3fkQHbBBnWjRPO7I12aRSvRwRHBh9dbkP4442qbPKdym73a99EZz
lf2EWNcBVetFIYayoEItRr6riJBJnZZ6b5xwVSh9GZPLgkJ6hKuDpCej0WBLffetdOXaQ2GGD+Yl
wFgOf23EQWYiMAsKkXnyt7aicQ58PqN6ymLuhXd6OvsIrSKaHKtkM33l6haMIqzA4NQaq5MYD/Pl
aJd6BXxzMjCCE03EUPgK82uwSy6lpkKm9BERhgexXcMA3KphbIZ4KVqTu5rp2UizAntqixnAcfXo
WtdSvu7+gVfhvADMu04FR/O8Mh+g0girDXeY1B3dCovY9ZjJXGELTGPs+NeqGpmOfilraL6Rl+lf
zOFfSrxakPry52z5lOIDM7XUBHH5JRaR1LwBw+DTSXtrzH7JTMqK1KAUWzsmO/RRqyI4CcHa3DS+
PBlp54b2VpBMFHcUNSEWmHVYCv+Jhh/GhauvFNSikWJ41N6ei5wJpVD6BIfS0cvn3Xukp14Td1cC
dKow+/RY1kneRx1Ct+U5px+qHjzQnU6BotsYQlKGqol1ySZjVD79W3iKiJ8sTjaeU55YsWbC28WH
PL6lRGyQcnwY8p8fic8E4l2wZOz36HdIU58cqougTx0vVanZE+bo12wmtLVnsBe44siLERzeuceR
3jB8jRJJ4YMgCkonzUPPwSuOPuZwbu+t3z7+ClaAaIYelz8NJJlITurA7tfqYxZ2C8iwOjGEd3I/
Bes0lnH748dcdEYR1T49cPV08y3Vd1kJNWTqZWBxXBnxim9+GB1HYINAULcwDMzJSTwIrXPeSzOX
ye0c+BpsnwkvSYTRDdPAah28zxRBnDnUkTE8ZnLs/Sfp0XA2B/Mo2LpjbWLVMDPKQ8DbP6aa7IgT
MAItTymN1BEdUr3pv2+0AtP5TBSHhGSaO5VECAcnbuHtnmx3bCWiqUl7fJKZZl/y6WE5+yaDWe2+
WW2GdNsQnTt+CZp87GXOoJ33JXA0FX2vHQ9WSDYi+Dqi3qt3UEvA/F0LxJ7GYzEtoDHyj034ElBi
4N37XkdNloo8B4HU+oMahhpt4XukrqBiakNAyvTDPQw1gAfR1qzK2GZGemQ1r5wW+I4s0KJ95QVD
oEu0sCaWpw2WZ7XrYstRNXL78+1vmc4iBek+vU/qEIpMqjdh7aGy0SnGM4R6fnjyRcz9LL+FhhCo
zHgXFZyFM7Nn622+muZ5b3ND0OIf0UfQIpoYs4hRJL9KRb50/Jm/9Dk4kKr70Ukpy9rR5Yus8k5E
q2JvZdUTtg/jgQMf7GvhIB2TZT4LhyiwhCaeMg0qeEupUXLdWZF3rVKihDQctQj3P6+Whxku6AsP
WkHjc1JrFpZyVr+u8g5b19ksQ2Q0qjTobop0jQ+R9gjOtgmZKerJJ4Z3oYxuXhpVS1J3eIxjoW/x
TIE+DycUf4qKhq2A9l/8mhlUyxJtzwKoeBCJ7sQH3sR8VfZW+mdoO7dpWUoE6wFSmLUC2/l3w/9O
doD8hz1adZLKWQQg54qxWNtZptkFwbnup7BmPefOOjzELuszF3Gm1DZbK2aBS5OqUExODs1bWqv4
HEPKixGQKF5J+mj7VVR0RgJzscQyqhgyt3MtF6uB3XR6rvKUB8jJOaA/TSq9wdIK2ZGGhUNHI52W
4KJgsVkAPLtXCac27iBDDOkQAgHxqYfxCwkA4oY9diJSQ8wmcYwaHHw7RDnBS/VCkNoStn8Lwl+w
pBVcMUg4KseO/Roo/VYe9k4C/cnXq/9mGuuHxU9wFtdknokIkIIqBuASt9zp4OGHSERTVLENuFll
NPLgTBYmELyzhNsFkkI/PhlK07xODtGTzF+aoKe9qb9N7nqE7s5S5lGsNyz8FTJy7WwXFQh1+kF8
2J3rt/xX0U7jPjWMoD3r1Fw2cbv5SLRmkpqUlTizE9i7Cm28WUN8Rf7h4mAgIbW+doA1G5UUenGH
pPCXYi4BBjelZeI91uLe3AMKt7pF4D/hn626gKdxJ/qC2aCUmP5H4uV1l0vs8B+2LlH3zZQNltj7
wwhfGtF9xONZMtQpwb5FmDf86OJnrW0WTOauFbNW/M9FFGR3+tta2GNsd6ZImFtXrgA3jeDHJUE1
vTJba7u1V9HD9RV0xCTtn39gJpdq4AShl7GBpNaZocfLzeP5yTNcULLAE9/Lm5Gc0yBZ0qVWrgDZ
G66Oa+p/CFilkdd3JbcqBJZEPWAYr8BNgKWipurVvsomYtnrWaEsEhozQFdBq43rzRvhmnLEJlk3
MZr0fFHxD4Grgaz3XxYuJf7q63wsMyvK6V1v5OfSvfnlRpq30L6q5+SNmxrAFkiddw7UXt5m8kEz
Hxc7Se1LRVd/QeZMXYiCyiEm5drioJ3K4+13vfT/fEFzrB+zTWEv8qN9+UMXTIpAxubVVzVDXwFr
mEBPDR5ekM4agQcPDu0ZXWRfEz/W8QIWm6+FKRvSPHwK8tFKftoHBet7mdofK3LAESn4oUo9/JJL
PZ8NPTga8c9jo+YcHpnv9IfxSiKfLdm9RjmXfu1RvmWhI3SAkoc7YyUZxMyCxZ2E9UKmKk124/00
pMLjhn6VSKIwmaIsEAMol0QxdsJ6sfXJ3hFNCC4GOob+RE2R5BgMqiBWQk2bBo4lXwWE/Ij6veDa
BGZu2Py0J+Q3nxgxigE7awRINy1usdtpEJuDDaeotQJWTHgAIo8MdOZ3iSH9RU5/FA5SmXZ+wlZj
1jG9IXATlgjswx7RGRCY8+CoM/qAj8bBAjY8i5snMgaQiKxdb79A6lWCa0xeEPP8z2Ms5K3V1/tR
Ys7voypIc+f5bhw49e/R+ZUfJ72wFM1xohdPpl41QPeJcS2D+zEy1xYhmEBmU2U0DGiYoHaJ0LWJ
vG9r7nfZjQtBjuqVFtiQtH5mJwM4eAlb1zQ8sjEQVHH8OYaBev6q9Ofp7ryQo88qEJyc0mD6cUfv
MGyckP8hJBiMaJJQydfhzRchJ1yZc5wDgPZ1oT4ZgemMquXfmIBwEiyMQpw3U8DH0XJN3M0hgPFL
n5hwbMXNk36JkI+OzcX9q9WBOIihmendJbzwvQ3Bl/65y82BUFobCbuJq9UNapzII2T6GGq5LyRQ
UuOF+J0kSdg3xFb4Xw9Yt35icR2XITUIg/d3YkhMSjV2zvKg3OTJWUP8yMq3SkblTFbFGkR0c5mw
DBjBicTBpqvnlXRLg8r36uXQzB9t0xqdaBKFRvOoX8u7aCxWbxuPWbiVq2Z7tVpax/uLAcQUByIN
BKiExYNLb/h/ulU6tPhK3JJJlroGKaFWDa6Y0q/Mv1uL0OWqa1Tt/ZZsR2BjzpnpAZslieEOuH4B
glGNVETypPRMnPBtpF//qsztiAi10xiyK3HR3ht+b9O5BGHKaHxbbLfJm7hRox9pHq8Kl0UlBAwt
4PtCOoSUc2craQTRN5Vm4CmHfX1noqFg9cMU7txkAGnXYKhBnk3bbqIsKmUD9Tdxc+fU7osqsPEZ
oRXQePfCsi/YYMrdjNbV0cyoNKe6sk+6d+wZg6igKFxvUZxj7DxU7WExx7P92zEb7EYYku2gAQr/
cXoq8z2n8NujOBdg/30S7S6vkkAwjuW2kc481yor0l2ts7IoH6KWa9YOdEHCeu5sDgh8ZZf3K9YL
8hlWKXdPdzRD9S6eKu4Vj8rMwLKwlYwTur92ajKgquVRYja8KTYLcmIMaq/fc5KX4l3H8sES743p
5Y3H1Ey5Rfpn1WkwpWUqbAdqyZ3c/TLH3ENihMMcHkTK3JXHwWhKDoMW0EXLikXK59PNk4ytDJg/
DLuE7fSEItwK+qF+qUA42dYcjVu2Ss4u7anC/aZMlI5m3paUQ6o6snKJg4GQ368H2unhnv2X6SX0
uH2gYnhl1OYaL/50tXoHqg6wpB2d6a7tBhNMH9Wlqv4unLH2LVEL2EUf77qwn2/3W1YtRWkiTUu8
EvyzcLIhbaNNQn5M97rx8Odw/KI27rjkTyn/jHWnbJPVEBYbCYGpoCluf91Q7df1Nl8DzlBvsKp3
7xYui/9i29Tp4B5xOrjqAgnMHgMdYFDUHKqLXHaKKYPOn2/9dDTe1air8GqKbEvVxYW/OgdOkIrf
QA3iidWwV1r7hHyN0xEeSg8hB83dwR61PbEGptb6wj/DM1Ri5DapL/aLIPKgMpW/puoKoaBVTN9k
4o9YgSBUVaMx9YNxhpNIIcMIFf2zauqxd+/Q5t9pRjLepVtdP6tITZMw3/8nDr3l73EjD74846+6
tq8Z2GJo/aY9gWGukWhDH9vsQdzWbQH9agC2Bid0LPJVlM4JQ0sdod3WVAVLnfCRHtZKXPt2l5P3
FoQ7dwAXyrPNaVInEhy84VyOxw1FBeidhwhkx3k10sB+pEZYlsvG8zmGaaqsuhdxMcCHRNnE59A+
H4p+QdLI+I+3FM0CGud1XbrK/1XAkMNNHyjiMVaZVJxW8RpaYSrxACR64aprQYCn8gfLDItohoWa
kIBMvJu9XXmLl7/qkQV71nYsLKPFfKHrFM8xo1o1YgoUJroQGuFiL9SHOwi7/rNWpxcHUxK4ehe7
CzzghhLgE8nk5wip4BL/6XwfU4VZwB/wTMdMEonL3SoQ1dblaErH+5du7ZjLNfeQiOi2LRxQP2oz
Y6wMbibXqrzV0ykbDx4jZRGS+tDQqlWpt3mFT1ffwv7bhUQXW5k93ZSMgea9C2eOPHTu4eFZpZtr
rvnLIDNXMrAJvYSy37JI4t0r2dS2ecOcZ5XgCBdCzKaqGRZ9xuIAqYHX5QQHXRHJavjhBG+D2q5p
BSoU83ctwUDmb2GrRYOAgOa6la0Ac7L2lmW8L5FWfJ48dyp6vGi6FJOs/hAgdmIvyb6D2+DvQ39x
IsCbBPo2l/nuWEKwCCxVVPX1WHXgzdrGCaZBMqFDqJ5gP4gJL+T/7Kio1zb+YvqGREk9c2uTBRG3
Cn5Z/hzYGmFQmi+3rFZTyATQPITetel6qjMa0cM+XTEVlm2Dlu9n6NiY+5QaiURS8ANaxNf037Jj
chf/83eUyeviPF9LWX2g6MYmUtUX/kZvClh9bufspXU+f7OMo9whT3JmkRFewHr9xfoRKNXBrSY9
J9XsEvzqEuLB6+2KeIAOCe2pyM7xRo+bRxS3PZfoSCHYpIGCSTc3SLk0jAEKYABaTnBtLOZxvIT5
pBNoA9sY0mHSuRt0x3dDJb2ObJbMeT42aLGrGN+pEUVmfvZJlTRrvtKftD7VwEfgT2puUjRTcl8Z
wfBuLXa4ZrzWHriZCypPaaUCIPv4YKbT4q2vZESXOvvtKbEWIaWd5aopteP9OZCQgaarXY5vpseT
6GNdDf6s9G6fud5nDZF5tUi6owVLqbFkRdAk8kVKfoOPzeUZnAGGoAgRVUhshajN/64E6YHJq3mB
K8d28ycz3kUNPXivii/YdoX1RLhHKq2fbtdnBkaVVvMtG274C7g5eFH2N5UncTJcB6/LBAqkSDzc
VLt9o78yCHWkdbzhnRvXvb06UoRLK8n6CxqMBzbV8RFZUgUyR99XvcrTqBy1izMd4ZnB1ylTugzz
LF2xp/no/V43JUm94agkaYkuop9CJzjQg/kTRszOKe3ODaLcJKO1LKwDmzZwMtpMaswwTgVr0QmM
/7KWHUYWRGICLAEF9dsgwCm1EbL1JbUz4fyIOookynkfbh7DmzrKl8XkqwaYMNVn9OjuAnAwxSF3
cWHUzo48k/PhGwzn1IzlCq3QcJcyv4p6u3R2XXn6Mv1Brv3+MhutFg26jOQ9FqAgI89qrdnJ/HhA
QAes6DTxAL9Nur1RRVf0ZOYkU2g1fpIsJVi0lPAyw/joz734hjRPJ1bZ62k5ov5WiQBomG9y4eb5
2hR3UsYlskxptcPVWiFJ18RBi9WHeskPNbBSBGq+bTjACrpqWB/We6hEhbgPlloFATIRN2sK8Nkf
RPAQp/N9Bp4pXCE3RC+8gPFvmPV/RafeNznbq0tiEzCDefES+GpUpPq8EJzlCjFVMTO+W+PUDV0I
0YXjSmpRvREKf0qZFDYQwmO5rsD4IXBHkd8HNkWHf4t5uNm+xlOHZ7c/CzQFOW8VY7YofHhvRT1l
RvCaGkthCs5Hi3SVQDxmWiWlKMVzaxedwQte+VAs/0jIZm+8RWd8PSHDt6M+A+4YsphcXSCLeoHY
NogYwM1tVT6KTnTedWjZ322k/evt/qawWC8apg55qg4f+1a4XHMPCVIdL3tpgWWqwb2LEQs6qtUN
iq3YwpYATT+RvV/SAWCj/bRVkVxbJ+5Z6KMCEjxzm9VIJgxmZA3Z4iAY3C+SJLy8PJn2JLOGMh+D
TLfm12eEHoTWimaV8H3IhQOrrhB44UCfSlILZreIy2KighOg8alpYOtn4rX2VmV+oqXL7uv00sbC
9cXJFybAntrM6IS4o6dMQkSrO0AaMJeyJoQYyTW3UI8XnuQ6farjMwLcME/VoCtuotyknfAeqC8B
aRVJzLh/jWxQFraR9WmEpSvScpTu/l5mDdx/SAWFAzqdKaRwos3XfAuxT1QURmKQyQISAJZMWaY6
wTt/OksUoPqQG/aZzSTfzF/56hJ8QDYKVEfCEvMGv2oSqLfQPN+s03w5zRtOuKu6xWaBff7GQIlq
9JnoBC6DyVL87XGEFnDfyDfwGZE1JVloA2Gvj5dIazI9Fv4KTWeB9sKjbH+u62gvL6heYKHg/3j+
5mKEMtHvErIF3lY0gDcjbc+E9bau+keGC/j2TJSnZkl8Qiu8ddKQvXBqx6A/KCzRUgh7XDAmZyO3
zVZNW2IuYWUr+knQr+232vi227jamCkysOomqw5aI8NOnIDBU1mjNyt1IzVoaibHeBsvb95XxmQY
P2N7ZiOlnre3O4tAVfI3BQc9kTf0dA3oNoaCGhWe9cy58QjPIiQ9d3K5mJhV+9BvWcTiARSgk1Ll
pzQrtAKrseyesZd5Len3ELXTdWLu1UfGavM6MmD0Is/ZiiNru1LeSW6m3BCVyN/9wUMBZtr+Nzdl
jr3MWJPImy86xRe5WTGejVgym4Wvhcdb4wmuWz4hn6NoH71q1OgvWRS+QiN6zXZZfIUGfDggLhkG
W6XZX8/PDD2PRXmrh56AJtpzAhbhT+ThQGQJ8mIy/nttyzd3KGGSHDdyOtHyBPXGpwl0avcnxnxy
y7wiSRu+7mTIjQcCYL0GfcYJaNDpKHbkt531JP1tWM9aCvvUJtiQ3YrBCsIaVJyImsAgwwYsuhw4
Eo/Mc+XyLyuw6q+L3A7tdwBxQ+kKFjv5l65lDPenSYgzVw8IPyWL+Zajtd1Ps4ecGrxQMfDKJhAe
qIddXZkx+XDp/691RZEPPPVgmzQs3WexUh/2fTgnQHhjxEeCEBqCg4mRyzv+3gFMslZKWme+B8vl
Ymd+xXw+6vFBpALE1K7Tjk1VhJ+ImNcs9ePIbHd94oMjUF6HqRdtmsiXoU4Q4Z0WqdCQDgYMXhUT
xOwS0+umU2NhJjiyduIJsIVCoGxik6aZ9xRP6Mt57laNe8TzsMlNvMhzeiB/xEfNhPGUREeEOt41
BWOFQCLeG3kqyh2N+CDYrdCL/y7v08swJBJ0RYhFnCHRP6G09TR9z1/ebaPBqWtklxMwbeLRl/KL
5hc5beSoWZ0ykZxy6HiV+lGwVnW2X1Woxd1Qtfu641ce1kQ7NQM/vm7Q1NNfGu2vLQHEIoBh8FIV
JpCCOSxW9ZONmPId8wf1cmJ6r+8NaFNdCBgFk2FbS3dbKRjS+dXUCEPoNPzK7fxBnj9GIXzXkm90
8iYPT6qKQ7bM4G94pa1B8XqZ+WedOitQQjTq4zGMOxQ16p2yxAb/5TSwvSKe4TXAjGFXjMUWDF+r
1DP8sY4oIROHMzfgmWO/YJCCVOYTwTp7TEK/KW6XvkrKzt9+oL5mtc74sjV/1KehWvNN+k+UnvFI
eePHFsyaZdgyd7SVISss4LiFS7W5c+RzONJI1o3zW/iSXNnaWdw0svPeVNcZ6iRHMUegfEjMfPPa
nqjFdMvmdv58GUrfWMiT6QbSIi2Q0YIvZPx/qxkt4T30m/bTz5LuDfGHwu8HC1rK5YAhevH/qN99
PfNMN/p04+Jema1w1fgkIxpDX8WUlg0vTh56Ort7Yv2RVSXQ6tf5FC4wKPmJRx73y7oSWvVkoaFR
QMh76S8UnG4bB+N/FvP3mcwsteiSzbfysFqbQgBgcTTPEFydnU62aek4c5XFfM81oAaYo94HtPoW
fCykVXakaiLzkli3Hq9wALVTLtXCLa3gXC607ZZt4ZIY7eI9T3c5Vd83AiKrkFc7yZhK9vGRPrw3
T950QaJHoBvuyDTkoavRcR+8ALIl6dBHk+8FwqBddHJqfyP0U7hHHZIN4B9Qk6V4h93OIMBr8Eoi
8UGeqysJZ8nfmpAu+13UlowWpEDpUPB+qdbMseKXcihSqG7zybA6TNW3478YURC81lCCNHPNucL9
TKCXqdmvXhUHX0MY+E/PAGgkiDwJ5/vo0blUD7S+zgxMlEtcI+v/xcp/6zQlOUZSH8i4YRZnMIKs
j/hbrIgMPxR8kn28HuZvlVie/jZpr5zYuE8QFZmfNHipkI3PEuXI94wJGkhSDAS6hvS9SeIfb/JS
8mPdYEnJkZ6fkCoA7C2QCJI9Uy+YEes0us59Cle+DmFRjcx2jqIzI3kcHkKr6e4XnSlWMg+8wl4e
XxjT5dCuR1tCDE4N2WgQl+/u0g04hzkTFOfNxUT//XIQen2Nnp98gCflN6BH4fNas80kHTfCMlvp
I2wMlhJPVr0XzGYeS8Aa5W62I06eEN0gCicBf+MP38JDiMjZpabDsERQxvzWD/Vfaw6LtV5CYCwb
3aFXRTWERun6xiwoyvdhA72zjjDzuAOg8SKt+uotXrk7e1NVFTgp5+SumcC4emBkZFi+34gGxDLY
Cu9lLlLK/Wb9P7TP7TfWZFn84iIvM4XE+bgWg6hMQKxkR7vk1JBHaLtHRxQ7V/vzXgjx/R56nd44
aX69TZjUi5kyDItfxegpz3aahXqgOdBdCDP0U1vMtktIriDhznb6p7kwr98Qfae1Ahp7LYxUTZYZ
z8Vuj38eHtLR9TIklXEyrQbWhvKtXw1yLq/HDySYIwxLPtyhbTvsHwu5PiAuGoOoyYd9IHRl84Hx
925RJCPgZUhsJWCOosaDwhRLDgA+Ey3WjZylChdBl+BKyAc5mrD9q1jBvIFzSSRJ2r4QnZluYYfQ
AGtqtzEn8AILhD4AZDLZIohYmfbmX8mP5pB8P7cz7LSBim42jy4CylM09di4iHc9I5EF+y9HmsWf
IgowPkinpfn+2K83769uzRf3zvWmwxyb6cO1vAIvKRvJst+i0nttS07zDOVbncfNRkmfQ8UkhoLB
QiiD2nH1K2GTfdljMxK7lH6CBDh5XceB0Q9gROJhwH9CJClwWiP7B4yY4XweUjMUXeMZIsHaJkg2
vxQJTr2XLnuPrFWTPP6AzQgSMoaIikC7sb6MxNNMU95WNGfoT02c+yMLKfGjsanfAPzXCZcEpo9T
6FU8ITtztjJ4rO4H/OmnpTJDhlZRkq+0+NTqQ+IC/0OOene+mRRkSPJltPdb1Po8NyU8KsR8W2WD
2xm5xOAuuYfsp78aEAoh7SLx5alcle3tRmd3m5al5yFWNJnNzefF43eQc9+vonyxtGhiVuxyTbJ8
F6QGOlZx9W6Dwv2EsuXJm6bT2kh8G338k2XAiQazmz4CTiq0cF31QrCfVZ+SsDHdTt5eupmHdHMN
F9gqKAwMqjQwAvK3soT4428694dmXagUwc+dTJV2F7+FR85bWl0KxKkkAmQp35x9kttkAtW3O1d5
VyICkxvMhDRFWlL/34gI1P1K+dewVOB1uySNgInBMN2Wp5LJfshWhK3RTxnbuJGG8alj48SwuHXX
Wx2gWko7OxyYBt0HZTvUhTtbkTT54mPTr1sBL/PUKVUSL1Hbplj/E+3Vh1y8WHFop7Jr3uLQMCb9
g6o0FzHUu7uqlo2enzRdK0RyU7KQNkv1oPFRLPiaShLv5HAPdNIYOEHJwHWGJiBlmRxGcKsbBaaD
h5vfFJ4bOKc6nBNByccvAzXEGsDA6gyxcEw6W4XkwAwGOjYMJwzV13osqj2tYdqp2Wu7myclDnEg
VPzkoY6uhOV2i5yb+uVVWP+WhypTZvbUUqN73G8K5LFJmrdr259GGFwRkls2sFec3n/vJBM575Tj
71GGU1DVekZsOwJytnaQRq58Bksc7S+pAnf0vuV/ymNsbima1REfY0IEqOh72XqtFQa8bKsF1RsK
2oVvRnN6wBZVoj8/UsyOAZFxlNKICVNXEMTGBmMS5eavQ5i+nMFbZk4TpxFqieXQjGf9vcYw1Zxw
1DS7wf4XcaMY6Q6SLJJwWgdwffCJP8BTXu1sYKFOtK1jzPunx2RZXuW7sPc/eElNxoNlqpT7Rmg3
H2fRL1ZeZaiPQim6JCia9ACaligT5VwgOgSXnbjEGFMQu29JkkFrnOPkIH9YvTutr+4CZAZnfBh2
E8/JndJQsBSHcMYi+oK+OZXXej49n4hKz422iLG4E9/NSjhsVHATi5LMDd1T/b4/AVIeXxq8l5Yp
sbVUP4FoYw7H3rOsOA1HTnDbwfFBoU+5lmXpRVTABgphDM+5k/jf5AGQHhFdVl78QJZBC406n8qb
9LM7lbPXoGH5Fv9TZESmUov5SyI3jO80peFlXQV8mj6z+fPKhQBGImyOECuHrBPC/DEL/wIuqrm4
7K5jb0rderXT8eB5zFalxLXGV/o+1s2WHAdJZy+oXzhobb1lRYhJmXbTxwtVgKdWF682KJtEZq64
6vICXd5/RmkYgywj+1v9+/YckGky3dU8vGNtDP+Estsc+kj9y5H6zlvBrc4/NUY4zS47Mi7c6IGq
QMW5sufLNJTNXVQJTGhOtZun2MzZR3yKogAhI4xdaEr9NUVTWKpp81myYOeZFbUoSkmPaUUfk7CT
wMan/sB1AHinGgmM+0GEdIyeIxBpL+/MhrUMnpONDGLdpWbJtqfoRTxtl5JUrcBknVTYzxYkyMqA
EfdDKqi7CZCzhifnYgyOaVknAY3Vkq4z7QsiqG36WJNlFA7mfnSFi9K7TsiKaqxQdWtHLgfbXfRE
9kaDRtSeDY1cN8H7y0Sx36ExWDlaI640zWFbmp3t5UUNp4q05KlGIfnsttXgCn3ynHxxteDj5muR
+vpkOeZDQNHi+C8v90S9yFYa8ZpjAVr/FRJNkyoikzk0iD0cUUWe+I4Pu7J/NEHUVDz9nKqTwW+i
jBbvHBX6Hgzd+uqVtYym0aXTujgatcHbBdr/ox3t7a2se7vj7uWPQ3vUgjklz3vsCttZXMUAQNRl
ne1pM5IlgafKa3I4SSRqf0LvYSwm1Z0YqmMgWN96L1/X/LbdLEFuZXbWSHI//6KUYbJUR8cbLWh2
ZrJqkLHchFbsq5rRdpZiWFqAFZ7PH7wJ7tSPE+5RrOO21yY0mjDzHgKPeQSSFawktbwN+ooueSxH
6wb8qfE8IFArGXjccimcppkio0ZJ+r9HzdZYwoLkk9XSFhIy2S36qieDcw/SlTfzEuqq4IwnauTl
zkC0AwgY8ry+dlTtS3yv6pEhch4uFAajeCpRt9rZxdf6iY+4fJPPJi7PJWVfAsIXZYzP8O81dvkJ
ldpKkM3l2USXvRl5iJgV5HCAFBCjY6bis9H+jYeE9EAz+Ob1UACKhIisSxk7sXSBvMPVn1h8A6If
mCU+ycZuffut7+cgdVn+sgTfy3olfLOLJ09BMEJajJk45N7E7Z+JsUdrvOIJvvhB4l0Hz6Ybx44p
qzxu9xQZxTZO64/RZyfpUi311CNJaIIhLe3SVNExFWlWuXEMUO4doJjZpFHEdeETAnXB69d8u203
sHbS7aPOtt/IHoJIyc4XVkbWd0BZNq8raVrjUGVJ8ltieQjHa4Yqf3IRWO+s8aToimsMvFS7px83
7IZaDQ9MTvuoN948FG55JH4qSyV4jOxWFJhHSEbIIeGCeSj1qsquKGLbiF55afFhjrkTOuv6lYcp
88pBDBPlnJoZ12zP/tJqBtr+D6EJ0ExuKrDQxxF+Y1Ltp4uzhZcgZ5ni5f6wfN1Osd3nMA2DzQ8n
0XFL/uYQ+mRSAFYV6tk5K1xf8Eqx3YkMobJzsE7dzLKWHBgs8eCc0vDMycBhRYcAzXer6BV7PU3b
litXxL2KgcTEAqA2ob1B1S5lhJRbwXTtnGNr2aE5R38amRsOOvBBCSo0SERTgRtPwcytd6XpTFDu
t//uZI+KBK7LM+gOx9xCGdcsK/YhaBVtpNLZwJjWGUgsLo9a0WIECM3uoqMy6CrpqYawqB39Gppq
8yMocOwVXQ//58K7NoX0iIXZk4P1Nk7Zh9ub4HqmTUNjuEBD8KVZhFSzugPw54TwufeBMm2+6qfR
U2E73GS3xjY+Zft7zEzIsbqf/VhHe3dEvCsni52pTPQ2y2+ZEYv4wW2KBfzAIF7RFSjdd7sufTU5
aOc4nweUscl9F08Zkmdmwqb4V7HPmMuJb2KjmJdfw2h2UuPdy0BmNi6sZa0fKUahboaoUkQ7xvyH
mUekR2/l26n4cgVR5mbYEfecR4pwqLgOnoVKyQsGhdX+FClxfXMONJhVsdwaduSHq5YZppWXG0Pk
QqeeuuB+aSBywRFTnukRfVYWiKlIDoyddx3vLIfmgx69fP5MCvfsxZmKzYWX2Swcay0xEzhNNpfT
IIX9ZvsZCEdYwlPhnMF/Qlv5o0OTAGcg98/AgYtdr9EbiYtsIbkOB+PZOMO7Gx9AOjLhgF0iPoGF
Eubw89PDHM/bGn1Y9vPUf87jdTu2RG7fFxgt7+ujfvFHcSS+FpA5FBPn9m/vHgZop7uXZNYeDUE9
DFiz87sG0zrTt3CYQzE7KaW5wGlv/XLIOd4uLSZvybu33jKgrTAffbH1feWfR4EcRIyl1LThmSkm
m/zEF9u+8alGkUlW5+3IfduDZYjvxPWI7hR7uRe1Syv5M9fpzrJA5Lt1530HSbGg9GVOJNzOA7TK
1twfdjRkqYDz/ULCOFzNg7b4Te0es5zsn4jVGpoRnBQwSnwlSujrBNc/UqvCRkGOqruE5GTIh7QX
VVnhT38iAyOgBzCiHASHEHksbxO6Qbe57PptP5WNidTe2w9vPkYCs3J8ORMfenXg2YDrNhvejABy
52EwalcslZl9DYTNoQmwPl30Ds6Ijio0sraZ5RXDJ/riLcvu/M3GfB7bIROxwhn2lKQ/q1xc1J2J
Dmg3nHjde5zLYX07lTrcSwbRkGc2jGl9sPDiNZ1uqjyUgDyJ/O5chwCkr9BsOoT7SoSszvQQy0tY
GhyCAWOpXcLUorcaf81wHYYA/+A1wInWmHhHP4sQOyQ2DwuXCovKLVNBYl6PVCZC2ssKIeWxHNTN
tFzWW9yatEz/94rSRhvMbqlj2uOWieFcx5XOplzi7v0GYcnmwRWK2NuNOfvMUvduukIy8ZyRWe+j
ph+yWDnrqFEwqxKlrtmxJ2yZec+GVtat7OjCZBq9AtZiiZ48PLF5XTjukdHs3+zQpJPmp/lEo4oB
r/OJrXSHpsisMEKen5/WGTWskgymqWGYBo9hTpiw12ePbWCac1wG4iVSrXYAh2Ye57HcgW00Qd7d
LKY+VVavfYGP1LAmgOd6febR9Xf3KBVVcHhbdilUlTfcomJk7pqEmHANiL0+TvP8N39I1sL8mw91
B8k6Si+OHBQegUc7QKL67DNwtS98kW6DhlFiXmg5kJZK/MXTSoubDDV2ecyqSPOy0RwGWLNjtM6o
Tzu4e7lfHlpr63vS1NGC1W4oXW6WxTaGWcDMVFrExsZ9P/21U77cFSguDAwazgPwXlvJQXFrJ304
jfzrONCp7xFsegNIoGWegVyzEjTTcIEChDgf3DucfuksE7VrclEQlyk7goFsFBxoNeSxSNDZ9dDZ
6tEQalifz2YAIOPM50f9s90Mf8NeI75H+d4Z+cVN2RvHOyDwrFqGxdLKzM0gLrKVzsLhQvdnLOR4
xDk3Cr0I0NeeXDvD+OcXZf4x089Az9ZtTJ+isS4tc5tUORqFl/7daBHVqxlyAJkPGRGGIVWenqPE
pv7LGgDxD48JHhs3HwRGGhRviAUcUXpsYW4+6R9qhNmvC/60my2BIEuI1PD7+nCC2Xc8E9P0j+rm
rEXuVjXCYBWlxnoFfuHTByOsPPvdhigmawhQECoZbTsh15zYGw+hJrRFv+ROaLg+KKxhB3p8rp5+
Vd7ff/g/e/9H68qEqYDepjr8fTSVq0j4MX3/gIoM+i2/sCjl98Ulriifn2OmIwraqekkDx13KVAL
vjDqBXbJkdAY/x/8j5KCEafP0NjS+xtshSdoN8+O+J0bhNg/QtCGFD4OzKOaOvByAqD82JyG4Ko8
eFXbp7vyBbLZw1M8Uu92UzI0ksC1FowF533BNz8aAHJgcxt8xjRSAkhsLbQDEFTchDJI4iacipS4
QRs8BpGtNufooPDsn2d5Zz37SwKtFImkwdIVtbEOWhF2vqSPcQOxk7vTT1CPDDqLLSnvwGjLgM8I
y1T/sL1G35oQPnS2EHPDKGLlU5tvrClo+XoOH//b1PoF6/cCCyTWm4hvx3A1uUaREMcsMRX8burB
5c9c1jsgEo6sOqAv6tUIVs0qONP/1ZuseTVSCdIy90C3MUnx0/Ytbf4kcpf9A7iuIgskSmblVX9m
IOhU9DcnHJs3P7+iLh8piTIEJPVaZv4rseNFXwYbEYhB8V8sMwLUT7HSM6sHso5hK1RtjjRLndLa
M7Uw/EtebDx96AnUedNzNFcItkxqMg+Itz8CxR7cTh5uRHUa9jJHT0BnNGQudPVdXYPBmCzECzad
Yb4RdYeAO6uZhMLEs3sShPPD4jwt+55cj9TYPUs2tOm6N/sJ/SKD+HeAxX3jZ2IhA3eIMdDDTKBl
dyXP9VAPdLqajKfh23qsMLtVBIw/i20E9jfGMPyFVBZYlhXJKxeLbH1z9bVNTDfo74nmoNMYIbuO
94LuVH/hx8aHaoZAMqzu8RZHSOqpF6NFIXLLxbiemoXWLfAn/7aq5jZLNOVQumBeljnR8hEoUTmL
cStaF1jrBvTNrmdAe6msJfLZYbhHQYxJD3d1z8Ki0yUgmXdXjpM69fIMwjFr2ayuR9nSAQN6T7vs
Am5aKkkb6yn9iiTPjb3VTtkkMoUNPuhqZUeyDzJQD1YMJWVz4zWmeDUPSD9UqLfhbzz6+cMulrbs
DslsIGLMs2oRICfRiQcV6zE4V/4YvDQ0GLwZZqYETAhWqHXa+yiJKl75qXSH1JB6Rj2vgYzVpFvj
e2P0danYset+XFJodyryE1MQ1AZlJ/vW/P0rdfyEiWcxcXAfxFoIH5PVkSxgdF6zElT9242dOE9K
r00XwAp3pV32QYEu1Hn98Vu5i9ZhUOl1UY8NaIbPxLcIGzdf0f8sx2hfxq+dtIl8s9MB7TyANXfp
yrf4aP02m9wDfpXpNXNKy9ocvxl0NY6eQoV6YTrO1RzibbV+7qTb3h9YOJTgQ2LhIhGr9bzDglxx
lBuYkjr12LC8Nvzt3ZRECych90ZSlpMhe+xU3xirLtjLpDdrL5zhRfInYf1Z8KvCREQD5ok0hJoC
NYaxSyBGoKzZFdwalDkHoN4CJvth8vKCdti6eB7X8y5Cl5wDe7y0lJhVF9z3UQKPApdsSFjfEzF+
dVwLqSXouCnDkvpd8Ezujxo3sSDvmiCeKxOy6VFfZX8xBJDm1YBg112GN7BnhEPRW4JMLChvhvXz
jm2eYooRnKRF09n/3rIu74Lco/VCOjRiyRivjzGposeR1WErJ10RQz13KKodgUNkzEV+u3+Pp19v
jtXgzxvK+wEUjFleRy41QhooBhseNsJmg36NLEY5S5Sn8mc2ijAYL4Isr4c4WjKn9gzGmJ9jkw3H
nnrt5cjS9Di01A44G9iZnWICXDCVyJaYWu2tL/0hOLxdqBHTeEueOh7h4bRu5K7Jjr+MLPWmz89T
QXNBwlthtD/2Hs2gwYrUp2wSojgZle1la0Uv6PjhnO/rkTDlaZVcRZXYIi/V95SpdlH+7+PZVhFq
1wafZLXZx23O/YmpoYGxggSuPKdQgAUzr8b6/4LjMwfq5aw/lfI9mniTAyFZUrqg2f/7Jx5soN8g
k+ybb9eKqqiDEQZYmaPofa93jaQU/feSlVqGX9UgKPBTRCtLZ23gKJpOAcJDrIp57HGNgWqtAiCh
+LQV4kA5GBXpTS6P5Waa0lGZH5x3pqd3fZ/Dh8xMdZqS88LifvbIdUyngoq7PZLZNNaXGtXpTp4x
LnI4T27vV6WV5gN69QnwIjqZyAUdLHAnviGicZzkiqMcNXg7uVcjwQpo7RzYpRiATGW7hX0GfXlH
Jzfjjg5ws4M/eHURGbd+O+9Ve+ph3An288B8UVk2qvBRJc1fRZ0QDgBkShjW6JYfDp0JlyvPBBfm
VofUgXWsC12xjcrp5GlW4s4m0B4yWMs0BjnCichp1RPfCXfeCUy7iCmoAL/KM4FGUTNDREcVJQ6P
IOCOD9He32U4tEFKzOeLW9tbBz782Pjy6W8l+/m+XBPscY04H/E3IlkaOYAiCFzJYIDSO4pjuPaA
qtGaOv1YMEQLkRsKx3pQeT/x9z9aLUaw39BworxscfjcVY2bEZ+pnLif9zCYN97pjFYOekS84QQt
j2nWtu7WsIUGqJZH4gsUmzcYYZkOr8GCz8xTkndrpdsWi+rBNdZKtdBsBo1FDK9sG0PP5YqEbu4d
vLcm8bks4Ae20cljOmVe6VJT+/yHerTSm5IPLyaePKnKMIVFAQ95zCavpvJ82yV5OyrWaklyDuk3
ZoAoELK9ett6XkDDeNtmebL6ZNf3yE9aZ890YoRJn2fH3N5mlLu3vhmBDBOlad6Y3JNwiBRAaPyk
Zs+Ctq5tuMvgNkdV6fm/7U7fq1uywd+Mv5Susqa8KydhBcuHFjZv0gBtiO9McsC/3J8XF7meiWkV
GD6yqtL5OB58u78P56N/H7bTiSbkRJOBhtAtyip7uiRggHd43aayXPML6MrQFMeZlOhpne1aaOD3
lst0hrXyItfMUvWO4o6AccacSYYRfjkkg+9EXyUAMk16jIXqzCO/1bq1sF4qu6XcQU9FG0XmYQ3X
+jpJ7F7ebT3IuQwLeNqEIXpJ8rxbqhPb9FO0FjPKmHUvfJoBJ+msLmgUuu8nio53DiVmPPHHoOYO
HerZtnOyXkWqLH2D9jx8k2mP91pgGmTMBOYmsU/IVr5MM5E6wFAubQNGqgNsutYFVYrZ209uICNP
SHCbvzKk3ubakc0JS+RyDW4dzGXqfwWmRfxvkdFqTUO43fr0cPGqVDPCh2bLrBm9rWB3jnl3SmLr
ZWVZV0tWg3Jd+adJT/NH6+6FpWgr2urSHVo9tw6YzAKzDdilW/TZ1HEwpAI0arLiZOwxeXMbw/KQ
p/ML35qP4k7JBwU5+t7A22efsu1IvzGdWlMVXlJWDTUKEhENqB8VtX5v2mbAkG+Zf3BvJAk+ig+o
kFUOOC4ti+C7zHSzs8VxYCj3OA0CWKdfeXcfOETMXvBwg5W0kzuLrM45zYNUL88dxuYoQ6h0cSzP
wAFGlqGVP/tD6SKH7+nLPBvEr1rPRlj58ZNRrit1mwgjzD6Sg6M0+wa+2LLD7nSXNC/G54YH90vs
4Nk3fEGuP2fL/75ibhdFWYojdb+9tIX8sibFDzBgZD/2dgJ8iwGcui9i7nE5bZhP43/m7xFBhq8d
4PSn26wVyawLlYUWHBxIsavTMbgselDGlffdDX6JLBDqNS4hneDrSkRSl8+LZrxeKwFew3hcpEE6
Bmxhgem+sptO3e0cmQHIG9Mzy/bPJKJWv+20bH81g9u+rcbvuw/mUyDbadbXq2wW7eN37LUlMn8o
A8ymQmLYD3IigZ7ScnMDW0RadE1+YajOFgs14iJdwlsmnr8qH2dXXFEiuQzacIsLJGksFQ3slt6V
ntJASBxoaf5tQbyAG3M2JpYMJzxqzVKqwDVRjFlB2RT17Fl6A+UD9k7r7wsyYcvhl2xBW3VXCthf
nnaV6fyxEBs0mRRnFq4lQ/m2bjiGNB/EwRKJYEuqg3OMjWpMhSDoNOXH14UM0sTFl8/Fsxt78CZN
WtQKFlU6XYyutc2LDXspuZcNVkoAR0yRD4dstomzJfrlllDo6fJhZShqIjz79ia9sc7BJu7vTxab
Nd2cf3i+8wJaCOrA7KkQy1nQMQehyuVWFMQ8Lo07D4AMJ/VKxWYuBbgFIkfcP+14G/EgJFPJQTQb
v2hqqbrCY8uWMiWasQXtpZuDR7PYuDcQWaS2Xc3Gz1uf2XLL/2ISQ2CZFIPO7khDzgz8JQYobFdV
diXsUsPdQqR0gB2DBWCCbZLA9oknxhiHKgiI5Q4Yp7qxVU2Dy9Mq45+tNlvLU9SUPnmcctklbrzM
Ziys3lDHFSpa9W7hw5EUYNXJkUd3lvJXjjomv+0YsclgLwdcKSDj54HePBW7DP/cRrQPAA5N4VU2
bVNsCadQLUXVJteXXGcmxPplj0EvHLrSuaw+wxISUVUs+4Q8kcyUuNOK1jYRRHoKz/yqR4ujDhf8
5BXauAJTxj5drjC4UJSbm6ugcu0pS7gYcR77uK6ddApFnZBvmX/dATZc8m9Pb3oa+iEcpy4YoQi2
u3yFLLpFHmiTiAKAKC47CL+Jd0Dp+EsHFyjMpzrdiDQk0H+/7Bzi4icYAjZm6eCm6bR3PB7t+g9O
wgPfSDzQZNib8Cwkk6MxN6zDoKbrS5pgUxIJKMHN7MjTuE+FoUzg7FarbJNAAzt7RB4lY8xMoEES
MFiL1OPbAK1n10BkxdgQHrTy72O5hkmFR7W685cYV31gnFEEpf2ZXRoIldtLc5pIwoEqGs4//LM8
C0/y3DLnvOsFdZYgvVS+GwZShl8lFyEJXz4Zw/shNkBSlis2ipJjMiRNQ3PPIvvrTF/MfEfoV8bk
jZ6yDQTrnNUGjJ2JHjak9o6IrfwG0l8gZkxk4nTR/EWx9t3TDNRd8XzYcK2iAEqUe8ASkFImtl90
kgX2CmAapEzk2afsx6zsVSsUp6XORyY49YMgLW4bBgJ5jFrdfyQ24F1zhbAO/EzXZ/dOAEs/0uiE
l/e1RTwpzKzdDG5HPSmMwaNMEL87Zo4xO7K7LLK4fCBCpDJ4EqUZ16stMWRhQ/3kncqHZ5XL7ulH
eDmJjJ1/Wj2Z2Zn2ukQnDOA839O9x+nHOlqfrJpNo0VigZjiEfbDsqqo1Wboomg0bFmzdVx+N7ZY
Xsb6nRAnpyQ4lF4My2y5Mf3fnCfKpfgASQmWkvH9olx+g+FUFtNvZZZ+n15oBh3SVGhKqMFVWs4F
yozJwTi63WeUU0ftaf3bCWM/VlB0sqpfsMWdPWLlqCoumsU4iYGdsfixncLF07zMjpNnKVRuQ/3u
mg3FkhCR5XclzBmSJypVIh6oHgrbobLzEl7YwWTA+eAlgjfvbJQpRb3WNcfqhV40PGHiCkjG3h41
r3txaN6ukrUzTivGXt4VSVm3fY57KKGSk5k1TjSDb2bHlz92IK5M0P+ZCVgPz6XdtHnE0DCTQi8D
w3WZr0j6d530fNhL5fk0TgEg6BmAD/tlyzVEPPUP8h/eYbdNqquo/5b3wmeIs4ULr74tNYD5++3w
IGTfgZNzsaaNWVfCmVCdaQOyMTc+5ER8VL97NagFdUMNUJQ38TYVqTFENZMT4NMNiaiHz45BgeHY
vDYFPANxg0FYLo2xmIcRbR+rG4vb40Qnsds+PQTb+/jxGoSsZ3lFSrrxLKaw1vdkeCjB7lqVLc3E
XjxtLIq9Utks2YXBMWnw37L6P2QIbwThJZ9fBbSjzwxbk3vBYHULjFwePyfVZ6Z5j5Bxt9Hb37ks
Gesfvvo4JMeMtdwLmv+OKzl46W7WzePDNoM86k5SdydECaJ79Fn0rn6GHy3GsPHPILZpH1qFSuHL
Zmhzh9RmWbodEvBlQzVC7Nql9StYE+sQAOrFMs5oiwWRoBwCbReEVaWbAU86DzaNtCjYxUomOf+E
XEfcqSs8+dYhmZ32nQ3/IKPF/FaeWglfs74LskBBOEZeb6owqSsQRn2s14xD5ehVDmkep6MGYDb+
uMwZvmgQuTsxmFVRzm42mZTge5PmRlrK77B5Y0anZWJ++OYVyAxE7+0ByCq0auk2mgMUKMDY9PtP
xyhdMxTelZyBEJHEBq54/363IKAOppLZsRUfuFoDLrqFkrS6Oo7Efq9KxO3wTW/a4aOxXR1avBG5
6Gn1aHyxteTcuzIOSa3+avJiUO8AekYrvqcbg1x9edL4yCPXWCRDLn7c7c5iGQqgwAEWKZWkOIIL
g10dQkutlveDQvKEmSEHhYTlHUX0MPbd/LLD7KM3C/Nuoirab3a3d5BD3B0yXc3HZ76j/pMhPQyd
MFb6SiMnxRF9qT4ThsqkmF3LRTjct3dQRJ3VhqcFLjNZ0Zm2YiMwEIp9anQTZQUxl6lvQ649BBD8
CRNKIo9cGnkSf2km+IK3nCmIZGBpZ/DCTuUv7+PVE+4h6qJOFF+Zu8Vy9ZVOO8QdRFl6DDHdEUG1
uLQOs8dfsQpepMm29VPOhSBxzm4c2U5FVAaWgykavLqm7IBDVdf26mXq/5Vf6czYqYpSqa1lNLfk
9HRzz22Yo/7XbynAeueLc5DC59M5hkuVNUQBmvNh34iZV/iExKFE+8vgWS24iOc20ixRYzaPWce1
zJYwIqTEO52rWsbvqkKNP+LhaK5GM1jpBUpfP8O914Z6fyCNXO7yhtoe312UEZdGCZtn844tg0dh
6skQHznAPRsiyYLQUHQXPqaK5evsWn1DuTwQ8821fNVuE8YEHja1vxf78Nv1e3UGJM9Iyebi5Gh/
weeaJ9o/TSNKBQjU2c8Qncl+TarByklNiXHANVchP80V8T92Nj+WZ8HJP7mIxzs7S7PgxwCRTDU/
/OKiDzFLFvrKek1+eSd6EiP+vyQaGNKTcAGYPMPwuQHovz8aaxnd41h6VT4zbrX0LQjJ0Slwymyy
ezX+UYNI4rLeiZfEg8FQsnwHtJzuzW1HEAjWUL0an7ZRbtkdjzZw+PzDcd7Sz9Y7DexqJRjDU5st
uPCxv3lJz6iFPnRy9P8Ez0vpMoK/kYWGJV3R5todDpLIaCU66kGvcOcK0wxn4Obak54e2xZ4Dc1u
Rh/XrvortAvgyzYrx2xZtAOd/8Xt59FicN6okfSBb8haLd2YW+pBqJvCyPzIIkYPF5PG3VxNo80l
M+XTpKD8fW90KsZT5/qgB90+lHbqpYLuzZnK/jkob9iMIwqwcVi3pYe1P9EBw2kwMyW9DHy1cJnE
d/PgzXd7OQ2cINE3EBzvAlGYB7IsEoUvlODOkyqJcMZk+3fj+ZJ7xKJM0A3cPN+znyK5AzgUtluG
TGe6uMdU6lFGiemq1nxPeNKCf0cNPtG/ZwsqL5OGqJeO1hL17xNabGMmaB2dELC5ykszCsQz4LdJ
aoKCUBeOvDwg4ZO/WZ1LFYVxAZKUfeknZt3p7g8Dtmar2CodOTb7WgZfq7fI8c4uJv7QH1WAUAfo
ME/VL4gc97Xn41FWqG5kEhYUc8oZJ94AciyKISQqZdY9W3jgI96g3UF7TnwnNXVUZV1lPlaVCXav
wHz6zo2FYf7sHTb2ddlcfdid4K/RQGepFdWOlWEyQ9idF/65UGiQhfaMUBvmSf65U/GNgEyvjqqi
6sA4eBEeYbL5VRAF+Fai6j64GRvJw1tu9aY9xkr+FRwqxLo1AlWdW2eYRcnn00l/MPAG1ScJ/YVw
DlCJ9oVvcoa8dygwUfh7TPOO3PYiYqQC+PG6seo46UTT7MJgcYcU11mGDp0XFOOCNh6ArzAaRv9H
oPBQuxDfDsZDg4RCtxjP3UgtGMO1ST3Frh4cKzyMdxJ4p/pC/R8ENbbF4AGM0TUxIR1NrLq6HaKn
cxcOts2I9pqjfcYAp2SblAKH54Ylh/VicaCGweBD+by+w63rlNUuPVKiDYUbuSXp2BI1cV0P1nB+
K0PmV2KlsTWygz59SMXE7JcXnhKfvslcJcpMlUv3I6Bu1BW+FgxOQrml06E0U9+PPxONJqgWsTAd
MnO/XtnRK46jFvrjQpfwUNBU7G2uz9O0snkL7WmDNVOprAaGohKVhrtm3Yq8Sq1sGdG5+E7bXWpi
3uGhTw4XCyRtAnqlJ/171vCPVvELoTjqDfW3nDsnbwWngFe3ZSgDT5vHqCcHGt+iVVMSIeyedoob
gHpbt2LmokpNFp7RTcUpOAOlfUNJ9GE86lGhsCceW83fZ9QsXdo9PEmhIK2Pr+PnKNNWP2CPdKf9
73BjDyX/CMyLWhkCpQP+GptpbWAGluqGUJ8LUTFxjATdI6e0lnBs8fedgwqgDfGOERaRVRFBsx6M
bn8QOyzgUF90QQfStauwkgLwJTlP7jYS2mo2C5ufQ7b3/X3mgJRzH6thykANshBeqQWhwkgpz1Jt
nPd3z5EGdm0lBHW+B4Bl7Md/4/Jg1vyfksUXZ+GBJOmW8jG06c2icV6U6FC2qJamS0bD+ZdrAs52
rzA8Zq/kpGp1Lb0a1lIZArRq67xrljldxJ6iBV/E1M92twDQNF0gcvsIhEHHepP+Aec4wYFQKA4N
feEcw1cE6qjoX7ICYgo4aOh9FSuhfy0uJCHciN2SjFpVz0c/ZCEV4pncXJykckxOKTIVK5tj4g7f
Lc3N0ZjKys1Gf40pfuWR7VCZ7ISu7H+jOu0Lp6sCgiZJrugwYvtCr0oGNqx5QSefY5DqAmLF7meQ
vuGBebhvEBdBGQVIZYyZcd61aW1DQ7s6ePByDsPEknSWcStvqi7ohXZWVxIdsKzDo0docFYbWOq1
JDv4P+dac1yJk72tNabqnjklGO11nGJo0UAcbktsCWO6ub36L8ijYVJ1MRQM47zTgv+XyUsOK1HC
5zrSgOpZjuQH2eidDAGyWXad9C1Xt/LhOkeuLLI+tc8aOMz0FGH3E5lqXbUY5rK5AOvKHgmDR57t
tRCv5EGRy5KJd+fogqYqq/7q7p+Zx9KYNbp3xbgB9dygAWnSPp9DbyFKmW+S1ZbagCkd7cRb3y9n
U0klM2hE8TgokrQ4zRdacMjaP9I0LrmlH6x2UTe2XEfwaDUsma/E1nehq8ft+OehamBQR7eV8BhE
5J1aQU78eLcfSfSxxv9uN7PblYv3YtS7Kf/C7vkuDv7jeta3H4W4RYJ5/QM5eITzcovMandXQCf/
8qNd8bIy5nFrPobehA8kSAqKmXXf4JZBoEAJT4ActHqvsu83Re/cKm18x4N12d+t5zbnaAG7ADSC
jrT8bRqI3zn9nbPWiaAx/gjDeqVwHFMfhoNFQXPDoH2mIETqikrzcfgBWdtHtADcHMywIYzFEngl
i8fcOPuqLCksZtso+OH4alopVoFb9HV2ypiLToaqYLcKWM09QNDbnBHIe3dmpmotAuKltrM5tH6W
SHKpTMBK5pxZ+R5XxpKWNth6ES2PmZ+zw25tz/yLnXVs0YoFqeYvG8v38C6lvcE1b7W5lp0Phj53
B5C09NkQf+bqEV4mnVyqPvoZ5/fjXZT5LR8nsFO0UQ4evK3rpFvHoI2sXDLtOXSNVgYNuMxlDAnL
USqtGgclqdga5rveCKv3lNgnx8CMEpQTRqnpyghmVkO+sBsEeWEiZwwBwG409JiAWJ/2tOTSqPbJ
k9Ijyv2epx0IPbeKLjqAB5ObM5vsjdlYR36O2Y993LEKnIMgH5luVkx+EZrQERdQRxwZUaHHPkIj
1rydFpjV//9YJObPRQAlpK+VoB4gHpm7Q/cnWKoF/9JNlLFsH4DY38w1HSYM6znsXXzS6oLZLfEp
db/JoNsghnMbdCDusMlHPibjB8c+ne1r+FMA/jCE0Vk2l9IN8okcbtpnLOwRAEhl0zl8tRpCdxy7
ZNvA7yHnNOTVDtcLFje10UTMPJm6TrmFjERwGBCPnXkEwZnrEu7dAK/39iz7eJlNfLlaJpTXMhx/
3kJqMH+O7NInlD5FjvY3zjYmsxUdhbK6D+M3+7VxoCtj+57eflIJyiC1ApewC4la0/imDgjavEp3
SPhptcLF26UyaPklzx0a3uzQ6nJZ4PNE2cxpxeO5l1SnQGsU+H75q0LjhffPH1EUO6vWqYJj54wx
6dqB2Q7lvopS5AjwW6p9cc7zhdnlhAyFp6WxmW5q1Em10X1hJzDkIcV5o33R26RYSpLCncFwysJD
CJE/mpGyf3B5wpi/dgam/TVRVCTbK9Sg30WARbLh+VOBl8LL611nU9QNZBQ1H2641Axi0ndKbaCO
tgKSGm5Akk0MgoZloeGjjBuQN4UcYDBV/oU8u9gBKAZP/MG4qzIEh/gfjVZ0JO7M/5jnztr0yyxE
u6j6eDy7HmDtGssLkW6HfpRNMITyLj1zryW8AWu/3Tz1aZegVQMKyQme6PRGaktvVaNLjwQQ9T+5
B24Vr3LXfPNkNq0LqW9MwmDn0X/i9WjVvuWjIyYD0qwA3g0yyU2I+DEsVic/DCkN74FN9Sc5tmSl
koKSkJn4nupCfl9wuPTVt6qJAb5t7J6ivXqUyfO28XI+QihjyQG2nojd1aA2XX9E+cizsCBWeBUN
/Cs4GDkDjquoK/8slwzUWu8raUt6biPLwTsL13Kjo6/3btFjWS/gdWa2GniVeAFi+iPV/LKiLLhr
tvVWKYTBqXRRWl74HhgVDuEzjgkRSqSbrbf1UAGhxoX6WbsWKWX4RXSj33u74yzrv68GUC4GCb5q
vCLRV6o8pyS+lAk73a0atFAtBfxss8Nyf71NANBYXpRhyg9gkv85xrL5AyG1NNGIDpUh/hhJJvuE
xkUkTlO3yhTyAXI1It7nu8JK+Rh/1QP4sRCpwXKzKJcgOzaIYYJK/iE2unoOjDxTarGT24y9VAjR
cFiMYQm7k5BrH2Tk8Ohckmz/vhbjo191H09PQAjwFIhOJUAyAwjIkLoWwxBvED8SG0+hXpVgdZaO
/jsloPxtWDOEcAdYwvBueFjCeYHWWKHcgxk6k7n9y1kdkdGiSv6BsmkGK7uiPqhHyBhJ38X2Ockl
NdSEVhHxSM5ZOQjpfjZJSXWK6+HdE4x+VHIvYcmFHsJMlaW506e7bnoPKoMHdc2PEm5vkIfL75Er
zG5LfJPyTCArHSSGr8Sqvc+BNo6DP40RGLOyjdWkG8CPLBE59uEDchg8ax+BUqotIcvRs3mDXjEU
1gX93TjAgdxTjL+BFmC1AzGH5T5fEAWWXTuO5O2/6ioErxYfzJ8xkCbvMi9rYUyspjn1gLvJflEZ
3biPrQd2OKfdHFVdSS1bRd5m9dppnFkgWPUWdthJs5PgKqNrJWPP1NQ/9CYN8hCM/fDRnSrN3I47
szMCbZszrZ9ncFPckvNJKTUX1HMZmPEitHl5FOIxTriPDdpj3i7Ovow+8SyQh2iyKtgkaYIjDc00
eO4r4mu52KU9Gm/tgHurvTHq9C65ly0N0lowR8Ip/b+x1ZuzcHDgLci/UA+KFdn45lAIALE6Jv3i
0C0uo/HAZyZo2aADTTRx7/PcQOoM/BqoJ+f2uliV2zboio6YHjSXAMpKtPjKvyGmS00bT8+AXZTP
46TLOF2Dz11zgiFXQdmGDyiS9k8sK7v10wuwc+Dcptu8M0ZQo8Ev6Ha+U+aXGiUckfWfQOubygyd
clTFsr6y3ZNvY6ZHGyUqr1LNPkY4XMoLHjIhxC5q1/iiUGvG82f9C0X6nf6O5PExePQlqRcrQVrP
sbI+a4O3O2ICQjespZOyCyqqmQKLgzT8FT+rKn1z4CQgQKR8kdL2FIDhD/4IalvKHTICgb2nQHOR
tsH1d2yjbbkPljlqYn4NlQgbUpp/CKyfXI6nJIvqjnLEUw/4chiiZYwQI3gr+1+Wlh5m/Juwa1lO
OJVQJfrMYB9NzJ3GKd+Xqk5yRa/10PvTvaHrNBSnprxgTSqhotgKojaq8dvBFktUVDi17IJY/1A/
2BDx/Vd9a4mbVMxYB2MjY5pb/kwMKwDn6l0GLbQHxrQFhKZA2k6hLCut2yXTVT2or6gODHXPC6Zv
1/4cbyB7vHU8xEeXTDv0KtJSl/n6xmfYURrS6Zit8geH9o8n1QdlOFld6XkjbFZrNqgOEjW35L6q
HQ+xkLJzmY8bxaevcivmJW442sWgEwNrwLZh0rH4Hiw1U835Pjrnj3ZRjJxymKW7O4VTbHbLoz+E
QfzbhG1t3V0mlCs+9L1+JcpxjOZOfXBc02oVtp5qJRxbH1vbtx556oNIb3ZsU/BhQ8dTyPFZzF49
EL2Wo5/BHUUUUC/IsLGxreS4SmQ5BAouMIXGLapnm3SJp3xoUF0QXY1JQH5oHVHXWLpX8ohok/vz
vsiZ4Cb1mzPlxk1fZlYPGWPdC0u7VorTu0RGpz3IptHtD8K/vmQskt7swMAlyc60o35NSV4licLz
+714EUubIvRTLyptFoG8dyy0y/I3cIkpHOH7eW3B8xGs2ra+91kehtrhmX8sKC1Kjfucudtw3f8b
nRTMsMF+dXimWs5875GfU6OV2etkBQK0OKJL+FDmHqs26OZOvBF8GYEMHyoNHcFXSQTUpG0mb4EK
kHLV0C3GaP7ownMUUHt+C8Ck6Lc4OqdzcEFy2e4XKvkZdCn6S6KvobZFuxgIKA5zOfmn3uvmuJkw
p7igAdg0x0BduI1w+wI1n3wSNo9muRsTmNrJ4iit2iS1oKfP126SY7KH9iWKoqJENRr4/PvU9zUS
5ipp8ngGvbdBWyihAL7IJOv+t+rX/wD6zpKGRlRK1Y2gq1Le1CHrCKHEpwDCtZKtVw0TXbDThFEC
/fIjndGzBFBUMSVrAhTmlILHKGdkz3vyjDwFjj8nhhM+ahHc0m23aHJl1R9q6k/kIzfJSS+g+TEN
lQRWdSjK21yn0XFKX3fJ4d+wLHabVhwuvMMK3uor3Jm7+2w7eO/DDFI0pGoBl+9FCssyDkXUjzCE
TZsiYPjwFte4qOrdRAhzxHsLc3X4SztLfEFkROiOvGTBOj/9SLZR0VozHOsbpP7FmGM1Q3N9Z1Mh
xGjxNZDvGyHlsis1SrVSAq9QE/xcY+1SnLJ5K1eFs1PLWAnDk7IGVgeXepQL8o5r62oAEwOkFqYo
sHUqYgXLj7LyJZ9Ag3DmYqxiIvKOL9l8TYBSwB0zYGv97RpLc9LymF01W6dOaLpoMY5Y0kSLGTGk
0MhJWpMFyS5oxNBvCyXawUeqAx52+R+DhVAnV7nY3feW6nGf7pIOYPt/kfcb2hqvIlb+81U9wT8b
JULyJkTABVOkgJ497160aJnsOvVn2j8l1+UnSU8qmjKAytZGlCsbNu6njmNn/fSdd+yMk6TcHxCe
1iwHYfXTc8LTyQHUFcqy3T+dyoVMI1YwJtffXXtEp/yOStTxnl8mWr1lIKU+pJPj3nJuaff0shUR
AzdZYS2cU+UeXpmCtuPCvdS6FXi68UOZN/Wvey2l1lVTTdEc2EDIlz+yUYdh05k9DM3xdIt5dR5G
YBnT3sGVkOG1wzLdsHWah8Y/IhpbXtk0t+/Q+Oi2jMe0XAD7m6VdLqCmx1js6l/9cExs5MIoSW+8
15UMNevAD4X1yklbB3Ml3R9trghw9K6TUjBavsLcBpaQsry3Gf2UI9NksRTYACUNCTJGu01JqtX/
OVNcWItfnLgnKiv5Jie9KvDNkgJhtRMQ13A4vjysTKHTnPKyX1hzimzlBogMZTt/ZjukuziGcqYg
4ObB+LXqK9rBGs28p6rcrExwfKEmI48lWzEcR7MwFPAx5BkUIYibj/5dbawXp470g7+jdlIVLndh
e3n4FBarM3ClSgZDdhfhxbwBXdjru3ICn7b/xHg2H9ytZo8gysRz/eDQO/EQ7WNLKOamlIliE6G9
BrOgalnvoCCPfIeYNyNifUYNls/2KobI7WphmunctYO72Fr8+xisyeB82blfmEuy+M1ezqJ6lIYp
8JeFxbgU+/hAJaffXr81tTyIxchQBMi0+Y7OOENI7G6YHn1LeS1nU6dJud2IFRJF8Oklimq8Zt7E
u5Msg42Uc4FooPjbXh5fpQ1kYJjPz+Nhz1JudmPN2YEOmekUUUTwOCk+LhKq/uP6cNFCmwtKq3ab
T1SYeNqBGe9pqTCpq8qQmuX1ql2ixRQ7UJyn4hjQyN8xwtFA/dRXrsn7EdfBm6SQ2ISLwXsw4cXy
Bsz8+98zZF8mmLAvdRsneEq9eccnV0UUtEDVQ3masFTthpaHUpEp+jfG1qrYBXpcZvUJuYWjipfk
YVDcO+GwkMypXeGvdJvzr1+FG7GxcXgeUhroKkDnCypqzO7xDhTeO0RH6E4iyRO8vvVkYOMvBqZq
B3HQ8RFyt1vIvx/XS+EzkKZKE/28XttXTBrkgaAgR+ojgjl8HWy0fegQ9V7B1RlqadhwAMWfYyZQ
QvncGSxz9D4gnIzVDm2ZpW283dIpUpevqs1ISvONliuK04CLje7bxDmD4DPDb4jk/KGPsWqz14KY
H971xR+Sh/372fz4/bI97A/TZloq32rxjk7PsskQ7bxdBmIF/+X3vmycsSyJeIpL+OXZ1cbGt46w
8jW4TZ6nPpCvKT3DoKdZUU+429OfR+CXHtBFcQi4Of3NyhSlVk/tPRlnsnJ6mbcjipv7XlG4QlFN
jgmMlEZBLZjqmBsg+2UXK2bJzmV1epjLoJh9KlV10cY+rwl5OjsmsJW6CE9Fr41d5Cnhk28paM1C
7HR7N+rBxG1MF3bsU5tmz/IsePKE9n8YNbgKjqumc9tZH/Bie8GuMFLvf2X3I6ZeNWB5m0NhxMEe
9wZ9kRT4cFzkbLA5l5vvKA0RsbL1z97pSnxBlwJRIYhls/Rsf59WjoNvThgntR7pXWKw7grUX4x3
hzqhNnc8sYKRwQOtzScK8ZNUEfvx7ZiPQIzw6t88G/OU6PwIPZzHlTlZYe0E84+rFrrd8eVeY0JO
bQzbvDBVw6sE7Da8ncbzHuzq5ukh0b1qYXe9UUS8wn7EF/7K8CEEPHx+WEFXSFuIyehcaemOkq5n
cOCIg82kYZ4aCtctCUfTsl1WVFFy2Os9gqdbjCcWjcHEJWUFzoscWqZiN9t61KanNef62eIx30hG
hCac3JsFmEQ0/Ri1et4LSymGfehhgE1pNegSrSZjfSqiVVxzvGte8VS+7eVRtPlhFWiIklflt3xS
w7Nq124uhhEmrKYo71RXFd4LQn4AVmemY7+tktStp1z2RIbSNruWmfu7XIVa7S1Be8WlwxxWl7lG
T9TUWi4fvkuOdVC2jWP+28tM/GFAzIvjrsrn5e0FyGpW1mboVedbFw5OfQTrl9fn1ii33zib4CHC
PYI7El/rsVaW1hWU47bRxI+QWntzOn0EpgGTqA01aJ8vkiujKkbBpiyUSMjv9NBHVZ/DqeiB06Os
vJ/t4fn+ZhyzM72iv5MNDVp2fwRGhMv3Q0rxeQePlpjsGv3kCtLvVGqrOaEZMlAb5kEFmFOaCzhq
qzNzbpzGOwwjraaCR3+9dONfU6f3oT5auSVb2Z8qWvlmiCjRjyKgBl0aoGFVZ27BScg2WSuywmqr
sq1YighiFXVgZ2DOrH8dowzeXb2rO1f0AQfaYHkfVwHzfWWgx6MyeDYy+L1tGbVhx1l2eH8c1YDM
gLvqZT1ma8txv7r4eT92i0kKOGqmyBPVjZb+Craz3dM/OdJ4g9MnyjILtnPordNVzneVYq7eXr4B
n1eLPdqN6N8TKh+jFKkzOM2gMjE/51ZRvZykEHJ4sXzf4VdVENVtM5ZCkKCmC1asZtQvh7DtsZWi
uOE04lk4R1dDdgJsDUdv9jQnPVynO2OYn2BY7nG4aYTYIspym/4CrJAymC72OARUA7lGeL5PpJAW
pv0WpGwG9lKZV7cncVxPWRUsz/Q4IeDL7+e+mU8H7e3ryty/DfOwU6sRXCDZFEjJJLqDPXrAMXca
bFioN/w9b0+XYQubpbhhIkGt9tRKX2ctLHJCcbaIfNM7wqFPAGo+R3p0yrr/pbHE1aWpBCbw1xEx
QGMSQTYrccPUA2IbHpvYJFCRy2OgSkKKN3tf8ffqzXrgi2cFjxZZN2I9oDb5M6P/fulGHIdKbYmw
wCrO5gVSh6aeIYxGWMgDK4rdYbL944O8atubrooowA27x/LqIZ9Biy4nMMLN6qRj7B5SHYKqVUfx
TtrQ8XvWVsdkjuh8uhnFv3k5DEDijEbF6R8GyFoUQw1NmwSTLm8MMF2LTnw5wboGyqGCwx3JH+G8
gQXB7uJkv4f0aJQTe0bf+jx473Ft/EUmopar56SsEtUW7rrjhTAP25VqjC8PPwsv87k2VouY+EvH
3kgvV72WmZdkm25M5UL//EOPCM0LisPa44xTWN/xuKBlvYArS5t9n46CdL5ywAVwmdC01VqGoH3T
2n+e4V37k0m1wiIzxKhcwaJf+yiOJzxm5G9EhvCJVUvhsy3nAs02c6bRn/3R+/WSXB8sMmjXdxJ1
YTS07226NqPYJEv0+25fXRH3+YAaROnsWPsHZ8w9mPhtV9sQCAcXkWQD4D3DrCzSiBCkKWNuuQdE
edKPy3PcbP2Yhex9HVIHkCyq5QgoRX+zARLBVzfT/FdJt3l37G4gFTVNmeVmGeOfXvmZXFxBd07l
8tfibkE2pzGmS2hpyD8YLcNdsULSAhwW3eiINofx1db2skHBbCsfCLiArP1HmUZOBr541Lj1L/lp
L569GLQp2Alyafm9S7eN8LKhqSS8NWCrvaNxs0nzK5SF1fJlA/Z7UE6XNsgAuWrvolKWRO1JgSuY
xhg0BUCk+qsp2WmQ/kje5FKbFmVTt0rLkxfpo5qd2oacvdDIp+m3UDjBPipEYFsNBcgjJQXlo/aG
4sLRUMdO/M+OhjZwPjdqxeWJO04ebBgmZpBUqOhFSFnIcINoGey97b+AAhp82CZKH6i98EXhDZSj
8wpTO6RsAl8giPFRAJz/z5MFH57aqk7w+UO8SFHXKlo/HcDV6f1RGyFwB/dEHE/RkFc/CNLD8qr3
n+6602/R19foGFeg+SRuYaO+0OUg7qLLyyNYCkpL/hqF744XtAqYDeNnptU2PGWMf494KHTwPe0n
vlap8Qoexam00m8NWPdpFUoFXm4D6OUouWClTELI01p8YFYIzAmA2lAwOmSzc1SfdXX6rkLhwd5t
gIxrMRIxxy7WC7fefQmcALzhfpbU99WuSmtrB1FevKPC/pAxM39X+bu0DeobqpH5BH2lTNmJ9sRp
t5NSGn3gyy6TgjGdZGfRfrcRkd496X9uwHcW9tttP5uDwP9SRcCd7oWghs9c54l9PXScaHWhbtOt
QFLqffFABE/B+PfLc7u8bMnLEGB1sa53bX6X+BLkTuyLkgo8Rr2FFXY7n6dnoS8ZnJ2qrsdNCCou
9Ubi6P87qWvDI2x7PucZCfg7fkza5kTwwSZ8W0vMDIqfOgz9Gll0Xk8Cj7VBK/ebQItazkAAWC7V
DstMFjl3xIGVTa90kdhjZi3TMqEfnG5JDHZLRqmBOuYzNOySflltfRmD//Pq8eMKczYxiGJnVRXT
CYHf1c50vIeSsTmBSHZ2SGo/Dg8IqLWXW1QeU/0nkT8eX3xroF2Q38RaOQMcD4Bk8BupnBuG6O2g
xBsW2WRng3JG2hH3fAxPJVhRPCQjQ+NAKQoKecZ4r7NlOAOAxacscSt1t165bzUJHGUKZCskWRmL
4bS+65Go9hLw4qV+8sxffG7vCtQs3hQJQchPJ+IyfTl0KWVf7x0l7mlbTYON0PR7d1uQsMXTgMLE
sULciXdAihCbIWSsCKXIBx1r/0KFuyZumrEMyHFU+7uHvSVf8a8be1mS/N0wi7GfHbhJ5wzGiVBh
AcWb4DdOOV9RgAhC/aagYDsWnrD38V0ZPlfBHRErcapHBAN43OCLGdeKObClroNT68kQt1BgOB/P
OfBGBsCFAVhl5eTbltpdkizu2qnQjvxEhrMeA2WdkxVhRWjsrGaFB10zTZ6cuVtSXliK7Alx2SXr
t9im+X63pqLKQzJ8sDBaqtOuI42cX1p/MuvF2Xr5zuUkldqm2Q5EjYNmyXO4174po0rjJPocGTnh
/F9vaEhuc4PjBkZ07LV2gZb52V7MVcMGfIGmjo90kwBpMQ93HGWZP/7YD0L6xTmK4e4EpYAsADtD
zm/jJ+pwRmrFz2TPLkUYl/ZfcEdA1LxJSP4VXqbODxYQLXyEayNbWQQ5yYZ6ip/r0tG3XODDLrbH
ApaBfWxYj2BYKDxeMIhRlb0D4AwdvDBgoMpjDnHqZl+wG+A/AHQRRLIDBYqerhyZxEMxERa9HRxd
bpVl7VfgaNLOCYMIeU0SDX5qEpjzVCGk9JJaI1oN0pVwBVv0g+1javZ6duyr4GUeXLwuGbUsTLkX
X4XCBWynxQQQ1bRqzFznepCQF7Jypf8HjYXncwpRI88dhyvT0QTczVWa0H8GrE2rGzcYbn13WXW3
A12TUmeqWC3HMKbhOfCSWrwS0n6gOrKS38r5oXFD8IE3bm3QNL0rYEJ59TZsXzr4Ard9EkMjHxOc
a3t1RzpJGnZGSFlC85DUAFYlSYaFJOhgVkfibPmUVC9+1MHg5PClFTaNICt/L5UZeqS+uMSHlFlX
3dP6Ifgc8X4T5M+KjhiBSxVweDPuFB8ugO2Ge7opC5Z8+hrXHNd4+mn3/8vKDaeyz5NUufyQlmHJ
PDQ4QvZ8GAA3XsVvnSmXsN1gmRjwTjb4DZjbo08sHjK5LFTYwx0AWABiwVdDGXLKnkOLIZrPoFAH
rKCezvidogtIM84ezj66vviYDz9jruglploNAe2YkEMTZUJNDGlKTspaq6xK/urfWmYvkFzk0HtU
snIKPkpTqUWOfe56U/Za4TTiugSMY2oxCPgSm3hjP/hzVBV+rJuVWXwTvQreZ8a3nuKDFTj0pe+X
a+WRqg3hnifwOJdDJ//9e169xbeMitazC2C7nfQ87PjBqz8kg4O44ZLNLq2XJA69NUb6wBxhsXTA
ckxpiwGqkFtj9u4nPr+Kqm3gwFbWLMmXS4zPxv7rfQ/id+GpHHc9IMg5ngqry4v9/gR2MwEJsQ1L
TFSL0h8ymhbQQYATJyP9USjpOFNM7S+Hbat3HLfqg9lxy2DyRsiSyTvGnpU/exRrWY4DtRkZ96Tl
65+C1i8o6bJd2McuOMYYlOsxXoz5Je5zIrDxZLGZUBLji0ULD3cJ+i3Yz92xctXXpDjzaCh7EvcB
Ou0eeTX9NNrngi2JcBvYP+AjBwMpPk4mTAtv3TAtGW/TUhbXkj8OP8PhOMVYBvyONpjWJW765Sq7
wNmHu2HLIIJ522oYKJv06QcUVOElR+WxvJZ4KkEj8KmU1ikrQFtvtrQ/3fMYNxZ45UzJK3hIUD2u
Napm69pqN0Ui6RrPz1JydNMcAkYzj0mjzCM3GZYilYybNcFbsxrNYxUK6BmNSUmveB7WnY5OM/wJ
DXGBJXA9h/IyQ/D6HBF7n59o+ABxJELllm64C9daFdq/W4en4SfthqLr+LjeMco6aKGjsvDoaU67
mt6zYfWRbfp0ZU2DB/sp0lpTjVgR4DYGOVMeYo81xZLsjxM0DIcSfa7pi+Kmg6S751e/0YVkko7T
yp0lTLj/icF3qhpF92jIWrcLvrbr6xRrPkqY/vxYvCrDzBdhzEGJrjIdYzIhbkK+5Z0gpCFdpk8v
UJtulSwt2lZkiAvoGjKk0cYuutSAvNLEHogRF+sEMq1yFunVAfOmbAk0sIQGe5RDhjSa4Ns2Y/y8
Ka8YtDgE0W/eFvB/D+H7LbSnzm2CBewoli1lyhqEFjAoO/iyUwuGcbkub51bOGsUfe47zVpTwvoo
nEkqiZ1SmT9XyZO8XdRkneXFoeCuvfp7bljku0TWqRqtKR5HKK8MPjEUKElFN0Dt5b+PCIshR84j
Jj2wjvmClO4LokpZl48J4uFem6gkFq7w+PobiNtVp/GIFCfG06abuno9XvlpCMi+YkyTFsOoApv2
iclgi3ZyG39wYZU67EwmF5T2EhC1TpQgzZ2gU/bVnMqu+iHJLkBES2qTaPwEHJILQHbBvfLfuivq
diNq6ksrkB636On+aHuyvbji8XL3mEF6faanmBvHNFB0/BUpWFDmfjVvupcA2GNyeGFCiKqy4J+B
lpkv49E5/ovOyIhB5qeWHMT/LaQHnVJg/X7ZvQRmxPPQBhGkkHq47tYvvp8DeaGNkPqoK8k1JsCS
k+S9iFBlgxzUQuiJ0HTCScaLiWtldLOzGFgq+ADIsCexGasXZGeqwchBR4RYDGPRdv60QRkUvDJp
7T9HPXM6kcV6enzt1EPjgB7O5z3vtkruC/cJRKjKk0r0QMsCN72vApeUwSe9KOx1m5n7/kwYJdh7
r+3gMOy9vtJpSWIquxIpsMzr/fC8vAOQ8/xTQqKhrT3E8B19bZTDBrLOu33EtAUZRPg58H+MWink
XkXgpexBWqOUoJrYO5WJ79pjY4M+68XCnN4g9DBHmBWRYt1pzeYYWTjfG4TWZygOW7qXJ5Z/f7hx
MneTO1UbPGbSgaJG7CFBkmzDwTqYp0krH7zF2cJQp8JkyWPZTIHBzbiw2OIFSnS/21aQrunuEXHV
oKwU5jdy1Ikc6ScJcaIMXIVtfglFSoYBYVhxrWx5U67sXQVM7xpB0K6t5Lqp8NGd+m6T4nQ/yP7H
Z2SmA5+BaFIlAQKBmueY/2zZ9HLuq2U3k3485ukF59fMu7OOC+vXoAOyTVy2+mcHIZqMe18q4hBM
ALYg1FBkrP1lZk1+qKBRMzVxhjsm0AuC1oA/PYOKQaQAHRsnXf8HcDZUYpYB4ymlTspOq99neCeL
DP38er8Gtf9eTkllq4QYVkZ6fV0SA3ZQzDti1LkUu8VVOoiWJKMVV/rmHLlb6cn82szMhPjWPgNV
UyNMiuJszFfYB6xEYVgYL6Q9XCjp2qf6I5NIun6Rv9ZM6Tdh7XDqet+Cv0q6+R5FvTBFfxWT1veI
YKELGn66qVNVKQ8IQJi80FeQsppTLDCw8McEeb4z9vJE9XW8MwVd4ZTc1pMgI7upm/l3EvXh8qyP
ZGQtRBKoBCosIJvulsIG2PJbTTjyyLjGqEn04lFKqempWV7plfs5g+TbZRtFaWz/LR6IOnTuWwXM
L8RdfZMEiu8JT1yYf6avsYj35mK5pxdzvQsiqLNfK5jzAp/Uj8o2QdLeqvPOyMlu9dXgeOZp7K4M
3/03PjYOKnrERA1NHLLD5q9s3iQ8TZVgijkhjOeCnipyZVPR3SuY39EF2DzWWsr2X5XPqN9H8lBG
2P4HGuUbbRivCmnE1OjSSjpuTbxSZ4ltCiYPZ67xN9TBUksL2H1dn+32z7eY1xJnP02PqmCQpl8G
XUgP71QocZlm3PEAA8mci+EkUXYH+E+mptv2w4fE/Y4hIQ8hEopWN9CKEjnnHEd52g+VVFqdbvWQ
/iFom7zSDQy/R/nLq9NXnLH6BH/R+lIkz0upHzQP5MHCSHZyQlOenQk9Shb9ueByTjoyVPFrzSnX
ZvNReo+kCAPEefAfezO+92JnwXqCnms3/0QVLzQVIn1C1OCD1lZlNuOoR34DiolGd2s/rhB10SeO
rs/f2c2ppahPYGjIyk2xYJ8RDsHxa5+O+SKvopMu7CFMDpEaoVTpnZdqVvqBdkhedSW1YabuEpvc
2vm6vlufSrVbZjvdUR0TvJyhbHitbel/wXMgtrk3EdOpGT21hZTsrHixOya70W134gWNPF8PKMLw
Y95JCcYvoIn6nWrkUAhTURPrfz4cBCKSFpx9BvKqXELz3zbLqYfcZTvFXqYdBhvFtkdNbW4dQkkg
vMSzOiVq0dC05iET3Mf6UIdwDc5ots+SfEjGuilBlHAPYcZXz9HsGE9OspmF9fPZ2nH23/4sbjpi
ELoO/mqtgD0Za6Zv6bmjWzbfol2sMk+USnym92XqJtD9XTkQiG7ZXLTBVuVZlpVqu4RPXhdQGNRV
8dQRRaGrdvu42WTTJSLr/Th7kPKKsAQJpJyqf1whVJrCaw6EEZ5wxZ8ZR4zDjb4ogI0cfoaASR+a
OssHaiT+MBoSXLs0ipi1IAg0VU2xLHdadH+Iz9Nn+FNJp/pgLnMBiQTttvnmt1y3PVOYZ4omiDlc
poLD7O+/JjjEfF81hnYoUjN72tZrLjjuRrTyruYr1OhJxV1vOIQykuwFNSceT53qaGNhFGv9jC7/
XS9MzkuGw5GDqk2aADkkoJofw458LsCC1+nTePnfNigauWzAqm3nEFZfdPm9TtQpMLTXVJ8P3ig9
kE4NweJNmCpRE7Nv/cod130by9INLOKZ0bHULCULLp7JpXnaLC8pKrQcNoNIEo8nL0AxQaFmqntS
WKfQ8g1Qt/Mhud6plpNXOarkBhJBpdL2hwonTKVP54r8UuLU4wBSLm6ENZt3zyswFmlzDGOcA1vc
HE7K+1vZ9N4z8hB/GglWEV5cWNIN2sieRKYSiCVK38FJ8yTbo3XoSeM8/udLD0J4pDo7QhOsabsd
CtMKcjWxEwc1C9GQrZCciK7lWiJI2GGXNhsZoz7hhI3deNQzE+ReL3580JggyDHla48DQDIM+Wqa
jS5gZAIZ/S6GI5H147KX+jqi3zdFgYPG2/J065KgfPdNZ3/+cARtQlIilx1i5YfHG/xmtgFExndO
MraQGRnapcnxLI1thNChZMmRHHuIrUTtBdwKzLPdM7vFAr1EOwk6NXaMLAcJnrctHzfFqtQhJdIo
dcMr/o+j32HtSGk42YBBxbM160M2Mcumdbm3NIanYGeJ3XUqaV1+d9VfZTl1vaJAunTycJEGUJGM
qHsz+n9KAt37uwFveMFnHtv4S7QPNsuWMHzu4LRmw4DUI/1vIHKSTPK+ewnXWrecP6xg0jwzSkVY
rAvKvmJks6z4dqCGxCSbgk26L47xyikE76mck3Q2GoAEIBrurkESZNqi+ckahX8FfqNnIe/g8YHS
NaOhX1sBLkd4BbwCnDuLrJM5yeQCVUvC8qXYoCbJaUbGa5c8aV/O2z8KmQ1AQy/mexv20uMGuKSe
ChReyzKLSkrLu2JwFOW+XCWZC6Q2ZlMDTX/LSf44jOAWmxx9TGI16LEwBy3O16jq5LGepz7zCUPu
VmjzQlr95s72+YSGBwyc0a3qku1gn6tdijkSInkBGwX4QZ0fRSQ6X4MMcix4eKaYhyjIhowRnFTW
TLVUSaZqmT6LMfL5SBXY03otoFWQUQU8a95UapJFs4M/lRECXQ5Bgfe9nMty4udBtA2fybPfi+/Y
0EO+MJA6qo5N7dYBl2gXhpFI9DeUM9E4HB/HjgSH8ErMMik4/EVh0anY8h0qaxjQTu7XEBlWYx/H
KmdnZfSKdjET0n5AjrLbUtmAz8784Uip7Veuhiqe+lYMOyfkfvD4qAwaLE6Pn9pfdriUlCEy013y
+kMoB4Yf6/wtOr9YL+9c11xHuZ+SiGTipZUOayocQXZgK3J7S9QCjYnLJPW8g5PkeVC32xq82qe0
t7yRb1J3ksSA3F4GBt70okuN8fJFxkzDJg2JRS4g+GNopNBkPmYtKEgKRRdeDTlk8TI7mWCS+ABr
kw4tFtViot0ddtqd/YW+N+4sjYpvVeRYnF8s4B5N7nAyqdIFu9Juj+mtflQG0mEI4k2JgYz+2h5Y
GU+24/nFZpcaKC1fMOH1hU7LotlYuYlQQlmpEXlsmNPk/YtUNx8ea+TBNAcCbnWftR9yv37sN+zg
3dfVlQBysFKWGpyT+CBjHRbzVEG+n+WcUE4ldfn1+M/RVNAKUHINUUvas8ByeJEPBw/0j82+RmHR
kLFnktLy3cKHiknQqNXW8aVooWWTfYQFocy9/HKbAfmaEHDLlMQ3DKgFhZ7tIZmzBPrA+IU5Z2eg
TGB5kM8fhL51d1zNoVNzHXDn+QAGec2oZ6kYjt2yBQI2s2PThNGkHtAIsOP93u4/jOrdXgi8z05b
bElvS0r3Vi0fQ5n2lbrAoRgFNejOC2k5eQKDQzRo/XfZ2sQHFcyxU/VI2wzEBNi+aqGiJnVGJsYs
IZh2WOxwp27j/uBIYDdziTMfQ9FSIoLlH4qEhy3b2cX+yI8V9j2F1CP2u+wUt5/yc8ps3pKXQzGx
nQT920w58ys1y3ImoA0LlZ9B5t6HZhOFd3vTs+Zf1LBiTJroRk5W7XLdv9vWZh3LsibqX17Vzwkb
1lGEgLbV+e22jFhn8vwt/7bdSekE4bak5TvnCELG3iWPk8GjuNTm7rj4SRIw+JZPL7c5tUEa1EYi
gPmfQC0Gg4vQbkARv0wMzMZoUu6rGH7+Cpc+5KhSD2rcHUAVnMM+sRP+/5Qg+BiirryVjStPnDjz
+flFNNIqu2+b/bs6Xo2N4cAGb0vUjwmWUijDSFWPHWdrrTYqsYtaikIjOFtUnyILXP5c3lHqlxjx
FkxjI3A9K68PyFqcybRGPbay9OSlStkcx427FF63dnBr+EYtk//vImPuIP4rtIcqTQ+lqvF13DkM
BBlDnSSRuWSVyyHwUYXsdqDB8eXOecKNKymboecngCwQtt3khJ2BY8Mg5xIHJLE67B0liLLJ/eCC
w/U49aEMozxkn2XuKIziTXaxHBUIw86QOXo/3Phjz7n2+Lg1p2bgdPtN6toF/pqVrR/cabDEcGIq
9uUifcAP9UNjYz7YjcBMDr77CMI1m9ks9nYn67IQRYosRXXKzwQGKh0CzuJ1/WY61YIiNm+J9MIY
TYFDwWJPIxJOqOrqfeauCPXU9fx9GWMoOmxnjKf038M0atEBTNLFoc6uI+5jrGMgO0szFQxoG5SM
w26dxxU9fvTjwzjWFJlULNJDQTug3d8UR/TVkl7bS3AeVqThxAyTee1M3mxEcvaGJ/2n/67zFEvr
fc7PnTR0wovYXy5mIOPOnWNUdyKZfJ/7IFTldoxcggdOJhIN48u4r+m68YK1INBhuKO6gDXz4NZl
fu1AWd/OR04kwgA5BcGr4cMV7pFTLF4i0fux992tIq8D5ioiTp/WDKPz1P5j+x2U/xZffhoaQpjq
zC1Woiqth501msslJeqptHR9YJcKe36NAgEco6GBqiCFdCJ/pRL2LmTDpBRZcf7PfMXNrHyOVqqA
ijNcEWlPhak08GBQdJIovN3/r8lqzlNK42ef9GQUHHfpKNZOLgJKZWRvy3mQer+HUR8hrrziusvP
4i4Eh9VBf7kd1rvcNB4V0GnJ25a1xyxmqm3eMiuy5lfw8PyYHjmXG+KuV/Hup18MgOc17ijdlFHL
sDyGx2S25WnOkueU5DbeTVqjpf3L95n1SDR7Wn7Z4rsMxdJI11fKVlQs8dy/2gcFQuUxAy8083or
FU+0VS3Sshvnqcl+vjmSslwvA+yMiULFt3fVGqy7Tw+W9h9FMGpN0J3iLnvPGXU1DWEIoIw4lrVu
usXr85C7CjCbGGNzsuedL1wNyEW6p9Fmzc5GDy6Q33vxj0DYvpj/r/E6lJKuD4SsuAGOuQKwlvUE
hx7diq/v/9r6yfYiEMmvRs1aCaYdJ6Mu9VZpWOdMINBcX/QawBI8MouYjKm7TMx8r+vgcolcoOBf
iua+H3DVXOfOffoTykBLDJTDLL7LPjUX4YJXd8NcgeuyP9FMOVdBxU7Hlf09dlxmF8sc8giu7IaZ
vxLkEhFclfPqeTgesqYVAUwwervC8edorgreDWHhxQsRLrFjYDQHUC70Rv6bwDxUvDHDd7xz9rW2
vxIjQpU0NwBV8+k4PMRbFGWS8XLBhkDD9MVjZwBQZ7qLb+LNMpt91JD7d7fq5YaCmPs5TgjWeuEm
XkNpMGBkFcADTSEzZWwHof2qFJcHdBtIvzxfYfsifLs/gTg8C/tmN408SrlslmrS/0FHljCsXj6k
eM5iaLFIv60HOHPaYkQ23n1m3Ltd57tiO+lkMofaHx1TpLujULJD3kHu371ILrgpU7RqsQl8Vb22
EhrGipiDAWN3xQBCwhAPrm5uACfjvpq8LljQkWs4karGibtQbnZerBodmYx2NBwBT5PkkyNtAF5B
/wz4GEhgYz54X7UbnQeC5vSflGCN8Bet8Yvl261e7A0zbq3ZCkaf35IPCEyJTmF0+PqAW9zs6K1C
kZ3pH936aqliHhsc3VzwgUoGj3/tLH0VEZexTIGdh9xZ7lk3lc3EmjRLxBJh9T089o8ZGHt3PrDS
o37DbmC7WSAoT1YnoUQcaZBGpqsb/93Jlq+EO83yKkT5HzB71/H8AV+s5k8Ubj8d8ivCzfpFF5m5
BB3GRtZ0UMxJf6f4tqt7PzLW4W9zETn+jIMnBYZG3UchfR0neqbHK0k3EdY7v2XxE/7hAAWzEPMK
TZCjofsKfTu8Eh0AAIlSauOK7m3WcbOSYIvvG91YPc/GqreyZsQB+1UdnAZzoEingYxe++BiBjzU
ybinHrwM99y+2g1CY7yG7ysQ4SEnIGIBgK7Ru/4aIxib1HL06atqswMImVgarNqau3wbnV4hh5+g
O+X0t0Gt4nrZes77G37cShhBrGoeEWjy2PlvWhxhs4Vy126rxfK+XImzjw7fWG6n2LsPOwkLTclR
ox4U/1n6w/jslsamC2DST233GjyCgXLU10+UIVCQuchavi/JSn9jSzw1cGbvPngT24BDhq2PzM4B
Je/G2chn9Dqbjyl7bacRHuKemNPBJu0gqz6c5dPI/SFGQCnpoLAt4yWz3akcUgOFmARqjpBWoeir
OzkQNILcQ2QtTAE11DwmPE6c6j/gY4vd1V5KYPkY3hbuh1WiRQ1TK5kZfjNdU9HR0aapemD/RtQI
h+TZPAnWvf6n7dNSYewXPqz0pxyqSQ6Kbk4+1jfcADdLhb+Nb6v9ihvNWaGLyb77M2BDWs5qY8GS
etCsl2aYxVZ6hU+ydLVyoXRTMvt8RPogQCfqAGZNR55jGf5GWhFGb+NNW8KcffwL9L9pTkHWv3rI
9JjC3u3ehCw30b4zR+K0xpEj3hVFridDQSRaKGdS5RVGnImn+e9HPYdIXkFINBpYHQ5Fo5uxA71M
qQR3U1/nxxQMz2huWjTdj+2ECA2183/AKOqs1gZ2HMCbeHKJSlMtYOITv293WLWnFgT5/EFncQ2u
wYAi7l628yfVxIjcD43O4FGe/9t1rPf8C+vzx7uAE4KGk/aGWDmogSFLoh+l0QS2nKAku0C3+Qua
wtDHdGDzermUSmqhvhVvvCfeYIKXOpqICKhq9f45HAQe5RInrfIRRWbrM/8fprNEj8yl9XA5d14m
3OBvrppoYuMPnGSFaXPZxsIGE5Xtf+D4uzN+WZA67D+QK47tsbX+Bq1ToolclA5KENDB63+PcZ2x
/7B+lZPAdVbURG/1Xl8y0Drhbx8iWYj68t1p+Kiy27i97fSOI6ewi5bFK1faJ+zFopDSJ6R14dL2
04ZqOU2nzM5Fai8JsVv7q6vGDwOCzxiiAzl3B29EfxBPYm9Qw1bu8HyHW8ekO6EVjYz4CqUHbFnW
wwK12Ys1tOPY8ubfhsJL63EaLKNgUxb//bj0mB1gbghLlX4g/RiMzdf4CL+B5wfsaSt8jGbKm7jk
Ahv3WPhqTQZABuguTPfhKI8BjJgjgWaOjdUWtZ4fQFYt7S+veLDiuJiyloxlZ4BBfuSPvf0fCbPS
hX9jGx8FEb5mucHQpjjowUaA3TDjNigq7eNsl22mBnKfetE8zyH0sfjZ5Ten9zR0Nf82s/TCO/iv
qVKSlMRXq0ULHVAfRWV+KIOdpZyXhk5glqI5air8JIG/M+l6AoXkmeoU1IPWKbN0r+ODg/KSrLcV
/9Ct4t9Jou9PPWkLcZk9u+EfgsgDByuZXaobwIRRTkn6aLazW3X9uHQsDdYTBTanoOndb4kVpQMW
ua1wtCDoz28lFCcJDzxlm5uSNsYDFKL8+uGEWZjpBKuDooU3zMIWw7jzFiN1megf40LgnNmTEpNY
ygYlu9F7nKEYP0XNgT3tH4aIOvFSKI4P6+6JNnv5hkmy/xudafdb5uyCTIOd5vRrH/YDWK4Aaeok
Of5g2/TsIFUflJEeIPxVb0zeQn0nrujlLLT4Mxi3PPvDqlwnKlxCVHSwmcFjymodjwLeJ8TiYS7s
IEberQpJTHIP3oV6d+HjDmJMsQi0TDW88VuGpgKbZl7tscJG8s3LwsbuwrDr81srQb8R2rd26Odt
1ENbTIE6uHX8+/52Ev+TLxZOqkDJD80gPQS4FHHAgAWO8TC8d7M+9HoOtshzA572eF+SKjdCcXMg
le5ea18PZ4kjOrZKxbvxq4zQccO7F6DthC7tojIRo4UPdkuvso9D1wY5BnFsZzGY6XBwaw54DBfn
XmOw30qwsKlUCfz11cHtaXJJ32rSRLo4amK5pQehxddNMwUVdluHf7CUtoFZsMEaEDMG8wF780Bb
yDyXz6mqAlK8Dj3/fN1fT66Mn3TSxHMNzOb6YMnnSLk94graXJQ4/0/gMWWCx11CqMv7LESXfOYK
RNxsyd1xextkxg600zmZzoSFnmW/+oClJHFsD4OLOgMYIblGcjgy6wH4L5H5UbSmqHo7Rwcf3R/X
AbWXj3N27LmVLDy1PWdZF10NWd6KU2NL1bBiHIvhPDrBYKOWOpUiYVGdvzzkVii+VfBDegg409f1
SGnEXNrmUjTIJHYBbTzMDI3hXlR6Dn76UHSH3VCR5T04zEeinXb3Q6UaA+Ha+C9eUWmCZvnz6PMG
UvexR/wI8fbBqmp0vMEDu2LjtAl0Ivh69vAe9SOAIBlGmL+DLf8q60oD1acldZcI4LcTDpP+R06K
tuaiep9dGc75cqbqnRF5y+PLZbxxFGegUKaTIpcg4meW2odbwJ1D/ygyTvT6NPizx2+DJ37HCP+q
FR/Heyq1eJRxD1CHiO00DTRlzRQBXEe3DXdGNpepbb9jUvEb6SRLEwPPn9hETmNKZSQyoaFL86tn
qHJkOwh7bZCqrYkXklkG+11YPViU1sD7fHWN2Qmis4hduNMwktHoEO36kHrk4SqNypvK82nn8tIa
w1BqT8P9S3mPFp0tE+qGC2s5HUegeyZbOu9UfqmWwKeFxejjgqbfCpVwAhAQVsJN2G7hDcwZ+7VG
Dq7zhSwVuTb+an6OVq4rin9xmKGCf8F+zDEy5SfwdT6pOSjJUauH3SVTeDcgDG7zDFGYN0LUs3DO
VkkiIBOl17d1FVhDPBJl6dy2oEXdIl49WwYjdsJXByVsI9n0HOREftAgAVwyaVrYAGtLSBbKvlHV
Ptc9yAe5gMWFqhCkKWRa6CWSLAUIIUwXvWMMJG9/yZoYQYmyO+GTW8zX4mUOoja83n5I9axmnTqT
i21GciTqYaPK0hnPCHXp32DC1rBkvawI+TMkk3N64MrOO3ENsVX3u1fGrJT+ZXx+W6/ryE1lOAsG
j0wfzCE71cD/B9aTEVccNeIdZ5q3XpclGcKsl/snQ1VZz/TI7DyHk6MUeSVHKXrQLNFrOUi0H2lx
NcIXU4vZbTNoLTtaaWPenRDEwQf3R30orczvQaEIMUarp33o1sD5kKrFGZzgKML1Jdt6fSjbIDv4
IT3i8V4f3abToyhMIg+GhN37mvfMc3sTOZ69cvLigbgjcT+9cNoUjSMO1OWj0UKkCvyl+O6eKgQj
7Pojaqu8JiaOwpiuh/pIZU1WCzLuk4s/+1PMDmGPOWRat3wh3qHKLjU6DSpBCn3zwi+lEi2Q/ECu
bWtb/NlAzjZbw2xlv12/y5LICtLWM6uLdBVX4dllvj1X8hn08lC5sbRouIvmnX0STYRVZrSuhgkZ
agFUEIjEPivmyqJvAzLHgNReOUDe5v8lEPDccVr8oXLxVkuS0/tEEOvJVU8pXV/ZJoYAfRoSnTWa
Zj06RcwFhvSZFYkjeOr9JH08fu3uoLUVFLiqn4nnfFAGRySkv3FdTxfeIVk2CPe+MVpgbbWRTjET
ubjO+6H42E/FBvr8MAjZkTXmto5gNjtbJBFdoNU0K2d6fWM8QFeMUlX4x/BtCAtcfMAwkBdqZkfp
LZIg6XRhZtXBgjWI04/qGPpYe3SsDvUpmMUL1BBTxiyMhb5BxJotN/KjFcxBo/97KS/pmlqpCK+d
sJm4tSLtIlIBwrxzjVk0bGQmD+0uJgv5LUsPDU3i7l4jSDS7+tbaWliI4aaJOuhUgvfIcThF5RPj
bUIp1fmpspoGVakQyzkj+EUlna07nGBBjvSyuo7e/WT6kJ0TIuaBrnAOTLTNz8jJUoTczU4CVVjq
K7CIEmfyK9A+19D537QnrcxMi2Xd+bSAU88h6EdA7ltxREa3n4yUvDiddU6ACGTMDmrbc0ciZ6Zy
ve7tPkwl+iANgi+9Wo7t5Rieh/VnkPmdbUQ27esnqamL0JrS32QRieAQaRivvlNu3K06m5UR10br
HMRuMAuivCOq/0lomM86tAoPt30oVGfwbrmSy7LqBsrFnZXxSiUkVa/744yGKX9fmrwyGsTQSZZs
8GdlzSUtm9CpbnvBYtEhHaeqopOe7fNYXJBU+13JGU4gVMM7/YtE28Y/QEr3VD91wfduX+Fmqbxb
v31t3odWJvZj+e3O9YEjOzFeBrDd8hXW69E7bgBY5EgjZxc01quaXAlR12U4J7mOpfhU1M33duh1
C9/ApZHxwQsx6fDgwjfOzrJJ30qOxv+qAOxwUi0hXKjBGWhrbrzQzPZj3N0oMyiU/5oUVCrWJBRG
vowB8CY28KZcGm1RzHeMC7SxdhOq96o9Wg2OABCLLs4ZDyq1G0nFb/jB9QLkaWkUKt2xkZlaRrI5
VqRcgvQsBx5FvY/Q1f2Cdn7Qd93Y6YxSBhnQqWQ26LE42BrZUfIqP9pVNRUG+7Mk45Zfan3cKwnX
j0C0U0sKmM4i5taTbpb79LoviFYyfYf4E3mPSumAAG7Ck11+lZnGCmzxIa+hWPdDfIPYDGOSgD68
Cryomk3UguZ1VOpcUzX9jYVLOBaRNG4CZtAJOY/hFfuA9UUAJsAMdp9VYn2iDoUORIx2LFfUN+in
lP/6GFTvrcXBcE3FJ5LtBNUjTc3lmSygnvuUaHGkY1KZRjl1zYcS7/fKqckBlbaPHbBSKal/UQaE
mS4aWpHLnVT99InBiqr75dRbnK+gNnLcQj1pyUV9/8895RYkyJ8zaBytjpPow9jv70R0U46b8njH
kQCV/2hU4z2zUXOpCD+4x4OgH/Nj2px/5ZKIefeardrbPI1i3dGtCXULw2uaFObQVqK1AxMGT+DR
uDDZxsC4NOnrk7i3GyoTF6tXmqoONA0OSPNFb5ZQ1SR/nE7WeirXI5ZJIqSN4b8OK+V9xvLZOhRO
chfdm4t6RzlK1obt5wXQ5kKQvUa5EOqs8CSvs5SFUSQbzXQXYAFdbzEb/ujaZRseRtzCv09gBAOJ
jt0+jljlQCWcVv6i7HJp4K70dMr4OtLdiX7jlF+ak/paQ/tJ3bsFX1zuurMNDYtE1q9YYCi0/jNn
sQdQ/4+6DUpWd/EQQCk/ao3/0TlWHwVxRf1II7ucY7Fe5rMpqyJ6TvRV5q8R9Z5QDkqc2YAA6yjo
fHh5IA1nQDY/W1WtWVojweWsyhMOZ7yK1oVvpFYe3fQ7EPFqjRjksCsLBflB3jvu9hoEm8iMxQKj
7glhe6M1nOFjQxCtWs39s54YlsU3dilTmvBJT5jf8qozNeIPbp9ajzMsy2Vdte/Cn+5XG87zhYAr
Ei1+/CxJyeBig+B9ydE9sxduwqWRVumDt6Ctph/Fta3dpUn5nZqXEeD7aIpuAnBlZF7kWccnG3sf
G3QlV27yZBc44ftp3yn+Hy58Jr16sFiozAnVwD3rduTyOwdY8I7jyEUkLzd3CRo3RmjGxb5+R2mu
yyMNTOczAXJZMAkO56CgkCrsPtVR3vhIoBf65B7X/ZL1QFk/aKLYK4DtabxkpcJGnt/wUuvec7XS
Y9KJLs1R0/jUiKfzh1e8NghZ4Gs/qT6jgIOUx1pKVnLNM+HPN/YBt5Ioca0raRwFflWke8WQU271
XUTdqTsJBFtXUY+ahPKATxtOFGeFFro1xDFp0X83eR7dETUOZJcGEKIiW1FO6iW1kHSv4/5UphlN
R3LdWrw77ShQzxy+VX7OWEeQIBJjIWucqY5dbu9Ti5Aavc+yOAsiTim0Ygyv6KPfnItmZQ84wmV/
8vUC32xVtUbWWOaKlLEwiL5z/7E5Av379HGWpCXhLr5weA8WCq4kPHNLUYywdJ2dCa5/NDIjY4Hs
8V1llu2QiSIMVnLj72mkDUG/DRJkIvQBr4VGzlbsCXmk1dWGxfiQk2ppRaSxFypgwKlz7vTmVetI
obzHfv+qeUh7uIdDLMHmV3kXLpCRal5TCRyqpr2jUSUbnP29nubTl5FkdKxi/psYyQoDOokenUOT
0ov9aOyBbTJIIBWVOUswfm0wbcPVSjgDx/zLxPiSTqlsfgBRAFum0UXTPEfOKC4rm5TkHxcNarKJ
Bno9ZVuWnumPPf7+a/j3JjnmsT5QHDUmKlgO+RmqgPpwZwBXmoJ0ZysPx0x3lLEgr7qYKqYO6TZ8
U8g31Z36c/VEpa/1le3uxJqJI/xTZZ+Zyv2H2VAeknmVZvVj4nlDFzmrdirBjkAjhm5l4rirXXAd
SQOgeRuEQHTRn9k+wgVbwr1SzFuzQzz3il+TZ1943T67dcRmXJamtPJ/8KZUoRIZI9KPVI5Gitnn
7xpuDqxg7PiYgf/B3MG/H3wa83+bofjM06M2Z79G9mfhWUreCWGmv6l5KCO+P5gtJvRxq0WlUXu5
SgznqmsSyQTqGcW4EUuP/q9mFvA3rHxGLg8+bJPK1H71aPn2jtZjeQoLPMB6Zqq8gBs/cv5EJ45C
h33K2AXlPaSlSh1NLhL2e6krwmHCL2JMVPq3SGllV6BjHXgcnzevF9yXQme7nFD6C0h7IfyZq3DZ
d4mg1kfI1kDpl3iU1RYco750KmXI0YB62aGlFbRr1tcyEayi/fAELMHQoojXNXkH0CdmpWxT9DVm
YeHnrYudpk1MFAYAZzaA4pgcs0SC5TAWqKwkDOXezmZX1+eg/Q/BXPzhNlQ34PxbQcqkmnkNsMhu
s9PQuFB1nCj1/lVmNrG45IC8UKCXR+oN7eoSVCJfOxh4/+zkqoOIZzVqyl6aMHxXrL0YW1A9j7iL
lIjE3LuwQAjbb8VHsNjFTmboUuGwYYHxrEsdPbASxk8VgGD+aH0vlryjU9ANct5vOlYUoYJhFvtv
boqzAeG0V5QQBk/UfchCgJ+hw/iImsYtCnIOBUXhntwuZfHE5ugnrStsYcI/wqdemO7LvPPn1hjw
qw86wdz1E+dZgkHwZJfbCYbXNJ214e9n7vSiTpDvGijqpxYlpRtjQHGEFGCH4CsSZubhtEYOxo3s
tVzs0VBmYMingkiZFMqz28eyyteQba7/Xw9ues5cfWTWyWX9GkgWHqCws4RMMt4MIMpgz0WH9GQT
ccgftB7KYgrx6b03ZtMm+SzRgSOHuqN1/5Hh5uNcMU/daTcfaPnZKpzOC4VN7Lu1FJ+sr2fTxzdo
KUGtUiJVP+pMzN44vvX82uVFFFL1yxetk7vtTOmIx3lzWVRfRP/RrvlcKRDMF93j5Ny3jJeOev/J
zO0SZyP44csCo0bg13M7elRD7qWlnn1fWLD3Aio7zpdNlwZfc4w1e7GsKUbFj3DJdPAO1tDb/71/
MHwQ2eGeCxdb/aL1gCLBIK2T98oBNPNAIaW5TkpAx+rhmNUmCIzKBrMSJafRFUJa+ukR57tfMGKx
5SSvRTdwJ/6C389dHeK2AsOroGNY28KDAGZ2cW2cMBQPyMdpWHvH34Tg39eNGMckRtPmMFAyCBsN
0Tb4IMpDi0CBFmhZvAQKkYuCg5CwoW9xEcaZzzCm+aiQmSj11am8PfDzqt+qeZKB5TbbnDttkMUt
Pk3gK/NmeWcd/lZIZixgiwxE80vKqTKwFYf6XNGVhmk2ttZb6wjp/sKPLKhVOc3A9StZjPstc6wO
YWn0W+LZQzc/MB6A+CPUtIj8Fn0/LI/9PecLxexwHBZulMAYHx2lJOqLG6uHn6BwOsTuOxliIam/
Uqbb2xdDm7PlAEllRhfeaGMso6xiugPbI2SlxOYIKTezwMMGUpwBc063+oK1rM+58P+zV/5oaJug
8qUreFjYn7GOyVV3nckn95EeMGFk67lwTkKC2IhzYF/MyneaA/NRDjDc/wTLpsNz3BIW4IZGAMEs
9ogVLdF5sjoqk0cSRij9XHQuwn/p0i9IT09DnsXn9as570qXJ2qlIJ+Naohm22rquawZr99b/tAJ
hsHF9aMVXrvigxzoSFZ5WYp93UleLeTMr/TkQCgw+3938CvwOmeBxunNZ0lsviZeqJte3QOprYao
muUe9FHFimvW6Tj5D9jB5KZr/d4chmne0vUPYkSZUNJVT7NZG6GdxImfR3fhD4q3UTnOm7lZCrFK
mk8E1VmpWKhgIoFmMXpikXZTY+1sRyw6/E9l8WYZhNjdHtbyXoEVVnBSAn3HNrjl1k/nmLWPTCOT
5MIRcYlra7kx/s1fRaaMSeZUNHd/jTYTrkPfptsJETawkMg2UpkeezRUJEEkXVFYiKJm0PYu9DzL
VdjHKaoVdnfcfErnmQk1q2MtwTs6zxIfxLxBosmNKKT+WAOlCCSmqzWjwm5V1YAADJp1kN1E7AEg
k1fHqJvoco6ECvGyXGULvKCgH2iLSx2J28MrDLdDk+zdz0+XIMAgrEeD618iIy6gQoHt4tZ67J65
yLuoy0PwgPPmGVbm5+zE7V/3ivVlGvvhXZ9ZO5mUxBmJHT86mPIKAm27U00CFPKITE8vgjgbMV8I
l8RK/+wS5XdqPU+33K488yeHHFrKDxDzRuhqMVQ1S4MI4xHpnMJVEBDqYlqjp252E4YYRuEOJpun
qA5U8Ka7OtQdQNL7xKjdCNvEIVmd65WOvri/STnx05nhKvQ/WgSD1dDZmUYhIh2KHTYqetYBWNT9
AXARgy2DEXeN+FTRpCn4csRmlIr4Zxi6UNH+c5mDqdvTzhs0HzP4CF25ffxHJO3e+9Yqh5CS0KAf
jK6fRT8BJYfONVy3ZN2NU09y9LPsSTaVuimHfBK2cBYzF90jmmQlRgY7re5KZ1qlEx6mnVbSUoMj
F1v60Ac/DFtRxlaryOfNop+t50UnyH3FTi+F/TC1ukV5Ct/Phf/6yoQXLx/oWaHmk5y5mEy19iIy
OeEWK3vlxeMu8nMVPy6qFFWIz3v71S1vjOr0i1R4xjXxqgDDGx5BALMI2O/MrofwAG5w0q2WG23L
ZtYteuigxII7j0in017OjDq7qsH5n76XRpb6sv7ldPNifRm+Tch8Oh1EoSuda2E+2SqNLxLiUboF
leZk1486xf6f2WD+JwltxFSc3AsMPloVLtpZNIitcyTpgaHpRGw+gLFr+E5YZP7kNrCjEbRnHHni
vYkXquPg94JlGlEoJ53gBlX/tdYM7D579BVmDm+hjpS+8Kv5S+57LfoUyBSIHUoLwdaCnyfCg8HM
lY+gQwm0gjTHp5p9VBKgbQf5vFNZRzYkINbphh2PZrYaePQ94OvqgIkApBJHdIax2G1AoPfA1PQB
W0ImAV+cqMhV171VyHMM6a/gTAODFw/XCqnsc4WLBhaE3UCUtA+PnJtkYtMl9MPzAXEUYynlnWo/
fSKbkoEk8B8WbxJ+YQYIUUXQU7GYYmOXZe8Q5tvtiipUIbvjcYkXbIC9sdZDrjqq6pE/KKI0xhkz
9wZpaIhHsvtUxQfkEYiQueH8kv38oMoZgJkZyrprm9RmtwwwNSzgqkmhvihWVkJmsus8B28FRwMU
YR4cSojEdV7w+A516I7gn5psDGAL8m8wDvuFBbHxjym0l2vwdedrnZgU4sQtLsLI73U/ELFvyRbn
rlTDpTDdV7xTk1rtcBGoi615pzhlODtTLTXEGD4O/lo41H9qTPvyniyFI/60/tAJtmUihyF2VSLj
5sE5UGSgPune4R1zIL/oRROOKWb2TdJyxI72ByUfM/INXJMKy6E8E0BYBIUDjFOrzpG3E4fM/osQ
4qB1087n1jsBUNLblQ+eXhTha8u/2/Do/QN8XEsBFIcHgIVmm+LdeoSUg+avwPu6bevtkVbBOXcV
9P2iVMzG8LLhdhVv8Y0dmJG5w+nd2vHD+HRLqOZwO3dGTpR3rvY5IPOpk9hPxNT+XextKoKqPGyf
ev5wZ8llDTfWHQpasqYRx+BuJ2nD4b6mT8JMSDNDllfn/uTEwLS96HgTtebl47HUABGHEGzwdHoS
U6YW0JaiUemnQBCZpc5dm4VDntwuGL9e1SVtvxnVdlWtcRRVxenAvX6oWig4CD2ySWXVhxHsQdHm
YD+LATsHGSS1KFQSYptjvSLLB4OrL5xg/fgJFrCCNNFmoUwGdocl1GXsdOqOKUHqEvepOwxNcL99
yp+5213fkcpasvncov1MJKLDtQf2Fth0CMbflMuuNsA6kqcgyjuVEsJakrzewCgWXodV3bm4Yzhr
+zq9A3No4tKIkJQBGA+oosr9esuAkG5eZYiIufBoD+WftHEEGciqVUBctzEBSCC510U+dHfFO5cu
ABttTEy8MxN3NyRq2ALyLWYGA0biYkkZAIexJiMhGB+WIMkZPNgcmHn9B8578hj2vV88Cl/TkAEw
yuUuAI/QrlgtzAyHyxuCEOX+TVI1nMQmhMkwO3ZfQDMb5rZDGfQfPnERmjb7keAoIUgpcg0DZGly
9sUUFZysfc4nzdKk4VDLEyWaHe3fosxnHWBEEV7F9dBmOsLncI4iYq2gXY5L3b7lPAAc+6oGLjtp
ddkCHrzvAVkvNKXFI0e71Z28WUPHucWrEAkFGb8Fj0DBpUGr96UpUdq2LG6kppjxwLYn3/WhUwmc
tZY6fP4sBVNGAVqQHgv08M0xC4iAmitESTWgLNVCZXgp8gMfyH7TgNcTeG2yI8/2jRDPHfYiplTm
qrDrnp0/vEqpKGLoaMOIDSCkeHMbLnigHbftE/3p+uZFmx/+up0MFJ38WPzCB9CXyFWH8dpYET3A
ltOii/WhOGFDvzZ9b0Gl1tvAd9Ocfhpk3YMpwU1TcppvvYrD6RZbE8u9lezVrDZm9QmQWCkVC3H2
+Zwpfd8hBipH6XxOkchktuHY5VNd6CraXaWpH2HI0MAhA1pLh1in+ENjrPc/bUK6tTGlYMdYS9Pg
EF6aYC9ea/7HEDkcz0NgkmG5/yAj9589BUmmYHtyPZYwhgCJx5Hszd7nytsGHjwRirkuCFHt12YW
EzaGbGkvTGZYvfMdm6ruUSPHO1voNyhRP5plmCgoqT0EmB6RO0sFEELnHpDKvJTmyK4KksRUMbSD
nrgwmS0Nd+STWrhq3ttouKBacuAx/ll5ugXzmGZWmOldZRn2utPywDekA3X2AEe8yE3G9yDdNsqp
/1Uc+iqInRKEB6+qgwVsbYJ4EzGVSuAlhEPJUMgo2gLkICGc8PUyyRK5H/EQ5nyLzDcQrZTFUr0h
TYvq3Kwz9j+gL/+b1LZKrH/dQ7qu8jgSJlZnJV7E8EXMt8o6Rehc99FQOiNXA6gnQtydgF9mVzEO
EuYfnZRYnoxj+6DTf//yibe7oi8eHhNrqi/CPzJRbbwcl7CHFQZsVe0eI1jpg4EyTHBAWx15GNAr
lBRPGzplTFt2zFFajPBRCvBsd0IgwLxixREdbfFx/jjB2G9cLh3hTJ3jRF7c6UhMp4sYiqdh/5yC
t0nFD7QggM4A+tSYCL9+m8XlJO0orSkouuCSLg/c6su/Q1ZCgFfnJGP9/Vnu1gujspWPzG0cusJ3
vg59v5zQOLcsdqmpgPPOlNW479C8JOsqh6OJF5xpb42Kyn8p13fNZ1QfJ71Ea2DrZRKW7c+AMl5G
ljK5F9SodcLH1hi9k1bdwD2vk/Xkio7rA0N/Sy2q3T1WuCQFrmtvqccNHVP6OYW7cYjt1OqhIOoF
0fNNAXBan04pGXV5AhpC5YcO1eUiI5zThp7idXcqfiQv57KZaC4ryNk6FB/cV6D+79zJp+GVnJ9b
2CUK5Kgd59B3RZ70u8I/IR7S6VXR9m9F6IVJegMU0jfsdspJQ3XuGmMa+P+1GzXAZqTg8tHf4hRz
sAYPaqiNNPW/BIJRu1eZCtHsdNf9h+Q+r9aAqS1EiRixa+OEdR7CKT6KnoJM4S+ABNzHIv4nUN+x
03ECRuMmuA73AGozznaV7vX5kGOlNrUjOvZ+oQTlgmGL/P6XcVMUUfM9n3op7VxArNkLreJR+z9w
zsUkiy9FSpQkfQROv1tdM3oDEeKN8CxI9BdIJQ8noVgKU7LWOob64MOuIHy0886y425wQtdVtHDN
ZdAckSzPg0atMQERGyvgkGXFR1hivciyVVVSZ7ri9PemcuyLf0EcGNXzBAymFvf4BpdjPxr5lpZX
uq+Z2V+pq+Q2TLuwZbVu2kXnHE4qVj7X6xcRAdKuBgr3XM5A4K2EpRpl0zX2a+am6yrtBYRxlv6A
tQ7X4L7Li/NgKjjGHgqul3xMyH3atYqkq0ZeWWywzq+O8FbGNLhbKPivbg5CAEeZ+RQR8D9k4hJn
Vd0l6BdjDxJo0uVLIDblxCw/PmUb1hSe9N5CX5Mn+CvmJjJj04AlELfi9WuM/edqGzZt2uR/tnuz
aQDH1gMvmFfSIT76ZecLfpVtQ2qpowl4ma1HLWlCYgKs5Ul2XvSStnlofThFvdJN7G0AYHZoTZbR
+8LORMHdk0G9YdkCI8c/AUXQhJMnCJlUFRGYPMs2DeRnU+in18y+2m8b0u03RXadxr2xMRTzFeY+
HkSk5TNQQIG3klaMmeEXb7xknZPMRvRKzzc/WBT8iE1GmmfE1GFu9Gl7fdNlE6gG45uk638bwwJZ
sshHRLDj0L2SXMxRnhb3MfFSOOZIB4VhB99zwibgxqxckAmfLk93KbxJoMhxxPxTWnpkTFL1/XiX
WW+ZOfPiiUFtfc+MYn4T5RP7wIWdq1oRBYs3y90iemPVb3uxaPw4zrp8V2pfvEoKGkRRNFV5Qx6R
pjoHXAmDG+4wWGPYaiJgFpmwbfq/sKeVutbtdVZiF9zpjY1aqgq+9/RcHHUsA/MIFmC5XtnqzcjX
vbLw8tqBHa17WzfubbGKlP3tjDqYkcnR4ciN6m6iN7CRopgCbwzVbpSXCkYAgQmOeDCT1+Q7bGTB
48Unm3Z7rjXWLlad19vFzivS9PAwAswcWB5ddL6SUCr5WPX7rKYkKl9ejc/f9HjY2QyniDvQGcM3
fp7DEOVgElEf4TPLsZHjqCMjmd5eqzjcA6iWcMWtN22RunRx5HX4fuDT3UMg7GkvVrZw3HwSiKzr
uAPrmLJYjPCcPkrEsUYlIKkMUMqbZwjUe5AB0MKlZZp6gm16i0D0rcFx9aTDOKR004JXGX4kuYq4
q8T8ADDFAyctHMiEYWNdrFu7KgadqZ+Nv3ZQsPZzhdLRkDc85w6haCYTq1CwRv0LDKahzkowNpzi
t8tsA5eLQCiAaLVpxpCN6yDsHYnpz+7obOIeI46pzZr4n+ZZrNrz9uIiP1i+yqrVjYMh0Xhn3WmJ
rc/VCXAez+QbAdbEvUOBYnjlB3FsSZ51bdtR8L5whvcv77yNUZ3sH6g0fdenkURXTOlz5sXPvLc2
1YVO0CpE93o/5AdKptasjfhPRxn9OnGpb14tjfG9mntX4xBpAj11Q9UVVLDdSVkpbD/qYeFNBWzy
zpZEvThBya4xutt659o7rhG70kLnHDIcplDURG6C1a0uTv7cREY3+01C3elDxncEFUrOW2a11Gzr
bn8kmq9AGnCs3IDaYRPqwz1BgiL52YLkBuNmiaTzVtyJAyMVty9ZVFqjlQZrqj2tL/3qVNvTDmJl
XUsdKHAa5bkdD94lD+4anrKoMB/IiTCuxKHL0ivU7qD8RjRm1yeH1XT2VECs9D5zUb/+8jKwqMe6
+i6rNmTY0nP/W++WPSqUpSsxezOLe0pLUiuUT8mKQyJTKnDmOMxRQ/T4IN64XoijbLMhJPpPtBh1
+ZEocs+P+W9Q3PIjHJCed5V7+gtdZPUuvk55redwoG76PVQqZNXq5gpY7yPmqFdu09uZnrfuOvXb
yov3FKrCasV6XHbEy9KBwwSHGbi4fF3JZHO7n4IanktiVmoi1V/2z21FlHzKfVrgyJWA3lXzDbtD
f1H/AUmnwWQtMyCfCYGde4UBojSKJ17tta2bXLuhnBeyjRM5nmV5YACDhmF/u7EyWbNOarmgzqQW
3iSfDIKV5hcSKAzSDnlETcJ1y7TYT8jpua3eIq0Ur8bJNj5gnCpv3NxfNXeO7LT2l6QB+Ywv4XnU
ImN8e4zDZjSr3DlvbL68IAY0niu86+u3nFv2l6m625e8XQos9lHI91HXsJoTxfGv3IxwnEows0au
7AwUsYeaq0327mJvgF7iOJ+d99NIXob5KZd+zLclMeQQ8Wl2e9OqC+5rZ8yKRV7JnmhZsnBXllvl
PBPjUhM7XYVegGwa5zddehdBf/0SV8ZqIVWuW6+VlzxDpDS4u2VEW3u1IbfmHzTKIizdsLLopcN/
jN6OgGXXNUvLND2m1YtYF/BjH66HfgGeTOCn0XEM/YqkF+iN3lJ+cJUurPLfbLU0EMSmzu8nGq6e
TI6Qm7pp4lQWzw7h3C1FshD8xboBorD7yRwGnNBuNipjddu2WHx41krW+ykPxs7jqJJHG+dmnC6l
vb02ZOj52Y1WTaYZvT82tuL78nACZIhy8VzXNk2YNj0pKzTAASWmvhyRQPrkQVeFgMIJ41o5ksAS
0nZP0dxK7ZskgMhcuw4MjVYUcbDXVDWkNXB3thQWq1lWv7Y+eKbWaj5h5Xro6KFVFsziQjLrEGXJ
agDco/HWEFeM608tqu7KK/ZgQkegkjdhSiDO/59IhnyUvydAEwy4jK9tHE3ro0emcAhHBIPxsov4
HSAvmJxv4DX9mWJkonCMqR3o/NbsjlbZdgnxQ39lTE0PLdRf0L4eJDXapi9D+ac7rHvV73qvM+4t
4hOPg+4djzNr2G/zN9G+xnpON/LaJ0YAl7tcq+jQ+Xj1Ph0F+q5TPGpudd7krpXoKq1V/jkzRDqg
W1tzb+HfXk/LYZoKJjZGlk/EN2mWuBSubkFNzpF+8ZjN9bVPkPj1Abp/fQvxTL8zClG0P9i5XuHR
Qz88rGXcZuGZlvDgGHdZbRWeN/QFyARzZ5b+X0JT+r9ai2wIXs+WoVSVhwk16HhJhPZkj95LKRzw
caX/7rg2UsUu6PEorAfgdYyCMJCZTj/8fUS6I7SnsG/AKoX4Scg85YbHFUaWu/qJ9Wt4W+YSiqM8
ihiQ4yBpgj2H3pE6AqkFK8B9TBqI/sjjGpgZGOT01qgV7/UGo/BSUWILch8JGWfy99F4uCJJyOK3
xs6I4qA0/B0y64wkYMkdGZQ2zfyZQeJe16L/nmEr00SDo8KjtCPLcbI0EjaF+1EdeH/oXi+CwM3x
c9NE8KvSGvhZKDke0khkYAo5HsViegPjApwKY4//Sk/d31yBW+dYia6y3DulGXnSsSL4fq4dY2hz
4LBp7+neh9F+nLUNElMjXKBq4gzqUHYyfD9uOr0c9Ah/kXKv/jtTzV74a5A2vLowgt2gKSddS/z+
t1b7eZQXx0I6CFaPEmrpHSAwWYSGyHQP8AMT3/u/KBqrYvn0Ib56yk6ynRcin2gWXslwb7+dfHtk
Sfka/A/u4E/6WrRZ+AcOx3QeMzpvzWlEqhEoocJpnphvspVN5ErjPTuX9dDN7b3Mc7RqDFO+wKqW
OpZ+BYxEsno1ifH+xj3ohbwonaS7YGBRK443TFvVN03ZQDYMjR2Ow4JlBuZo4K02qac12iCpzW3g
kyx4rh4eJ02xriytvOjiXXdL4NmanKFrUfDBqFhB+5n3NwmW6DtICCYDtd/6k8mC1Nb/4tht0uA9
cCOrmWnMDA3OIZQun6lo9YfsbO8ITknuIEAaLxOgYhIzPsn9CyDcrWu1vdYrrZaPmCsa70aEOx4H
VZDlU6orO5MFRi7UwZ8M5JqF7T840oxLbZ6D5fa0/qt91we2pcmB4ed5d22TdT4ENwf+15La4n9G
VYokvW+Kgp/17DUOxtdYTE7VcSaw2jo31fX8yC9b3ANhgV3Q1W2QFrAlfChLnjQqvXU0PSrwLphP
8rjKEl3eLquvyeqfCdiBeXaujkkpacmKLgks5RAfEcVvV7ZaD9Pa6YJnLKxqPPFAwipgnQz+rS0a
tJunlW0xj3FtgqqlGDQsQtQZQ924xbe3xGN+PwC62wD1cKgBlL/W1qmj7UAOvCb0dnwJovRRYbgc
LEPuhHqfjEm9bq2UWLa+HIv354CCN8EJL/yE5u2zd+EUy44oTj0ZEsfMsNUaB60a4xJ1SKxDZ/HL
7FCAgog4hmwnRs7/Ba5jrxXr3qtp5pDjWV/mlllwWquLftkq9+C/mTEa6R1bl0d9mDpKutB1UYHj
xfm1QQxapq1S2P4eW+OCSYZgP0vjLG80cpiXPLJaK+opK7hlc+9wuhzCkbkpONBpPMe1+T7xyEPs
pLmjKVHRsSt9gHhprVx2wa4WI+d06gSjoBvvqtxuYIlT0tvDZ+XFV9757nOimG9hqCDp3TXMtQSS
iJOvCqwxJE9Q+pdvtXYh9eVqRsMbJoVr1JG8OO+bE5/F/uYbiwj1f/1Lu+lBE5GTAqKG3v562lgB
UdF+7BA6dJ2+XFubpnpPDlwUnSEp5nVNE024biFzvHENahyA4OpebKIY/CV1a8DOxCHQHolOQ1/Z
nUNuIrq2mcU8hzcYA9jUpzAAwmrABU1kB8Z0fe61zxz2py0uoyCWlQd/vpeWFMcwYbKaBt93z/Gq
V107iJtW72mKVQyqjExe9KyaT0Jj8kck16ik6kfAQA+02kr3WMHAkuckn8OwYOtBu0Ym4XltvKHT
CZiYaSGm6EknreZVnnQqq0MeSDKcVicZQOAyEFbl1j4tuxEf0cqcVvPflPZdLPvjLYTW8OFFKrJy
+x4hgn2yMSv0KkSc13Jlo0eFLJ3dmomNiWOn1955uE+X9uy3DQAFnbRqvS/uhXTG8cF6FMjhO+xb
cdwSSGr+wIY8c7r/jvxiRepjGRuABmKnSrSQqScv9j9yCo0Dhk7O514tGQEs57DkPsOccBWqhmA3
xvu9g/9MF4UKPVDcf/2WyYDJd80fObuY9MwiR6VT5UKo2M+5geCfIillbVWfhCFBUCaumu1mCdOp
85rIzIQdgE0pS+QnAqaTGYF3t30F5wEutRwNQIUenkrujAMdtnEfroQkKithKhVcwj7SHXREjOct
tUhfKfyHC7NqdzxFBKeAy5QWcRkiJDJLuVuPwL9cy4Y0c7W+hnPRJKpCt60/a0H0r+/6QIk7x1mT
1H6wjbP0//dge6uy4kHNMAhVb7KawyoO/jyd22A1zpoQGvnK4PU+CCk8V1u7KkeE+cmeNPr37Wu8
jDe9z6f79LBDi2qrY5dS3mLY/LEwvGB8u+tDXLMo7T3hBLV8qMPL1G0UMvDvhhifmzzLHx7YHfgo
Kh8zxqpULWzbAtxlkvTUZXz0v69Jnu6n6o3qpNXnA/9vmrK/t7G30TDNXcGO7WfT0KCg8SYxM81c
AXrlSGUUgQr+Rpoah0SCsSRongUwqXPgP9Vf5x8RKZ70xBGL6mwu9ojO9wCUCxEHUyzV9Tu7n9rM
B9dl6YuP6D3igBLmNvd0mjBPOx989UZtxh/8DEA5g7Gx2Wteo9qGsp2kK+CIjsF3CotiSu0cWgeF
DWJT2F49Ku3EUhP3DUvNotCdkoLAq8U5r/l5T+KJ/1egw3PSb0CGmqTzYPeYpYWL3zsW3wToT4Vi
4MvMdQpZB7sySjJr4l6PQidsb8GQj9uB8EzpK1qqbC+iwqLA+SWttD9aD4cGZJYb3QVCKRCdmvwL
BwvZjeBjNI6YNkjWnpBdySSyVtDQWGkmxmIbY9Mfqx9c3K/0IMHr7hm3r5kKVGw51h6s5DOXEEye
rkMt6NaZ5HUnZLTZqT7p+93fQs6xYl0Ph//PegbEJ0rmCKGVLgah+aVCqP/yW+aISr3TXyqrN1mb
PVwgLkSWnUgkzcg741Js/ohOxpVELG+SPUsFuBYrS0pQxmMl+SQiu3H3a6SflhYCLR54T49K/FtN
qZDNbnrF2L03PLWNdgnHchJpk6Fc03SdFfWDSYiNaifQbPqxeuY9kj6366e0DzNoURS4RBRjnQMh
/ntL0NaGpemRxfFB7oj+gBGMR2XzyFmJjLfv2wzeS2RtV2TN0IZOMklMhs3h1sm4JlwFwtUwh8++
0495uP1HIhbLZE4TpbiFmUWBW1TzDuif0yUuZsuIvtvIw8JgqbgU4wotaRDm5Aph+xDcq/QXVB0U
+M6HDW+3rzMWjGbxfTMoBAlb6L0T0GpMXqYnkbM8GV4LNowVh4sRu8kcE+WqD5eLQol3t+T7jB8/
x3fKuVbTsRg/U95fjzO2ikehV7w9iPJ+5w7j3QiQB3y/c6rCI6COfvVZ9juOkT+6Dw4k8Gl8K9IV
Tmlt4Eph5rwv46OQiREDJuoqe34G1zf4HXoyog0ANFtUv4P3RaBAIQcRncaNLrApDuZs9b8VIIBK
hgBRtQnhdGRtfavf7WXwW1Co6wTuaF1lamyV5DU0DXOu+CNOoPB3pw2ZnL0yDC/BUXKGEjQib/X5
q1Vu5gzUx48+9bYfAaptIDKOyyiTQml9Zb8TH1S3rbXj+8FbFiS7nqPZ/GPsD2rKCerW/XQjlrEQ
FifzTb8I5rUVzbCSn8Y7YvglXiKNNqEFDSyy7pSXl3HIJQeiRz52oaTeS7vW9nMTLDulBoreBrQt
SAp2n6x6QxsXVnjY791ZYCIs2bobOVaBFaLnBRj/8Sisttzqc1ktTQO4f/TKGtqbzs9oIFQV/GOC
/nnmjontq5MnzJZdjmY47ZHq/B00zqf7U+v8MIhAtiMzdVeVeCTGHSP3NtHUF7FTDKsxUvv6jYzf
0Ff1CB3o/Xm00qXKfBOKJGUHqx929o5LbQR2WliC3gFK5KlPMNZBDfoCvR8xw8me+goKfHoUOCvg
UB1kxmVsNr/1RJw7nq4EppjJrYkHAzYkp3ZK8KiOG1MYY+WZ2UhcVCRW4URmeFTArBrxN0LvD0SD
UW4pBcTouPRZMRXtA5iivTwJ8thqMO5fP+ysTwnqPi2fb5q7ezGU/E1zHvQrnxPKdizPhY+ERdIX
CrCnLmt6thUDPWF4fzOgzsth1drOEDO7cZmQxsDLBGDEVEympA2Pdn6erJykq9q4HL4X6yMn0luG
eexw/S/kg4RxfyzwImi/tsvoPX14Z8iwGGmvv1auM3W5pjX7rZvR2xMLrRgUDHkapEPcwJ+jL9Nf
5X0aWE+7iz/kxEVSiK9OEqeK33lJFuScer3vg6m0eResy+07++Ywb8Bqrm1Q0riguwVzhH3PWdx/
HbdVxVBpAQlGLJyqc71WOWdfBoCF/u5RJMRhURVqryP+O9qSDE3JZWZSLt3cJhVUUj9eKuw3i2GK
WuUAAjcF216n4mafpKGAmKNTNtQQw71YcNot8GJlFrVmXTy8EeAP3Gr4BsTrlEdMdUSrThKZYOS2
WcaLA1DKGue71VwZnZgM6+2YTDTQ1FtAx1xpp8FQ+ljzf72kLLp+5ClF+FnmzNzaHODkiI8la/F8
MownpicfYFmZEmokMXCn9KqMDIGT1zR2vgmRu32/N+Sp0gKSfOXQkHinxoJ1+l+XspXJVstJzDA+
Oi3yzoDU3ucxGqtKm7Oz1bm8GWcd3u8HNK8leqDXve8DdR8gwCTDUc+8Cg6CgqCB11CK/QP4T9oq
dbQm/237mCj/QJcPCR8Gb3OF/Ky3YXkfQrzEvB5QG+giAq5W9wtbCFntr/lBswK8C1A/jbN36UVk
rT/K3z2cZs5tuuT2eWvJ1brBKwIxap/YMtFWrcFLz01YBYkEJjA3ZDJ3UxEettaUZVOClRo4e02C
IdZ1ru/pZEY+m8wmRKTQmv3R7I6BW9xCqk9l3i96elBBPL7XjUZkulGKwew5VHmkUOkmd0GbsZQS
COi2mQVsfYhJWj34DXsI50yk8Uh7oCtURS5fTIHBXTPdRCHdukoqZMdlbCd1QDjSkxPCO/Q+f0K6
Q9ZGDr31p3jRMKO4BtzrXaRtw7L3PFl6qcVvPcGlI4fuWMRfM+wRVqtYL+3THdtN5xrZdy03WpJF
yGtSvoZ71jopbCtx0oQx9JYb6kHt3iCv0xDeI4mfuarit5SYP8gkTe2nmiyLQDm8cC2AVOzhC7NG
80KjR2rPxtQ8B865so7qjLjJZfmAHciMzK8QAXHaLAGahPVpQgh7ApZBMxsmMa9Mf5SrmNn/lD/t
FPvDRFbTSRIZsBA+gOyocNcdaB2A/7EOvRtN7omwzyzyw4ZhGpF0lLS5iB4Nb1d87ItOCJ/UE+H4
LRcIRpNvXLXyGSK3ZozuorouFhjNDV4f5GnJqhOnydbFjabbRwZmjlaj4O946feJhmN3KSuZnxQQ
cQWyBbytlCMexMj7j5rVvFbqitu6U+1VD5D9l24vjdAYCqQWm0UJQZZIUSAB1qMLzcxUzcX6YrTA
NCfgAA4TyUL4ANLcP+8JjL+pF6jHMhTMl7+KQlvfjZK/jP7rQgWebiBJmAUGNEs/vSUeas1KOg7b
jRGlJM842NsM5qXKzgdrB6vph6H+hNFyhpfAy6+qT+hIAxJkPd77jeTBtJZn98qmRSB3BNrPNo9+
HnQ65847cy1UsDV4FZJLZGqWND3UvVuWlpWctoJ8B6ErZciqqkZGq2cOUvtnxtjo+RP9ZCJP+MQ7
5pRtu5zfGua1hZwmWU+BM7O6O/fSaat5ran9QMDbNEUYnknin92DiWTSiIyrZTRg3PK5S6olwZo2
/otpRim1Tv/0mIpYHmmNTmIsi6jkfTOGcdOZlgUQzK07CshwA1XfM44LIC6Apo20+l760A05mWi5
85qdNW+nQMrWm7jcL0ue49PF4aT4mhxqLgRllAUQ2fpZD/mns+qa0RCP1SsnrOuPZSbTEKdcfmVx
1W6rV/9DORUdVfYjXnUke+a/+1sm7L4RJy5uF+A/Ovo6tsa/4ktjYfBuOWpZLOS1KjGF4iBB+ptM
M7bqLL5jvjBuxYjk/yGfPpaAmHZZHUJLcKOnZfZpVOFhYl5MVqQTLWUFAaz5Grtfm+krzQ1JovOS
6F3eyc5gA7z2qt3XE/xIpJiwmZTs7MK/zuL3AriL74xRUtrVajw1EZIoF6MEcz4PstZb60tt92oK
E0pMgP3NoSaG/WNkXjfBMc2Z+zEkItdaz3zwpqJEF/tAzRXC/uYm0wYKkstMKDtTlFRpVbVCh/eO
e/sNiGq5w2WqxWRXUUS22EnVRSrBW6cvXlRWs5LABWXEKA8FjanOT/w8N+b33ErLh40As8/8WnOS
RaKy6Gix6qflKFFrFz2f0bZdflGoTZAsBmFARyzFdShPCe0XcG/v7izncDIAWWUN8bL/q/wvNh3S
b9Xr9bPB/6e+j8WBSAGOhblx56BMCmNiQpsSIwb2OiRVw5Kd8iit0NXNDK/+9w/ebxrJ8Cf35gg5
5mXqk4NxSQbeyEqEpqz8vREXXnqi7Kb9H6eFpoxrCO5wGNTjzXNw65dCTV9QojjAwy45ezbIpESE
w7jkSSGcgTnP2VCP67cfiEEelx84tCyH3HzJKb3+Rhg8PJr70KtZxTju/7RSB+Rq9xh9hY/eQRGQ
VB5YBIxsQvaA0EGzG/GTH3TbBHKpZ7hhdAUS02Ave1AELOiWMCMnWPbie9Q+TIn8T6j8K/KtVImq
EOd020IxwbU/0ywMw0zLp+fy9YvkXf19vSwG7Uofr9FtErrRRUSPOaQtLKV/XMRWEJfo0yunYtoz
h6U5SLVkvTroTbOPVQHBcnmB/e+4cG5cDkXECHVW8vYyx4+jQE6ZvxNpK1jrhSxR+RUeHRUioSZ1
J9l4Rsrh1f7PJGA1Bgh8oaIgIv/QK+2rBk7hWNMomSxhLDzpDmxG8oQ+3LYwgIPFFwcwqk4vKcnP
00lm4LbVF2Wjomt8mQ723VpWEGd/1fezSAFzpq6Qr8DnGtMjnA75RN5OOjOMOJ8TXbB2AQF+BhR/
758PXFOw5mlSQLhFXwsdvvTHs1CJyfW9c6fSAC8xR+Z8NrZZ+PgLzuVd1/J4CAEPc0jojGzE2a57
lhnDBiAxERMG9qAnPfZ57CmQBeV3qFwWtdn8VI/IveoUtT7n0wCNjaepUfPpFAXYomLGW748RoaW
wGG6P4/f+FF8ZB8HNYFDxO8FiixYJ4gROyXxCqJJ8ue/67Paw3njW+OuC0UA5cLZFEVptG2LA3xb
4/+ihX9tfDZPisLiKSHHq8Ggt6ns59VeMFyK78B2mlZwS3KaRU2iH4chVDkxZQXiiFv7C7NTerJP
b4PR1Z0a8BJjZsddUZkRfSBoClfqMNkSichfoPyTfpPRjrQoIlatf8EnWa1oQcpPf3nq2Qq1tg4Y
1IkjAUzSYUmizDaueaUN8hSbdw7hITxPke5XhdDSUVXZVD7J+YlUWWkTulWp01S8QAUEEGiTEwRy
zcDVgK5dZcSRVlkqkEqcGdF6ywS09PkD/HmVYk1wnegStwGdwni2ecYiZ5n0TWi/wffVnscSf+EV
fwpAl4RlKC5FCl7BCZz5LCiRyNp8i+LsOMbWB/YB65yV/qGoAAxnLiuFzL84Iw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    i : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult : entity is "minized_demodulate_xlmult";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult is
  signal \accum_reg_39_23[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[16]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal mult_p_net : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \NLW_accum_reg_39_23_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accum_reg_39_23_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_comp1.core_instance1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 to 31 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp1.core_instance1\ : label is "minized_demodulate_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp1.core_instance1\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp1.core_instance1\ : label is "mult_gen_v12_0_14,Vivado 2018.2.2";
begin
\accum_reg_39_23[0]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(16),
      I1 => i(3),
      O => \accum_reg_39_23[0]_i_2__6_n_0\
    );
\accum_reg_39_23[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(15),
      I1 => i(2),
      O => \accum_reg_39_23[0]_i_3__0_n_0\
    );
\accum_reg_39_23[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(14),
      I1 => i(1),
      O => \accum_reg_39_23[0]_i_4__0_n_0\
    );
\accum_reg_39_23[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(13),
      I1 => i(0),
      O => \accum_reg_39_23[0]_i_5__0_n_0\
    );
\accum_reg_39_23[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(28),
      I1 => i(15),
      O => \accum_reg_39_23[12]_i_2__0_n_0\
    );
\accum_reg_39_23[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(27),
      I1 => i(14),
      O => \accum_reg_39_23[12]_i_3__0_n_0\
    );
\accum_reg_39_23[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(26),
      I1 => i(13),
      O => \accum_reg_39_23[12]_i_4__0_n_0\
    );
\accum_reg_39_23[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(25),
      I1 => i(12),
      O => \accum_reg_39_23[12]_i_5__0_n_0\
    );
\accum_reg_39_23[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(30),
      I1 => i(17),
      O => \accum_reg_39_23[16]_i_2_n_0\
    );
\accum_reg_39_23[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(29),
      I1 => i(16),
      O => \accum_reg_39_23[16]_i_3_n_0\
    );
\accum_reg_39_23[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(20),
      I1 => i(7),
      O => \accum_reg_39_23[4]_i_2__0_n_0\
    );
\accum_reg_39_23[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(19),
      I1 => i(6),
      O => \accum_reg_39_23[4]_i_3__0_n_0\
    );
\accum_reg_39_23[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(18),
      I1 => i(5),
      O => \accum_reg_39_23[4]_i_4__0_n_0\
    );
\accum_reg_39_23[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(17),
      I1 => i(4),
      O => \accum_reg_39_23[4]_i_5__0_n_0\
    );
\accum_reg_39_23[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(24),
      I1 => i(11),
      O => \accum_reg_39_23[8]_i_2__0_n_0\
    );
\accum_reg_39_23[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(23),
      I1 => i(10),
      O => \accum_reg_39_23[8]_i_3__0_n_0\
    );
\accum_reg_39_23[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(22),
      I1 => i(9),
      O => \accum_reg_39_23[8]_i_4__0_n_0\
    );
\accum_reg_39_23[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mult_p_net(21),
      I1 => i(8),
      O => \accum_reg_39_23[8]_i_5__0_n_0\
    );
\accum_reg_39_23_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_reg_39_23_reg[0]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[0]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[0]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mult_p_net(16 downto 13),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \accum_reg_39_23[0]_i_2__6_n_0\,
      S(2) => \accum_reg_39_23[0]_i_3__0_n_0\,
      S(1) => \accum_reg_39_23[0]_i_4__0_n_0\,
      S(0) => \accum_reg_39_23[0]_i_5__0_n_0\
    );
\accum_reg_39_23_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[8]_i_1_n_0\,
      CO(3) => \accum_reg_39_23_reg[12]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[12]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[12]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mult_p_net(28 downto 25),
      O(3 downto 0) => \accum_reg_39_23_reg[15]\(3 downto 0),
      S(3) => \accum_reg_39_23[12]_i_2__0_n_0\,
      S(2) => \accum_reg_39_23[12]_i_3__0_n_0\,
      S(1) => \accum_reg_39_23[12]_i_4__0_n_0\,
      S(0) => \accum_reg_39_23[12]_i_5__0_n_0\
    );
\accum_reg_39_23_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_accum_reg_39_23_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accum_reg_39_23_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mult_p_net(29),
      O(3 downto 2) => \NLW_accum_reg_39_23_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \accum_reg_39_23_reg[17]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \accum_reg_39_23[16]_i_2_n_0\,
      S(0) => \accum_reg_39_23[16]_i_3_n_0\
    );
\accum_reg_39_23_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[0]_i_1_n_0\,
      CO(3) => \accum_reg_39_23_reg[4]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[4]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[4]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mult_p_net(20 downto 17),
      O(3 downto 0) => \accum_reg_39_23_reg[7]\(3 downto 0),
      S(3) => \accum_reg_39_23[4]_i_2__0_n_0\,
      S(2) => \accum_reg_39_23[4]_i_3__0_n_0\,
      S(1) => \accum_reg_39_23[4]_i_4__0_n_0\,
      S(0) => \accum_reg_39_23[4]_i_5__0_n_0\
    );
\accum_reg_39_23_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[4]_i_1_n_0\,
      CO(3) => \accum_reg_39_23_reg[8]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[8]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[8]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mult_p_net(24 downto 21),
      O(3 downto 0) => \accum_reg_39_23_reg[11]\(3 downto 0),
      S(3) => \accum_reg_39_23[8]_i_2__0_n_0\,
      S(2) => \accum_reg_39_23[8]_i_3__0_n_0\,
      S(1) => \accum_reg_39_23[8]_i_4__0_n_0\,
      S(0) => \accum_reg_39_23[8]_i_5__0_n_0\
    );
\comp1.core_instance1\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i2
     port map (
      A(15 downto 0) => douta(15 downto 0),
      B(15 downto 0) => doutb(15 downto 0),
      CE => '1',
      CLK => clk,
      P(31) => \NLW_comp1.core_instance1_P_UNCONNECTED\(31),
      P(30 downto 0) => mult_p_net(30 downto 0),
      SCLR => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult__parameterized0\ is
  port (
    q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC;
    \pipe_20_22_reg[0][17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult__parameterized0\ : entity is "minized_demodulate_xlmult";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult__parameterized0\ is
  signal tmp_p : STD_LOGIC_VECTOR ( 35 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp0.core_instance0\ : label is "minized_demodulate_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp0.core_instance0\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp0.core_instance0\ : label is "mult_gen_v12_0_14,Vivado 2018.2.2";
begin
\comp0.core_instance0\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i1
     port map (
      A(17 downto 0) => \pipe_20_22_reg[0][17]\(17 downto 0),
      B(17 downto 0) => douta(17 downto 0),
      CE => '1',
      CLK => clk,
      P(35 downto 0) => tmp_p(35 downto 0),
      SCLR => '0'
    );
\latency_gt_0.reg\: entity work.\minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized13\
     port map (
      P(35 downto 0) => tmp_p(35 downto 0),
      clk => clk,
      q(17 downto 0) => q(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADD : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist : entity is "minized_demodulate_xlsprom_dist";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist is
  signal bitbasher_iqaddress_net : STD_LOGIC;
  signal convert5_dout_net : STD_LOGIC;
  signal \^qspo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp0.core_instance0\ : label is "minized_demodulate_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp0.core_instance0\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp0.core_instance0\ : label is "dist_mem_gen_v8_0_12,Vivado 2018.2.2";
begin
  qspo(7 downto 0) <= \^qspo\(7 downto 0);
\comp0.core_instance0\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i0
     port map (
      a(4 downto 0) => Q(4 downto 0),
      clk => clk,
      qspo(9) => convert5_dout_net,
      qspo(8 downto 4) => \^qspo\(7 downto 3),
      qspo(3) => bitbasher_iqaddress_net,
      qspo(2 downto 0) => \^qspo\(2 downto 0),
      qspo_ce => '1'
    );
\comp0.core_instance0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => convert5_dout_net,
      O => ADD
    );
\pipe_16_22[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S(0),
      I1 => \^qspo\(0),
      I2 => bitbasher_iqaddress_net,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0\ is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    d : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    relational1_op_net : in STD_LOGIC;
    delay1_q_net : in STD_LOGIC;
    \qspo_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    delay1_q_net_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0\ : entity is "minized_demodulate_xlsprom_dist";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0\ is
  signal \^qspo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp1.core_instance1\ : label is "minized_demodulate_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp1.core_instance1\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp1.core_instance1\ : label is "dist_mem_gen_v8_0_12,Vivado 2018.2.2";
begin
  qspo(7 downto 0) <= \^qspo\(7 downto 0);
\accum_reg_39_23[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => \^qspo\(0),
      I1 => relational1_op_net,
      I2 => delay1_q_net,
      I3 => \qspo_int_reg[0]\(0),
      I4 => delay1_q_net_0,
      O => E(0)
    );
\comp1.core_instance1\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1
     port map (
      a(3) => '0',
      a(2 downto 0) => d(2 downto 0),
      clk => clk,
      qspo(7 downto 0) => \^qspo\(7 downto 0),
      qspo_ce => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0__xdcDup__1\ is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0__xdcDup__1\ : entity is "minized_demodulate_xlsprom_dist";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0__xdcDup__1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0__xdcDup__1\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp1.core_instance1\ : label is "minized_demodulate_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp1.core_instance1\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp1.core_instance1\ : label is "dist_mem_gen_v8_0_12,Vivado 2018.2.2";
begin
\comp1.core_instance1\: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1__2\
     port map (
      a(3) => '0',
      a(2 downto 0) => q(2 downto 0),
      clk => clk,
      qspo(7 downto 0) => qspo(7 downto 0),
      qspo_ce => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => dinb(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_1_synth";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(24 downto 0) => dina(24 downto 0),
      douta(24 downto 0) => douta(24 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\ : entity is "blk_mem_gen_v8_4_1_synth";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\ : entity is "blk_mem_gen_v8_4_1_synth";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized2\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 is
  port (
    A : in STD_LOGIC_VECTOR ( 8 downto 0 );
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    C_OUT : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is "0";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 9;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is "000000000";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 9;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is "c_addsub_v12_0_12";
  attribute c_has_c_in : integer;
  attribute c_has_c_in of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute c_latency : integer;
  attribute c_latency of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 0;
  attribute c_out_width : integer;
  attribute c_out_width of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is 9;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 : entity is "yes";
end minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION of xst_addsub : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 1;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute c_a_type of xst_addsub : label is 1;
  attribute c_a_width of xst_addsub : label is 9;
  attribute c_add_mode of xst_addsub : label is 0;
  attribute c_ainit_val of xst_addsub : label is "0";
  attribute c_b_constant of xst_addsub : label is 0;
  attribute c_b_type of xst_addsub : label is 1;
  attribute c_b_value of xst_addsub : label is "000000000";
  attribute c_b_width of xst_addsub : label is 9;
  attribute c_bypass_low of xst_addsub : label is 0;
  attribute c_has_bypass of xst_addsub : label is 0;
  attribute c_has_c_in of xst_addsub : label is 0;
  attribute c_has_c_out of xst_addsub : label is 0;
  attribute c_has_ce of xst_addsub : label is 0;
  attribute c_has_sclr of xst_addsub : label is 0;
  attribute c_has_sinit of xst_addsub : label is 0;
  attribute c_has_sset of xst_addsub : label is 0;
  attribute c_latency of xst_addsub : label is 0;
  attribute c_out_width of xst_addsub : label is 9;
  attribute c_sinit_val of xst_addsub : label is "0";
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
  C_OUT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xst_addsub: entity work.minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv
     port map (
      A(8 downto 0) => A(8 downto 0),
      ADD => '0',
      B(8 downto 0) => B(8 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => '0',
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(8 downto 0) => S(8 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ is
  port (
    A : in STD_LOGIC_VECTOR ( 25 downto 0 );
    B : in STD_LOGIC_VECTOR ( 25 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    C_OUT : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 2;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is "0";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 26;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is "00000000000000000000000000";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 26;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is "c_addsub_v12_0_12";
  attribute c_has_c_in : integer;
  attribute c_has_c_in of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 0;
  attribute c_out_width : integer;
  attribute c_out_width of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is 26;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION of xst_addsub : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 1;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute c_a_type of xst_addsub : label is 0;
  attribute c_a_width of xst_addsub : label is 26;
  attribute c_add_mode of xst_addsub : label is 2;
  attribute c_ainit_val of xst_addsub : label is "0";
  attribute c_b_constant of xst_addsub : label is 0;
  attribute c_b_type of xst_addsub : label is 0;
  attribute c_b_value of xst_addsub : label is "00000000000000000000000000";
  attribute c_b_width of xst_addsub : label is 26;
  attribute c_bypass_low of xst_addsub : label is 0;
  attribute c_has_bypass of xst_addsub : label is 0;
  attribute c_has_c_in of xst_addsub : label is 0;
  attribute c_has_c_out of xst_addsub : label is 0;
  attribute c_has_ce of xst_addsub : label is 0;
  attribute c_has_sclr of xst_addsub : label is 0;
  attribute c_has_sinit of xst_addsub : label is 0;
  attribute c_has_sset of xst_addsub : label is 0;
  attribute c_latency of xst_addsub : label is 0;
  attribute c_out_width of xst_addsub : label is 26;
  attribute c_sinit_val of xst_addsub : label is "0";
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
  C_OUT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xst_addsub: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized1\
     port map (
      A(25 downto 0) => A(25 downto 0),
      ADD => ADD,
      B(25 downto 0) => B(25 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => '0',
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(25 downto 0) => S(25 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ is
  port (
    A : in STD_LOGIC_VECTOR ( 18 downto 0 );
    B : in STD_LOGIC_VECTOR ( 18 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    C_OUT : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 2;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is "0";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 19;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is "0000000000000000000";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 19;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is "c_addsub_v12_0_12";
  attribute c_has_c_in : integer;
  attribute c_has_c_in of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 0;
  attribute c_out_width : integer;
  attribute c_out_width of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is 19;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION of xst_addsub : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 1;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute c_a_type of xst_addsub : label is 0;
  attribute c_a_width of xst_addsub : label is 19;
  attribute c_add_mode of xst_addsub : label is 2;
  attribute c_ainit_val of xst_addsub : label is "0";
  attribute c_b_constant of xst_addsub : label is 0;
  attribute c_b_type of xst_addsub : label is 0;
  attribute c_b_value of xst_addsub : label is "0000000000000000000";
  attribute c_b_width of xst_addsub : label is 19;
  attribute c_bypass_low of xst_addsub : label is 0;
  attribute c_has_bypass of xst_addsub : label is 0;
  attribute c_has_c_in of xst_addsub : label is 0;
  attribute c_has_c_out of xst_addsub : label is 0;
  attribute c_has_ce of xst_addsub : label is 0;
  attribute c_has_sclr of xst_addsub : label is 0;
  attribute c_has_sinit of xst_addsub : label is 0;
  attribute c_has_sset of xst_addsub : label is 0;
  attribute c_latency of xst_addsub : label is 0;
  attribute c_out_width of xst_addsub : label is 19;
  attribute c_sinit_val of xst_addsub : label is "0";
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
  C_OUT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xst_addsub: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized11\
     port map (
      A(18 downto 0) => A(18 downto 0),
      ADD => ADD,
      B(18 downto 0) => B(18 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => '0',
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(18 downto 0) => S(18 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ is
  port (
    A : in STD_LOGIC_VECTOR ( 3 downto 0 );
    B : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    C_OUT : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is "0";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 4;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is "0000";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 4;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is "c_addsub_v12_0_12";
  attribute c_has_c_in : integer;
  attribute c_has_c_in of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 0;
  attribute c_out_width : integer;
  attribute c_out_width of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is 4;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION of xst_addsub : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 1;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute c_a_type of xst_addsub : label is 0;
  attribute c_a_width of xst_addsub : label is 4;
  attribute c_add_mode of xst_addsub : label is 1;
  attribute c_ainit_val of xst_addsub : label is "0";
  attribute c_b_constant of xst_addsub : label is 0;
  attribute c_b_type of xst_addsub : label is 0;
  attribute c_b_value of xst_addsub : label is "0000";
  attribute c_b_width of xst_addsub : label is 4;
  attribute c_bypass_low of xst_addsub : label is 0;
  attribute c_has_bypass of xst_addsub : label is 0;
  attribute c_has_c_in of xst_addsub : label is 0;
  attribute c_has_c_out of xst_addsub : label is 0;
  attribute c_has_ce of xst_addsub : label is 0;
  attribute c_has_sclr of xst_addsub : label is 0;
  attribute c_has_sinit of xst_addsub : label is 0;
  attribute c_has_sset of xst_addsub : label is 0;
  attribute c_latency of xst_addsub : label is 0;
  attribute c_out_width of xst_addsub : label is 4;
  attribute c_sinit_val of xst_addsub : label is "0";
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
  C_OUT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xst_addsub: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized3\
     port map (
      A(3 downto 0) => A(3 downto 0),
      ADD => '0',
      B(3 downto 0) => B(3 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => '0',
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(3 downto 0) => S(3 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ is
  port (
    A : in STD_LOGIC_VECTOR ( 3 downto 0 );
    B : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    C_OUT : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is "0";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 4;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is "0000";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 4;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is "c_addsub_v12_0_12";
  attribute c_has_c_in : integer;
  attribute c_has_c_in of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 0;
  attribute c_out_width : integer;
  attribute c_out_width of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is 4;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION of xst_addsub : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 1;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute c_a_type of xst_addsub : label is 1;
  attribute c_a_width of xst_addsub : label is 4;
  attribute c_add_mode of xst_addsub : label is 0;
  attribute c_ainit_val of xst_addsub : label is "0";
  attribute c_b_constant of xst_addsub : label is 0;
  attribute c_b_type of xst_addsub : label is 1;
  attribute c_b_value of xst_addsub : label is "0000";
  attribute c_b_width of xst_addsub : label is 4;
  attribute c_bypass_low of xst_addsub : label is 0;
  attribute c_has_bypass of xst_addsub : label is 0;
  attribute c_has_c_in of xst_addsub : label is 0;
  attribute c_has_c_out of xst_addsub : label is 0;
  attribute c_has_ce of xst_addsub : label is 0;
  attribute c_has_sclr of xst_addsub : label is 0;
  attribute c_has_sinit of xst_addsub : label is 0;
  attribute c_has_sset of xst_addsub : label is 0;
  attribute c_latency of xst_addsub : label is 0;
  attribute c_out_width of xst_addsub : label is 4;
  attribute c_sinit_val of xst_addsub : label is "0";
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
  C_OUT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xst_addsub: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized5\
     port map (
      A(3 downto 0) => A(3 downto 0),
      ADD => '0',
      B(3 downto 0) => B(3 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => '0',
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(3 downto 0) => S(3 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    ZERO_DETECT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    P : out STD_LOGIC_VECTOR ( 33 downto 0 );
    PCASC : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 18;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is "101101010000010";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 15;
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 1;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 1;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 0;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 2;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 33;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is "mult_gen_v12_0_14";
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is 1;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 33 downto 1 );
  signal NLW_i_mult_P_UNCONNECTED : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_i_mult_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_i_mult_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_CCM_IMP of i_mult : label is 0;
  attribute C_CE_OVERRIDES_SCLR of i_mult : label is 0;
  attribute C_HAS_ZERO_DETECT of i_mult : label is 0;
  attribute C_MODEL_TYPE of i_mult : label is 0;
  attribute C_MULT_TYPE of i_mult : label is 2;
  attribute C_OPTIMIZE_GOAL of i_mult : label is 1;
  attribute C_OUT_HIGH of i_mult : label is 33;
  attribute C_OUT_LOW of i_mult : label is 0;
  attribute C_ROUND_OUTPUT of i_mult : label is 0;
  attribute C_ROUND_PT of i_mult : label is 0;
  attribute C_VERBOSITY of i_mult : label is 0;
  attribute C_XDEVICEFAMILY of i_mult : label is "zynq";
  attribute c_a_type of i_mult : label is 0;
  attribute c_a_width of i_mult : label is 18;
  attribute c_b_type of i_mult : label is 1;
  attribute c_b_value of i_mult : label is "101101010000010";
  attribute c_b_width of i_mult : label is 15;
  attribute c_has_ce of i_mult : label is 1;
  attribute c_has_sclr of i_mult : label is 1;
  attribute c_latency of i_mult : label is 1;
  attribute downgradeipidentifiedwarnings of i_mult : label is "yes";
begin
  P(33) <= \^p\(33);
  P(32) <= \<const0>\;
  P(31 downto 1) <= \^p\(31 downto 1);
  P(0) <= \<const0>\;
  PCASC(47) <= \<const0>\;
  PCASC(46) <= \<const0>\;
  PCASC(45) <= \<const0>\;
  PCASC(44) <= \<const0>\;
  PCASC(43) <= \<const0>\;
  PCASC(42) <= \<const0>\;
  PCASC(41) <= \<const0>\;
  PCASC(40) <= \<const0>\;
  PCASC(39) <= \<const0>\;
  PCASC(38) <= \<const0>\;
  PCASC(37) <= \<const0>\;
  PCASC(36) <= \<const0>\;
  PCASC(35) <= \<const0>\;
  PCASC(34) <= \<const0>\;
  PCASC(33) <= \<const0>\;
  PCASC(32) <= \<const0>\;
  PCASC(31) <= \<const0>\;
  PCASC(30) <= \<const0>\;
  PCASC(29) <= \<const0>\;
  PCASC(28) <= \<const0>\;
  PCASC(27) <= \<const0>\;
  PCASC(26) <= \<const0>\;
  PCASC(25) <= \<const0>\;
  PCASC(24) <= \<const0>\;
  PCASC(23) <= \<const0>\;
  PCASC(22) <= \<const0>\;
  PCASC(21) <= \<const0>\;
  PCASC(20) <= \<const0>\;
  PCASC(19) <= \<const0>\;
  PCASC(18) <= \<const0>\;
  PCASC(17) <= \<const0>\;
  PCASC(16) <= \<const0>\;
  PCASC(15) <= \<const0>\;
  PCASC(14) <= \<const0>\;
  PCASC(13) <= \<const0>\;
  PCASC(12) <= \<const0>\;
  PCASC(11) <= \<const0>\;
  PCASC(10) <= \<const0>\;
  PCASC(9) <= \<const0>\;
  PCASC(8) <= \<const0>\;
  PCASC(7) <= \<const0>\;
  PCASC(6) <= \<const0>\;
  PCASC(5) <= \<const0>\;
  PCASC(4) <= \<const0>\;
  PCASC(3) <= \<const0>\;
  PCASC(2) <= \<const0>\;
  PCASC(1) <= \<const0>\;
  PCASC(0) <= \<const0>\;
  ZERO_DETECT(1) <= \<const0>\;
  ZERO_DETECT(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_mult: entity work.\minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14_viv__parameterized1\
     port map (
      A(17 downto 0) => A(17 downto 0),
      B(14 downto 0) => B"000000000000000",
      CE => CE,
      CLK => CLK,
      P(33) => \^p\(33),
      P(32) => NLW_i_mult_P_UNCONNECTED(32),
      P(31 downto 1) => \^p\(31 downto 1),
      P(0) => NLW_i_mult_P_UNCONNECTED(0),
      PCASC(47 downto 0) => NLW_i_mult_PCASC_UNCONNECTED(47 downto 0),
      SCLR => SCLR,
      ZERO_DETECT(1 downto 0) => NLW_i_mult_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
FFhFwx0Z7fz6mtY6A5aE1N6pi1GRHYPZNOEM0uL8E7n4YtXNoiwaNiJ94RvvavkmQT3LfuLf8+xC
Wdn/ovm3Ng==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
BRrdNiqsrUppTUtPFFgJ0DC4I+mEOrXINpKiWOiItEZh/M3KrIU5UzjenmgPBJ9RrRVYEFRemwXg
TWojD86EpP2Nfr/2amZDJx2y0g1dp8t4qrISSgUt2YgvKx3zXcbSS3E9KyW/BoKNDdAzXDMbc0dG
b6Y/91di9OQOhhRmezs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f8L1nMX461PY6mcZz/rGq2poeGZo99ejbQ/aiU+uf82S1H17OwrwvdpnLtaIuA5oR5V0xWcSQUsb
o7KNCQ2i8ldbNnBPCgt6S2bONnPaOdsSqss5fLWujR9JneBcKjSLXZXmxOAJqaMY8sJ32hZje3Vm
gHF/vWTxU0V3p1i+WNz+ltcK88r7k5cDdjsgyDrwT0w+C6qh+qqAMbfrYCD+JEjl/GoycUKRon3j
aSx0GaU+tgwNQIes2DLLTsNOrbVT1r0bEbpeUXRB47aCcyiBNe6fZmpjUbmp8RxIgrcBnX6Nl4Mm
SXwGexakYxM3wWlfIll5EYSfeEEuFw14AVZeVQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PStcvdtDEQol6VJANKfzOg3qjemBLidRWhLTETa92VAxqfP/v4xg+G/GN5Lc+i3uDzRhyt9kcO8a
OEkIpdE0hIvGG0wVnVPa94W56jUeRZmkuhDNgLuz3dA24qFbzygsIOcUHrE6D3OegE42fiAZRm+G
KUbgkuFUmIaHApotDKfSx+LyWzMk4lGDOxsXyF3Xj/yw2S8/d/tLFd8AfUD2CZ6JbwUb8pibz6Ej
DdcgObJdH1NKc/1Ae+QmNdnrgs/ns5Zab8ZDJvhwsTlL79Td/aAE4xJdo710+jWo7wpb8zHFuM08
u1AdHa6AH4WwBh32KvOcfFBzTrxhWOYUa71/KA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FfywgklkzoTMSY5pB4eDKZXgMLJXdM2RMCj8QdBAhWZDZVLtj3kaZP4xBKEDURIOxLnlkc+8DCS7
Fgi9xLDjjWyOlIFpsMWwyYHKtQutOUL7t/ZqN8xGRYKZ5/h2vq3gRcPCE7ROOrt4ZClTP7WGpYN9
OXxrIYHHwI7+h3pMWibkd+FiR7X3gGtsIRA4BvRQY9Yfa/RL9bAnfhVakvy3slXlpkUTNkfKAl8B
Jx4TNdkn2aARmPy8aPvlwAMphJFKxCwSCebd1HnT1tYvEdxnDvBgs/1D34UB9Df3M7l1hA2+vLlh
tpQFYV0Nj303H5gkZW0Zj3Ye/yGShZRqL8jw4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
F30yV9IHYrLybOEoaUPzd88wcdiYyfMtT/tnhVkYSqyVdMQgkT4utnsnEA2q+5bvBn4MANBxHBeq
/d99LVE5BEiQRonl+Rib+8MqbuNw6qtIgSfuTYDkDaj/7myLwnj8q1Vhzd1XhxuajXUabRTyPqE6
aUVPk9Rf7NJ0Oi+Z0Oc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
F86pry7g1ooY2qGxlpJXNJlqo8gSGAYbxYse0SfERJ/0Zd0d/Bn18GXE4/352qaXnjqc7qMQBys/
bq44kqDrdq34V71eVkX6TYu6cgJDh9q0CNKLwX8RZVwze7Jaz5FN5uURMs+fzXxVR+KOG+GmytJ1
+1HcJsX6HOq9aCwIXJftU4b0Y0Nf+U8BP+HGxAcnS/YjUVOn4aaQf8/ziBU2u/GLdT5hSORWE2Zf
diVpcYTZ4Hsdakn82t4RJQlLHNGiveCSmIVLNyMuEn+GZa6ZT99Aa7ecbSaD8TuGXZPgr2V/ExWf
3/2izwZsPGz1olScEPk+7UoTGaQHqe29jHw5uw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SQTN6GSCbFey6kPYSizG7WAF0c4KFcGkdyy+l39zXUvx9qOdhyjmlLInkcmtCQii0V6KF3ZiKPRE
EbqcLoET1a44Xsp69KdHBsOP830SlOwJaoLPB7g3Dkb9UfDatQQjDhZgDKtwQUPePPVm+XlnzUqY
Et2hGfF4wLNlb/efbWnGRhHbSt5ii9slyYgI1NyqIEp8OEgLKpQWwDtsbA6w9rsKszEHv2ilRJV9
zuE3HbTYDkJHI/zDznW1DmnDTzYX13MVGlXBw9eKioGJfMwVN6LoxH3AGf78TYMnhwYcZxtJybry
kH0eWt6QCG/RxkuBA/cVm4XxsApX9LKi5mRy3Q==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EDcbdSmcUJpzrAq+9j1ta8yD7Y7Xk5psTsX5IfME1TEEx/ASK3mtY2F54URkIjznvF50DCt1Df7G
tSHjjk/jhXwmT4tEaMcfTlJ/TOD0Xf5+W85jfDZmJKVlPOjOLfOcpheoe+QE9RpOHo9LW7wTB32x
STwP882PD8I7rXfpMSYDdpsCObnyiNEISIMur1Ljc8wDYXL95m/KDDZXa1OgUkLa0YGhlKoctBzg
S60G7sxEu8AY3Kfm9zObHEb/faDOT70fRg+wqFrsYIQZ/sm9jZaF7qfkZ38h0wGDIzr7DMBPZgim
haJOR1q3+g+Xd0xmL6+wz9roP5G9XAa+lYltiQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 32432)
`protect data_block
mDrpcpjgzOPSuMubDnx09yrcNrs22fEOpUy9BjypC4hshXWLKcKMkc5PbpZx0AXISTgqkl5Yg5od
5VV5MS46A0B7VHKAbddRouvv3XWqkptZB2V/QhZpRmGIkDdVHgyT2gmuHClRdA9hE282rHPFfxm2
+SStAhB6ysS76FQWxOdQhM1WQOu0UhX3i21QBc6vFnKhsanF3ZN/zIXj57GlS75YAMUDHMLAIwCN
tT29z/oKsWRpQXHbaMuObt1/JfdIC0gXCGnToOoGP82QOnPm2UaDwoZzOayqimZYG3XStFFyeiQJ
8xOJ4jaWd4XfDd0E2k2fW8DmOC544vHy/yaQ17K58kIRwxPK+mpeMmmetuejyeaOaCCOatfeLto5
WdCIqnsJ3+wTG5GwHPxdMDcR6hyd2rO27lGMV0asO64ISLXMpw3+0xNmRFgw0vlAZ3vb7KbOKIDw
jRLof72X1EZXBqI1FsxEs0fHld4S/EnUs3MCi+BzLqlasBmoFuG+K8fulwbdNwfG7bzLHZIgMyGm
/cdW7Bx+6nk4jryUxTbednzufL1mZzmvpVWJDC1A8n0l3gmNzEEqHQsOx6XsLw9b21oP/rQ8ChNF
eZZa8i8Bk29xMVrOd+9lLCQMY3UGRnB+MB9BBacWZsFjfDe08W+Qd34oHo2ds0puRctiPfkcRHNq
cyCCwq5zStDbYjX5za4HIWiC7ifRCHLmOXji7+lwJtdnEc6HKCpgRX1wOFFZ4f5xMoUMjS4bbE7Z
eapxBR1Jmanm4UwYnoj1wQdFkl0T/VRq+cP+MpEsGi8TdgtzbV8qCzb0v5qNUTBcig1t3kOaBUhd
XoIX0E4LCFfvs0fPfSAymAtGzID6oqhs5liG+H8CUV/BBe+r+PgFiPCDkRwUYPBupJuGtks0RBgb
IbHRomWgc30cGzaQX12nuaeaS8ie5m8igE6Hy3C/1d97fO/SwQ4k7rIYstm9kcEI9YTH1qVzABFB
2ZLP/TvvRvwzTDsbjSb1HEctiI/zh9VUqWaMd+vIw/4ppksE0CHYJAJ5Q7HHTvmizDD1CcKa3EwY
hMoRLxiUamd4OsroXDbGctofFa+eAHYwTIFjJOKrqP+rW9049GP/rwtuB8Zw1av9V6rGDGkLsKKI
WBiysFfMcmnfwOa1uNq0DoKz7HQAUweHlJ/8+DSpG7IWzkw77G5F1fykKdzArkho4IoH6qSn49CB
TeHeSqT9o4Vp88cKLQ+fyQLSHT9Sh97cxEXATsflJ+bpeg8iepU3Pw0YRay8u5pm4opKIgS6JgBb
bR/jfGBYWQunFCQcEO2lsZDYbf+Mqslm1txAL2B1rPVZpUQ9d4f1WrYPaXUKmCOlWcjSNsvdjlcD
PQQ+xrltdhv43VgpMwo0afhEJs9qFpzODaBjpjUWqEXb6vNBPfRq/lVSCu41j2GWS2dROtbKyWu8
h38GlVQ9GNY+Y7l7iUWiCpVxeWCT+cbj/rbelaTQa+4UJ/99EtVokqUc22CVtzh2H2f5CzaBdubb
NvB38hLd7+i/L0cpl2skk8nejNOkPGZaHN95ibbFfbgLSokmKqM/RV1HzafsF7LTAoQ9J88W4DqK
t1Y6JVQqeH4Hj8IDpdN/fahnrj2FMc2nWTOa4gjW+uheTvRObm5J+mtC5JbMPM1jzg2UoONCpXky
/re+KFQIfrL3ZPHdAUb0+MFFiJN69DqcMjGIigttBwL4foKLq01UdeuDlYJUEg4P5GOUv8RlS9sq
iZvVKpzA6mQcip6y0p8VqbsP1ZBHD0ajauS009W9zlyIhinRl8WNGrrQ5kmHemRMw5HOk2oOKIeL
C4HFYBRE9Gj3tLMGjwYfLcGXStxjDvBqOUEMYo/+AAeMf74K7R509Eu7UTjevvm2oo2sLmKaRG2r
f+e+E4bnWcsAqRZeKm98YXUZtG1RsuX+x15JKGRnid/7o4k+tc5k4p2fXBb98qAhhA6SMd6gnkcu
2/LBlPbQrdsTyE21LjMoX4F2Xffulc1QyHjlntX7s0fc7nHGk1Gp/4Wby9Qb058gto58v50qd2Wp
ErRg9anjwRx1v3ZFYFBKR3xO5jEa8y1Usgzh1y2WrNd/iH+JQDgEnmaTM5n9SX+026WSXOL7SOdr
9LqlxUsFpcHr97MNHT7c/s0wPcSNpBozZ9zANOmRelQF4vYkYAcz4DpsuDQF+v2dghqhM9AVKQc2
p9pzNQG3u9BPaWUg8oXp6ieQkjqGoHgHXKXunBzWb2wZM4FMpTBDocHyw3K2S5oPuZY/OUciT2Uy
Mo8YNE/SgBjtTI8wscS+bmLktLo53lr0Ij7x+JTIAmepBjNfqmzrdtpidarzOxn9mf39cTO3OMbu
+2JdbvMmJnNRcRcc2gXFnaggJFaZDQ6jicF6reUiB1iHBIgIXgUpEqpYoCGqpLeNHCH9/Z91z/RF
fvQIyH5ugLQzMQkFX4Du/jHKXwi9seURBRztzNux5DI/f1YkwkNvI6LijUAsQsKueUr5EpZsdYm4
Iwzl8U2CUEeyz54iNsHkxB69A2BpIQ8RxMkrP2LV3JAaE904Oe1NwXNyszDpmtLkdQ4fxNOaRbIl
NvsMS52w5JeAr0wdm84dvGmKYDWTMtPsqN7TdwrAIE7kRzTNriWDNHGK/vfJg4fRlxRyNYzJgUXY
Khwu0tn0rj1SSFlwzvTq6duYv+RmZUmfbqNuy1bT0/v2UdzabE4Pjdebj4C5DT7DDunHY1FuQmmt
gsnVJaY2/saE4nU9EbMFqr9gRvIrxgCUg7e6ked49CJ/X9SsRW0hxex1ImWn1eKkMHBAB3dXRTxw
jMXow7j8wahdKm+V85b9CkTiecN1kC3zkRiRAOKPBfcHBvBaOSeIc6fq6+lPmY6RG0f6GHeYPEwE
tpuc6adqEUYVB+nO5eSuv1yJX2ZwRjUCNQ/h4VS0S+b81vAlBtIuWjzOOETAtApKkVSM+anTNCdK
onqB1bv23E5/9PIjbsk0mMrfmTDP7UbWXRV/HMfEZt4HM7K1AIrAPYFFNLrL9IBZPZPBkiheFJ+o
Pa7EZADQGlZTfYI1HFXPNjGNppPzAIk8hFx6crxMAUZHXakze4mZ81AojJf2zPK3ocyZppq3qydn
sChVPHDexfFFyJa/7hlmGZMnN/2aHztfzDKVbzPLqEtpWlbSp9FIoTut8R9EfgdfxYVYy55ZTPG2
UnBLJ2eGbmMofM/YEJQR+mspOD9r+MW41YmR7qg28bNWuz4GZhWKuHcArbaSyIjWkSUVOXKkNPUh
n9ro0/H9dfxOJddF3eNaYuWbZSQp72E2hOja78JZeG/vZWwQvRa+QcS1T6sRUUypqDi+l1SgV88e
iHuW7uD1fipiz8Vay0WiodqOt3Mrd9hOTqA50GsorQnUxRVdosSDt+IZk8VZn6Udbflk5ZZLs54S
rcgljn7X1wPAnkrl9l6CFnumjpYhyj49jNh8UlFtxL4GFRWw5gBfR9qSLruTbxU+1vGxCDZljSal
YMpoAkfrLftTItFoktjJfUzn9PpQWs5Ua3fCaDYtyzFFkQjZJ2EAla6IB3RjjsGNIGBhRjsiARW9
8DXIPYrsQfDWMGxxV4Zt0ZvUPAxY25n+QX/Hq4CzI2rBWXxqcEreyJ0EAv71cQ9Jq/GZpkTnux6K
uJwafrr/HzHHiGvPpIvvAmSCqo0PPQmnGOo6UTA7UPn2KXvd6TBII/nU7wWzS7GSTT9kGPhHOJpJ
a2gEa8MqHOUCuNB0+12x+gPRcGcaOWUotom07lnarXoOukJGJVFdHgpv6fw3NCpnNlsPN1LS8Kyt
raWeK+NlOd5WKpCBiZCt7+MGcxOfdYAwws1Kw8LO+FCL6TOJbsw89Z9D9X3JfBoiUkYHLwh+Aw/6
953VW1AwrujkTEnNjLWYQybCD3e3Zmq6zre40nUx6JNvCUjKsIqVhnqEN11uqUO12ISOXyUh8ugh
c/cCzTY4PFzXMcs7Az/M5XGbC1LH8R6Who1JsB9xV8Owt0URNZXCywlzGJZgCb6TTmlSBw6nK4/3
mce/pwPA4j8xpYvwOr6aEetSvffkEHkbbQ/q87W6k4bZQdsaFVEaju7+6b3Zz7Gpg4h0f7w2cS61
LOGMvJ9XuivKN+DBLSpXjpLiLMjAH7cw46jafJKXM8t+JRllX0wbkRHc9axXZLFi5cmhY6zOI6w6
00tr0XeTIjFmdOwH9QV0TeVJv5xuGq8cSnUqaVx4AHF2ky/xdX1Kw6rWWv2SZFFrodbxVD3flXQ2
z4eeD0KMJfUlfQMYei0rLxr1a5HZWS+F1SF4yeJcB7IBxMGJuTmjjemiucjFDONOVk1KFP/O2L+A
QTjm0zl3i0B4ClgpzWzdiSVppz4ZF1bCG2/PalcApwgsmn8L1iS/MKMSv1WIqF4RCW1TB8Pdl1ct
GY2kD06Uj18deYUG5wHuQtAOaBbbKhepqJJSnjFPV7qP2jlu6LEvN92LIG6LNAxwDlMkb7OHM7rB
3hMokF25WmIv4n4aw+W8O6uHeuckv8+nYcWR8lzBP5E09HN3wKB19cGJnNdpptmIHu+WrnEOzqyv
xf8erxyU+BPxz/UI+YZ1RplVNhEv6juGqFpNTbdr/lJUnlpgfG3g50XgWGYKZu7lG/+pNLUZEm/K
0caFQ5ONoxMIOeXRcS+hU+CAGAzIZbsBykGF/+cX0b5tCuTBrqX1pw5aeeaBil25+ac/2S0O1yRu
aqZ5bbLEXv2+hvzxRwEKlnCr0BrdHvkZea0u3lVpVgtxEnJy6+6UHydTV+uqxlGJb/ALvwVTRih6
V4Z8I9AzrylrDrJbGrvqJL7sW7CbpSO1GRYW2Ka4mIP+3ZoH1rdtbfJpj8QeKuibn0J3jY9DxP3g
IEQ6538gLkzD5IFi99r886sGDmjUzY9jt+Yr2o7uxNdtCV+CngfAcsQ/45ElJOkKqUNVQZX6FK7R
bUTp8QZx+Dwhkovtpp4gI5N4DElWNXEceefaIJ4XmDcaHRGfttgrFJZqTChJwIvmVTZFn8fXXZbF
x9rtm+Lf5LKt8uu+aFCdkAUqd9o6mwYACRwcMK0bqOhZyJU40zy/zQVYMgmotuxxfXludOrc6xdN
9PuRd+zjAA/m0yGv3vVNnbi7wVfh0TmTRPgiReR2npCUjagrRmvSc42RVAnOU+p9dqPXd/2HSFux
hm375wb3XW0XPFb6tyWc93zC6nBKAxQi+cA6T/0vEiYH1lvuuN+pDMoU26dfhmiDPIOutD1NKuyI
2h84yHYX5CYLhNpITzoPaVlJoIdDTpJ28Fe5Eug99F90TLI3PV6iph5oC6S7UmeuPs1zlyxWuIol
NUckVsfJg2/CWIYRVeYRU1tiNO1CxtJ+Osc+i5bDUdTXb9b5ZJ4WkiYlBSYYEAnO4T+L2frDhsBz
fnMNhynOh4gQYaWp++Mr/NXKqNBGHWj1VzwLyDAATzmUGn89JJLYoiSKdi8/Aqg6/bbxsRpa4V2t
mD1WQUcyyyCtThmECE8HD75ahI4xL8k2+c11pdLa7PVwdzhFcqyeM2OfABcbXzC9ViSz0KcM7HwO
+oaCQhPBkRIGQJuwzcm3wlnTDsUq3En9Va/uiB3+u2vFNEdsLz/ylH6reZyxJI9eEohTl1CbhMLX
zqhjvTmOHpIV1hANstoPyfuHTnx0QY4Mf+sAxZ2z979VXJgMV9o9ncEhYsk2/zgPg2nr7AmmJRko
TjvhciSz3djO6fNsli1WBhyoFbnB+9qs9fzRZ+Oikme9pZF86Sq3aEsqe7kFKFGhtavdZbxzl19E
e6NC2YiB+R6q9awHiUHhvn2SgJA5lSdftQOpJ2m45yW64VEfMmF4KX9+If0e6aAxZdnmg9c55zbI
UKHnp7pjy+Cwz/HBlMpn9QttvV2S60o5vZx4HTLia2X1Z8qOmpQXFDt8KXsEgv6f+3G+pCxW1teA
wlgahE3JhuIvR89WSDIU5LdziEiNeMeL42Y90pW9OOBzD7PokZbeMcpv3s+rWn11+b7am+sg6BaC
8CMyLuzOO4P3jXmfX0oKx7+YbmL5+ieylWCpdDh9z98wh/XjAAqTa66OJzAUTJxWah/dQUQ1M129
vmMSczU6T8fSegWNziMLPcKyLLg14ubFBSk+Q/G1Bb60D7g678kthH/Kh9AqafKyXq2mb8Mdl6Fs
7aPqgioNA/nMvwTL8etCET9jGQ4oXkdcbb2oelJgQPvsXcFP8P7P+WWqbxSlstXsPQtlFL+z2irl
U/rEBc913NuH0WlJBJqxWpZQF30OEoxP2mw1lxywTyAswaqYtFMsyKFYqCGvXxP0FSgbDRmbT2hY
RYnVewV30eEpSodOLAsGBsEPYPqS1z1scdZHjDk2MWPivU95W6y6kP3Ti+0A1V7rSKeJUIu8GyjS
vojVDfjCmT3PuIexfsCNNEsUe/Wmq5sAnypPZ8Ecc4O0wRTMujbeIXTULwcuGbD88c0FzY8u9rP+
vusF3M9w8DDUPCZHS7MAcNIBAM68zyJn+FIfQyBvyFT2zIXvqPVVT0fxCY3MecTvdgNS5ufIdQ3T
qpYwbiQ+6ETD+Tg6TgBTesvCLNvgzVu+askVHdhenppqJlleE7gY3HPh2RIaOB4KsMqqrHKyIkVq
P0WWDCEoVY+Mq2uAm81GVcjhKqAhhAC4imllIJZJFYv5aY0ESJe+zU9fONZ7htEWJog0GC9mI7Wy
MWR9Gzh7qiPuUhWQinPJfPCR5D5ZY1fLp2at487vufINIo/jF4rBYvqB5VZuPEZmOkN8/1IbptqJ
hMyN7HEuUPmKX99buav05DWW8dVa4xuIYjejYWoyTFXiYnSpCozVKOCuZsCvrEQR4+nT/2DNc6mI
6h6w9HDBsRbG8+QMzH4wsMtYEjpbcKWAommvf4R60ccGKgMgbGmb5Uap6GIsW6QKn9yUKAYjRhwU
ti7b5aWmH//BClcZXVpvBhVqCPMFvwkfzeLpc1X6mHewpJxcyiOFBegyV/pa2jmz3h2Y/9gmE+fY
a+Pc/3y1OZKkCy/872Qsx/dWIgbb7qJK1unKj55kc+i88tJxBQki34BXvGT0nBSvAGhLN23D5t2D
RONgCKFi1/WA6+7To5pclF/rp58neZ5brRSO7FO6sNBSGNwh6gaCd0bJiqugigCXmo6PNgLLQxYY
ZbmAlbKuewZyQiIdwYRrcMpX0XcO6kH6wJGLppOuEXEU/YXlu7iGyJY5O+Q6dHAfEEJR1yYJY8aV
qCQuGDwIaxXssDcV68w7cntXdvnq8+5Qh8vHC8Cx5hi8q9MH7L4q5c/nWRdNwYzQgtUxGKSyjdP7
W6M5R59H2YeEOaYlLjtNNExLeftzz3uw8PC5PTuaHasVqvuZOOyUBla8h59NNhel2qd7hS/PehnZ
thi3PlZMVfGdzQs/BRz8JErkh3gW0BknntoTstoZrQkj6oKU8LRI9cYgCbTlJ6V6UFff9VwM6dQB
9WZUzUdWmFTVafs+ZwhnAUwWqkj71i/JYLl3UT/fhZK7tftouzyXzhU/GA9PwpjhZzN2XzCuesGD
UcCYTJl7AXck52XMoFp5AGLnwyiSsjIM5cF1brtrb6qtSAjGwlPzyjwwdG2g5xSsUqlJQu4RST38
ghU/7skjVqqP6rBAPPSvk/GvNIFqKZL8fQzFlqP/KJiamusR2sv5UKgzu38+6PwWof9PYARDGR8B
EpIi25mmuQWbP7i+pGswfIR7M4B9qWF8rtJN+7vLTYO6Hv/17nEAwGfK0oYvPR+vOzYTuHmsVImx
h3CqiZjGY9HIbnWcLAoyLclF91fKsiUrXlAGFvHkf5Lf7k0hF3f06cPuMIxDOwkMJ1fSjU20UJGN
PwntRz72Qj4UGQElfJGQ73DFLv1Z5LVHzF45bJEa+mCppQz9ywqNYiaEeBdLdTiH/iEP5DqfWcKm
36Qb7sohFFFGwM59TIem4Bh34Zr6D9GF8l/fBEJKTcdH63T+cDNtBuUfG5zN7zOpekFW84QMgIig
n5eqjtxN80CqlKutFC76rEmXg6/RIfZUvJemAxbSgmKs1UucK+DBiyS4o+geeoQ+PxsWB3SaaiQe
WIUKplD5n8b6z2r9Iv4yr8y6ynJj18F+w5ryU1KAMWQdGV0vPrXUcsULifOikA4hWA65REo2/eSB
vVmtCp3wTkAfweeFGevhRAwdg9rczyAVLg5tvZ5kVYVtmfDkpPEbJAixfCyUXBHG378Lv5CpHjj5
K7fvjHUpzZWp5ATTwHWt6ijrKHI+jJCEKqiS5W3vYHT59YRHXbGCEdDSwrQK/aXhMZR1hZ4OIVoe
wYgeAv5+e6LPKsiIxd24yEvypGNT0wAHzAmD2SkFUPsqB619UeRNcc1iGamkCrvNse/AQI2H861j
SizJ3981GVAj9mylbFjRQjRpcNiAZiCnpbMCLHae7mnFtYR68LHWy6SmMr9URjcDpFbNmmGcgcdP
7oUQ3U2B2VisEGwYB40LJnEUlTbQ75h9aaVRO9piQwPC7gFQXJJdjD55aqBL00E9I//srKPvD/MZ
hyeD/QbvUaw2E0B3z+HHOv7+2rPqv+XLfan49wGqD5z9pCLtC7v0l7gekJa4siEE5EXhhSYllH8T
tJuI/kUWC8W/hY5B69bnTISKt9Nf3sQzxc78iDnPfMwW1zhTIFAY92w7KFjP1NqHwbADLPgUJsqA
3pyrzCxIRyj1kgvr6qoG4V3+tf8JTgDV5fxPm7YqBuV+8B5RPlcU2gW1XX/tYfM5oJoRjL4MrJE4
td+H0ibWWiAYB07PiIFK+Y+aurgd/X5bNXI3hbOPDA+gtRhp921b0d2k1YnKzU6qHoTewJQY0gpv
Ap7if/p93E3PsGUeZWJJpw3zvFceKpLM4HZR9taniPzorUFPfK54Ah2TosV1n0QHsuwD0hwQYxGR
pmDYYYK21JCH7thhWabSy8dzkrd5sl+SvGkmjaTtoBNg4PdR/RRYe4u6wP33JfW8zuI0S4JyGn4v
C84CGHsBIHqp/8IWRkoaAM9K+u4BHELXlgUpu3YXN4PFWhZSnAAHPLbLjEG1tQApOJJv89TiZbr9
uW6+wVy5kySRhAmGA1WNyB5gkyQ3HTGMoxRPrShUc/h/SvIDj1nr+Ex5liNWAnmVX9m62rChPvWj
pjvhnsBQ5ylwp6QZdpbL9PultYCNkyKrUk8f9Mg3Hq59qg7OahVz1+NQbyFTZFHU1i98GNTB7X+K
9VlO3NB39X0dYDiuIENwOap/u/IjnMgLXbODxPP+wo7hvv91CUAjv3U6bQdIHPArL1MlUiZTA+D1
IPoCDtEj1EwZgCxv8QKO2EwbuY+wC0FIGBv9Qz/uVaCDDhaJDJynI3tFitZmwjjOFolndWUsWVve
Ov1U1XajfGk27Fzj4qHeyqzXZsjAGxsnvov3lFPOssNfGjU6Z4jVZhYECucMnaU+18GBNguGSJDx
T87MS/ZMOylVt8kodPWhLdX3NMAAJPV7Hab5496MfYbQOacnBwiRvyp0zyW1Set87QAxi8TBqbRM
rTUv+GjFXIJmSh0CWlPceRHEYFyQTFn/PdeczHSIOfWmaOynY1vSfiYS2iy/F7CU71rGglzrG2SY
/p3L+gvP5XIlcWLYCXVi9Y8uUC9VnTxeqBA1trQCoKpuEOGxwTCY8+yOAEGMSq+6UtRojSKFjP7Y
yXFbrxMq0GnMX5Ry4Kcs6D2YhEQcOe0ksBp8rsrfgc+ZYR1zu+fPG2S20BNij5A2LLmQRFZH8R1t
az77SQ6K1lspdj1k6C515EtK7paREtwbBrpqVQB/0XZDp+xQzIQaD0pzhHI8DB3qVxgrCT11f+5O
sLA+6D2guUnri8jlQ2lktqKXwUqjAM7phnN9uaRaIFO31kK1a0c2gxQRRbaPVYRpHoXQrpNH0Dsn
rssJRkfyyL/olbWqbf8c0ePWCQkJ1c2k/rGhNVi26MrS9bU+vc9fCNisnOIsI8n8x7IJ3maBTJTS
gcDvqjW+D1NgRIQlNooGQRe2U/kW5AEAfHjr6TU4jeKsSH1hfPOrSV/woVcjyNJO0mOmBFWuWHpZ
qhkQJVmvJJIgkuo9s2uhkDlhy9wKwh60dq/BE80r1AaD9RL1d2rQVfPxifRPqqJCcbLmD/QpTgtb
T6QfgQ3+i7jkhzgodFonSvvsBPfKwyCOwiV6+lg2sOYOp5l5/shc67XuKvS0trDBwlNauiBBpxMF
5bC1yzlr/mD3QF9Zr2nrocOXpyWQwU0KJin5mfVWVUsZgj1KsglG4eIG1E86B6wGTVXBr4qB9VE8
Wo3rMEiqHzwrnpTCDb6M/fKjI3ngesHm2uGO0YBYT4onCfA0ryZYNr2abkq8StfD4qBiTfIuEwD0
52rgCLrZmPuWYvN8CJkiluIFGn0ST2Ohvv9PnS1yvCJkoCdxXMExgh3p/bS1hzpWmPKwqQxsWVln
3YzxH3vbZ7KsE7Vl5t3OFEWj09gtDKunrpnhXfj9TocSxeArek0kgZVuFYpYyVQQwL9Ef9brVw7D
qSNc0jASyhMjDQNV+vIfS180DXFtN2sv6RQpcU0NhXtD0J2N9WKelFprp1q6aa/JDTZPwmu5blLE
heg9ebbBVbfdvBZsdXTVSsjUa3jmUm9hlZR+ovrJT9DxVxmhiVrHvOLlVfhbYF34aUqRSeKXrtN0
/2NKDmyR8ASCZWS1R9jlOeqp8GN8sLE+9vKDGRPikNF3/IdtDuWISzzs8yECA92izv/proCPaVCK
/m3cs5jxnCI4Q6KnN7JrlxToevvArQqWwjt/EBcMipBcKUZ6i20jiGfaupTXlMyJVS21R3hwTtc8
SSB+8fKvZ/1Oc514vHt/wB5CoptuJsJBc6il3G8HMB7V92BmGx8qnarTp9P3TtJ8vPj36DD7Ibx7
jASTGt42XrpFRHvv2AM2QyDM1yGryVxWnZR3TJhNQVOSLn62HYywIHvevaknu06rP4fiyJwEkxNu
kdYnhcsVmJgdM1pTDvgAgpe5iedYfPwbyzRJ10agr45GWR4uxZCqVNdRt8/pkHUwbHc0o4jMQuKk
WluJlNby6j8Y3Fg7aN6UA4S1Jyg2ZYiz9MV30LvmoePyMMZHrkvJBIDPsIEYOCrA3D48fBDxEIlk
yuVhvMfrej4HK96hNbLjGJGa7d47YiM2U/R5WLp0hMGaJaig0GGKTL0cVHY/Cmnn4FMTsrrVOpGG
ccdGwcBZ0xvJK22qK77ZG8wb86G5JK3GsPkLO63KkfAeLvMXgpjzWUGkutEvd+m5pB5QCDZ7kO93
vW39YNcIeboxIntBUNj13q4nVkdjuyofNYKlzuYaYfPIftQrNLrtlQJxLOYuXoPIBVUHnlu2NLxo
AoZFuvEJAwLIi2WCo06mkwE+vziMjtyYN0g2jSWEkE3GYL7UlGKpJhckPtPv/RO4l/1xiKX9tTvg
QlPktYqW6m4FvKtLuL5Szb9Ia8Fm0V1GBOyNist2cSXpp+8a9DAmWKoHCCLDzvVB8/gqHLz6B8cE
CgH+muiCgGRrgcHQiM7XKzZd+QpFTOHfvf7UmRCUKfJ2nbhc4K0BCwkcXyGx6SAoyOLtJKpROUhW
6AAu/pVnXiLmMYa7NsP4qkCzdjkP6mrmIc9fpiXRkYxLeBz3iYyxsPavlrbJ9FWreceHDEPDfbcX
LYVSa6fW1lQ9Pd1Aas8ZMbL9qmsa3GzdnYGGCa5cl1bW7mKx3E7jpWAn/oGE8JQ0W3Gh6Mw0yZEe
99Tc9zIdn+NBmO6gxkS9IkpVXU0bUUYZ6+ddLhe4gwZjNrwCco3pZyKCC6z5a2xANxX8/O7qBNLd
xNfPoXRzE78DlV3yuQ1Xvwuawm3kBCnFUuzFOFTqEIXsuZVa/90/P/Ml+37N7fYwkLUf/U+Y+gcO
oX0w13WBBRvczucXrLA8ORP+UpmtudpyMkDa9STxdDRveQh2g9PcHUjlqyXZ/RSJeA3CXGKpGz0X
HrCw2Qjil13IjOMBqXNqOgP+oA3qaktKJWDFVudvANU6GJ/Y1IWRjtVjAd5UOEP2U10nqsQNWvsu
BoVsK/NDZ5nMh3oWtaOTCRM6SV4C3X3qciM5WcwKi56IQWxKfatYOfO7a2XfQqrMfZGJgFFgyVFL
s7nDN43QwWlV8cSCF9BUIh8b8xTqTiAvdID/dzlH77xSrPMEJ2LprkkVQ2sxv2o0Zn9xNohyzGgy
b96r/LGdqRDJ+lb9Bicnwc/P6xdEMfHsyLFQwh676NKvKzfxPrCr95TSbWo4z+j98CJDT+41VoU4
Upki7NmSHfqlGqRkzcHJR9ROnVbWmZGctOAN7H9n8eatYLmweBpL7u8TzwCfb+CNEmMBCN70q30E
k+YoEi0ArVXwaGmvApV1hF72FWSod/kr/i0ph/oguFJzeNqeGDqaE8li4nLJJaW2X91WfmDheIso
jaLgbaHk3srmVNRmOgeFBU+MuMMxGk50TqTEEbYJWtjFX7BGE0qR/kE9tEmmBEInPUwWnshpdU6g
xLtNQGp56wLX7obNNCKfIg+csCyD1hBu+I56Jv0dOl96NEqgqdEyQqxapwsc3ogRrHKcULMGxDSc
DyxoJXViNAX+jd/jcnwOm8lgrdTdllENKE9W/cwBL0mmtqWhJk5Q9WRu8a3dgHrISqXBaPmzgupz
bpdJmJypALHMqmp64v/5XR2wqczVHL9o71Wm+O6CRwcNes0MzcDgqwnoYG9wV0FjSk4/a4ZNLZTS
0mmqOGaCLj8pJzR6bJWYLNs1/UNzL9IeXR/hkjA2Ze67LHy/60FchkdMOpnfUQxv+qVswJ18+t1L
znNQOGYih6ARuKVy52N7XVvlXK6hFzlYKKzkrf3VaKTzQkGaepD28yJ9QkpKjvJ+uLHeQEQiaVhr
GnCzVTEyN0uPkEUqttAn3/vwupHn8y9E1r5BcL2EIzrSQH1xZ/ducCUWX8P8fxVkl21dYvKAGrNq
LRlasdX2dqYlNx3sERD6w9e+oUN4iGK18I0RdRqKK+D1a3wLJR+rK167VyR85yY4ZmlUjGyTmcqA
nNGEKLXAvGMbGaSahob9XopwTQ9E3W/fr2ZYFxuPJ8YPbREcqvNx+A28QSx1h5oQyY6VlcWjiIEN
yzftg4NEXMrDWZ1JfPGkCJUoLWQeAs7OmwB2CN+14hjJQLCwsSG7FHZ3K/xeJ/cL/5tV2dPa0W5z
KNmciH4jcSmBc2B1Jt35DXVVnGb2VP0tKwKAYbhupzrqpJTv/JT+9aFPGeuqWTwHhcWuCT845DB7
w5OWDXzEdWXE4OUUjtqG4KS73RpAf9l7VQESQdAFcH8SdLA9n18iuOW7wX8KPjm0cfAXOyqn9X9i
XC9DQghJ/ezxHzAk3RseUCCWNpUokcPd+I3kjpxEwoP5CmIIknjVq0Gbhl+CfpUlX83dr19e/5bc
kYL/S865ymKdV2iCQLFCFvw3gop+Ru60nXGlKHCvoTVgXdmgMx4jtFcHwRqo2x8La0NyNmSzxW75
RScV2CMmALYl9IR1b4Ant3SPFB4ABvcvMXtkP4viUKFUditifcyXFJgpZDKmXAWXoOoTKVmpEwxT
FLG3bp62ZzaVU+y/vkF2CFh1dXs18sFbwMgFCa0YeXhslU7YdW0PhpKdoiVIp1xQIMKrCqt8OP5m
RawvJFYt3su3byhnmPBITskDdXxwSJS3DxMGVlBpPZC0+Qm3k9eEPUTzbG5Jz+D+DUYeIpKnrvrE
Il5bbj65/GMqYJCJ6N3k54a5TNektJTEA5cWtOxAUsn9GCr3DGeVfTPmfFwJp1KL3UzepSNouFa2
BnuW0In7u/Evq+06DXAegzpznPxuguDUd9qPjSAyJA2aK3az6aGEAISK+GbGEQHuZd7MQppLA49X
DMIaNDzQle/G1wiN+5R27Com9SFV///m3XvF/QV5aL1UBsEnPu5uOUVFONKeKoUizlZBdyMy/y/J
Lvo2DHjxeyW2I31rgxnb955x2+G+1I7H9UlNcpnPHbpOGpS6qKD/SCXhI/Hlp0xW2F0Z0voeQ/q+
M3+G/QI8Mz8dIqRW7hrOoR3dj8ezu/LNqM8OB0I1Q/anPKOB0PEfzoqZCbAzaDwLkARzfbcoOs+w
S06OwqqdDIroASPGAv3YsZ285Dh3lYt+f/q047OIVQoa2WNjUUkOtGCrD0Fg2ahLwXTDz5Ga98L9
+GS/3z830u88443UaKWGCe2Uocwxl/znmlsRTrKRLgLYxWV+yRwu+dn5mwfF6H6gLaeP7tGwSa37
6fEggMjHOi4fKx0PJbC5vhG69yqKjLWXNsz3IwO6TiOa5kjRozpfb3KSS2ZmWFXpfQTDngPtfvAw
oYYLrRy3RDrYo98i43hgkqcPGS43mYHCgPReBiQxJWHokoNApWRSBW9KhjD518KIq3vfhkG7OkB8
B08SRDCwBbRR4pZCutK7rfi/kjm2015LVrdpdJMFGL80gGUjYmejard/oaKcGX7Z8QLYRBxt7j6n
PoBLM/Gj/E9q9RsqmjnrY5/CyaCpiXBQGpVivkJJYJfQlqdslkHczSwiT70KzhS6dD4mbSV2jL0k
A5zI/mWTdsLjy+TXWEngrlx5wEM7JU92QSLt15VK9D4XNuRy1Jc6tqPsFd7Hn0nI+tI0dfra2feo
QgNK+qJkUYzbcX5Tdoehgj2K85Qlw1VaRXf89YCeUjNTQDYFPsX2YnSl5MgEAXIPkJLlbH13WRcm
oAeKEZLtnCT32pjqvLWSrEFAzMR/wKCV2oKQBD4LgkVa+aH3EItWaGu1dTX2VgaEK8OZ7Olh1d6v
vrZtGQNPqmI9trkZQSgx/c6bIwj70CpIXS7Dku3Er4W+0vWzoEWBZB4NPtHwjKBe6Q5zL4XyK95k
VG+S1J1iSXrH0lE3QzIx8lar8I2y8H5PUpfVVDfaC4Kcbg2Rsdm/B6PRJRnCBU6IP/RV0D9U5zI0
1Hze1YhLO4fMKR0z6BZmx7jV8T7xXFB92hKnv45BPYogcvxPIISb9pAztt7cm9xjabxU87+d+WOJ
sxm2SCCu3j7SEZ9B8K97LrgL6QsebBIbbUjgiJaAhcjxNXMoS/66Pqx6p2L7izgqJSSUOES02r9k
e7GaFMI00tp5xQGx2ZrEgSs0uprFRioZJglTwEWMa5yp02StBTgkojTTAK5sSKu4uFQ8Uf5nqxEW
90sE/f88iCfMYAk+doMwJ62MwrSrdJcWwibEyLr3hqDZcmeb3lSVEX9j5W2hvXSKODBijYY6+gez
jdw94na3H8SdZdOI4UrD0mO7srBASvZ2yUA5i9KAq3g/yv3H0jJVLJSidN9SBN3Tl8cPWxcWNpNE
6WTlu3pGWGtlJYu8spMMjlbbxIlxBc1jgQ6y+UMIyT4hoivckK0Q4UTmNv/vE0tcA8QSRIwVdCHD
BWnLKumZBEuD5EAP1+A61q4ZvAUSaYIpod7fnVdPpM/8KbPQ0oj4sVFaEWKm57elxIg+o42p6Joc
HNuXlMr8p1NrZjylxnSDeHcwz7rK4eozm0b4isr6Wz5hwCcpHohgCHBsehbedOWdEnywOeNd0Xro
sZqGwMj/84eHObubuVnehlFzODYnHSNOG8vPpCF7uDTVnC3CKJ9ljBwTlftv2ORR9hUqBmPzQcFJ
JzMyYGcnQCc1zcBYdU9pm5BQ5YyP1YiEhqQw5PW7DLAnjAj95bcXBvr9qdSOrwPSzkpH+SntZrjx
fxYbZXOvMkYyVzGCMbK/4e0s5Hi4jCe3Aika/JF0k23ibO2mkMuxuICiGRA2SdPmG3ik8ojlPC2Y
CJEbFv9pCy/w9oC/Sd04tK/Oe2/+ayPog3B7XoI/9Jvj3/Iur4RLJt6zWB+8xsMzU1ca7Ssa0D7d
dj9iqjBJIHuFpDlBFWm1yNsIOLRVF2N8Zo3p8e1PSGYeaXENTJVyDzFlZKkhl9dzIXOwGfwUvy8k
vmMmUEXrt0dpQ/TdXfHFXCwJzWn87h9LEn/NTXoc3VXOOgkPvlPHojoA3Ui1WIRawKHaVVJds93Y
BY9JdrunWA2rQ7YwZHocn2QM4il8PqA44pDD8smskwhDWnSTAQKqI6SUvONNQA9mAK6Bo2tY3U3i
PZbo1A4sDsLKJ+OvblR8xFLywmip2fzQ4p91Tswbj1mEX59UOqCF/3Rc+F7HeqTV6Z2KJ1tGazcO
7xLNCiaALl1iUivcDn1handjhwqcGAQugvOTOzIeXxQhcyN/wqm/sYihUJ39gwhJiuxn/3sNFiXX
1RjjemSK9ANuyZ3sTcXVlosdI4Zpfq9Das9R0Rp57sv9G0eqPOibNYe6KuFTntByaCdm+fy6PkBS
Wr0iqjp7RmflI/eSecVfp+Vjt/O6d3t1au3zAaJlZoN0ZnVGf+3qSdoEaMCGPLVRAUtMaLWdRZk8
/+xGUTSZfeBnAvWhuKHcVGUOx4LpzqpYai6o9Kb54glbUyet2dlpANiThqzMiV59LIAJClGpt3nD
cV6OrmsVSmXTCTUc2m6Q+CT8Ijs4wLpiS3NfSMoaRNoOFsVY6FbUpWgdFSfhja6p5rWQUmxZoAT9
s/Om/ZM9AYMLYIOT9FP9WEW8r0/qz4TXQly+mU34u00tJuxy2QU26/Q2ikw7a/+Vgl9OhfotFpWE
pTjVKnOO7pKSBmnh2CxzH7+PYnOC/5dyj5xaFo7uqD8rIHgM2RNNaVQDeMn6tIHt8naAp9MTWkyA
V+eP/ojwjCi1QovoDA9hmdvFmFQhkDdfFVTaeYImjAMwnXtnkAzL32j/bIcvs02C6m1bdBbElVv8
ptLRwBvhhwTIUFrmVDDW3+skUmK37vyPyjIKFRC3fg/7h8m5X+MkRKJuGZfW3aLI/I6IN3qxdeIy
Sk2Pk2maBuBKm1+FFVmKvYZHUXivPr8ZfutysATG3NFLfxy9wW4howxMaQOD9rNZbzneQupy1vNq
mJFxRDZEpVY94nM3Wom9SchQCNxCblqcABF9IP5Dh3Jfgf6GnFM4Li3yvMzLwigFxDwLhu7fYU6K
HRD+tS4DZpYcmMOPHETkbCOW/a4XN0mgmSJNz6jmhDR8+pLWijCzAG0l/4r9LWq0Xj9k37/kBKA0
HpN/YMrb67nxZ1+YQY6m9NRCiMZnxCH82m3BxXRCYErB7UV99p7MlJf4MRvCib5lhXd4jDArsK41
aZWoE0JU1OTaMdIzlN3JquvIUqiiQqZvF5c4p7DuPeH0ZFuP7JjpxxsrQLY6y+NE3EAIb0agfBJW
9KCNnsXd7uvzEFTX+eNoDD6mVEWAJ2HxJSIJEQXNXGXgfcY3u9odZG34XFXmIf6M8zYNH6kmR/H0
qqfjeBTQXdkfhfrNjIbjaV8+wgsdssEfED74YPg2+Iz2vzpqAURbGD4dUMQOljGYi2VoF6iJNBeD
4NGXTzEkQkNbqzU+zxa0gF87S0LTbk/WyqsYjS5KGG+yjyYLWwMxX0s74etZkwXaGGX9pqyOXcwD
iClF1U30n5sv7YKKLdWP5aEPW4F4pOe/wXu3YBNrzIwmGAj1SSk38UYdcq7PnJNJDXvnY7cKaUFP
uF5gPVQcjpMxP7OBW1n1FLP+HvPyELKWiExTEf8/8ZXcSXB9F3mFmkCPqOIu6LTXPWrOkK1fWuFL
EXMXKKFdwNiYHXgN28PiQ/++/NdfarXZw28PWMifrBsBt/zF4yUwCu7hqAOV4vfaRcQoF8XnoY1p
YyZjORp2QjDURwbFrbdRPWPVE+c0s9keKuwX0w0hQEjv2CJqZT9fwmg/f09h230U9WyHYR2Nd+jG
qcbCL83xpq+1/XblYsPRIrZOSsWZWVs6ZsxY/byVOG1mFAmsDaRd5RUwGYtJStnNdL05ZERZFLOC
DH1Vq6KlrlKex4jlhzayfGhDAvqPunpHG9GCfvFgTSBsIQEx4SSnQYIvBF6XYzpuUw0u41/I7nfg
PD6yBsubjpB2wUulcncqgIRQuCsd0InQMZFF8g233dx8jTlVJfA93noBrxruEZc3FZ0MN2tfSGyp
zUqxkUWk+r4Y6/LCWqYu7mtyHZqFfPvDJUARZJQcp7wA5FkV88iTYn5kflKy27j/tOrghnd07Lqy
wKDtriT725sa7UmhKcxigrlD9x+5EmCQPPgLvQVZUuZPGSkrbBqapcGQF9Ei4veBnHpVi9YBn1JD
bt1h0MpMRSqayKz6q49ykKgyxmYS9+cyIDFPyYWatHtyYUY7GYoPNj06WnL4EN/LQD/pJN7PscZj
hVmKiEIg3QOe66Xh+8k01qkmcwW5WfDoFm562p45wIFEbICyS9TMWgQz6auA429ho7QNecEBHZxd
TAvrojdw9jK4H0tU8KK+jd0tjhd9uyTnGsh12oIynGPpcGq30NyfrKrFsuK22pfMM5lXhx9/laAF
+KBoavJ7HNqkXJFY1bWZjGgW5yCYVrWLcdo2fPi7GxILJWD9CaBXUCdgwTHHvt0r+faQmMaCJok3
/36pLKxG+zUEk5nASmHoojR20hCOzGUxXvtJbX9Aj9NC32qyr+1Hq2kzZypPdXXwSEleCtxxgnXU
xGVbWn3xDr+RQF70TRYP29aAzmvlN+zTaf/khGxE6qyh+9HKL8OaZTD8oSfUOQFiaQXmFxb6CRAh
+7xN3Sqj3xCHkBA1L7K+Oz9VRfxLw2hYvmRRBYlBD9ig6GP9RQvTVCUuhVjfX6Mtpgg09FXoqGOc
O/f50Ud+Cr97EXJHkLTM9ahFqsBW+iApvkqtpBIwucFWzYa2wqjAgEM6mkkTydw6ePtH9M7hsGkY
R1RY66HqKxhaWjb/V7to4UNzaMj98ruqSE1bwxaI97ajL9hbjQ6S59MajE6pOOomTaMk7a0iqLId
vPiY2CjDzGp+zW5yf8wErJvEvpouJQ0uSlKZQFKOPEi248A5fOzyFW2VjFu5foSr7NcMNjzAwCON
9J16aS2HasEiRvInveX0y8iIbiyWglYOv6hSJZWmZUEjEc8VqTwpOpb1s74b+cY80/BJS+ywYFPV
swN9+C7y+iv+EjXuIumnJQzDI4rbRH/Zt7Wl2ONXbPs3PPLcJv21GvdnDARwoGoB5yXpocI4tlwB
bFFGwH56dusiZ5SstqOkEFO43AY2mUDi1UBPzp9IMbjg97aP6mpY9rTqH6u5zNFrYnUKwnNfjxQs
dJL8+XbCwzF986HAh6pufEI0k6uu0B1VL+p9e6WqwvDUZxaUBrbdAeXv7wgU3mi0ida5UauFuovS
Nk2ajBEgxq9ZxuKejkWjcFl1C4WjDQ4C3eMMzGwHgp0GU4UhcFCBEXNqyD/+9/MFCYnVCB8LY47K
CX8GLLGu0f6nefbSs+Ya9c05mKPTO8RgkKVjNsJsuqH0+NYzsE8aOND0ZgYpb7058F9jk0WVaaLV
D2Fj/hlTyKhfl61G+sYZd5UNQn6+BnjkeJKB6OVZXl/PP3G1Cg5+u0OjdDOiYF7B/u93TNm9PMaf
bwY9Ji1wENgeg1p6ukGcf/rxPUjyQVqRjTFX3Y8nzw1IFkKnJJ/HZv9MaVzKdHo53uyfoagkpuo1
z1Yp7oPDUFj8YNvCijMZzErtjhjqeXDdFNpNeO7S595aHt8oAYxngIKle31g89zv8PAsIqhH8yBU
HvwTTbZs1nw5p377a6cY3MiYGjmKJX4U0jA9oNaHCALKxf7+26IFeE8qNAI1idnT69yHLWY7gCk5
VZEmuMipLXFhXzwmplFkVG1ROfg71iKhaFAgC6a89L7Ixjbjk4usTyWvM+Jht9bwOE0iPB+hI/KY
bgXv1QHb6wmjPE+XUSzXgJmtCmLeoM7Utm8h4wgN+2hUiQ3GX+4Sr5vN62gfVy4OmkiCv9gcQiE1
OrxJhk4PHkQ9xomoAMWTWhbi5pgLqSMOHOSO0I5Gzpy1Nb8CxMUa5Aa7OlrmBJ3SsxK6z1Ayc+0K
m/35arE1xyJTlgnW9n+VkNQJu+HRLReVlIw8fCiZ0nlLfwvmx0Ch1od9xPbm4nK3TyKHtOrkmXcu
26UhrvVHKqb1HuqZfvoUr/z1SK9yQHV/z/wnHje4pV3RYatK/AuBrq46p48BPwOK1NDvFKyDN0ka
DyExc/g3bk86s6RTUqs4imGiHAIRxp6p+NsoljzuocoPyz+zk196DkMRjAxJFfGY+cP2OFmmHidy
jkxeQyizHpukt5f600XXAhJc9AxK8YHOwKpjYov77/8xe1zK5Xn7RQEQ2UuCDithVfGkyQZUEYg+
UAigYeVO/SRD01wSuaneaTeRDpo1X7jUKGlfBRh8EuZQ68ZCIIWhGtWae1QfbscfKl+OuZXaYwZp
GaUQeReN34vpTIcC9Br1PKgqUi9ANqw2MxR0m+6vI0/vuUG67YoF3ug2RiRmrNgbTcXS7Qs8r0cD
eJIXrcB3HeHSmNSBiUSBZE6FaHpZ9X5MelBHhBuWYWKfnEz9D1tKpnBzIaDco4xjdK1o7lcbDF3K
qZcLXbDLBqohq44tQhh0Iztyoh/adKfKGxON8e/j6W5pxapk2iyrG3tsc8r9TFqQbV8NlX1w1pvz
BIf1W5Kdzaoow4M0EQm5mHMUZIbHRCgiRLBSuRA3nrhzxZh1L8N5KG9F1d6L81NEmnIv2v/a1Imu
PqHB6Hua54I8WuHa1GZKrK+FOgChUlaW+uMI/N5cHveUT/VX8CUxxF+QH8Q14NEv522wtoUIGfqv
6yZvgqdtNBtPETKwoWErjqx+TNiNgk5NxPLbKErIT1LI+0TxsDKJEJxr80d0j8MpKU4b+ssxQdKI
bsC/uu1+DvVq4ZQcR76Jq9yysfeoc7Ajw98ECeHlGUDtyrkYz2pBlFGboGdZfAqBJhE0qh7WCPK5
YaxaIaEBjamPjKvETFXS+tOEJsp3DO3c46jx/msTKBZd8k07Kp2iik5JvRxhlCCVKpBVPZAhGqMK
iyDIcQ0YhAlJ4MgCnqVwHWQj81p8Ky/3E75kyJ8Y3ZaBiMVjUG8Bgxm2taz6/Z7/bnP2AMznV+ZR
faTXzzzKLzCjjiRXI87ZRA1oxbEMFx3lHYQQvlria16lMaUuc4dvDikF+/Q316ONJXVIi7SfNvDf
h9CUwfcKkoIYBzjlCuwCTBstdhw3n93sP8+r5BCdlb1SIHMtkk03SA25ogajQuNo48zAW9abRDsU
g8W/kMDWx0mLCqNla9Rq6RN4xZlFBqi/6o8lkksXJsstwD4y0R3mU4xGrRsR0OtYmXZEB7yMyDJ1
djNZ3KDM5ch3KaNoS0R64MvYKDJwHhORnhH16UfVggYmSXYchnrlWYJX9e7513bdDjkzrkK3KFmW
/oTiykY0wWAU0y4kwCLc63awJwUEuwi0ynApHAn8YEm7JllFeK8pnWaSCbRrw45qPVF1Ok208K1x
MLBHI7Xiq7d9ZFVYZ258i0xCL5J9d8BKC9Iwm3ZBIRlgm+dWDOncVNuDAJAifhMZVH12I/8FOAti
fEmWYGlp1dd9ljhdqbbnAa4NbAjvix53WQS5rrbU7ieqXdM/SJMlBlWssPZsEtsHN6MbzHMQm26Z
/V/23ovQhbjHQaohhNfSQ+n4kh7CXHp4OtWHWorJcQgKbkLXu0VTLfHAkVW0ayN2UYUqpFHG8V6G
3qnU943G9wZ3nmqoOTuVGkki3/iYC2SxBlYajcvu1fDjfqyghbtKbwQ8WVFtBQC7elMilkvpC5ao
Rc4NqZGOXuDyu6K03ez4e2xsMJuORBT2K0iRz7CNHqaTKSDOND1My9m/ptYo14wKsXrYWGbyewP7
b2gLXzXfZyhcrVQMqJvHckyYGF13tSLfunyWoLjoLGTyMQYg1r/Z2qsNMt/OaSTB9SMG6AL4hd2I
xze8NP/kHO5WXYOTNLAXcUTTekmfpyCt9Hl2jhGheBRhHc0ojVze/uGi9V2eQnuUfPHoDlHF/pwZ
hZqo9xO08pNlNM/Fatf+brhJE4yHRzo5BsZeY+Wc7ExY1hgH++kx3I8vry7/cvPy+KHiEYECwQZf
LiDKoADmZP0+QFZNSkkCMvogFu47+wBey9MxjM3fWHVoWgpRx9Rm+ikulV8vbsb4jpqaVnhf27GQ
91Hj4gtZJfsuCbr9llVFIAWYk7kqMuZdE0cnoWX9VAQEzUSbPL+M5IH2ABV2ItNrD7wXtexJqx7p
OZb/u8yehf6RsaqKV74ee3Fl4rzZz7S52P8zjbKELC/0C0tK+5xR1HU940Djik3PZrKJpAgQZ7NK
EDIvoHfykOPh6Z4kFJADPAaaQDkwD0kvMdKFrDZmuP54g4kVXIabOoew56ctNYfG7cGeVXCftv0P
f9hpy/Zaup6iTQTXMvD+hXhLOYO5qKBkIqXrPGge/pALOAAZNnPi5CDMLej18mOD/KRkREjWyILf
57MHOrKNzIdaNHtAJf8xQ0r8jWiZ86EfWNUXK+YmHXOntvPIOLDSH7osMxSOd7AW2k4YUxhsRfcJ
37VbqcEfHngi2FiVa57fN3KpIuV6or/pR6Y/ZRhR3dRfmgjg5QrdRSdUT62yZQDCkSspi2jcuBiq
SFacOZf51q00fZSYGz7d44j8ebzxzL8mm3H/Nbzikz6820t3vXo3DRT7YWRrLHjzvs2BH5kGmDTt
tVIAS+UanuY15iZjItcGlvFItdDYbEiVM1ELWD/1AmKRANSTj4oDb6zvE4oHbbIgsesFNxsAJ3mF
+0ST22J/mSytvunWcQeYbsF0b7selOyh9zLwthqqNTHPDFGcw815/T+xvpzUUAO5Uc1EuCQNSAEG
FmaDXTmQhbZ+aJZngHka8hQRRsdcFMPsyWpD74nlVSuJgH3bqD+YCj7qjtSFeFZM9VZTDBrphlpA
V6KP35QjVHLlhJfHIoKTbzCOCAr7jwe5FsXHxe1Bnkm5FtjVLEZZLD4ezQbgoSUGXUPJGAYuQbRX
wDh2kzSkVXV4Xg+HgWKmT2S6BxQwSSS1yhq+3hDGwECoREiaUEUvHaHMRP1hQtd3EEMyL9MGnMsS
JSADbBxlQnNUmFbTPfLwfiCsiXpUAHsQjxuj1XG39r7+l9jgHshyojjlebzVMy2EjmLDxklA6qQN
eTGBROdIP6sYlYxEPpYmzE5ulBmyL1NgYaVPwtHIrH6MPnwBDYwfNF2AOegzneEwMmDW0mD6ge7g
yOAHYj5CjQT2FZbzOCRxLtNLrvdT0x0DeOMhS6GvTcuqP03MEMf8WwbHXnsJoi2IQRGv9K6rCDie
5A8gHMk+PpV9MwX5uv54753oDg4kPc3uJtVZBbvWDihdh+aXrx2rVdUrdaWDNW6omlOOhF8qoqTL
J176MZd/wMfKtNEoqxP0ZD5iXkg2a+xXe3Z9srZOjVzDWfXDwAM6mEbpnkxlKy1BWFj4JTNTSZrj
jXQvdT+8BSW2+JQLuPe46NCME16TfPSTiWsrMl4AiW4ZsMX3k4F1yg86NAS61ciwNLiakdIPaVS+
LYSNMlEQ2HkO3ec9Zqy1vlQbmHKhu6adXDZ2rwqBE0627DxKfAsMIVl+VcZYRyuc7uikMB3wQAQX
9+23VsmfxaI1mVhWrz8GCC7hY5dzHJ4mdI04A/SEj+TMjY5v5WregVMrVpPzvNQlFOI5tGqxOvKX
932SQ40s0emWHtHMESgDUSqFHVJrIrsGo/mINzXoA0xBXbVrvqYtnxFNU9ZWlgaDvXvGnt+K7VaV
sRESZQGj5MGa6nThl0YSLPJKDKGJNXAmP0jngW+FMfVOU99qSkd14auM6VbsigMQKVqF5GU0VcIh
OXTdfURqnJ+a6xsjN+qjxsVuiicDgOupwsKv0PD8m4hq0ovEQ1+u2nyFMj2fw4Epoed6YOaFLnRI
Keed/Xbc9P4K352V8G7i2dwDgirpa/H551zWYuQiJt0wduhZJ+OzMxAHm+k1nbG7P2ZRr2xlgCJc
9pBmd3XK5KBay/jx1iTnclprIrF2FCDKOQqQ6AMndt8rkgLNU6QMhFvxxwX5eW8/8QKwdP4gkMQo
8pQ1w+RTbH1AitQzwKvMH0Y6k9X6JMADVZLCiU5xcQyF4AS3b722RH58VXFocEcylQuNs+fg73ZD
qBOSPmyoZJyIawCTp1Px+t54FbGK6WjLRYEh4BXXmA1Z1ZkdYPt4h3JD11Mr0TNybXr2r834AUa9
tAm0DT6UPo9VZNSm1ce/2zccccLMSgdasoZr8jh9gRViV16tDAAzGXbua1iwYVKy55HPGYHvqeog
h6I9U+CLhwBTI+tjcGG/i87rSUNwRACVldmXAk3BUz6CY020lEF2/I1XtbFOP31KgAU5lxHig3jF
hizsvtPl2fHHoTrvO08BqO1n5oDfkxz2BhS5FKgBV/H3EtC0jsJTFIke8Xx8RHEz3RRISMvyYJ4T
stAH37E1qSWwneEC4X7u+Far7hf1xSnNb7xg82fFoi3XKZYubCZmludMKJHD3abqAyph8O7oNIWg
ble1qG7wMEgRx+viF+RpzbzkY0i7lcU5ZlspPvJ7x8tUT7Va1G+xDdnCNZ5mP+GPP60VBrzKnEwE
28w+a5kAbGanW3QfaJQMSX8UWDOKVM1E9MSX3QTyrDPMfIXYuaBp8AHYZYhAI5bdfaWe2b2pFqPu
Tiv4vVwKwiwpXjkye4OOQmQP3rbTorstA6g7qvimTLb3oGdwAeog/0iNINGg+97hQ8b5Zkvr71bA
p1qkTj8RkVHXj6Up3rQQC/ATUnMUXaYAHH32zdhN608kCEU7hmWFv02JXxU4JANTxWQZjMSnlVSE
hyFoTTc3AOU81Kueygaqv32yqmQZe7eza9V1jXV51WZV8B5aGip4qjoHcUcsrGCXsLB4BH5vd3s4
ex3RvQKCs7d/x8dgycwt8APtY7OEreZHO4gW1DWPASkJZJGUPddh0af2rdZoG+fsFZTVMos1bh+g
yF0+MT3a+uIgvEyOs4phiRh3FSDRu9Q3HdmwH2yespQHzk6afug6Oe7hIILd99Pr/jqE3cRXIVPX
TYiziICjbh/VAyETmsnE6663ffMVoTOlEjnUNZLVWXTgEvfgeyFzsJTHrJoeAJ+efh1OBwknjoE0
SfCLRADJRUfyb+juiQ+CxjHTk+HkgS/qzGsN5Jc0p2iF04VhSMgCpm/XJdo8ROk9E+WJLIPbCGmz
hRq6Ie8J5LM99W7FOJcIwO/tydmWee4RbE97xDXj4pkqJwWmV94RLJUKu/7fVGZ9T2g3J2CCBrZg
FIP7hilruF3gX1OSxscGKIkZu7S0NCNZQkrTZ9ZC0M6X555DaFtZhd8JWaFyyBhbUMDDLq9JV6RZ
EdCIV14MDydwq8+DmqcHYqeFQVZuOhGje63l0P+BcHRdidfbAlsL2S6mjzV14i9/K4xUBLtK4hM1
vmQsMcmuNhxwPcrV6ukjyoOsVpLhgq6kSzfjIpAbqR2Dasvc46r3saB1PTNFAWn+QauPFvcoj1c3
/u7MJ+8dXxpg2Ec/RlX2dxqHgSulrz5CDDou9cQ9SGUrlDX8jjt3gKXpg0BWc4BdMgiDAdbMQIaP
2PcceXkdeSz33vdqNzJXWVrntvI4frWtU9qr5pkj1o58tJJ4/9LPIXm9SMzQRrHK/N1W/I8msWSM
aHSyme7VGMuzAE6eZkf41Htopb2N8yDuDYWOlQqgJkoWmjii+6HWtIksv8mFi+/M53ux949XGbmx
HHBwjlEaafj5sfYuHt1Nm42WsO7GLSK4muQJqThaXyvqfMreTyOrEhw2h9+ABvhZrldUwR/FBV2D
kplYUVUiUh6cxxE5lVjGrVMlQib1ldwcp74JWRRNguixxcSvhbf0msDRp30BcW+kCwyB5hC2R04V
NII0rkGs7d+z284mHMZveSOBRNCi9kgYJEL7zQWC+ADwHnDWv1yGTdguI6O84sfp8bwvUEONV40Y
Jlfqlxb5Yw4hmDwV4pZspCrTmGw341qgy/4eL1mDtC0DHeaIfu0yOaaSs0Dn0/xGnDnwPZWtdA1q
6cHIO8bDdEs/J20bOPSZxtLRoxuOObpHlvuXSw2o0z157akpvep38O961w1YQpIXlKTQaxdukdtu
I0BuDFSVgNvJ7vmLmvFFR9yKdNyi3R31T21KrO8nzJJ+RJvQys29YD/OpNBkmJ3pUCJ0yiCNxPHK
6hlKih9+Jf89t+z3srclP5Dcy+foxzmxzAGtJP7ESGEEOk5N0JF/K4M2qT8se3GvQTUU3dXI6f7K
dyymbDAb87tg5TnPyHkxozi+gNZy5P1xk4s65tPj9BIYgD2P/W7zLSVFLRnVWETmciAMC8GtDM4p
qT2k2UZLfddHhaOrLducKpYXyOinSyjKtaJkxT5XNC8jE0spaldmFsmjhxRasiOPcjtDAAQu0a0x
JbZ6T/bWM693rLe7gnJBlToci43O5/UJCnJl7t8qSdpgFk0y7WjllbVaI6sHpL24T5oVDBd7UxHX
5cez5ODz9U3ct3e6DcAL24IF3kbD5pSWigbQjCN+ZKNOWgPbxZkrF4Y8DdThWrrtA0vrtLniFTxM
mR3VbNcZoAPjkb6nFrBpFeFyBCrX2JYrvGVz6212byaQIScbodpZS3znmIfHUcBpboSOl+AQ4q3R
xz/fXSkNM3odXy+BEaH/tnZNyIqZd+0fs8P2TWO88obTZxxQ16k3O6SjeiCINuzj+tecSyVPXAm4
8xre7AWpkt2p8Gn6mj4W/ruHeC5eP+t2/qfod5IbfTkh5XUz9E3rqs5Dk91AWD+mLge2M5krZqKU
i6Y3RyfaTWxTHgmCkx52+sbRCUThu86PV8qUg9y4H+4QMEbX3YryvrmCLgllqPFEOz3c2+Qjt0rT
4+PNfpSTKLI/mUBE3v6YGvH5A9+7MZED3/MMaKFPh+c9YhYFIu5svUZe57vNRH6Yc6UCr3oIUFhV
lDvg47KZmd+3m3wgbqM2QSjtgqVGE0ug4Uf9kYPPwQjvBLe3FVPVDeYf+La9PLUd5pg9rFc60iGS
RTCJg/0G8+AnCF2MsDTR+KSlOGGwFqhVKBTJXGPaNNZHCknU9KiKTYEr8P1EHJgM/0vTzsrfBEnc
QLFialk2I0nsBt8EscxtZIs+xr+m0AI0u22qPMTpHTVDjMVFPLcAY5+91lIiJYc+zrpkICzPeEZJ
D5K3IshOM69gzVg+ZYOolKnNGK4k0fIbhRUW6Sub7nT5UE1KMwmrqoWs+70sIjbP+FoJDJf5fKfP
NTfyK2TTdtugucU15qH9+OEJp+zTyMFte7I/MsB7eeiXuHFnl3QT2Rko/uVD7XqTmxjSGZG93ozd
tqQnxpYpBZHU/y915j38A2BZv73CI4cmcTuXKjJ+umjoBJxoN53rF8RIbniSOzpncWqhmrf+vBvG
hnqwvqFMGfmVlJ0j8eIRjMRV8so1NwU5AWK5OtBRcZ/POQj/IN7P8FsPzIJJJqaGlF7NCyXKDGbU
lO6NhqE5umIT5gWTDD+rt5RxYQ69QAWuefjYhTz2Nlj76wvzJgvS+VrgB1nVDyQMbD5uo4AK1YEQ
xQ1eZ/GzQ91Il4pyzUeFzoc1iOt77nBP0i3FZ8rV6H+uxtuJAWsPVB+tvmLW7RHi3UiBUL/FdIiC
LCVgBShZwraarwfXUjFk4zd3YtT1e6ljz4Yw2FmdKW2U/9HaGVkMXkhxmLdJCyBW+K4sFymQvsFs
CQSoUTD1UcItJGsIAJL7d8Z5eb4hcsj0OTgqMOJGfrtWXK4hQ6/d3eL68QP6bIzgg6E4sAXJuhvK
NYqWGnIQBM/6VZ5v0Xoaw0LUmb4im91KjaGp1WiRQt3A+x76k5SSsk/L4V++tbwoPCxc2C5j5Nv4
WCRBXpuwUwdgpUvOs4wph2d2dr0Meqeq2yFGV/jIEpmn/AOfOI32KSvdkzJVdc1uLm2PhFEV2aog
9Rj3xJkhhbRE0k1lATAhGuts8xDMlwY6idWniJc/121ES985RGPJbd2uGNhB1P0nQ9U0FKoJ3xjT
pDc/zUDiLQIrUxKp+M+1ozHzQgxuXYKRdYfivG6itWYyQdHoGImvBW+KSqhBC+xnKGMooDlEgraE
Kfrwp8FXTENdvshvUnVudKYcUezeAeku2ZZtAiosKdTzll2aNQ3GJcLSuJondc1Z2atpDtDpJhjc
tUs4e+KH9XNdYN6MboJv8pL2fiNkybEO9w1scZfjUbQFdeEnY2Cf4FR3+NJD9r7ewbZRtDsrfCoA
/nmt3t+ZfoVdD4yrmufYPu9hSPRQGwH+ll8YJnHpv8aKlfK49I0RXffHN/iNIEXwrAqDftmLUpat
5rDVmxdPGcrefNBgyPQ7zfZRr7N54Sw252S1L9SkXXdi49sHNb61fqRI4dvC5sYtefyuaVLIb9yI
/XOtjMjI+w+sB7xdxvC77jNgmCC7eo1wR5Sl7v5/illxFQEvdL7sCIXalMGTies/FktYpBZMLdgJ
duueucaixaDt3B16QVTXQ7pcqjqDlPFeUzeP9qYT/1zaOAPVVyxVaeHVAJEgOdiPHaGTUJKh6tTZ
VlptCSoIKsoxO0OM4X8HIB90L20xViu7bnpcYBjkAaJw0Fwu2wYllQwHOJywU1FCvekPtl/c4tZj
kQntxnXw+bNzaDR+Cd1JZH6TPWnGNDtMfzybNbwl8JuFrNxQrWjpmkwlk3QcfWo8R0w8F1NCO4De
0ZN0HSwoP7s+VXdV2jcY76UROHG5pshzTht7phXvdxi+7/AtXo1NrwjHD76yq6NhS7AD93RccD1U
S7ylswqnWxZYQ/FCoRs10xHPIHovwjYCHwLM2lM6AmJlCfVOk3S/YSLuySPxqK7li5DH91FrFXXI
E2lir+VmqdA/5ApYt9jsjIcv16J4ptTHU1oGheGD6Jw9WtvRTFOx+J4+mpOBwQXXQjJArjodS+Mo
e7zHCCSEen0Gc8/nQx50LuUVfQA9NVqHYbcaiKc8H2tx9IVftGIun+41WCajAKDPqhFXYL35p5ws
GQpN2qEWyOUZdHmfO7jJ7l1/KkYYzFnPaUmMMSRTL37Sga0GacRmxriCeQosYfAUNLFsDTBmPSzZ
8dhk8Xm09vdT9uTldJmUohq0WHndKOIX/1Y5lfzl54vNjteBPC2KIYd2IQxo/8m8NTsN0y0cl7rY
nn18WgEypxZluYupMGy1aInpSOF4aopF50En7e3JKgdZ5580jvkCz7+7g7Bkx+a46tlKIHiFjs7f
alzvjVGxx8hfL/xxL/NGlCQC5HtljLSvrLKmw1DhqIfakIFIYX6ufxv5zYALDa6VuMjDyCSiUMk0
hXx/UwnHfIyComDP+DHcZz4hZ5HoEl2h18syuOVhwc2h7thQGKMEbKxPZKnQZuAFieB/GRMVtPsR
C2oWOLYqaUJO/rDH7PTQseuKTAl1v0uC9Ey0ehwqikJ/7v1BvDV0IqfWgrs/rO14AXezTcOhAQg4
4/p1iZQZZa4GF5NmlFvBlrLOaVHEgfxYfjQLQ696wGoP2zPjkwYcqAj+J6NEO1P94EOq6t1/E650
vKNd1yC36CDw0TyGUSwnzS+PtgUp4fmf//Ldfk2Xx+vUdvRjttvZmXAnUDIpS1MjPDoy4Jcycoc4
8DNfHdAXQ2SZQnrqe2qtiHhL7fKgPaju7w5dOk+CVCwqPIJZE3mtsNxdX9g1tWKosLL5fkspQM8f
Xw5HqFDZsbRmW+kF0ALK6EFcgH9PfFH6kZ6mXslRhGRPdFn6f8qIbpLYY9ZggeO0lAllxjf7M5RU
S7bZSAwYysfS9UNJW+3jAktfaV1AcV9Esu15aWdO2hPjkirknszz05mYAoYaob4b4yGPBMMyUj4l
DyM16xiu44tnBuwifDMPYW5aKEooqkwrqcGzNeoy8OiyFHzdPRNrH3zZUrtRwsOP81zn7Iq2E5Nn
v2qFPQeBWS9K1DebVoM3Du00Y5s0iQ0I4EAeFNDV7Cj2xTGA0Sdr+LLRUL8jzW+KZNwedVAOaR1Z
OaH0N4pbLqcwK5pzkxDADnTGboKUqTorQSqUQtk4hLklJVwMBZVmw7n6UgEsj1ietH9DvblcxgmK
NgZSBXXP6Jo6BV2cAIw+JL7g/y9fRoJ+ZsNWrvNXMJuuV61jU09Q9glj39sLEnqf4HbNspf6N4bC
lL+z7wI2dLRdwCWipSIpRnAjUtEyCCkyXP4flbY6izdnK4TQlNgRLw72NFb/KLINIHfa8gfxUfij
Epu9seyJ/Z9j6SU0DXdS3GyB21n2/jNAxGA7ncr5mpKreue7uisVrv+bKyigEHkuL1+cxqx7aFUP
PTbit/p79EX08eUOtEjfecneiqN7HwUgJVEXbqBD+uFWMDs3/Y14C7ovQCsNhsv/4f0D0wdSgDkW
mhpND+9qC9ql0ssJ9CxIQtcAR0K6dSxNy4W/Jze68nhVHSMvSL/kr+EoY/GtzW8tOCD3X6USHiwa
/VNiG0Fqi4zLmmQg9KVl8azy3bgeBZfcxlZMVLVy7SEmq7fXlqfg1a95u0ggHhM6pOdtpS1zJG+k
NmabRFGEN7qx0gXWk0Jm/y4ia6uEHhloAMFpbYBnWEmOmq/x8qy4pH0nr1hmJXzZlpsYi9sWmypy
hTMPsIeiVV2qBaB1WLjDj34fFONoUABCztqHzsmCavW3vlbaCEX/vj31hjAeeSV3U0QyZ+UTAWrX
pxOrv8p4vl4rLXdivZXXORUtGciNkIeV4kGptnV45JrXidPLsSpwDCvpf55KK/O9mg/IT1LZIpXC
AY2CO9IJ25A/SkUncM2Cr0QxcROihO0vUtPvIG0QfeIBU5RUIeR2VFofZoLGId1KWhVJ17dSuza7
mCkfldfxLYosERKjsDN+bZ6bPya82EFmzpxbEZHDraqrSjGxeg8QrDqpgN5viCLb3vb3pB1TNKYm
Q7NDGkAi49EOgwvp8dJdMpaZGSBZ1Kd8xKv5dAmGH9l6fuD0NE7dGV5KTivDyXr4uEJobt6U6un1
I6khKenEwDJOt6Jz1NSWk9kZ4X4mtRC29aVjgXm3E4rwfpzWgddZz4LpUpjog6NLMYBa5MaD5byG
qoxEKJb5WVFsj8uxG4+It3dX+J7a7nd82x057vijJKC/Vw6fP+85opvIp1Ha6vdQhOe2z/LQg3Op
goW3G/Dj8vpg4wOnqy4lEZfsyVlSZwzGYiAynsafC4/iq3ZwGBGleMWKTsZo39cSP9fDhLhPw9u7
+vi7GwFZ8qmVKb7eFjaSSDqm18cE2cdliJVjaf6ylOxt3QDGRbf7HJnMRLthEemhPFWa+GzlByxy
OBuEH0DuX3G0yBOKqZo5xNQHqpNjGwOcvZxLrC+Pr/OnBeHoo5Kw2HJxn2S/BdKmwMSsRrMqvLH+
DV54OxXuo865dwj1X+B7B9doxHUun9QNslYct5sbyPJ1uIIwb2F/gG4urGvxnScyL2q6k4KytZwr
gOcOM+jAlxCkT/W3QWGPgYZ6xnKKMIfRC6QKT516TBgmO7BAki+CjOdJqbBwSgrtrqqt4MQsveen
RpWoq8ch6bh3KkK/tf5xlHDJ54Gu6KNSw4IrWoLIRaN1KH21J5yV860FJ1oHekfLT6cH2SphZPbg
RgvOgsnX+tXpOEJFaI/1/ux27yFtZBJX28cfoB2Go2/lC0CCsAe219fHXIHyz4czJAuaNx3C4zE3
2qiFsXBz1irZDy+tUlEipWvu0YCKDT7UVREBkITvkz6rHfHoTzVSfzbNY14o7Zoxon1Lyan3/O58
JKXfbv6ThOtM9b+58GzZdZQLI1CoiVxd/T520AbkzEhKpgTFv9M1FrB4xrJPeljrBpG8ZOwbpwii
B1kNke8U3jhb8H680j0YlJ6R92qCrzGuPZLHo1O8fpsb/opIjO098IYWtsvyHairc6DHMQ8fpwnh
lPBiHogVc7u4DpzGX2oaZ1007l++fxJ2oCdFtD5AG+M3pgH072SqMcYUWXiCcdz1iEObsS3B28U8
hr6j7hTd8qyGPrwxucfFP2FdnRepY9EO4Xd/R/NKdHDeZDB9WESbQ6zTgDXDEw9UP7W5bFC+qVgc
Cb+1QdgG6IMtq9XIU12/r3FyAMmzezbWxqyDQPOdrfwij/cGd8AZ6R7CQuSzpQDGkR4YVUqNYuv4
e1KUD2oth/vBDufY5z22H+qfdxa+jYWR1XYW6WvuLUsoXqx2L3NAKk4Y3t86/8BXTe+YL0O1RgJX
/w2Uz+Fz8mOG8ECuVnCsO75hVjGueuVMPoKTqoAr7+CUlL5L41qPElkLCkShclVui2k1Vf3rot25
v9grXOsSCfceD6oh9/edFA7BnF9CjXPzdAREbPzvVLkO5Xx0eGv/QSqjHN5BpUPXlu4WfoOmFcoD
UJcn5RmeAvjSvuZVcPS5gFgMLvUPIYyp8II++ARIYGHwiT7BiH19XwjjEX+65h9MP9zj6EHGuuPT
42UIZ/Y/rqoLj9ZndtQTGZMSr/jZYEmueg0LFts9xEWzQEoyMTCAFrvRMhwQZAnHpGyUHZCpnRTc
0Bp/d2hpmwI2FUeKgU6OkEcT3nVRuO74tOQoUsbcBi8t2iGk5kk7ZKO5w4EM2Sh4+ym0sLnT3GTq
Tt0L4k+jJ7RzHLCnrNSbjPfcpS/NPl5BbYZZwCr3OkqCmUfOT2Jk1q2aHkPfFm67y/vwPNY3k6v2
/2ifQZsTQnCV36n0BoR2JRerl7ByZBu93ylBe7Bv/Aft290xACGm2k+faczbWu1WXJg24m5l8ULc
79ko7Iqwgo9Nh0g93Ny5avht6NznVhv6XR+PKyxA1JkKrvXZrZ8iARq+Cu2uxnrhT8Yny9oZ5R7L
glQiRVlKDcfQrztxBSwi25upr9jHMYD63oYEse3yDqzoti9sGg2ichgbjmTQxXq9NFvKOuHETC/f
LLFFiJOJeRVjxAnq22x90umhgpXCNxEs3Y0BWAdN7rGvyRDi4ylh735FkkM4Z6l51cRFyIeGXiFc
jPbhSt8jp2iI/4KAOTHWWKBdI5sLoDMmf/gM778isCtWjWH4CNIjww7EivxyCjLaCibTKL3bOIQa
yhSyWTcXkKULu1UiiTBmm+00JgdU2bL+7NpS1dhVZ19ZFyNrsGNOqjcThYSpdo3vo5FIz/bmx+/E
wlcbiHKMbHLVJGIdpEAUp7mJjSG9aJsopN09GrfIW4xjzH0Ob0PSaVeYb/vejW0uycf82nhdh+aK
sXcXrFzCD7F7sPZyGzIdMU5UNnvV03O06e31NGg0a0FNeTlb3XWoc2m1UZhy0hNsGFRxFkM/crkK
Al/u9pWnYVzf79zZ/lSS3+6eDt1ZkDKfTjGGjOFrxec7fP6zyBXrmScrrLcPUQuLTGevD0sFpljP
tH4BQBP21Js+j87Gy2MiVVbTQHkZk/AuGljykBY07xmiMiOFIkxOgD2m04/qo8wuOyXcmGX6LW9e
IBqF766c/j8OiSWF3IJyAbik6gBt9GEwMjxgGdhF7mb+iJL/wFoC7EMXImYaveNB68DYemD8Tl/g
EAt7KzNdG83SY8xf3n8JH/ByxFBh4HbnZRdSAw3ybB1vrW791utH8FDc4wV4qB6yVh+jxK66y/j6
0mcGktJZzBv+uHylRzbwb9dg63Qf9IgT8AnNqU8Aor5/1iweGyHdNwTdcMMGQZIXMEKF1vF9rXE1
bEoKunrn1ZhFamFfiDg9ZOlW4+jix0k0MUj6C3kdyKs8+Dwxb85xbfkemH80/bCG0W0ShekLkMRz
0/iBuouVrDyBaPqcEXYEZnLJVgm+y7eN6uOEld1kHk1YBxBPIbeoZJO8WiUMFTUPfvdYFjPqCzvo
G2eImhYw3TnxHs9HBIaXnIi8GcDlQGbU8fYlJ2keXcSWa2V+a+xac7YtkRinsi+N1LE5DfTPZuKj
NcVSGp2CuossTZo5f/2gouUZhz/Ok43eokHcqv78QWhNtPgyiNgDaCE/lQb1RWxx91YaJJTin7cj
4xN8wwslMLzebjtGb7o93bhbG08aR4+6Zwi3J5FobX1E7fCCBj0CnFaDr3c87Tqnw/jTPOIaemr7
L7b4gXwaCCq5U2HglbmACACBzHBr7cQmVHDwAFbHQSX6eISY7Brh6AVfaPn+9mOUhW8cku/8LeGx
38Upr1/ABFqfPMlaONUE5nyTWGGTmGpxOdbZ89qjdA331523XTtpgcCEZ/Ro22FAaE3ciY5Ph7su
4zkS1oWB1S3gePL+JTTRlbYW+GagR4dyrwBkhplpIKu0iUm1cgJ3tsH7sJ47ap2n9c3UyHH/IWRG
rKrc5oZGswHuSewdO1lP3eQN4OMibKF8VXMbpkRU6nbmrAKJmk+YvlmVZPmN7jzdhEjqvz8L9R/c
yOysnbMWN/e2c3E4Rf3HLladz6Lfuewd6sUaStdtYVWjZALpRXtSVVigpM0qIoVzXt+7mHIpi91j
9F3c4pTwOCLR+oi22yHuA7x8yV6gMaAQrT3ChSoqw9QjNOd5bvwV88nDPwBt0x13lHZaVFdCZqMP
Li6FqwIb/r45JnlM4XQ7eJ05HlhgKwZZyouC2QsvCTdzb3GJEnF/si0o5Ho++wQ9x6GvEz6ueHG2
P9uNuMKRDUjZ5LWR4b943ICjPj4VXjT+OO4ty/ih19KzguT+ilX/9mjN3u+hI5cFHcLfsXAzoYEK
8nJAkV4CGN/EUixuqe38cFmqim1mpv2fa1ZAkDY07iYkfw2ZMRRkXuE9HYxMGgpEaxcYuWqbyiXr
w4sBcUMXBWWP95FhUdOI1SKZFRKJH2UV+NmgTgmS8YWTqbLBbr4uwPMktQaLxDVTxhJZF8Opy2uK
c7g6wbBC74TsWOOH56uTZgbCOPpZHMrZaxxBbEbdGNoSLvJDt1TNv1DuGBwJSP4p32OsStw8qdsa
Dj8y2/nEAVVmR26SwXx1Z2TjiqhvQa+9xAYHIDulWzStafXRVI2kVY+MQwrpjpQKlxv+GjbKGCAm
/ofyj0SmXZrZsCVSJwRelo3IVRcOMf5th/zrVNzytMQtyeokk0yfVEffayI55uVwzVkLKbmrhRvG
8mFmEATG1oZXHqdoiCZkTaVsVqBn4AxY+IJpfZ+DNYtnd2aUuAnKkNZrjTXAndVo0nI+1wbHNqP2
RQktrMbCpJ94vUYA7Pnw/1YNpg+6vwNwNRMTHuwBRG4svnk4h+FwVQ6In2Tz0UkSEirDAsZXw+LH
Wi2HzDkjYaIdqrErcOoTnwuX06OHAr5n2vIvG4DKBXz7oN7TLCsOGbgJCYyZ6sej9e9+6PJW5qrp
vqbXnqOH3+nch2PCdEDOJZXHjvvJZlZEq8rDd1Bk9Pm8QfvhRdxbryuHJrv+sIIKU0M6TyjUTycl
LSpJOfrTn+7nAOBOB8xr+orxAF7rkaMSOE3rsIW8qb5l+HC8SVCQkTISnxF/FK54fbLFMP6szCn3
R+Zd3lFdLdhWQklTvC9hAW+cTWDIHZ9LBrst9FXUsj/nAuWrx7DuP/B+awk80vYIzcvlABudh6d+
5DP12uCExcBtk3wRC0Xtx/5mFk6BYk7n08zFJ+l+XwO+90NjlfSkr+wsi9NyW9+K0bhvgw8R3/49
L3M+PVGipXG0V2GbI7LTTJ7oLjGeECNWD9J0yR8US85B8EUtLgo+rPLn5AsPQ8Go/f/cIoB52XJu
IWHf93cIx1qMmYaNdT/3cVeTzNzxdZz9NCoSRY3SsxT1Dx/7/+fJJBcViowFjCAh/AriXbe7u5z7
Rw1uFdoKrV/giacpT9OTzDM8WIpw/+k5vDpotKoDv1NRv1V+LPqk7HrwBDkjchCWVtHaiiTitW/7
p+MExWtAS3xcj/1woPyBIKdnYdR/J2cZ0LhlfRePcbTivVHwUIf6H4NZ41cJgAsQ8pdg0rJPjRlc
nltFrBnfolyfSOy6k9DLjGYeEzpOJgjsJ3cxqH6UL4qwr6a2JQ83Zx5nhduXwBrPRq42k8+Tpk/O
cOSiMTZTlU6X444Q7tICqxl69G5QI/DsV1DiCNTpIEbyDCx8dQbc0yaQx1VIMXejj9iK2lLmitaX
YPFmD376Pf4pVe+ef9Tn11DE5XIwE/tbpZhJQmVwiCACYWWFbTZmakzABxCzCpyF1ZUBCVNSG5Dn
w9VivQZpBUkA4q4awqCv7TYLUxYsG3HoVGWn5ZE0cNlOjuq2hOztCpCKIMYz4lQFw7dCj8dsic7P
lC0MnMtZM5rcaESXjKJ17Lsr1i1n/M4GJ1KcwSqFi2jVmZB7fMT+fdIW1bwShNziDK64Q8dHUw/9
O+PIMga7mNpH4afF9on8fmbk022B54hPClNhtyXNYCttA9x+Ga/3zqKOHtdby8ZU988jByySGDoy
0I8ATbAUqRwx16xlp5SECQ3RXBjNrQ3+oshaTWCrdIvuoCpQA9q5GP4rNy115y0V8fEWFJExFq8y
nafS7fF9dtZjVyd5bHFAg4AYw8KCVQXkL17pvU5sYD21Tw51mPqnKARTLHRVEPuhgKiv9muvg+bk
PFMysPFnyW3aUGuLy2JNBFOukDH99Wp/oXAKGcZLQjFpmc9EkRVLhbXQ57pILSw+qUqmVrWVQEOQ
QqVAUpzl/8gxrTrkXUstcKKOYRU1jL8vBTdjDGJtSU2S3QZZOcMHapP4Ohl+lL6h5Vg6sm/KhK8I
+Do6DEhIerLmSCgd86fNVEVhTg6E0X5Zp9lNwMTN1Gu/R7PrsWy53Fr8/2GNCP126DtBkzPO3trP
zqcvBiAY+PVYdlzn7sqNjO7IGOd527IFmil8UU8/qTRfrcc7M6bVRC+RMEl1spZEelaaF6cj5Ldi
TVGqanecjLHSaj6WazjcX2p9sJplSk5EGD/t+ZRkDeQ/YtYW8NfnN9ko1XF0XXAYXeeS/2ipFmqx
efoY2qNunq+JTIbauvaAZxOq9wkdTAmaUYBpZZKtM/39Fx+sKmlhmq5QQIib7HXQGWniBq10yL4l
ULrdMrQxL9qHbljiGvM7mEy4srjSe6eHbPkfCSi51LRXQIKqH8pD6r1pXc2/+NOvhJVMnb26GkE5
33RCU0Q9/x6Ymqo0WrObaGTgTVGtpelIw9L4R5sV0SaJHb6pKcncdv9+Vvp+umfbcUXkezFXs0tl
Rkc7hHvCU/MzGXnzB4pUxrZuT5HEFxFP4SVLsCC1P1R7NoztH/AvCpv+crUDw0M20+PexNpaJDbU
pp6NjNHfcZ5fI/EUx0ASmzVPx0Gm53tFhBec71lwDCeLTQRz44CNbxsQx5pWdwcVEi9Ijl70t6kV
FhxlXHG/PVPr9Xpt+d5S+805TO/kf7u81qtbJcJF+XMmV24+eW1miv1IzOnqoqdsDEyoX6XGobZB
oHZcD+AaLswHTdTHnvti6vAqRx1QXVda1PtzJqCvUUb/L9BKkWVEdnD7wuTgfMssQGHzIBilg7Eu
E4Z8Hw1oV8/cyZTV8/yvx1Kn15a5VfgP10sRsxnN9eIEHiTNOCw1I8KqnculetngzME0nZ0sLNZP
/21IjoljscwreDKVjuBt8TSZlU5CdMxYTLbzEh+aeVEERoFK5U9VYCpIsDYU5X0WhZUr6lduuR3W
GRRYr79103KcijvbEmZdaCEHbBOybFy/Qt0So0C9rTkbE2keKLYzCbUbLl39G1e41uCjLrk53B0Z
a3x9LUjG8zc1ksfU5GbXWiXxgrMZE0omOIB+5lkZS4SpYSjgtOOCvZZWkvkCZSrp20aj1OGPi2jb
mrTloBtHBezZvV0+ZMiHAKH+//uYZlIAY2i7rfqnM2mT0KVESKvrmNQucQ7yDDHZv6oJNXatesSP
gdJGzCyVjcR3DM0sSihbpWrvKMpsfJNRbwWvU+BO1rOLa2D6y/yrsE8A5E2C1RAe8Kr4kY7snv3t
5tkNEeVSabpBbLciwWNwV1BsFyybXN1O8ZWlTT+BK5hWLCNbK5iL+04uvkEha85zmuTf8IKKJFJK
hVPJQHxgOdTQHxaVKei5HwCxrpZe9KvIJLJw3rA9miKrxiEWV658Ez9xxtDgAge8nvKERCCR1n6g
g7LtKmCOgkksI+m72MFveARAoqs9QAcfmVa0MoIen34o1FsNp0hXuqrGyScXrbzq8z+cCqLLN3Lj
D4yLenqEzXvvyuh81iiJk4DGNsUjI95MkNHwKnjwnJ0Pt5xvtSz1v50x1TKxxEzKG1g4IaWW1/wK
sO4tlewyY4K9DEfuHEGhbttN2kDgWmVBP/b76YBsLVF6bsN2kmp/rYTDYr0hi3u39uO1GFfCO1PF
CdzfBk4Cis2MyzP6JsR0qWOJGUcTv1Xsc2oXCsoA3lLP0eaedYtETe1I2j5c+eiQAqwb/imiwlz3
B2mLSHbpC+HumJxqPQXe4qPW8Uzcg++ylc+cCcWdQ8x2M+HKxDlY8HT36ri1PUEZDZ1zAUH5eHKD
HYi2TrmOKOeEpwfiklH4trCyIKA6B2rDpFB/pL3zxITLzg5igbgrBm3fWkDIC5HEjiKkPWv3QrjB
ZmXbNeOSQI5HUxx8s6b5Fs9VeV4SDdMOVFsV+1/cxqD1Z6GdSaHFidxKoDTrW5d7eprcIV9PU1JO
4TaPz9vCzVqP+GsIWX8TO4wZSht0KlrPJGhs8sRe5g8BjysuxZGqpkAtCUi065W8k61YrMJ7/xOT
Fuciv8RMddjpqXAiX4VOeBtRz1OflrGpZqc/jxf0ixHrPrfHMbsKzdIOT9zh27d/BXTPI2pXCXcd
qO4KmPzaDT1kLmXL+WLw+X515S/LvqwpfPU6BgPMcrb/4faTgZnteQmWv+03knvUdeITbTYsDUue
EQp+9s8oiithb1Q/F2iltCgvZzFg+Lv3oWDRYHtjjt6D+DU8PfoxRZDhaS64kXj2KCbqHGPXID29
NeZaCq1U/YFpwkIfOBkcvn3Qhs+CCy/pVdgCWInBlMHgBu3E7igcvvctsUAR6QpcSh4MLBCpZ9MK
x3xS4w/GylIgVSDKiFT2Drt/OJboHj5GDK7a7TaJ8r2bU7BK0pRB+hCGKVn/EjlY/jCP/UDDlNX1
M2ALyCB2KyLdzmEe0ZMbeifO9sUsdLZAK38UIGnVYSKj38QSlhpOVHh4bchnaKeYaw/oAHgfnqKK
z+rvcMp5lE7gZuwodi5Xghh3oU1+iZq/XhO2ZI/tZpUi0UjoNbDvVfCMS3zrSGwRVOmPjrnu5Tpk
F6lwjrb/veKdolS6NDqRcXAAIIf5bd4VgGRoRWRFf24xVZ8yTLI9sUYrY1x79eMqwm2IV+OBgQpw
A6N/7XeXgXjy5KPvuyKziepvaNtHEFN5KtM4steZfVZzngS9FKj2HNgahbxRH4NSr3DwDajS/PJA
vWXxU4L2VcTpu7DF68dPC+bG7Tte/KF/0DsivFy7BWEEDD7nvFkNT79cs2HBL5H47yEIwJ0CygSQ
92ltKdLWFlUWCjVTxoLUKg4k7fEnV/Qs5YK0cYBQB2DUn64TDCGco2QX0UN9G9ZOMRHo3ma1/VnT
l0h3iH5Yo5r8IGp8t7PVCgaPxtTrO1w1bxQ3BR7lWlCwygWm8hwb9Gh2FG02f4Z9egTIQf0YgsRN
8/ZDvSttaSTLaXhzEVna1UulGciq4K5vJr/4mTrNxIrgZXbjEseD6XIw2eWTY0U08xofJZhc4t1g
vM1WubhWbaDDL+GfmGvO7nmZtIjgLyfci8UqlogKbUpRec85Y+u7u5Wxdd1fM2VyqKKsM/NGH91e
PYm2m+vb6qCQWB/o73USwgwGmWJWJtlm7+/K8ptVUEcsSX6IkfynzHRX+ev6kmhArAkyrD3zAxyL
b3kSk/3Pz0M8ac9x1S6KF+924mvsAraAIYhHRtvJ9V1lZERZLzfReltlTcIhxNhxAQd+DiIAQCbt
u3tB48qTocnzjQLNyOtN5jCcXR/tBMo9ZAJHrhphDkXd/52j7AWnIayNbrBjBM2tYmJuZjM7dgFd
5lGU0p2Y+3i8yY/lXSr+hQMBbXmPVyiJPcdd7k7yUYmc6Uax1Jlf3wQWHY/412is50deXHt3RWzs
qVEQkdv1VkuLDQBEMwwV6T/k9OfN6PGTbpS4yd0aH9hi8NxmnGIDl2dp3iRIxaD8izM4GQz7NK/m
kYqGnMEEBVbjBL/HzLpPxofbiqcKpZBibbztUUGt/ZDWiz8KcTLdaC/q2uewJeLKLadU+i6ZEEIy
XppOYs89AM0peqHeqQD2aBpybZs1i/b3r22eIhKpfPoSwbE+Id4V1Ea3VuXlNU5AwyPWZVF6H7nS
UzdHw/4txPa7kMwEQ64SflP+YnzcIGF82s9WXPXDqHu3NLY8iKawlvfu2qqZbkSsJZEF0x1fdgEN
3sRlPiHZCBs7aUDE/t0PlTDqEajZGJJXB5yHKgbuU5G2FjE2NtZNaofKOyU/zEGkjTU3oncV9td9
srXoQsHWmawWVhFmYwE1+AJQpEkoQBwaVSv0ybRYEhPxi4athz7iAb8yWLcW4jvf7xfP7538H0MR
DJsizBxbJ/kQjC4SPdeNaY/jU3SWRguUYaflwBaAt1iOVzMJxgEkvRNYF2S/3lTdV4Fs4nE0OiqG
887Dk8+48C8WMO2kwd/aOFKin3UlSPki0c4c0/hpF+FyLfutSrrdL/rUxvQsWc+ZMzrtV2jNQaWF
zWIj87obPHgnApCnBAEr3r/26w99YGvTba8bn3kvH9ZauwE8fbPDg3MfsmyVB6yJTe+yNmFkkyaZ
z+fJmiHDfhiyr/etfi2jIBQlWWcACCwvqPceUuvaZkE61fOzeKphCP8jlYy5FE4xq9MSmPT/jR7D
XfVkWeB/0KE1M7uuxDLP48IVNXy26EDawY8272FjVs4cgb75MI34Fu+nK6qxKGPhHpYMk6GRldQR
Q89FD/A+fn+BHNh2mu0SmIt5t9CWz185I2W6A78WVpPez4WVOuvyW+ZNHpnSwzmEsCTkMj+2dDpQ
1PlSZ/P3UX7VOrYOsplWB1Wx2Qz3dRXUovWLF7tAMy1HVh+r3G2wkLvGKiU8jncS4tvfg7h2a/lU
3ZTEKbUThamXTuXKWIsvcqRl1hfAVzno4ghk1SaoI2qieku3TgefEIwRCvI3kMrg5oVkhvy+j5fp
jhlRfDIUuz6bAFLtU0P9l9gYEKmfUdaGmgLKlhAD/UES70vwjIvMvFs9lzaKGj9RBCCL7cvC3zMX
BknI4htLSBC7O95YEKbf3mk14wIq10g+vYGsy3/oPoqB95waPkI1FsHsu/90LgOk5ZQVuOo3wt1z
3cSVvGknjBS4fodvuiNxsHvgBthddPtSgFL7wimZo4KMXNeAJ0eJqMA24Emm2FziBqQVMwM5jOcv
L5mV6abvS0PUkTPUPeEsGfe1FMA4R4yiLZpf7DqNHdJlkSH7s4/wmc42/d9jUxTsZuh6UKAMYRSV
mK8JPj5JsiVwuk8FUs6zcNAD42H8wTdZDX/8PpOTbZzcaGijAcaac/EVueqo/Q7BEm36/+tavjlk
+JvG/APb7MivhV7LXatCa29iEAH+TL87MhdZM5ChEgGbIBOgUug1Q9WPoZpmA3q1XLdU5MAgM29I
qqrELrem1oR0lcKOK725V5zE244AaAy9NGe3QZlzbjn8cOqdKMqj+ZJCOE0MyRgV5Pf+LjLWlKpB
QhhmF4eUiDEbVUbyeMz+abx5A2z3Xdk5mFkY6lVMbLsJggfm6pCxaph7ahbwh7NL24aJuMsmjj7L
FrjqWKDDDBiNyLSIxCRhyuYz85eP1R4/pDKNtK/bFb85RNqqB9svnqFhWJOCj7i9NcIn4hGYMY9X
POFNVj6gO0Xs00Xx5EPfHznQQ1oYdfZXIui9H5T9hdSXqjguwoIa2Mbr7H7KIuUyxxKqIhxRFD0b
BY0Sq4Je3T9Kt7Y05JetVlRDFvkkmTlRLPh3IF7MxvD1aJpSuExsTtkpMB0Eism9zipi6QHEF5VE
GJjMBOQHbcboavWRiqsPeqFgkryAetEBosoVLbTKKvRS8X5BAtNqkxVukzjlhZX+ZqdC6gh6uOVA
80UytKsfYjkp2h1pWR+7q2nWsndB7wZPnGWx9y+CSqaFUVQ6llN64CFWlQYe8kHJQJMtl3pk7V0H
SgofLcqO3R/ubTS/Qr2C5uIkJFZ/yXQnbwl/2yUyLTufXPt4BEOgSxJwOI8aXRcg4mZwb7jnvFBy
SpTDxR+K+ZbfLKSodx6JYQWaoSDMh07oPWkTLRgVPXtzdeOhAXOrLfueHkq+YegXCDikPNVqydYc
XN04z4b8RUsh/QOMSMlmDcbGB4QQbmVfYxygUEmk3KR1btNvoQflug+xg0sP2U3ionKc6p+Ft35X
rDnQzkV9NzQ0owmX+PLIT0VzAvObHEDrkofk64CP4nZ8vARjLmy+x6/dGM2l7l+fHREVV/IuMxu5
Dsq4vk5Ks3US28gLLDN2sAFIwVQ+B+69diR0i7ScLLvoSOFLDwvctsZ6dg/Jl2TOsB366NDH1rMs
PpW0Mxl3d3cZXbR7FHVbHmM6KS2v9UY3pdQn6HT9QvUfqVdOFdScriLlAi9iUH0MIh+XwejyziTo
pu5Oge6sJdyUMbYmoSc6fuz+3/QQP0OEDQ7AbgaAemwq9KC6EcN43Gh1PcTBj5VuDXnwj61SRcz1
JX0Gv/1wWwQb8j9LggSXfxIsCjDPfw2qDHPAxb2yF0Dxmuf0rDUGIS4ieaYDWYZy+HE4MMft+Nvn
XjYl435XC2YrBOO6mmonQi4lz6bPSm9yCNxln/aE48L3dq1eJLC1W9gKGUnv+zs8QfWtJ3EF1GAl
fMTtcBH/H5W0RlQ/lwglhCIIzJU/FDvmlsp2RwLU21y4XhAiJGQLci9erLzF9a7gKXwg+KLxaqGz
kfty60N9QvXkC271LQlYGqYVI93gExSj2yWhYomwFEH4c873jQFX/zlgeZi7CFecK1CmMP0qjcJJ
/9k4j+TtLupSlZ2oNAU7EcOlDlVsRtQ1nAbURidP30QP41lpsEzbU3rHA948tCl3sYZwLeEj0bUd
OkBWv/LTc1j0DqbGqfYYND4BXfQ6wqVqrf0SIv6trOyDCUKTbiNKYiK8qpobGef0ClawhWy35WoS
c8imoAWD4X0lPYD6msJ9lRdFi0TZwKTKfitCWs1FIF7/M/xkj93flqwVXZd4IteNSanZ98tCEtv9
uPJWEWeWt6PcDm1dS+THgNMxH9NQQJGYdZpBG95B2Skv5vxsAfEBrRfGSqD6JXSwJLnf9lA0BO8x
5qMejF5R30zaoGfUavaon0tDFbW2VgfbALSREGljBiMTZ95cNSEdsLCtSyNOEO00DgureDEen+pl
Kcsn5033m1xOJna/7MwkoqlH1T5cJUUWOHBhUt/9VyXkEoM/gEiYJ26Zy1PspvOsZyOCzYfiB2Fb
s+f+UitMx+2jhNsaGhTJmQAuInCd0rVwcSnOPhXRlGlMYMSgiqIs/R9/zfapGH4LgVj1J1JfGn0i
i5NBaafkhOfbPi8ku3SdPxeoSB91YHznm5+W6vRNrBrDTbXnXKbX9xxmVu4skfpSkg24BNYtYFQ=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way : entity is "minized_demodulate_3lineto8way";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way is
begin
rom: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0__xdcDup__1\
     port map (
      clk => clk,
      q(2 downto 0) => q(2 downto 0),
      qspo(7 downto 0) => qspo(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way_x0 is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    d : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    relational1_op_net : in STD_LOGIC;
    delay1_q_net : in STD_LOGIC;
    \qspo_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    delay1_q_net_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way_x0 : entity is "minized_demodulate_3lineto8way_x0";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way_x0;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way_x0 is
begin
rom: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0\
     port map (
      E(0) => E(0),
      clk => clk,
      d(2 downto 0) => d(2 downto 0),
      delay1_q_net => delay1_q_net,
      delay1_q_net_0 => delay1_q_net_0,
      qspo(7 downto 0) => qspo(7 downto 0),
      \qspo_int_reg[0]\(0) => \qspo_int_reg[0]\(0),
      relational1_op_net => relational1_op_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i0 is
  port (
    A : in STD_LOGIC_VECTOR ( 18 downto 0 );
    B : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ADD : in STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i0 : entity is "minized_demodulate_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i0 : entity is "minized_demodulate_c_addsub_v12_0_i0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i0 : entity is "c_addsub_v12_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i0;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i0 is
  signal NLW_U0_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of U0 : label is 1;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of U0 : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_a_type : integer;
  attribute c_a_type of U0 : label is 0;
  attribute c_a_width : integer;
  attribute c_a_width of U0 : label is 19;
  attribute c_add_mode : integer;
  attribute c_add_mode of U0 : label is 2;
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_b_constant : integer;
  attribute c_b_constant of U0 : label is 0;
  attribute c_b_type : integer;
  attribute c_b_type of U0 : label is 0;
  attribute c_b_value : string;
  attribute c_b_value of U0 : label is "0000000000000000000";
  attribute c_b_width : integer;
  attribute c_b_width of U0 : label is 19;
  attribute c_bypass_low : integer;
  attribute c_bypass_low of U0 : label is 0;
  attribute c_has_bypass : integer;
  attribute c_has_bypass of U0 : label is 0;
  attribute c_has_c_in : integer;
  attribute c_has_c_in of U0 : label is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of U0 : label is 0;
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 0;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 0;
  attribute c_out_width : integer;
  attribute c_out_width of U0 : label is 19;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of ADD : signal is "xilinx.com:signal:data:1.0 add_intf DATA";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of ADD : signal is "XIL_INTERFACENAME add_intf, LAYERED_METADATA undef";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of S : signal is "xilinx.com:signal:data:1.0 s_intf DATA";
  attribute x_interface_parameter of S : signal is "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11\
     port map (
      A(18 downto 0) => A(18 downto 0),
      ADD => ADD,
      B(18 downto 0) => B(18 downto 0),
      BYPASS => '0',
      CE => '1',
      CLK => '0',
      C_IN => '0',
      C_OUT => NLW_U0_C_OUT_UNCONNECTED,
      S(18 downto 0) => S(18 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i1 is
  port (
    A : in STD_LOGIC_VECTOR ( 8 downto 0 );
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i1 : entity is "minized_demodulate_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i1 : entity is "minized_demodulate_c_addsub_v12_0_i1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i1 : entity is "c_addsub_v12_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i1 is
  signal NLW_U0_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of U0 : label is 1;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of U0 : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_a_type : integer;
  attribute c_a_type of U0 : label is 1;
  attribute c_a_width : integer;
  attribute c_a_width of U0 : label is 9;
  attribute c_add_mode : integer;
  attribute c_add_mode of U0 : label is 0;
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_b_constant : integer;
  attribute c_b_constant of U0 : label is 0;
  attribute c_b_type : integer;
  attribute c_b_type of U0 : label is 1;
  attribute c_b_value : string;
  attribute c_b_value of U0 : label is "000000000";
  attribute c_b_width : integer;
  attribute c_b_width of U0 : label is 9;
  attribute c_bypass_low : integer;
  attribute c_bypass_low of U0 : label is 0;
  attribute c_has_bypass : integer;
  attribute c_has_bypass of U0 : label is 0;
  attribute c_has_c_in : integer;
  attribute c_has_c_in of U0 : label is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of U0 : label is 0;
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 0;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 0;
  attribute c_out_width : integer;
  attribute c_out_width of U0 : label is 9;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of S : signal is "xilinx.com:signal:data:1.0 s_intf DATA";
  attribute x_interface_parameter of S : signal is "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef";
begin
U0: entity work.minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12
     port map (
      A(8 downto 0) => A(8 downto 0),
      ADD => '1',
      B(8 downto 0) => B(8 downto 0),
      BYPASS => '0',
      CE => '1',
      CLK => '0',
      C_IN => '0',
      C_OUT => NLW_U0_C_OUT_UNCONNECTED,
      S(8 downto 0) => S(8 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i2 is
  port (
    A : in STD_LOGIC_VECTOR ( 25 downto 0 );
    B : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ADD : in STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i2 : entity is "minized_demodulate_c_addsub_v12_0_i2,c_addsub_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i2 : entity is "minized_demodulate_c_addsub_v12_0_i2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i2 : entity is "c_addsub_v12_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i2;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i2 is
  signal NLW_U0_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of U0 : label is 1;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of U0 : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_a_type : integer;
  attribute c_a_type of U0 : label is 0;
  attribute c_a_width : integer;
  attribute c_a_width of U0 : label is 26;
  attribute c_add_mode : integer;
  attribute c_add_mode of U0 : label is 2;
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_b_constant : integer;
  attribute c_b_constant of U0 : label is 0;
  attribute c_b_type : integer;
  attribute c_b_type of U0 : label is 0;
  attribute c_b_value : string;
  attribute c_b_value of U0 : label is "00000000000000000000000000";
  attribute c_b_width : integer;
  attribute c_b_width of U0 : label is 26;
  attribute c_bypass_low : integer;
  attribute c_bypass_low of U0 : label is 0;
  attribute c_has_bypass : integer;
  attribute c_has_bypass of U0 : label is 0;
  attribute c_has_c_in : integer;
  attribute c_has_c_in of U0 : label is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of U0 : label is 0;
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 0;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 0;
  attribute c_out_width : integer;
  attribute c_out_width of U0 : label is 26;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of ADD : signal is "xilinx.com:signal:data:1.0 add_intf DATA";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of ADD : signal is "XIL_INTERFACENAME add_intf, LAYERED_METADATA undef";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of S : signal is "xilinx.com:signal:data:1.0 s_intf DATA";
  attribute x_interface_parameter of S : signal is "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1\
     port map (
      A(25 downto 0) => A(25 downto 0),
      ADD => ADD,
      B(25 downto 0) => B(25 downto 0),
      BYPASS => '0',
      CE => '1',
      CLK => '0',
      C_IN => '0',
      C_OUT => NLW_U0_C_OUT_UNCONNECTED,
      S(25 downto 0) => S(25 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i3 is
  port (
    A : in STD_LOGIC_VECTOR ( 3 downto 0 );
    B : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i3 : entity is "minized_demodulate_c_addsub_v12_0_i3,c_addsub_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i3 : entity is "minized_demodulate_c_addsub_v12_0_i3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i3 : entity is "c_addsub_v12_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i3;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i3 is
  signal NLW_U0_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of U0 : label is 1;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of U0 : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_a_type : integer;
  attribute c_a_type of U0 : label is 0;
  attribute c_a_width : integer;
  attribute c_a_width of U0 : label is 4;
  attribute c_add_mode : integer;
  attribute c_add_mode of U0 : label is 1;
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_b_constant : integer;
  attribute c_b_constant of U0 : label is 0;
  attribute c_b_type : integer;
  attribute c_b_type of U0 : label is 0;
  attribute c_b_value : string;
  attribute c_b_value of U0 : label is "0000";
  attribute c_b_width : integer;
  attribute c_b_width of U0 : label is 4;
  attribute c_bypass_low : integer;
  attribute c_bypass_low of U0 : label is 0;
  attribute c_has_bypass : integer;
  attribute c_has_bypass of U0 : label is 0;
  attribute c_has_c_in : integer;
  attribute c_has_c_in of U0 : label is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of U0 : label is 0;
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 0;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 0;
  attribute c_out_width : integer;
  attribute c_out_width of U0 : label is 4;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of S : signal is "xilinx.com:signal:data:1.0 s_intf DATA";
  attribute x_interface_parameter of S : signal is "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3\
     port map (
      A(3 downto 0) => A(3 downto 0),
      ADD => '1',
      B(3 downto 0) => B(3 downto 0),
      BYPASS => '0',
      CE => '1',
      CLK => '0',
      C_IN => '0',
      C_OUT => NLW_U0_C_OUT_UNCONNECTED,
      S(3 downto 0) => S(3 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i4 is
  port (
    A : in STD_LOGIC_VECTOR ( 3 downto 0 );
    B : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i4 : entity is "minized_demodulate_c_addsub_v12_0_i4,c_addsub_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i4 : entity is "minized_demodulate_c_addsub_v12_0_i4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i4 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i4 : entity is "c_addsub_v12_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i4;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i4 is
  signal NLW_U0_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of U0 : label is 1;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of U0 : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_a_type : integer;
  attribute c_a_type of U0 : label is 1;
  attribute c_a_width : integer;
  attribute c_a_width of U0 : label is 4;
  attribute c_add_mode : integer;
  attribute c_add_mode of U0 : label is 0;
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_b_constant : integer;
  attribute c_b_constant of U0 : label is 0;
  attribute c_b_type : integer;
  attribute c_b_type of U0 : label is 1;
  attribute c_b_value : string;
  attribute c_b_value of U0 : label is "0000";
  attribute c_b_width : integer;
  attribute c_b_width of U0 : label is 4;
  attribute c_bypass_low : integer;
  attribute c_bypass_low of U0 : label is 0;
  attribute c_has_bypass : integer;
  attribute c_has_bypass of U0 : label is 0;
  attribute c_has_c_in : integer;
  attribute c_has_c_in of U0 : label is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of U0 : label is 0;
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 0;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 0;
  attribute c_out_width : integer;
  attribute c_out_width of U0 : label is 4;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of S : signal is "xilinx.com:signal:data:1.0 s_intf DATA";
  attribute x_interface_parameter of S : signal is "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5\
     port map (
      A(3 downto 0) => A(3 downto 0),
      ADD => '1',
      B(3 downto 0) => B(3 downto 0),
      BYPASS => '0',
      CE => '1',
      CLK => '0',
      C_IN => '0',
      C_OUT => NLW_U0_C_OUT_UNCONNECTED,
      S(3 downto 0) => S(3 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlsequencer is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADD : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlsequencer : entity is "minized_demodulate_ctrlsequencer";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlsequencer;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlsequencer is
begin
ctrlbitsequence: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist
     port map (
      ADD => ADD,
      D(0) => D(0),
      Q(4 downto 0) => Q(4 downto 0),
      S(0) => S(0),
      clk => clk,
      qspo(7 downto 0) => qspo(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i0 is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i0 : entity is "minized_demodulate_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i0 : entity is "minized_demodulate_mult_gen_v12_0_i0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i0 : entity is "mult_gen_v12_0_14,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i0;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal NLW_U0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_U0_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of U0 : label is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of U0 : label is 0;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of U0 : label is 2;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of U0 : label is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 33;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of U0 : label is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_a_type : integer;
  attribute c_a_type of U0 : label is 0;
  attribute c_a_width : integer;
  attribute c_a_width of U0 : label is 18;
  attribute c_b_type : integer;
  attribute c_b_type of U0 : label is 1;
  attribute c_b_value : string;
  attribute c_b_value of U0 : label is "101101010000010";
  attribute c_b_width : integer;
  attribute c_b_width of U0 : label is 15;
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 1;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000";
  attribute x_interface_info of SCLR : signal is "xilinx.com:signal:reset:1.0 sclr_intf RST";
  attribute x_interface_parameter of SCLR : signal is "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of P : signal is "xilinx.com:signal:data:1.0 p_intf DATA";
  attribute x_interface_parameter of P : signal is "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef";
begin
  P(33) <= \^p\(32);
  P(32 downto 1) <= \^p\(32 downto 1);
  P(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1\
     port map (
      A(17 downto 0) => A(17 downto 0),
      B(14 downto 0) => B"000000000000000",
      CE => CE,
      CLK => CLK,
      P(33) => \^p\(32),
      P(32) => NLW_U0_P_UNCONNECTED(32),
      P(31 downto 1) => \^p\(31 downto 1),
      P(0) => NLW_U0_P_UNCONNECTED(0),
      PCASC(47 downto 0) => NLW_U0_PCASC_UNCONNECTED(47 downto 0),
      SCLR => SCLR,
      ZERO_DETECT(1 downto 0) => NLW_U0_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     3.0361 mW";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "minized_demodulate_blk_mem_gen_i2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "minized_demodulate_blk_mem_gen_i2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 1024;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute c_family : string;
  attribute c_family of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 : entity is "yes";
end minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => dinb(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 24 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 24 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "Estimated Power for IP     :     8.185325 mW";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "minized_demodulate_blk_mem_gen_i3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "minized_demodulate_blk_mem_gen_i3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 25;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 25;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "READ_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 25;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is 25;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "blk_mem_gen_v8_4_1";
  attribute c_family : string;
  attribute c_family of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(24 downto 0) => dina(24 downto 0),
      douta(24 downto 0) => douta(24 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 17 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "Estimated Power for IP     :     1.3964 mW";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "minized_demodulate_blk_mem_gen_i0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "minized_demodulate_blk_mem_gen_i0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 1024;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "blk_mem_gen_v8_4_1";
  attribute c_family : string;
  attribute c_family of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "Estimated Power for IP     :     4.652799 mW";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "minized_demodulate_blk_mem_gen_i1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "minized_demodulate_blk_mem_gen_i1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 8192;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "blk_mem_gen_v8_4_1";
  attribute c_family : string;
  attribute c_family of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ is
  port (
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    C_OUT : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is "0";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 18;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is "000000000000000000";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 18;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 1;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is "c_addsub_v12_0_12";
  attribute c_has_c_in : integer;
  attribute c_has_c_in of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 0;
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 1;
  attribute c_out_width : integer;
  attribute c_out_width of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is 18;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION of xst_addsub : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 1;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute c_a_type of xst_addsub : label is 0;
  attribute c_a_width of xst_addsub : label is 18;
  attribute c_add_mode of xst_addsub : label is 0;
  attribute c_ainit_val of xst_addsub : label is "0";
  attribute c_b_constant of xst_addsub : label is 0;
  attribute c_b_type of xst_addsub : label is 0;
  attribute c_b_value of xst_addsub : label is "000000000000000000";
  attribute c_b_width of xst_addsub : label is 18;
  attribute c_bypass_low of xst_addsub : label is 0;
  attribute c_has_bypass of xst_addsub : label is 0;
  attribute c_has_c_in of xst_addsub : label is 0;
  attribute c_has_c_out of xst_addsub : label is 0;
  attribute c_has_ce of xst_addsub : label is 1;
  attribute c_has_sclr of xst_addsub : label is 0;
  attribute c_has_sinit of xst_addsub : label is 0;
  attribute c_has_sset of xst_addsub : label is 0;
  attribute c_latency of xst_addsub : label is 1;
  attribute c_out_width of xst_addsub : label is 18;
  attribute c_sinit_val of xst_addsub : label is "0";
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
  C_OUT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xst_addsub: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized7\
     port map (
      A(17 downto 0) => A(17 downto 0),
      ADD => '0',
      B(17 downto 0) => B(17 downto 0),
      BYPASS => '0',
      CE => CE,
      CLK => CLK,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(17 downto 0) => S(17 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ is
  port (
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    C_OUT : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is "0";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 18;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is "000000000000000000";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 18;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 1;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is "c_addsub_v12_0_12";
  attribute c_has_c_in : integer;
  attribute c_has_c_in of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 0;
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 1;
  attribute c_out_width : integer;
  attribute c_out_width of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is 18;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION of xst_addsub : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 1;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute c_a_type of xst_addsub : label is 0;
  attribute c_a_width of xst_addsub : label is 18;
  attribute c_add_mode of xst_addsub : label is 0;
  attribute c_ainit_val of xst_addsub : label is "0";
  attribute c_b_constant of xst_addsub : label is 0;
  attribute c_b_type of xst_addsub : label is 0;
  attribute c_b_value of xst_addsub : label is "000000000000000000";
  attribute c_b_width of xst_addsub : label is 18;
  attribute c_bypass_low of xst_addsub : label is 0;
  attribute c_has_bypass of xst_addsub : label is 0;
  attribute c_has_c_in of xst_addsub : label is 0;
  attribute c_has_c_out of xst_addsub : label is 0;
  attribute c_has_ce of xst_addsub : label is 1;
  attribute c_has_sclr of xst_addsub : label is 0;
  attribute c_has_sinit of xst_addsub : label is 0;
  attribute c_has_sset of xst_addsub : label is 0;
  attribute c_latency of xst_addsub : label is 1;
  attribute c_out_width of xst_addsub : label is 18;
  attribute c_sinit_val of xst_addsub : label is "0";
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
  C_OUT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xst_addsub: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized7__1\
     port map (
      A(17 downto 0) => A(17 downto 0),
      ADD => '0',
      B(17 downto 0) => B(17 downto 0),
      BYPASS => '0',
      CE => CE,
      CLK => CLK,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(17 downto 0) => S(17 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ is
  port (
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    C_OUT : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is "0";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 18;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is "000000000000000000";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 18;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 1;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is "c_addsub_v12_0_12";
  attribute c_has_c_in : integer;
  attribute c_has_c_in of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 0;
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 1;
  attribute c_out_width : integer;
  attribute c_out_width of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is 18;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION of xst_addsub : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 1;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute c_a_type of xst_addsub : label is 0;
  attribute c_a_width of xst_addsub : label is 18;
  attribute c_add_mode of xst_addsub : label is 0;
  attribute c_ainit_val of xst_addsub : label is "0";
  attribute c_b_constant of xst_addsub : label is 0;
  attribute c_b_type of xst_addsub : label is 0;
  attribute c_b_value of xst_addsub : label is "000000000000000000";
  attribute c_b_width of xst_addsub : label is 18;
  attribute c_bypass_low of xst_addsub : label is 0;
  attribute c_has_bypass of xst_addsub : label is 0;
  attribute c_has_c_in of xst_addsub : label is 0;
  attribute c_has_c_out of xst_addsub : label is 0;
  attribute c_has_ce of xst_addsub : label is 1;
  attribute c_has_sclr of xst_addsub : label is 0;
  attribute c_has_sinit of xst_addsub : label is 0;
  attribute c_has_sset of xst_addsub : label is 0;
  attribute c_latency of xst_addsub : label is 1;
  attribute c_out_width of xst_addsub : label is 18;
  attribute c_sinit_val of xst_addsub : label is "0";
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
  C_OUT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xst_addsub: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized7__2\
     port map (
      A(17 downto 0) => A(17 downto 0),
      ADD => '0',
      B(17 downto 0) => B(17 downto 0),
      BYPASS => '0',
      CE => CE,
      CLK => CLK,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(17 downto 0) => S(17 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ is
  port (
    A : in STD_LOGIC_VECTOR ( 19 downto 0 );
    B : in STD_LOGIC_VECTOR ( 19 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    C_OUT : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is "0";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 20;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is "00000000000000000000";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 20;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 1;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is "c_addsub_v12_0_12";
  attribute c_has_c_in : integer;
  attribute c_has_c_in of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 0;
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 1;
  attribute c_out_width : integer;
  attribute c_out_width of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is 20;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION of xst_addsub : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 1;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute c_a_type of xst_addsub : label is 0;
  attribute c_a_width of xst_addsub : label is 20;
  attribute c_add_mode of xst_addsub : label is 0;
  attribute c_ainit_val of xst_addsub : label is "0";
  attribute c_b_constant of xst_addsub : label is 0;
  attribute c_b_type of xst_addsub : label is 0;
  attribute c_b_value of xst_addsub : label is "00000000000000000000";
  attribute c_b_width of xst_addsub : label is 20;
  attribute c_bypass_low of xst_addsub : label is 0;
  attribute c_has_bypass of xst_addsub : label is 0;
  attribute c_has_c_in of xst_addsub : label is 0;
  attribute c_has_c_out of xst_addsub : label is 0;
  attribute c_has_ce of xst_addsub : label is 1;
  attribute c_has_sclr of xst_addsub : label is 0;
  attribute c_has_sinit of xst_addsub : label is 0;
  attribute c_has_sset of xst_addsub : label is 0;
  attribute c_latency of xst_addsub : label is 1;
  attribute c_out_width of xst_addsub : label is 20;
  attribute c_sinit_val of xst_addsub : label is "0";
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
  C_OUT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xst_addsub: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized9\
     port map (
      A(19 downto 0) => A(19 downto 0),
      ADD => '0',
      B(19 downto 0) => B(19 downto 0),
      BYPASS => '0',
      CE => CE,
      CLK => CLK,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(19 downto 0) => S(19 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
kfi029mOwVaAexw2bRh3FaYGJRTc5bG/7m5UbBrHjD+cYKYlNVTn+xX1sqkCm+iSza4kZ+TkPquh
v/Bl3NP8IQ==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JxCFWcdXC3xLmRSmBA3FzGUlrmxUZneu/utMrbWHF36ASvctamIyzdarXyNgv0aZPklDBnhFgNu+
rdUqubRvo+ChN8q464n/cn/OU8M9vhhlwPdWZuqfiDinHD0UZUTfUoBcHYK1TxMor2VStyPA4AT5
yZZlFdfP/MAFfHFkTKY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
1yWdSHPSFnMeKQJoCTsGuiLL0ZHvrx1TrwVn0GWHe6Acr1Dx0P7P8ZYIxWtkfF1YuxD50E3pCXXP
7QdnFTeGdJSUHyC7340PMORTAhBZoHhmb1fKB7K8GCXnsL2BM5oQqDrLA2DfJJ2U1gWog/H7QLp5
23bfkZacfT7XCkhb4b/bYUUxbA88Bk9rpZF/eDHEYhhgxbpyUW5JuOkws7SVQwT2ldD6g3rnjgix
XGErVwYQhLYKRraQj1N02cdafgj94EqbnxC3TnoW9TLvKxHS3/8wGdcpMngZ7fY6LuDAxlNazfRI
CO20GeeomnBj4pBNxWG9oWIUXTZdqCsb62Y5Nw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g7hlFmGTS+XVOdK+WtfQGihndYfR5S97YIvDLXzeoj/KHE8qyLpZqQ7at9cNHuOHC+xVk4OCpmjx
HZTFiDMP83uOCtl/lM5jOKsvEwC05dPzn2c6D3KUVvFGx7P00w40S43lOeC6rWCkMF2mLxI+9z2n
26CjxvSDukMD4/zqgbl2EkTKMuQ2ck/INBmCs1MHkkQjQbUhBiIlcrbVxiQGl3jOp66u17H8VKDz
dpRHj+MgrB/q7qVU+71D2TJjseYxT7oWGUJeYjvGK6aH11dpVelnEpWcWLlvPbogWRHar1oaSZPD
hjDPwujxH6eLiDIPzMtcO3Aud4nhKF1DRH021Q==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qDVS8yp0Hz/d9umzgDI4Qy4tfjNqsAx55hcL0bayLQwhE0tUYxkdob1ZpMAQjZUMOG+33AUE7bcv
EmEgmNzSFvgtePKWmartlwQV8c4AVZLs1m+ZzKHDdke4zWmAYj2OD32a3IfANsmnZ5iM8i+n0iK8
RgC94/l9aM08szmMx5rprkKlS+0gty7OBKWhkPHXsfcyo+DX2Bfscrp9wdC/wA6IVm/DcFO7bNlu
zX6F3GZ0r3b7q8M4IqtCUV0qkvl75pvGiGQjH2jWAZHjDoo+BQe6vqOmyiYDfTWpWY+AphRGxkB9
tKiNbKOOr0iABX9g/QQhnwmmMp896DCuXISbtA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FKcUrAaKeh7vQMZ5PAkg8M2YlwpOs68g8WGncL2egAQF3KwczRSEzhYOmfvGUXBHW3mh2pquNEb2
OooUhLgw8alMYDIvNIwGRpVKO7l64Y+JA9que0oKXpoeW6ElFdIqEcD2dOE5BzDNqAIzOPDuXN9M
ngjt5qGrMHaw5yTYMfQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
URYhWe83nVILty6DlJMXGIlVnsNR+u6saIMUTTGmEX44dK8vZ6MGokTk0vsAoq+SxuPxmwI/y3/D
VfBFq6zKSSwJYV8gi80EPec0zA18G+GNqag0J8wB931PwddtFMYcdKT9gjIM9iPUsyZpkPHZ4BaM
SsBY71714eyb4JbLYTB6brsK81Xf1lAsGueALMp4TfGhhJX+dYFpexZPyXlq8rYRFZcUCN/SDO2A
R7AVZHQ1OQ988E2wTPfkwkOkaMjae5jh2nFh1llipaEYmhWxIY5Pl+hzADlELU5DtAh7Q6xUbL/2
aByFdbrnDGm3vuDP9q62FRO7aUagiRBVt6fXPA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XNcnNw/LZnzcpwDflK+7tJnnBFNr+RHMxyCdZ6SBR6qAjtuc439bdGznZULRhCGa0MzQLRXFtZKg
5OH8/BrC842BuDp0HuD1nj0yP2JQoJUxCRm3rrqZXv/K6C+1TmflUAqKiqTWor8ilssVPT6BGcNN
EHcxIHcPw+oN5kdmzXligAVw3TS1ftay4yyZDUANIEiB/CTJ7HSyCLRnuz4UXz1P+Q+1S5i2emC4
g3BvCwTSECJmUtB4URGNpmXX14HRqcSxtAPxRBtBPvKFezyDuq7SYj6zHrHTcfOO8MQUqa+AFfq/
IaclPL9HFt4SeEhDwhzWI3BAj64kN5ix7wlFOg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
w785HBB/zFPHdb6avd4mE0HmUkvzQI7eiddCbIJDpCp4l9Gd/Nt93KPf01PQOU6rOWoa/64zmaBz
DvtmjTxatFHdhbmQZM+ZQjX01WYY4czUGP5kXmoo97jZrLuxnfJLQ5ehn2ds5W9XK0nrBmLCsZ6g
BZa6lZrTGEjfqPAV5w1FSVC8J00GiQM0WJmJ4HMgVdmyVKBrar2F9YlLVXYW5bJn5Ggiv5z2QDNw
rGDbqwqKhI95N5OxobK8hWvDuCjsMFI0wK06saOFEaGvAZFc1jBMiy9F4qo+KHYQMXdMTtHQXFG0
9jqIcOF6AbgCsAe7togE8KRbAcFAZjP/X2PLZA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 43808)
`protect data_block
KQBMduW10ITPzywF2Elo9bXr7zDFfrsy12hu8gLzZ+ezF0Zlzjnu6QiUysHIV7b5dOLdj/gTGN/n
NoNCh8D1pSC67DPlf1OF7T6RcHsmf6Fm6dAUSf1E9rZlGLCARVJFw0Wu+FxrXq6biOzgGPZQPdFV
YA5jEq3plz+M8cDeBD62qDc+jO4JhK+pmBSooPs6grzYcJufexoXuYfEMzHAxrNKdGk+OgOdVvaO
r0r6vVh+T9kA7lHaVjoL2ZdXWzrbHpzWZPXWI6/wk/ud9kAve2+wbRibsFgRz5Mn1M4h/tX0strf
pJkWl49HISO4frEnx0sZGF/UlZmLBRvUnedLGVrX8+eR3q+axk+kijyf3xWUcr17es8zLrbBgvae
c/8o5zhk1KDY+/Q2onfF7XvqVQ2Flnw7p5LKl4ldi/yzKJhPzMgdMmFD8A0EVl5riW16ETptec0R
w9dGVwRy2XInusu0XClb4HkrE0k4CMA8O5MPptz8MgphZ3C501Zhy7eZ7s56461Wy5ldvoi9HpAA
AzcLKTC2WfonoqSIPUopDWnBegqgI/B6fYyL524j0Y70nKErcdSLh8Ofrlkk/Ou01xM+nF3y4hum
ysCzTtRlneb1BvuAAlk045wHNn0GBH+eAL26BmdsBqKUqLyIjdSlh65ibszy9WlomLhH4d+k+ZjZ
0FVwX65PSWf1NPdeMmYH6ycK97oERXC6koPaRLQ4cligYHwzAT8q8caqHjHf7ZKlIuV/OkiX1lf6
WfpjIp6Xhvn5M0ZjBKyOxrkrsXzBErdbMd/VxSMsUeuvvLw7pcS9toNBYCGNtkNLJA5shnpUpSxE
SBVGFJtKpAJAhsaP8DCYXbXT5fd/wmW0u52HmHseFD/wEWnWFGjA0oOFZIzfuK6kbYAmap/jlzjW
j4AXsHJgluIVVL3N4YtDADC4UP70YWZGAWc+5ukn8tw2G6hHGzKX8cOIv3LyyNDpmUqn/pDqhk5Y
R237N9E48m8MTx/qg1C7mX4Zt0EaDkresBDYR6VHBmm2H8cwBnWd2ZOqQNPBiqv6kxaV21WnZ0Dj
OkNoVPw+hC5TLoD1+We28ywNJlVJxWfYYgYiLIaO7OF9sJeXi0M8r5ilYxZB0eyGky7fhRS0KfBU
B/sscnDAV3XpuE5vGHno400WqV2WBZvViduHXf1OAEQ3UH7IYgfVM3oHbUHRJscQiH8zqDoLcjWT
9iBt9GeNOHvtiRAIp90sFd143Xod9sDYTOOue3NVpRpr5LkpVx/iwn93DXXk5BsS9vkhEadZZxgm
VVjl1hojxwewyY8kxwReyuhncSvzJeURAqO4kRWEr0V+l2lFQRJvvDxe+HMWBSGkTxM/d26G5D+8
KYR+nKT3UxHO1jS3HGStmtQn2mEGL9v4Yb8gzbr4CgORquRe18/bEcJkc4kANT26WBMVgcpXJXfB
PFUCS1E/auCj+h11gN0UhtPzHb5R+ub5x2bvlCg3NvhiO1kJqS5AHgeNZhAOykzOCSs33XShCWGl
Lzm867lB+Ypu2oi5eHDrEM3ZkSSUipUFVvmz7X/2Mt1963KutlH8Vf3RDjECwz+2uPm1omdSum/O
p2AkRx/zOpBgi77enV/rJH900TnG/OAVWYzcvLEBjkcY9vYHUKt4typeTQqH7q6cZoDAwb83jGi6
deWdLJ2OPTSb3iLLWh5lZ/Y/+DjNmC+xiskNvwyBjtM/KAzxbYNgayIarx4O0wPMgC4WHgpzihWi
7cPOdp2Pm2PCbaxeBJ80QrnWHFbsSSQyP9alw/VvSUW7g2ENeayRrtsrMWwJlM6rmAfFWjRlhiVA
4eKsfPS9Sff56JUX5z8D1R8bdlz6IFJyizhA5F3ljwUcBeUsmup0fWjRtr3Ohb8tcwgvjgnSZirB
HqVL7YIjMMmWdEYjVq8QpS2ds/tvvjMVQOVhvGHjMFIGmbLgG8EYtDIDkKcriX/63bneJag8d1mB
WhkWEq0te1rH/r047ZoqLOXs9qvLRYWOb0t0lOu+EuTnCwDdm/bADpYZd/dIIY2KIZtXyFwMgBoR
xgF0SjHEHbYgGQm8sUUJdmGS4EKDrLGTBdi1O9WSkl7q4i/PD6hgIPtQ2IEzsA2V+MyTC+5NJYlc
e8Oy70JEzuDJsWzPWEoBY7lnH3YpEFwZXPScFMPAZ0dii1wxCl3VK2no4vdwj/fMxlYz9bBqTh0g
6yO+1o1Ywpw5jpqWYHMi3uPX3yOy6u7Gahcj6NFbUXIx5NvOwzDOWIudnzSF/MVuJ0QfkJJ5usYc
0VA1e+CgHXTg7whaqPuwKyYHbYNK6oxtTtfEMV8q8NWiWMccu9F0mK8XKT08x1/F4ZKofnXsb1Bo
xJEJF4gAwYn7AbBUFAq7WaXjLhcvLHajFJM9hrtzAzJpC3+h7/53DlZlYPa3XzPwOON4wPcEs1A2
yDPP6gQPpCF1KLheHLAH1BzX9f3UKkVQTncWe/DmXHUIT/AhTSr1fYOcuoG6XbOAuTGLkSZqxNxK
ADrA6xuITpPINTwcMRl68GdJvJVsQoXZgiwnnVefPBmghJv6no17RIO1SAd0QCvDhbX6Ys77rdIU
8LG9M8Z5Z53ZRODabLFRCKJ7U/STkNHvpweggm/9Bs3BBePdu5qEV3JmMehgd0W3kihy1sbGXBRS
PLy2kwr+RQ0LKbpW6ubY6TrzBOUSM6EL9TkpwzVWCBPj2cjrJf0bJ1zff40cmQYTsF/m/SeQt6KX
SEHmn1eSN7o2G/HT/KHeslqiSvr2XhpOCxpMz63fbuJpdLCjFO4PQoVVU5fktrqGmbZuFUMHVQHk
HyDx7HCbMTCqe80FYdITMjL5kswqJfNmCNsLoEUzaWbfw3wekRrsl3OzE3eL44Tpr7VnMXbbrlL5
PYE6ttmlzPTkDyiaPRMS1cjc9Jg+tZzWR2xu1/Xs+UJMl/MX/CbNRDzOx6H24Le9pSeCUEYIJtJg
Fq50VJn1lahiVV2m2PpjhQ9Rzbs1dLxjmSlUSZ6XD+uXhTSYUAnt7UyDzJTysVVB+0rTOgMfy81g
mPR/3zqL6pv/jnrauO31RZB3/cxrCVdHsReMkXFRrA3EcsjvoSa0ksJzNsC1hZJTpc9TI3w5W2OI
VzzpyUd8lCRppTUMs9E5RJmxDY0Xap7lDybY/e/mL0G3Xa5zLoOtIngvs5MLE48L99wBfjtYfEUH
JJqEY3kS3i8LFR0AXvgU8FtTF+DW9ljAf2Tb12W0cTFAM83QgCcRNb3N3YSjG2c3aHKgJHwr69Ar
y1IcyTO35L4mAKxzYeSzPiuKfSx8udTvaK1Re8+Tb8HyvLoKuLCJILFhLHXu0yfDIYwe02k5BDZb
DSLhgB0KPTsFNosFbVBVftf1AKOBjZhbEI/ihB90D4o9DLuXBMHiHJnTFne23ZeSb7vUMcLxMi6M
CZmc1ww6LFtgGthc4HLhiHZaimQOCh2+HWmA6vkQQ2+ixpQQq0D9/Ju/wP+9ZdPY+fHljuYuOxKK
WsQizAoMz8AUC104Jam+ksAx3a78eSCD+EerDTTobmD7sUt6MkzjenH/tUIkes3yhQhMNiJNvo9A
MXqAJgjfwYJFA1bLE61rDygyCJ6T75FIKi5p+4O0UcxnZt8zA+Ofjxd2nsEA9xo7Cb3rJ4i8RJQ4
/U4467cI6Wyfo+h/K4AoRPa7Rs9ZLqMK9LCoQbIfalQxvWkvsnILcNx5z38h91cEo5TXHy44U70e
hUXrn5H9pIIqtPOR7twZEbtt4HQf8J3xLl1TWuVoUCO3Ji1amvqClaAnIy3eOasoWU8J9zyAX+vQ
Vv/O1Z5i+tdMZtYAXvgfOKpOkplSWM9BjxMEEkls4m85Y3rUr+osSlqNk8avUbHTTEIioYbi2r/1
+solWq12zTA0nkJVg8QxNlTOeppla6Ti4F4PVf4qWOmwEcLIL0Q5couAACRWPNbrRffnSwOQlaeF
b79YRvyoHiro2Jk0Y05xsq6T8Ma+OPYcf8aDNS+ogAO06D7ksy6i0UdH78ktCHDhMlLNQZ705Q75
DCptEEp0X8SHGocdF9R50stdpbTQOFxOcve9r32u0ITyPcHxlRZvYaAbqvfovj36RaWoP2vPpgef
+ShxZylg9Iv2/0zK/DIvENpU5jrmovefFIzjsyvRQNFSKu7/+qmmVa+ZAZxpwxwbgJl3oT1A9ah/
hAatwh9Xn1MnfBPPeJKS2MkjKAYGuV5P2dKPuQPzg9Q64APXiB/QQz/IntOW437Mm2S49nnopx+j
LtXT0IykCEL2CeuqKGbkQFzvEBLqw1+njn0uNLxp9E5OV3NkZJKVG7z3lDuaMpEDlpKqkfgIdd/q
epxhtTy1w12Hl/SVG1zfql4q/QkQS1mA13ywwPAYHRd0WZzxzewXyKUBJos7DfG4D77TfnukKcSs
nAetcO4XtKKbTeO/eFsag6Qkf4TbsBBB0Ia6VmYXtJvn1h7TwanA22rok21rAonCd+3nntlSRpBA
9DfaDGGATKeZ1Dv+QM6errgffxp00twfncreywjtliuXby1Gwke1iVfbVsoZCeQ8xIHCeVGucPnH
p7oqNoKwF5fsyszoQJFTATn/foACI4H9y93H1Gk4eKdhqyEyfQ6xr95YEWRRt3zK07drX3C/xHYt
KW4TejJHOfRAvmNtnqt36srerAepIzWo2Aqw+yuJQNTxnAgnjycefCAJ5yB5Hf+VaZg3qPJRUOy9
mpu3qeVuwgCzicRscOVK05oQardqKB4bDJGFD5yhTAtsvrf4LdJuctxxB9AOozxfUosEWJFyr6NM
W0ypS4LqZMCFzoRqHb3NNpt8gf8PvJmorRNYqcWUFOWaAVHjhfRim79DJ7HgyhfP+KsL/1WuDI4k
5HJTiaYdvnglA7dxy+TjA9Kn8GX3mrF0R0vC0CDZL7t9tZnrkNtSnIME5094HxBPgRtkGzUUJS2E
YAJHiVJL3Kl2dSE0Kk7wHJ9USVkGgO+0jBppM7kD1fvJ3ZAdN7no6An0iOqKQEybrkta9efOGlnv
xg6j1+h5QmLuavU8ofgXPNBXHDzcr50sJoiASy8105w9W/uQP10/jRpEjqkxA3hbFPsCpBtbK9iC
cjqhDDMpoqtC7qh2Qpch/7VqUpF4qOj8firx5n08fjRAY7dp1HsWMKMM1ap5dCimRn0qYo3WT6+j
j7/kW7KzHY7hgArfjOJVmFMeutVFth3m/TQgmyrstdNz7Wt8rWnGycansvo7QSKE9K68OEahPcLO
axjdw3aQBi5cRYJjMyvNSjNZ2ZUFTuafUSWhpr0bfccqd+DHEFe2Dh8lKj4OZKhHYePIgp7uRvVN
lwU48C4UeN14D06O/nFgQFr447MoF+KeeoL3wfyQWF9jN8+kYcxszVmxAHesq/FPuLhwCUZjt/Sa
XS3F5971HBcaE1wJftEJnLBr1Fe1RaODefSGsukP4j2dEmKkszjtqORy+SBI3vcRaGok8rMpavzr
Dhf9tOTewl//f7Ovx1SSXDhAcPslTrwsMx5Ac7IXAoC/KUa3s1zsKMgNtGEr+OvY10VNtbYHAPUi
ckulhtDWs7HrqpDfygiH3wRGih1KF3HEoOSfl5X4ngXJD84VEt77wXWaMPDkbr34Se3/G1HELg5N
KQCX9htQ1Lr/m/gl8x3xIQallfmgvNJNvKhCOQ2YNrFG7RG/uNhjlpP1GE88c9gScgcFzVr+dfEs
qkagvHZwQFlDy9kKURKebtR131JL0AHxkY6zJiPGKAkBaUxbPA0TuK4odCjoLdRA6Q78Tf70CRNB
/j3E7OsjSl9YcW6h9bhPA1DdNyrlqROJxVZJda06AD9aPfWVdTIGTqenl1dA4DK6wvF8nVBNoYvA
OF8T/N9Ah6CVNpHsmCquZ4+7YBjUtp/OVP37poGY9MCDHy4+ymF/YGWkXQeWs+2kkJ2a+RyGPKb5
EwF8Gzf5XElToHDGVxyjrTR4AZfOdYO/v3eA/ZqC0ltOX2MVWa2DWLc5eubzokArquikexL3jRaU
7GWxqJ024blLSKiaea/pcwP5LP/MrmQuTzs5Ix05AdZLNR88uR026ARPaS80eEEuxcIMJftnJFu2
UrQiURlFrB8zkDFp/dg4SKd2sgZ+E3ZqVojVFu8QePm8nk6hGfTVN7oD5YgIrdpp7J8GSY1d1+vL
UnPSzypwg4DKVinKUXZnhC4aqBWRTNbHh+TpVCpdmIM5Gvh+msnr2syDxqi1F+LnPn6t6D1SgsUy
G9tKvidEd1aQY+xHmYoK7qv4PSZ1g/2/bWFYOuA9kSwDDmIKsnqvm0xbMbbvGLI7U9rbwLG/zket
8xqub7jtpwXfmwVHfE55VBYcBTuRlOXxw+ZL+ccxrruI/6oeYNvszMLcE/UTAHdejPsIp2JoVEBm
XLK2LTbOgULDCHVNuafUEi/nr4M9nwVtFFFSIb11D2K22WC8JRKzsX+JKL/mif0yhqrZ/5nTH65k
haC7cLESryaiWPuY/fsphv6/yZaeMmTMScgSm9K6Sq1ZeHnn16U4Kpg+OtojY1qdW293q6vj2YUg
7xl/kiX1tw6dwJoknc8V/w7NTKgYxZTikSV4a/RkTHPgCi8UUoWaFr1zxaAI9Q2CKWeu0BFiLi22
yg6JOjU09pOyDltysMEm48mCiHlvV5pER9tK/oHQvjpROGG8g2oLqxXjk+OT2lKihWZtg7/zhLl6
x/Y/D633BN6d/Sz4LJG39SbJCY12xuc+ayQHyszIKX1J2HFu/UwMweF/mCc2f2PpVY48FmsAzMIX
bFbpe96w+KTIvIetLhXo/H1yVSTw2rXUUoqLj1nwoT/tH8g2MZOk1lI5naz/64SDIpuSH6TLPC39
8A46XkRQwvcjOZgFb4zFyEVlOM9eF529pQFIS4gP3FfZgiRP3VUV7kQkeUdATljb6iSLdZrReJwW
RXRPC865eAJWTYEVmdlCyij1KztZfSPlFU+D7lGJwjrvbYNG8WLe83s3T/SkHQH3mjgxO2PxUyR4
hnY2C9WvjpBmA8e4NHt44PtlKrQvHniWYsEI3IA1v4T56EkTUOQ1fHc8XLFxsl7hdkf7Ud/DoaqC
MUDiVPO+YfXa415rGh2tZmQg0fYuSrTGYA+6MfbebL45Yg/GqVhAeNparL4yfSgXIcTu1X3Qhv9a
jeQcjHsMmf/fkL9Souf+Epa+vvZIMJFuClXDqNgI/srteG1tS6vD10hFE7VhdWJSgq+Q6jFgi/It
u1/X6Fq1WDVd07at+VeTEUb2nkTfynYcLXQrRRhc5NAwhUpazbb6EXM7zp3KEi0UeIxV1v9jT0im
pl8OWQz5qSCdgOwdVeFSoob9VZl2XjBDQQu021NR02+Df9Np4Ci9FKAQ+CbQtoVjAKCkIrD1XMGl
ReLHd7Z5vlrTMiL/0L4MqJ4gfcv1Vhl/UJsGhUuF2O7gPUpNpn2xj2Sn56ja4TYUCxXwPK6KOsOH
a4/LK9xujDXRm0dHiRymiKngmvk/FYN4BV/YIM+kgaznaB1eO9+cfn9D+Gr16qY+Y9wAHMU88G18
Du48u8LS5n1qhCylJP1B78g78bQaLMHdqityfQILbIuU4J07ds0FDuftcjj0KUZvIsUX8/7MsNfr
vcHmDHBoAveMQPvrjABcc4Hp/I+21NqMKJ4fUQQ5YRC3f8LzVnFjr96hThRAPXNrLfyPDFOxmRJs
sdRhZwYyW9nplLwKXODggfWmZrBQYSZlNRdTaTbWen1qyx/NzXckaJngJNyOjS7/QSCrKd1cG9xS
NrZtmlvPca4+obk2zm22iE5c1+7SXSxYLrgtfMfrL5qAGQT1pjKKlIMdg7fuArZRN8WgBsJpivlE
UHKKrqxSDPAXpdrkAF5k4w5BiBzR0SOL5+bdRu7v3PmO/XVShRiLHZdVfPYlYS4dw1ILDmxlI/1p
nkUlGz2Ui2LwvoMciCXiXAhN/Y1AG3b9JF+9TjhGF/IJ9pyS5CpRWtdqHzvelxZ6geThn2MIRgiE
ogEltSfPgvaHadc0ycwOuHqOtUjegKS8q4hSaVoxOAAmC+kenHaXooRw/IrC6XNpYXQt8fuXwYCE
o60qpE98Bqi72i+VW46o6AOIsRxUqb1KXq0TBS71sNiiou0vTCipvU95cldYKcf7b4u9AbxrGQFJ
DdZc0UWPK2xCEfz5otsdJRw+v2ZSJPBI1wK7S3sw8hkG7HPWWJ4XnbDUymFr9gNNZvDV5PA63m0d
UBDXMmUuc5ym7pE3Kz9cesr+yEk80Z9jtFPMhrRNW18fA2nmTPP2OFL7hlKH4FQqRZ+mWlE84x0X
3Dmm6kqacAW6NfLIH6z2CqVITSon8BtYZ4mP9sww7hk+Pot3ER8UWJOBkNwKwqDqttpJmpFJ4RNj
D51SB33XzaV44qI83G3mQr3L426Tm/tHZkOco/eZOf4l5iPeivmJqaybC2kbev4YwNGWWzslFgF3
g5/xZOg3iRNGxIsX7xYU6yNYkmbKV4kQnOOWJuWbNwkMxSYJK42n3ncfEptAnDzdqroYG2BNHu4x
agzFnCOdyX9uIRA3pkFqMdYdo+8THnrsW0M1GWLQe5oyWzrWqf/Wd8vpXDOlAAU9cZnjNq2xCfHO
MUW7dyFjPv6AvNUIXJm/OSq8cNzCJezZvf1btovXFZfG1WcjVvVrZGqYubP9uz1btrUJIjPghc7M
vq1GT6b+GKLY/CCdtZ/Zt+NW63u2bBwjZYXdhW3ydYNECwEShJQVjmk1Rj0wcL6pQndCGTMs1mto
EedZwVcwQxOV2F/3tzMU24A7AcpP4yyvIlxHQzuOEXh5oCFZl3tSH/37DvVfxBF9WOgiByhqB/i7
pjsEabWuAN8NnlIk7ep5sHeahhLnjubosfqcg1pBfBoo8yPUjznWIeJzRhL/rdfQ48VhzOptfZhX
RNtMXAY8Blaj0QZCeefg+XaRYjGEtlRqqz0P1vdGNn105Kz+2LknlvLNvfVnb67FhfN9y8snx19R
TjDwIkwwuAit8g6wcsvfTv/eo4dbQjLlvgNt12VpkmSH3qgcPx4j3cgQrxVQMC2BeX/NM1lwLDQb
pgqwockc2+4LeTGbCcAsUaYT7/eGr7Z9U7mrvqwpbVFdQgKgwQ5iX2C6deMOYHUkabaJHBXw5GHI
oXvO0Vb+lvweZOhAzbaEJznw9AhueUPmLTv1qXseQ/0EsBQCWoilWGr/bu0/HWvXg/7/78EimZFg
Qgl1d2lWkwiNCZPreaiegzGgaqVA+6Yu0HRlZZbIpF6Vpp2ZLnrG2SHRXudMuX9rgtmaHeOxHdxg
egSHwhn+j21Xl90BZsiUZtQO5lTT+itTg3jdZBSEkHPSp0aDCap+nWcKIbvlXUskEKP2uz9JpEbn
iHkPWnawsfPEGIQFN7T90C47tKufdXmkrqFWV8z6QdZddaYq5nPNw5UbR5Zo4ZHw9f1jOoZ5i8y8
6FOiAu9UbbIKeHe7EuHSCxL/aCra+wMZE/V+2lPXOYZ7VRxU+5JbIAg596wGJs7Zvc54rXFcu1ls
AYcpmQZ/m8UdS1V1VSpnu/pSS3r2qPmfVY3oghqAZv+eDeThueBNclLg3HCc8hh/VQRylLpbZUJd
FhUc/RKmufslOaIH+1LmvE2pxsDfmOVTjPrtyblMbyy5dNcEkdO1ZCsMCVf0ciToWd73VuZdL6sF
yGFhS4IC9/HAK62iCP5WbYjgDe4F4ikHXQq/3tYnB2glmhElkC+5K9Nyfz9ntHhQG51Z2MR621S4
ayaTlPFLAWHyclOaQDPPHibFMKG7wGao4VYvBrqt7MPIfRRfPFMZVSf0FEyJzSI/+9EQTYcBcUUZ
nbtyj/dUXaEczp1T9Ig8Ap0xcLeZX3bZrZJn9hUpRO7YInajtxnekznIv115y8zJURWndEgZFItF
UYlYAk/T7Q4lwPGjS/lC+utlrWiaxWL4PCZhmAHJtFUnfE7RGxBnQt7s/N/9Xzen95mKClCRSliQ
xJkRDKZrV8/d+eS6IVde6XlDcSIo9SwklP6JgOcgITf4ZiMVWtjvsYTiot2nfvLh/SjTJA52Uhg9
99EfeLxD7WFdwJoRAkIrVOZ28mjiYm8M/xircnqv/xSnNLFV2JUc2+R8ZVF66UWirO+1R2BlLuhh
RYET7WUNT1sUquVeKvaJ0g6YLENIL3QKUH/Rle4t2eKc5PjiHK8cDo3jM/NPEoYrBDEgXSk0MbpQ
G7c+0bBVV+/SfDEWbxctZqFSwsOOo5Lh+D8vF5xy+6gmrx14MsyKZX+9ZaPV+XnabPinrYzRg1Af
ktrJwce4CYeydIS3F6Vpt1mSVBImJimxDfYipCQaYP3asNsOzQP3LWVW+BDcCCSoK9Wy5mSE082e
8Oi8JX9R1oRo0WNvz90kw4OCLZJ5XEy5DU+PtWRcg75KWV0XVhBuT4s9r2rLCarohTnvEwo3JnTT
K+jgVneNiRTqZowsjv3A7hcI8x2ZXSSoB+vxrJEVolATahhntjY0ok3hkWYKVYpdsiC6ISsOfuAi
BnV47r3S9IIZWsDdASOBWCZWjDqWsO65TV6Lx+lFsILAD2OSzt3ZXzZOCRZFQwsKoP5TJYyCORMK
/I4Lw7UDByzYl6XbnZdEAfcgIYAmZdtu1T+iufq4BnI9cRM1dQxyE2pCmYYgA8TziOP6bYGsZnMr
wkeZynLLfa/qjMf8sifRU6VNpv5Sj+VBlebQLpJJ1xggl/m99xQcYTzBrGs1l5sw7DSGX5uhz2Aj
4Ddhlj2kYSF/wsaV5uAOCPdt26nQ9mFRRLw7zyzb+C9wkpGinpmuG3bTGxMwvNSKug2v32GT5QzM
BnjiXfDfoKYjLkskBR8DAcQCB7c6KqmARsxf4fvvQ6yXm9cUbmLfTqQKWpQxuyHZOeUKo9K7l2qK
6gXDutEZIYG4tTlCCO4GL3f7JYymYgFp7unqdY5daJaA+NhlH+YjhnGGPna3GO1iFaEoPmz2KdD6
/krEsCJTTKVr/BNUCRtuVVTJ23aF7wfVmtH+KHI7iv4PxaNEPZrxD8YI2ihNeDcWQwBMH3sS59Jf
FyipdCRLygAmMIwuqdMCZBj0zL8p9pxhOcpsdmb5h3k5jQtwdoAB5+AdTPZ0RpcHfURdpFD4MPis
GQ+fVDOqYsPM/CAVR41mn88t4sr/bJqLWIRLB/4IMqGyroV1ivxc5hhkQlAU2x2b4vXfwPbggVN8
dFbeW1p8oLpH5Ke3UYrM5ANBmhUg3HEFcA8Em7m6KCmweKCw4iCmaJ6VWReV5USFzr4zOLolObhw
0/r3xYR2eP4pvgbqqfjVuKqVqwJRBwTggHRvXYvoTFBIpvEGxxYgTnLINbsf8YSYv92knCKsiAi9
4f+FmCxjp9Ca0amu4Mit4YRWiWtV9Cw3XlyD8Ux4FrObCCCA+yMTHD5k8mbNkg7Pq+DauYDGoTaV
surs6N1bP54BHWA+8v8vLDJLyXBo4Cb+IJdSvKUazLZK53Q2Lx97krMZ5VQ0pAy6/6PZlpY1SHyz
QardDlMpYcd886kn0WFjQHIdQPrGlC+gEj8rgtRKBbRPLjnmo/rA0JQqVpQPxcYvFdhy5YTMRGC7
iGwiCtjEOa3Xm2tVQy479KQQ2jHErgoBIDIQ9YAUmtF4ERz0vwewF7/9bx4+CpAgJw6RPYEeZ9OK
QMX+51g4aJINPiBVte4z0BRbhwGw15FkLV6BGsqiol4g5xqGrEyb3zilZrEZux2vJSNDDQwivrbX
z6H5suU6h56tadUhc0/26Gm4b+EOxQw/H8Tr2VTlgZaWasjyO5OQNffJCxbTeH+xUPclZVgcZK5F
ZdlMqSTzcuaOGabvaOpxAMtw+olwec9HwacL2geV0MOYVHL8xd1ZGQSUM1Ebu/jS5NeO6JzFHON2
Em2qnPENiH4J88ujfSYrf+CL2L8T5cHMlYDv6NmDOyuS04gQkCiel1cgqGe0lpMdeYfREAVUE7K4
VsoD/WfhnzXcJI2YVijpfpV9lkGmcwjfMSSBt+UdE0/UoYsV2AnzxHy/6nnQnYBL3xti6qh+gvaf
Q2iyAa3W4UoCwEu73es1nlwAYowFRt5Hdsii1UNCi0Tv1GMvBRVkOJg9nC3On5nbkSxfsVxYPTGR
QCed1rodaa0urGiY01VhPjS9UAldckwh2lK7EFzcOeUAKh8LNvjCzR6uI2Kx2x0X6uRIRo0ioF1Q
PMO351s+rk7kV+bHmWo9IilgNj+nuqalX1qENt8of68kv8jrRUIBz4nkdxnm6gu9wwcirOn38rId
7Zh128nvw5dAHZT6tLyAi1vtI1uZvNtH5emxl0+gDTaNNQaT9vaeIzLddYepf/Vs9LqICDjoOCTo
XJQsAELUTXa8Db1G0g525JCFSUn/Jv0pDP/LRMXX89Waco5oaz+fj7km4I/bturC0Bm5lly0eOfl
MyQE8eiiKj2r2y469kJTx7esBa8s5Ji0bmiCG+bttJI1iNS1I/zenogi/9TuPyrZ9HJpYNNfj9NG
QxT3frETgPDAw1sqiLl6Ios5xLczZL3Q0d99SC0MvWuz6GGxm5p4aY1hhTCUSgTsO2uQ5eROp6Ja
BSkbPsOpNVrUpZA5npP6eZEUUTl0crGU5CTF1KhYkQCksfapNerHwTZSjyuQpYVuhDeuJ0W9zpUx
jx9EtOXFHS+O8dcty0+B1+nroJ3sEdavEQN5UR3HVeDjI9O6kyVkk2jEsUZBfun/Ctw4CnmRIWoZ
y/UdSwvPLQwKcj0FKBqRjuEdjDsjYrCnkyg+91egsLlngc4IVZVwADtXz2kASBeMia/TTPKNvmQp
h+ZOF44yBYX4eah4roIZVVcxdYj5814HdV57uJTfLNubZTEQ/WvYG6jdkYPZ09kg8ZUU0oBog5uL
JSgRfIampTMW67NUVXvHKkRp0B/cnCdu7x2qMoRWpcjYOkXNUr2koORU5Ph6bf16M6/gB9N088j6
dEjZTex93nHCnxf5bzK5TMammPEq9mDuUgLzIGPVtmLxxdgZ+GiFYqofKwssHOmzZv9iEetN5WsO
9T94rFVRL6oTbIDTGQDhPqedKgNXr7CloABaLWLd0a+DskzQz9IbS/W8WDHGfaN8RJaQpXbuvVfe
mpQEQvzDgBAnFaXptr6FVSj0m8xtFYMO87rI+Ot+cLlqm+LPQ722g1bYruLxxeSsyIJjnwJ3KU0h
u/dcVDSJ+nAuosgdM9kgKTELjkRWKN3FGyIeDcw0MS21Wzjgogq1vLyffNzCV4+yGQvKr52zdUrH
bp0BCDQO1jCNNW+VeioCqFQyU3ztCIKG+M1692RwzPP2RFk0Ug9Po797AKvbxK67tVPr8ckQRKx8
4Ex0YZ/VNsAvcCX0syLw3zz+FqAAfeWahHpnNAsu/FT8NnjRxUl6R2+S56CXKVVZ8n7mjKwLX/Dp
35ysISdqJP/3WOZc4QohWlQxiwXdagf+ynXU+P9lDTsQP6H2IH4sJgM2tadk+xvqt1zWI+5j9HRY
XNd670n7G3K37P9uTAU+1ZGxMaBZw6O9c8dLGqGF8vKEZBtdg317hKkeGYdj3nkPv9RETLar/hjG
pIf6uOSoFNTzgSOTFwHtpYdc1QrxFFp5u0WSEQUAUQyF+kAWMvslUJiNgsvlbuNHCUcZmHOI+qh0
jpKJWwKfm1hpgB9q8gXZqUh8PrkYN6YMozgv4IKIWJu/W1GytUVSBj1H70M899gdBGQIZ1KJghtr
Bm+mmLgm42VoUNSyoM/07GhcbDXJFTjQzScb40l4qcIg715BNhlfjcJbP/e605Y6R12BpdnvFkIm
c4Tt2P+oDwN5Y/WaJ6tgumeHKuHi7fXjSppf++9Zu5Yyx/zfUTlKUS3yTfBZkDKy8tNnXZsxqgQ7
KaNdJVtwCxZBpCg3JOxAV7bgwIhOyXNiY/ElkX1wXWt3iEjVn7p5jrVxkPIuiDhuOK7xaWD0Qedf
8TsQ/JCT9Wl5v0t2qioCseHIMNQe5G8qDvPoC3+OhUejD1PHPht5zgPnScbd4O0MJ2DsG+/MkS5H
kogvExHmH8OVPiVXYloTbmEgwQbe5Buj5Hj7l8KKuUR49pEmlz8+Vtys+jQQDQJbeCyLg44ViJOx
pbUumGZCwQOLEAIWBnHemYQa82IuPRPP+QY/w7QER6fFtxmACkb9cPDN6X3qj24q//QBfAZJdbpz
i4AIyIv1MtLEG8j0K1DC22I+aY1mgrmmoRHpIek572ZAsoLLsTjUZWFLPlR8PuuZH4NXtTbBD+32
F/I04kCsHndPsLAxW79+BG0dy7jbOEsisUv/zgiYTe+MMpulABmqqtBfUPv0wfbgC3eBNwU0VhYK
LlCloKRjoM1ceKszXs47pnX9M5Q8psKxmJ4PCECyWntrcPzpSAj961enWmkp2ncOj+lRpFMLa2jl
i9PiYHV7q/JSy6VUKMSEPvRozBhTLwYYmUbY6XHTqRsP0g/j93oFd8Eqawxjw9Gf0+UwEjsBkBiR
0dpykxxvivyFrHNzrEzGa23QpHY2uPuimLop89HrPDIZ7JuvIVErMY2AXwVJkuM7VbDhaln6cVEs
JgT+9XFwkKSP3j0g71SU9rN15JzivCLhlXxS4gFgx+fpAzZX4mySTGVZiXZ35lyhvZLF7Gx2vjz3
eDPz3ExLdTfzZMXtyYtMgvNEcuIiRntflafiRxelrlCwe8hgIyD2uyps1HVkTad/uqiHNxSp8ZnU
Y9ZxW/mmhpNtrUJL6GNGDyBkOAfPy+C5n6/MdOl5hUEAx7A8bzCnJqs0eNPbMwgIyczJ+FAmHGqk
44/Ky1ZI9trepAkLsE2TFMSaAjZu2BRQZK70oyvzz9sEXAoz79jQ0W439Zu13N2rprnqyHpQaZGD
YtzyUxL4RZfr18s5sg9zeen3vygbaZGbjZl1L3l9csM1Zu9P/NL4aCpRPo6sU6VySOjimveyDQv3
/FOANAVhvnoiBgHacPKAVYPikfxWEsPquCzXJ+KEnFcv3OWJ/ddpuJpVxwtPJGtssKFzHGk4+bqF
y75p/TTQaxx+/ycHVCoSP+8NOqOccElbxluSuJVft1scd8wY4YEuXMWs84TyDmjdbEr5OEZY7tPO
COcNQZxIL5ab8VgulWgV3zODPpjjPYyRbShzHNkI7CdBY5X7JZawX+ii7XNObV7HR8GikrMk8TQE
nINj9JjEhwddL+W71CrkUsCtVgWrcmUIddFE7RL+cZlYkhwZ7SQiCDakG856WkFVmI0vlFnBJw2i
EjxNOHr5nsfr1jsmGm9zKCb3n5fJyp8M2o51oKqPxcvs7T2RZT+mco+mylvsNoxtFg5BQXSOk36j
EMWZoWyl30LAli+XVR9vbGKHaZhr/s7WZONRdzr1RcwCPqvSN/H5f3/zydSQaDLfmO5Xgzm56nkJ
26pAc3HyqWxeqPjvg93lLeZSpJslnnyKg0zDG0EtVrWpsBQnGXSifphvSkJ1rqfwQhPEh4Uq+fsF
pQ5lSsh0AmnRS73EP50B8z5gffHop7c5iq5RezWwAMgJ/AVorVXXQIjVH6MQB1GM1r5DFqL6778o
vbaADw3HTQg5p1VqaSjNLnfz01fhJyCzqom0bsrYgN4LIiKonrGf7Zx1imYthFkHA9kGPKczEO/t
QJoZ3ilF3r5wapii03hSVUwSJZrcwtg/DL/1fbnCl9oDKJWKUm4VQzgxzfxKIMJPki14HAQUxN2H
WLO9VTiQo/tfVk3zNchPvWEKcNU5iPFIj3EMyta0M2qdFmoAVBbz1EcGuOcchl4LUR9MC2DqGlrt
BqnCN6aXmNrnT01EUcmKJz/TXJ5nyCW/RRt+6LrsF5jUeI5oOIa4RodRzyTAt7o4kMLrKv5mJvKG
OCOyK9HCkIvnjhn2vFyGUWUtjWngLwStWhJEEGbH8oNJY9LbVz6s9v52bb1IxqpnbcoxmwxLyncP
DSNwqY0OKIG3RVnVO89bj3MWzejTzrkg4smbzW2+/qCoOX4E52dDuv5d/Jo9RmmyQyahEepIkEhY
paOrCOpiigMMtzZu+uGk4LCv+6M49Asfs3TriRQ7Cidwxc4262sw6LXA36XGUWW1SqDGlGrw+F6F
RoQk6wQhEUEHXIlwtcGnVM+lZVZT8mBXtyPSMDErhIlLD+8GilRd2PxWSVVWDNsM8d8v/lxD1MI6
OExtMJ+2EtbuFWLWFvoBH+phWutYt4X0w37C9Ad5JvqmOD/Z1SN65RzKSri74mOrFsoUgZqqc8ap
Sr2bFieb0SKRpUr20PL4AhuXpEz8EMr5whMGMSqsPzIhtTAZiVennQj/xxwM030A5D7ErMX5EJki
hyG3IqGBud0/IzoWIAIreaCtHkPfYO51lNaDDRTCcBnAacdI+zt2Y4x6Us3+z2VU7oSV/h4i+qD+
wCHiHLbi5TPLujF29GYj28ltAp2SnaobrQla0cErWW6CvxwYqjoXzHGRj6Kfy+g0l0MHNippRqK0
9DnGp10cEEFiCNpKtQfKa7oYTVUW0Rg8DMbeiIzBGA33kX94M219GJA/WxHUxK5v3w47ZlAf9Hs+
h029OJpFf2fDO4y8l5QYVIu41mTBl8s+gWsfMLjr9Zq4bKtce5tDN/wxC+fnL9lgDpz7ixaDF3Qf
Nb/xATgCNz7lcBd9oQDiHHJpi4LB9/6DIkbHHbH03jw90oJz852Zu0b3I1YXA5CH6EnJFdO2bePr
uBQV6qEVlk4xqQV1/gecu46p84zQ5Suo9oKq5emk/o0MYglkKFOdXcyN4U3BA0v2RpKMatxeTBQP
woAlpBE6RK6itf7kz5dQCf2jh+nvHRWQGOd7eZRRr4y6jxXdTIVwEOnjOUUTOOTSGJKUlOxNV5Ks
0kEqL924zTwhl1DIxzI1PhNXPfHwhL1xRkjzxuedOw3py+NznSprhg3PeIV/6Fj4ZnDKubEzE8PV
S91q0gdk5fLRxdIpBwy8jD4MREd8XKNEKExFd9LfxVEF615a1BzJ+o9+8BmufIqvwC/S5CAlTMYO
P60/cwgACQ6lAPcfgoPbvTKngriYjitC8Z4FgnRXXBUW77fgfHokKympiBXPZAQ/ZbxpJfTBG/TG
ThGclzOPPV2VIokjc1wzUKJRRwt3wwbh5RTcMpeXFZSA+A3VySZd066WZLN4IZ49nXT5CTVba4cF
x7bKCAkwxF8tnPY+VWh6eVSU4tcPDbgL+AVwBihIjYBe5t0q1ItqTMe+Zc61Ss8WgMO0eyPpHC4u
WaVcR9MOJwYwckBoYb+596oo3QlWEHfXueoZJ6H9hd5A5utY3oeSr/Ott5DtEXdinWdtZXg0qG0C
1lS7jrLGChLor2s05yHEjzluR4FgvPIPqJejhe+fYWWKh1iFM8X6ArtIB3BZcc2lhixNZacsiaj1
UApD9q733xvClstEq8L1rmhnoYjB0mdw40Mqv9KfAVQLfa/CzaG0yAv1jLoVjIzJcAqt7SVb8Hsx
4ed5HF39AIQ1ycjuGTXPt3l4lazEycSNctW5iaF8KDm5cZoJzFtcojkk5YNRmfu7Jar1u7RbFdSq
pdIod/OxnRu48fZQ9J09KAWYpO5UvuTQ+0zhCAAauQowg2d2C2xbj9Uvc5y1/UFG28HjOewwdrTa
KmuLaUexJzgF0BowZOUlxdwyXi4ZOtYHgVnQbpjxpYW3ym+Ly90ZN/UOCvRzINnj37v0ALOhRVQ3
t9znEdTJQuBuUcolpdD1KnnGXi3ajxDZsQ7L/1BU1E43yCC0F37d7s+6veO+pu0z+nY2d2JhH3lq
IpbcKsHc3ndNs2WYmrjbGGv5BR7TouXiESXh9kGG4shhqN5v29yUZDQ5Ni7HskyEdG/eRxDWY3Ra
qjPLOO1w0R1b1kKYAXdLoLOvaCG48POrnuv0+QXy579NAeyYx0tL9pZKPGepP3IA/QAD2La8YgKq
BR1MYGNL80oAWZJpdmwMuSoV+m4PGorhR2cNzMyjVozYZWvecjGwn3/vFcouckafqI1cNtl9N3tL
gY8bpP0BFlmI2X5jzK6BkY0YH0hT1BX3HYq4NDVKLahgKDsCJtEtoTDsDoTPxzpXK7VMvjPp5+uQ
tgMT3VqTenKStmfLgrjjp4DNvgQ4ri9Vl3UYRvK+9/hGTR81wR+dP/TOYpbsGhj/NT2X3ortRs6C
8cvWn80AmpmVqis0UsDq4zEUSSW2XR/GUka46QNhCb+SE/Pzn5FQPV8W81iLMw1LboOIlZQfWIll
dG9szJEZI1DzXF5twaoZPH9y+ux5GlD7OVSnixgTLvF3tdgrPyx5/olrImtHRzOW58/kjgrHNQdg
hLHtXeh8nPpVU9uB6Xevel5dgu8x9tfjAY4KOVQr6n7KRfJVsCWJ8prTcYoIiX2AU5dRUxr99hEU
/CAesw7tTzCL4+cKZSL0/8rqSVJe+OSc5EUxDDwEWI+Ka5YD8rOYgEv+QoZN2WFDYSvpTveIMIsw
BpiegjLVmXJvXobl+xZBFsXA6s5xg9XHcFm/NMjYbsaqiZW4KLnI8XocKAoPfyRU3aUVf0j+dIuj
alPTPvF7E5FQ+BHUZNrt9X3uRQUqhcqsUEmsKeO76ly6oyfEf2i9Dl6M0kNY48Z70QU1bVccrQmJ
a/WLFqHVipmM+XFPOqdgVhdyXtjrqIEVWJEcat2gUpbsZZkIAS34orSmukb62L5g8jLEGhtFSqxg
EUL4jGxZSwDfhIeCnDwF1XxP9veE+sMUNv7MCgkY8NDoP0x5djTbzGMDfU/pPv8dnq+sRDvJlTjR
TUEy0qlWaxrU7/1SR1XySnxNb3F3NxaqtkU9UJ0sJhxsYrgyTmlfncvSdbs8Jcslt89aV3DHKlTi
oYpBf2A37Fz/sz4MtICVvQr3OqW0VYXfXOTkWJLOUjw2E/1RqZ160YuhtEgdfktV5U6WGMpbkqFg
XlGk+UdyuB/H6p5dmqCdBfok6BNtJ8o0sZOoHTFUmvCIfVh5/W5l2gWXqod/AdgpdcXRHHSA48x+
bsLGNaKy1o2F4MDanGGbo9pyHAvsaNlRkY1tQ5Cy8pCbhhOrRuxGqaZPfdYzlNbzLoLZYReOv80R
gqXSPi8s2jB8y+g4bnUn5oPWKMoYckp6RAmKOr9e0I9qGvaTi5L8hTUqv8n425oj9/tkurZ9CmTY
aRN25jcCfesLCQ7SY/cHR8FMpvPZocggaGXAENUJ7Mu1kvQkHmXjOvtHWSF1Oqx1RxVXeF10JOQh
GTIP2o1JwoN9eaWqNCFBCr5+8c7jrUaxy39jH3oHIP0psCaGkMoPsxNyMWWbWFghGpIszFLZVT8s
OaPxPrt6wONVDFzIS1bmTpGOoLAjVWRPnJZvApaz4VhdKNv0zNwyKMTYk/XHHtk2pSHwIyXwv/4O
G319kvKE5xRujRkUebaFRHjYCd/LJzjQSiVlLvDv68NVZcFWWORU1jeo1Ic8zUlzBu+/l0rRdicP
SB++9bh8ZTUzmnpZEOec3XuDVlEGIcgg5yY1YUw90UF9PknYp+CgJ1S30oggky4X/VBjV1NXWowX
h/C6lQF30aRYg/10OcKudKToqGs60fnE6W6AkZH+J40gTE9pDIHO3KeN9gUP5vIYAWxo+hLyw98M
oxj5MxzcjHqqpET7W3CXalzsAgwW58WIcbtKX+bTY34dglSlLPfLVbLfGXGiqAKtcPzyINzOhJaB
yzjjwpdvaTG7DZ/q1EbqbrvX5UT6O1yy+5Isf2xga9EUtLYUIHD9JNVmR/1NlRWiJMiSJhXSE6Mc
6Lax2SUbRNaXkdUHieGhSTYK1T3JNQCQru7QsnXj6J7ORlalr1Nop4VI/UgP6+9ws6T8ZXQLhKr1
r44PbcP5vM4aJthgbsPSKnTXaMdt2igxta3MyxGeS1ewx457+zigDP1yDmMaujKTG/HO0GY3b0lN
ZU5mJoVegg2nRAbSldiDHrMl/32pW+jUPL6ATdiSQJE83piL+ynnXG8h5BXQsocBDT0tkJdySGVw
tG6ng2UFG/nT/8p81pziwIsjds2eXGtUTX0ivEgTfHpw2y8MDMNDovt02ai4FtYH37lNUtf/jD2p
acW1t/qZZzfAEwbQfyGCVeIXFo6FjxBqRF27kDIUs7pvbOjmBG0RZcFfo/VvzCC45M9YW7lMc2jE
bElCqQ6LKbPpdwpzArc+A4fLHA2d/f2h+JsrrMA3SOb6+KrqFEhZhFuU/ZCC6n4yPQZxqNXw8ctZ
ER+GXng02c0iOapkYvYBAqmHKE1OCLgvcAlFl/1a8ETfaK2ppoii4mwysmv/8ySvVKASNHq3uygT
0XVmth8s4bHWDg19tIXcuvPSZ+Wev3jemKDhq03d2r2HtdrYUozr9/ENSqJLi4uaDfy6nAqy5NEY
9txFXsQVd6EeTwWF6Y0Saf7HBnDIeKlS99kCeFGyDDlRLNlEapMIXteoSLzvB5X2d68H6IbLQCN2
xneUPB7CyapI6oVrVxAKwyPUc19i90Z7ADx7kV8Mxju45CNAJ0YKBwRcmfhrxuPcOTBRlmBQN6Ih
sicz+Za4m3UaTXvI/jyOrJ/dwznp8+PP/sNMV+BAtPw7ATwA2U2hkKnhVxo2hsdXPrE8xkiZo0Hf
URKQ0we08Ay7Cz34PM0K0G7YAfwsLzp5+MdMq9w5LVMiB20/OfpT+xeel67p1JIEwQo/egEXxea+
8hrjAViefLmYnE2ZFXSCWuiQUKStISAVWZREhzJQ4TIBsCwi/8ekif+1qVpYqzUfnotWAHvQDgts
fxSOz6VRNS+NxyP/1WqRvc1z1trSzsPL9paDojuo7rHLk7QRbtg5Be12YtkzpkoU3vchpr8q5X6c
2MSmF/ywoddNoWWLtBub1FAo3A1qzxRcQcdM5iTYMLWE1jIwNDR76UxhaNBHXEFYwjFj4B8YlQp6
zSBqJS1vVEZQjL4Lh4P5NXgqfifPOJ3sJipKc8PJvx4I+Akmq9uvWpmb8ccdEhrjLkzgRPSXHGfN
xsS4tMKSqCQ3kRGA4Onn9XW4aIdfZyS04VTIBQZi+89mJRvVzSzSmxcqQTCor8ZudNRf2X0Uk4zT
83kEj7oMWhqkKRgDplzGPWz0zaUFD2+iPzftrtDOP3hmMboouc9YRYq7InREMY9VSw0nY3tAQVfO
EKFPRedNdxee28MY9+KyMUboUKa88IvP6khM23uq/3JHscJb9w+YuwkbfKBDIFUaxesPxDZnj+vP
PXp6ADgrOq5UmSPKbM1sa2vpRn0Rm9C9LIJ6MOuFiSdR/S+3MPnH79lJXHFlWEKjsWFxtSoPZpFD
G4ttyqLfglSDfw+bQc4sqWyVM+Xodq2XoZpJXfCACZIPigFWntEQ74/GyB+Q7QY8YarUwGAW0C71
FePq8sOuqneICsWQzS4ZuvlVpI+HXtErmMRItbjmnwdg5ax1q490M6bxUnAZWdBC7NSXOb5zhsk7
WoOYUAPabrZeC64Z/reiiS4QxpNwxBhG2Le849/+SlhRhvVkFZctWAbkZjI41W0FKws2QZrPAaGF
ligMEiXNzPeblhPJCsJj3+31z1/wcRaPnDDhjOmkKEQqcBHPRM5UPQiUUI9AwMhNubOlZyFwyQ0g
H1AY83fdzE0AN1omG4ugmWDGyWau1LkqdJ+NJjkqE4fnRSy/RhiQMIGpi7rWMECIEr9FY0+L4gDO
G7QFhKHVmQ2UhBfmjX6LjiINodpkEVxoPba9j2DBGO0OdWD/0q2K/xxODdMwmlKxLqmKw9N0bGKu
eAorDjr3k1z6k31Euo3Ci4LV2kDGkK0VEv5eUUt8Wy7OGLa1Fl+2pNoJr4xXlta1smHYaPV/Ynjr
rNGXXJlpfO7Vla4ARuj4oR7OvnWBLiDScfrcm7ximhYhi1/JQxJrz74+rpcEnTQD6kIx7Ypq5chg
9LiGQ4yDmi3MuORYFlTb7wps3G3sGBPGvjIU5jmtKO9jtwl4fnzptkSkplX3PW7Tyk0IAfKIq/jf
aPdOun82nfpRQbFrlmGbwjIEd40cAHJXKP7qkn8jXUKxnPawIK/cEDOhuOWbm+rRRJlP3MJG5vkG
0LfLXhpEskA27nG+vkeemcFPol22aYHieZxKCgnRZ0nRsufH6xxq7n7J1J+AEFAY+8jr/9ImilLm
XIAFUk9AX8EDrxq4grZGdH0o9cx1G616M2gIKK30AlnVpmnwXIhyvzIjy/iAk1n5zKGEycxJ9x0g
ORfaycMY2jWSiUve3JRPyIuDMpsRFOAcHp1gMZIa+8WBG7XmqWeLINLessw9KVTVW5+lgePcoCq/
Xk+cf4Jg2gRNiCb75sqFm2fvLPkSCaqKrSLjhmmSNPu2pDn4XnqHe89OAi0V3cQephR48bCmGqmU
xgllUp4mUalweipKU7tKgCDfhIuSTaitKuKnF5ivLCsx5Nv4CIFGWpCwCyG3HhIqWdofpE1gvs7o
0+bvEcrgdLhkUfyN/jBO8eCGa+z5AkqA7vhrHOW96N6I793sr72Jf943wh/uuhAKSpJUHxMw2xdx
xbBYD8Vbh1JVl026vhmXga3p/uIqKYVqYMN2xTcE6VhsoTTLIansSeX5W63dsR8eFVlBO8ywz0rD
jynYS+ANHdRS7sX0ts10qRN5AHRyjmTzHTXhdpX6EJTdMhnJHdV+O2MYmTawXZZDA0vbmFwIb7TG
0J8BBEzQziFnhBJO05rhCL/qNt0l43q294KBP9gK+S4dAXmbgcLUNcc3FhPt3XSpp9MOteRMjKEN
EHWGj3OY04rplNmzBK3zO8AcRScrKzyTYpavh4s492k32OHhTvDFDPtNXLCAqSgKO3hgr44BOBg6
fDODgE81+LT3qVKB+qheYvQ+SwWWtr4S2w3MqrhjinLYAKPwArNZP2PpDqCCItMGll+dHpraJZHz
VDU249VfBtbi6wos1bVVfWT/rBWhfcXflnREZnHbHiTElIzo/4N/v9LTcX58Vly/BvOWTYVB0y4j
H1zJeYl+vMVTd/akiLzVl7O88I0YuclclSaUxpjTtHkKVxaEiUJL5EBzc6yzRXcarwZ8RCEz4SMn
4UOFVUQp4rn9ancgxHUN8T9589BnRHO0QqL19Izs2Z+GG8Ogawnd5Emq9KluKUZXls+xImuDzOsq
Tra0NgFa6yar8cZmkIYdaIXfFDjFFkzPtsl8O4Oc8cpn7UhIAgKmqgnf8kYE95RR7djr3tXFcout
FzougtpUPXKVRfcpxlTMFl5U3yoQFlw85aC4LN+PBC9cm5/9ed5plMrCB55U1T0AZ/ARy01H0/s2
9VdxuUxnYnKTsbGxmQ4W2UH3iv24sBvE7UfkEQsTWLQuD+S1qPztjOLOQ1jDCleAnabh2UtiaZVe
0V/mFGabJZ4J1kIefXxRX4aOGvBK2F9m8EbbfRbnN+ibvn5/T7pJYUx5CEvqgkC1CxumXjxrfKht
56Tblzxjm1po/nJaojuyuaj9krKFOasxW9UTmNVvh0BBv1k09VAQE3VqHvtSf9r0/d9pyzKm081l
uQIVWO1xhbN3w4i2m3+VF7q7X1HaBmWHfi/dlvsXC24NxBANRs11NmS3LaenLXdUFDsHkCNZfa4q
eN29ydxWokswT9LWvZq+7+baa40bgQ3PGZkkN9lEb5uldBlq0i0hEFjSrA0cT+yFc+cyq2+xEYv0
ZHbk36DVv6aOVifNOzey81Wp+3OlTg7k7fgdR2Pw1ZxUHqKJv3o2MbGWgqrDyCAcrzsDe4uhSj50
8eMI4I0fBsK4QwATfgpPe5fBT+yBCoMG6HeTM9ttKdyDIurXNixtSrjd+hjhKA+3Lma67y6I28Ss
QA92XkCQoU20KMDpwkd0LxShVBvFy3666vKr8FCsow/Eac0hV3AuJo5f0NSBnaa6f6KiuIJp5O2a
PCqnO5cgV2d7S0CjYJVcN/pnMf9s+Z0ZPrjPFD6S7k0c+e6BV5vQtoJ/iCbXTBDiJWmISqOiXF5q
tPoQY1cPWlDuSDDkNeO/7s6bVyft8OYbrZl8/m/OQZzEUS9IkJ5W0KIjgW+QE4ByHlDOeK/ok553
GXc0+Kdm5keRZWrwlhFbePntCPrgGWZ7a/W01ein6Ku+uDeGUUK7XJWrozeQiJbhcPc5TuRA7Vvz
aV4QM75iGhHrLA8sfsw27cwNwE83iqCBP+Bur+UOE7wOX7JgOSGmkYqSvd/RvfhNFdbN4TDf6Iky
+wes4Ryt9zGjiJQ/9Hfz4zPq1Rv1ExN/zk3qaPs8shWB/g7kr15i3vFykrQBvGPKK2uBrka0FML3
CcGalsdrYBVa5T4pIW8tcvUEWK2AoyH0CQp2q7SHcyqZJG0CvX9xmPjBIWECaZgOOgiUUyCIra8U
NBSbUOtV79611HdAAyHST+xIUEkjhHNyE8h6aSnG3Ah888jrlyW0gY5jaMeWupwMqcas7WlqOCAD
NIh/OW9665Yvlyz1FfpVVPku4BZR2RFGD63tJwXuHTzUJN1NhriaRlr36O5g3DiE0T0zxuTs5cZg
cUDMBcqlAVT7tDouHL/bfkTENyo7+Qflv9dmgwjL2IST3Ev22MbUObN3t4ACfd7a8vGAJqIkZz9Q
wmTa2YO2urSb6cTI+x/XitPSxpuQ+QLO53gdYNShretae2RkrKY+mrWsbla6RFX0YK5HGeYmoQuF
+icFT24ZI1sY5TfQJdydCCG0WYrS4U/uqhwwJWsP3ed7IPFDa8cS1xvCyWIkDJwHQXX4HruHMI/4
4mXqP4FdrOnZNwJu5qqpkSqS9ygK7QD2GKGaj//qkt2h4UY7W3JffE41g6f2FR4NckXhzPtQFuiy
rB4S9OIXlEJCZe//tw0Buczu7IqrA+9ceqa6Iwh1kJ5kpOBYiaCJ4wlf7zYDaikP+BVSKWRHL5c4
GbC3W7azhf/P9LVLMBTmKqxPD3h4K4krbnaw0iqgevtMJ8J55ayIOsbb+Sbksjk89ckEB9rCD7hG
0lz6y8ovHp0Ii47OKN93lqaqOkAYEdPIO22VtuKEBcWrzT7VJaC6KDVWSWbSlRn615MOuVcJGcII
BA2Jq4/0XIFEZYm1voF1gnsRQqrduzKTgMdOH5R2rzI0wO3oPQPj1/xeVmKNTdGN/PRvqIKf1h0W
WX/uIuAxC7a33r3+xINULOUwUy2FEZ64TfqgKrPMoM69t1qyaQD2YokkBIO0EHX+mp1v3TXXjWu/
RaRySPSa+DZ+aYMpxvnFB5u8rIm/V57NIwzYmI6iwdpLFc6/Ri8ZJAlwEuy7xb0oXh9UbLfuCJJ/
tT1Bp+bqWgLSfkNH12vbasoiUO8orCuH5z4faB0SkKQwJQC/b7zi2/6fjgnBYPB6dbrYDho8l/nv
p3YV2QkMq9KaB9UrNLMKubyhpUGYPjv1gfu95tWGEDuNpEVixkgwCwUjcyzq/afrRRIWEB9RsXfu
+O31ExL2Q/qwsE+FdTbdL+y+QD8KeHIvilW3hj9+wbEXU5qHWV2lIP5cadyfW9z2WJotx5uS3FOY
K/gsoUl2tSP3nD2uKOM3X1dPZgvkcrpd8iC89LL6zrdNlWnbycHBVTo6jj+dl628u0PHxRCNPJtx
sxZ/1NiuZwjeVxtvA3rgp9WiVa6e88kYrFULO64RbwLMkO/anBTJimimqqByC8tYUK2KQTXTEWt/
xTLrTtWwqLsHardS5dFDTNnFnzcKPKBDUPGARZvcA3n2bZE2tRf3dEiDjKx8ALrTNxXKjzUAP2lG
mQ7o/xdyxUlDDkaCVQaiyrMDo5i7WkRQIwwlGeCl184yP6y3EeJxR45BUwqDJ0XcfwZ07gpSGpTi
/XGzVxfWGcdJdQIZty/HUxOpqWN21V5u2A7emBTV67ssu69qgsgNAJ7gUef3SQBP3YCwcxC0Esgl
8gaegH9Si3sEhW1WMp6jxnyHQApqsUN2yvZUVJGJMfF31NG9rggxOd2a6fL9bcCM1GmM6wdp33cL
mD7JPys4Bdasa6tHxSpvLppWsR0eOrp+EOdCihDdM5sUXnhBP20lAS+HqqOxjO6L0F2qmYPljf7A
7h+PGfFxLbhLuNn8s7J7/K/vuVHTO03QEd0p1T9365CMlz0ub4Z1Nwj5JKFmU9bQlDCelp5CKZyH
4ExXfNKR+S0SAH84+f9bQrS8fh1PfBo3sYAVu2TMeElQrJ/iDeW3P+V1nFi+HshaCEk32GRBi9js
aEK4ooGK8RerfQkspdu+g8IdiACJIyiEqvhUYnRXzJezIH0a1/EPZXuycuggCenQRZv/jpFyADsi
WYNESy7hfARGy52IYhwhBwO2PjytSsk4qMnmR9HrX+CVJkTIPS6G3jlnRd38eQU1h1LtXL8xrL+Y
VuIBctGd9afOcM3FQuNmVZR3Xil+10676fLPuoRyrObvyvLOtpFhNDKG5t9FMPGz6K6g806seXkO
ppea2e1o0B+dOI51AlgVgD0W2X8CHKo2zAk8fDPtEwyXy31pBKT1BpRhGkSi87Q5DvEA8+g1Mw+l
Pm6hNzUxKQw2gVS0n5uggLRCCgTAQbeXyOPTxfTOLsBDJr9gQWU/hphtTGK8yS9Wh4k9EOwXOWOI
HDTLRtHuy92HbMcuUkpANRXIQ73eJeOVBj2JjDOxs6H8mU/2kgyEN49yAMkKt8lalz0RZRelK61F
So0qk1qdDflxWlYjZgPTdMG+KRpMJJ5ahLysUWIgGY2n9em2mO3I0A54ts5vO3jnfSKMzjigZJq3
T040Ij8xPK+4kDow81p8av0z2r4sw2dzEWSooC/wPs0b3mUgKPTJ/wuj9RMtVwzn3C9/EY/XwIP8
44mbGwgsHdZQuW8Odmhl5CL9QnItZYX7W/0Q6ZRH07MRto3BN15CTvwWgjhAntzAzVrfLtBzFBkB
MI8hkS0V+P9ibtzoUfI/Cqr3FlA43VH9ccwZo2sE/kit53vhf33soip5V0YGmUE6ptbCVZ24sT5G
uNZs6fbEYpVeAMY45MrW6VIoYpXoPN1zLWS8oSj+/Nwt556HWieSl46af39mCh1F1CQ4X6jOs4nd
zxbHs1ohyrsCrDN8H7nX2OA78I7qrxKClNe1g+XGVlm5WybRKwPphaLpmx9kWeSrT0MV2aVSFUgL
lm9HgYH27E7JTKpnF7LsmNubJxOkA6DYUG9usV8l4Fazt/sVm03oB4bUyFIwDxbLRP3Kss9r5NMw
iqAlAsKLzPgjZtZdooTyVQJfpxSs5uoStRdbgSSYLrL9WZAgivVP4lxeL2yVj3RfVa8CmJQUzQpI
OmTRldvI6bSEey/nqbZoe+pkuDoBEaMig+Z2PuIJRmA8CQR8WDLgtj/dAJ3e0uTt8rUhkJERZaHY
0rA8Q8GqjtXDr/GaDHc45Ui9HX9yIjvZQGo+UjIP9hHlrSZ4MKjjBhsACLZsnlE3kDzqHynAR62Y
vYVd0Qw7xQo383zg6HCq9RJkfViJWOohHfrYT6rjzhgG6UyRmWnyJ7xIUXMU04G3rjZyoB8btD2G
t5z817KBTyWQhcmgADJxn84MRBwQ+gojIzWKZvcXk7zbt2+Vtnvn2PkQf/xtNFp56gciSNi+tBhJ
WH8EV4h34RXufqT0UfQGw6dAAGbk1V44GHFoBElsbnb+XpznVf1MP9+YhQ6f1lR28eUEjo8XpYXS
S5KFRGYjUqijMEMKXN+4HIIofV/9K9VlZ42PP6dNlv6ZEY7A4+hdWUxIot2EYRjbdqMVMpQwmvOu
kY+htxJrJ8YjEoHeFhsS9ZhkTTwwPzT7Ha9t8fDdIt4pzyVEtkokYQa36uDs2kgvGqM7zV5YhoBL
1cdzOskqUvrdKdMMq3ncD+IKCqM1ZcKtQR7Q9jqLIy52B99f3e3nhmtiI1RxQP2a8xyKxFkuT+V6
U9O+Bxl9orlDTsJP935lRQL7FLdA/K0ai1FN7rDB04CATJelsRSl4aVD9EwKuBW6gWbQFAEbrKkg
Z+G+yEwd+yMPaPLHSXmIUQJwRznIGf0bwcIxeOV5ZZe6T9jXUYjHUbSysQe65lqO6R8H6tg0oAa3
EPLCy/Tg3BDcujBdSG9dUp0O67hlFrGNRW21XQ8F0DNac9+atEgmQl0QSsyOkD72NYgY7F/7fOWD
6Fw6+0f6jM9dV/TfqFlZPbgdluBu3Yrood1R9WBerFmFmJyibeXC4IPzrls+U4ggFxyubYjhLQMu
fpbbuBNqIhwvGDR8Je13RJ/LjvYlece0m8ZEs/8asr2pIDIFVTx5HTdIGzuoo4EVl+VMepUpmdo6
LVCyjZqrzZPduh3Y0KMMHZm4rUz2RtNEgWzAhaJbk+/vL7F+XV+GwJSq7Qjy/arbzVQww5F5gXmc
x1m93c/7BBmlzzA2byxTylOah9NC9PZBfDyy6S+gxhoZJI4MFLTW7+0a6fMLVaBeldIbd/bBXjW0
dzpVV8sqVU4Qo/wKTGvxCUSmD+mbKbw7oubD+qsZCJhULb++MD7GON8EYQoQGG6UIby1Had4My7a
JrRfjjfARxY66hS/jxIsbLmMaFoMB7hstzRL9UlDH4BG4qxnH+udnwMCvz26kGDVxbb6k82yMqzp
+hS7QDPLAI33lG1LhNoACuhc5Rrvl3U1mciZyBPo1oC5yXX5F3d5uAjO+qz/qqswIUSG11R8zvFz
0HzDcx19HZPvLAVbqhScudsib3SyUcMsCvd/+wE9h4NrGJArnKZ8XFlOm96uweCM4Ao0ptJ4R7QH
kbk4+nymAzWsLw2oQ+hsuYg8WSog4eu//7rG8oDjDINCiFUcnOWuIYi/jcC5DXIUY03Q4ydAhqig
CB4s2vtkSeoIpLSKPMPX1qAooQo81Mku7QLgZrp0I/m2APJVd6FVuX4T0A/yKHBfWpPTyufaEJhW
raaiiAZdrkpJmeCB/N+jVE7Rl5q1Ywj2GHD1jqIap6sBlDlHiceh0951DEPZslBES6t4uAt+y0ag
fohxT//1mLHYyXTfTDl26m3Yzv+rt+5eULeZCPKuJwq4Z3bCgU2OwJIpMb4FFY104ajMwxcfPjAb
UiqwkomTkojO5rAtYvQyzRQl28UAuole8XHLzfPBlh6IcdMsgIRPD6AcGMig/qNSUytbOoWEx9BX
+ioMT6JGiNTS0BIZ4zKWwpzlaW5ejzBF7ra2t02pac0+qlQbmxDKTNq/1WZPumX4Pqywqxli/M9o
K+Bq7uI+beqvPgjt3DkRpuIdXdAvd4cM7SRP9ifzZ+pURM66uXZcjohyMUdHHX6x/6PBi/hK59gF
JNfK69soTxmwe0753ZWrwouZLWZgBXQ4KRvRbmnnijZlbpdw6L/rvIoMBB5ANKtdS1Fa+FF0rYRF
imR3DESS3dntOE56zL7KzGov/JxDu9wJFTniEMwXOR+8ZGfA2hf5YNfpdXpTik3QkNUodJN3Dt8x
H8mDfXwadoVaab8aSqhZlaVQw/EB7jjfy4emuQENO7/sxdyOZHf4XgpaKSM+pbh6nI2hkoFexEav
kAXCEM0zuJxCwmB9BGoN8bIcAUX3Ph6axLgSk86BDI4pzlnYEqEHY1fYJIF6u4GhpnHNkARSwlu2
HSZWciiPPbv/JptCI3ZtfPVrqei+QavL0uWnqjRvP5T8PVH8ivGdyULqbRZbZWjkAUWNcr6KyFMs
yF935eCsSYQ8P/vvPJB1Li1kV8lHfqkAg5y8jtA0ev36FNzSmQiyaoEglIonE/25+/t4ZN7nyVGV
7jT6p11BXKb9D0M+z2XxtcbW5v8AVrCWxyShJeY2L1XSE/LnBN/BKmohA6CoyjFxLavE1XbibuWB
XJEmxgdpRvejIZlEr22ZpWMA925/zxQcbK7NGcP4nopRB6cEBnooVrxQIXz+8M7FhqhkP/u9I49O
zKwDhtzeTkiM/++TvEjGoMegjIrPKv5qSY/lAvZV/eze6DeyVK4VZYmGCnAq2cMPGnynsBsJzDlm
gQYVzooWJZmhFDEKx2plBR3HlI/v3Wl7HQMmcfcMU/ku9yX6vAftPLcEET9gdpMUwtA9qLBYwj5h
D3lVFZ6TwMT9reiIvmehFbJ3tdSlI9wiablQIS/0qlY7BBT2SpX87ayFlg3O9LebKlzMfauJvj40
sET/S43Y0BU2Kc9gYAeFatV+HGRGvjsgp9rKi0wtf2ZYLphQP2Jhi8Qofu+A7CyAKv0Ozuf4AGrD
96nogaAvQXo9VyKGk1WZxURjri6jk860KL1uTUbl7LT+9Dx9W+x/IuhZTv1v7y0z8i8uA9Oq6H6b
KIaG7aeF99naYQRVgStOmwW2VXtBecOEr7xo3GmONTt1dNq28zlXC7Pps0n8EUHui/WnIp8PshsW
XTlh651nWDKPQ+mlTZGfLyu8oVUXYmjQTJB8rSl33H/GnPPklW4N+282IyA/lglwhFow6MSuUSZ7
pEn81Qv6yM+lCkDWlzIWjE/VIEt/l0MctDxM5s0LWPeIOrzrZ5buZqX6j+Ivnxm3giMNjydFQCkE
HUIgucp0Y+DlLC7u0MW0LtbLT/daUdiGv3Wq5MKyIrbxm6vd7PVFAZO0ESu4vtVneXaaL1rvLPTQ
6n6Wob63b1ReHkX922aNy5Zphpl6L+GqFD3p7g5j++JZCpp9Zdp9glhSBqHsQBJXPF5QPD89JACO
oJD8sAIDYG39yWMk3O40S8I19fjRVnrhrc7IJ6i73SC9bxDVJOnQTGHO7eOUah/gX6BMJe/O3DRj
VDR1+TBXvEZbJqQvjiD1XTgH6JPvVqCq5LKlOaziwdJQ4G3i3QsT3+4Y+qjhVFGlEFa+U2nOrv3o
FfRGUHa69dkpbFgpfLSBpnMEo4QBcXEgEIMiLSm2iCdz6VGaobGg9f/8dYhyydMnuHTdNBisoifO
PyQoMc7WhpjcXKAp8+Grl5ombfYkit1XUtY/0zuH3aqQ0ERmJhQBOeQHZlknEGVLh4jomzoJZjAg
d8XVQOIu2HTY9RD6M+9VrdaqRkLUrHTbQHG0f0+JveTjCydjBFT5o+jhFMurzJI6EZrDcHvjLN3b
6a5DID/erHSJwt3sILVcAPpcQF8/Gw1ZJgrym45jofGUArND8DJ3464+OTSvrmol/roSBGQCFEDi
Wi/Z6dAUDv5hoZm1Afacj7AQZx8tBInYk5SKdqwMV+WZTMVq7O7UDxCgq9IT1IoId4mqOdKqRrBs
Zd8sV5dFuMCZysEgq9vCieVYeNY/+6JQdYvWOhJhtOTHw68aMvtuUzHzdWChYC4T6uslrG39EI/R
VWZ5HBch805vfkQXLTdjlhOxCYauDoHINAccYUWQD9XFWUSNMIqilv/KbAiLIF99CUp0sQ+9/HiQ
YfppUVa/ZRj4knk1Sk1rIXxqIoLQgRVm1r17jWzaar8uRWL9bmqDqbh1SSchZTIYhx3vTFpQxbPD
0Kj60HlMUqs41GOfIHOsy5zq8Qi22ZJrO2zOevR8x1u+Mg8o4HkD6zIS14OxK49IWfxkXjsb8V6U
arO9LQ6+FsLqVmRCKBozUDxq00ms+32pkNf7GlIyo8QZ9he6cLr9yAycfOYk4ibm/QC79Kt1aAEo
P4wjKfLLQvxeE4S2u84LK5QOb3KqB8nLdriQfzygOFHPDHJXnqofxlsJvacMBFU/LKqnCAlPPS8O
k5yLdoEI29KYrlVFzBPxxXFzd+PppXDxqwLvdwmuXAxKws6UcKEGSCfZ2+RCGiiYrdXjjRXz4+Ok
wN4Qq1HE1fPJGkwvrjzhug1q8Hp449T6bo3ngOuHyEjaSUSYGpnkkuniiwleyYlKy4fST2tLttqR
r1hN06bn+RZiABf3//VH/YtelLMyyO1uoSAK4XYpNnVmtgvxwf5nBumG7diIzkVc5RiF7xqjvDXx
U6qniHxxFeWo5OoJ7r+llM/i4jIfUNE3W2Trk8XBrteNqUipFi3RmCO+REnMoiVAQTgePihc1LMU
76/RUsx0tRAV+9VnEU5LFChhiMsUUv+yycYEF417i7r3YytbKX5GL2uOmnDAdWb9AZu/v6+lDaap
ylK+5r3rHFQrhg5DI01XTAis8x1NGYbrDLLLnFkPo/I/FnzehAcDuIYcwCp6yc6ANlLAHluij9I/
DQ7yJBacyNT+gkQ+3v7xOnQohH5pRwSGCUIX7yqBljidcEbfjIbbyBTRl5rLzcS8ImbZKZl4n1qE
CcUHqZ6tNpPmGszXQMBvnaIqfglnlmzdCxiEC9MgF8q5/N/YZcQ0bWrwguj6nN5aXDPMIGLT67dP
bbzATj8f1vSn/f5vRtwvP3HHOdktvsPAMAM5VG/+n7mdt0vrvq7VG18cKtILTaD91+z/RcxCdQw6
vBiHqIRrgfDEAntHQyTW4iXaaVXAXICm8TYQonqmv75LOIzbntwKAqkrJXe/AGUEbqF17fYftarX
0uufUsiYGtl6eg1AX0KYJa7IBZyGG+DsHY12RhTDtf+Qu5vX7CuivLwqSEpSySODYXCEZLJINsXk
swglbE5EZOFggoh5lxDuKI3g0RXAm9d7ESXdHNiktoKzUgIUbUvLukmHLRTYFrraGBWBVeKhsA2S
XvZicUL5bkLUHIa7hV31oiTsQmUU/oKpNsvWERztBU9iJEscvoyi71joaDTh8JgXcbGUzbEE9k+W
cKN3stzd0oXhAMmCT/VDMYaH2fGYWZ64mPTgLVqUntoDWwbsrMLlN7VXK0wJh7pcKWWdCb/ALGWO
bjCfaHmzzg/nAg5yYIKvzMHoCxzrAq3mrF6tSLdwz7PpYGcokIlkpSeu/BJaxzr4/Q1VI9+WOcD2
DODhRk3Eb3r5QEAsot69AJonk+sLt2cHmv93zqA0d2O1hO0nsfDFnzcdp9aNREpEsYzdqz8dJvyZ
+70jg+Vw2idQV4KYx8UbsN/RheUwD3bQOwQW4uE8q7enqsfC+1L4PdWkgen3NA3ZldOU4sE08NAF
wbQY7xEDztN5FWD2cveUTFtp0cv7Y8aCsMQDtkiTSDIvE+/SwsXWyUC90q8ahTZUJzqv0NC8qR4u
Mm7uqH3OjhYE75SkKO7sSgvUywwJppvcn7SwA8vgIUYQdfrlXX2L2nrAZuaIHm12QYheW6kPJJCG
+C9qIYenhDrotnF95AcVFjlL9Yyqc+908Bzak3/b2RvFWWUhzzGiZFR3xgZeFh50R9zBEFPM5dd9
+ooiGNZA/oYgsG9P2ZhgJGmLDpnKT+ntqjFck8NUS/LEWkNWA4f9Td7C8qWKse0dY4MABa9cfGdV
MFX3uKNF+LKIhu7b7snVsd1ppvobaYytKq8Yfq2KH5UKsZnIkAFCVctsR8TIezmWpj7lfCV5VMb4
U0z/x609mYIoioLobbxAsYZXU4XEOuZFoQMFeJGTNPb+X1zaCjyXXMjU7wn3gSkAag5SqdMtkmrG
J5Fz8O7sn9GFSAwpblt3cZ31VgUKrS5ykoeF27Wrwo5KjeLediX5/WMnVRFcdK9S028pGVj4fHca
QYQRdsmBbp8QsAitIGrqKozNApw7Rd7mPtex4ow+mptzIaoljivl4K6YbYG4Y7BNV8brtRiFKriu
hHIigQDbjytkq19RZEuaJ0jzTvPOmEgCAJRqX1bXxxbRgZaDOTRu/Yr2C3tBwVQ2yR4HtWeC0ffH
EZmXGq2bjr43dWd4bKmdyC/UqX8ahGjKqCJOO9HXi302HVolGwGWKuD0TBrpfHyEpCFtRZwuLOjJ
NeHb2oRg953fG2sQQj0yDcctRdZ4goHwmIvz2+rAydTE0MUbCCgOZ/eT3FEe4PXz7DJSrthIGNdA
iCAj+VTOOFFo0noIJkl1AuBG+bUAd2BMVoT+dqVwEjnShCKf5eLZILZosOStNNi9boHVK7Mk3nDv
YXm3Qza4136Yst8OUUfd1ATMObw/BRsu4u82WDy4mN1wQXb1P9Wk/rOdm5gsyFOmZ4aSz3KtTGTF
a/tT3ZzMy92RxlFjBcmtg4WAkPIuCjkQwsXLQXoP2xQcux7wRqAuUiLUyn/UGGPoHMLANVZZf828
NpmulWJjwE1EMwK5lUYl8T6dhNriliwpsDBl/Iw9eddZALLyO/acxlsLSIHXV9RHGe67qo9Jkfnz
hHdUYRFfnZHVS9SG9rCXd0bhpipwIHVWHkW8+TgYzowjLmynD4hS9k71N6UwR7GD42XmteRNgLz/
DCvWB4OfcRlWDbhARqbTf43Et9H9SYAE6gtFUqXnbCaZ+G7TXLo+R3s5FhiG2hhZcKWa0Ryyw/M1
3RWxlt8Q4j3G15WkEFs7jhNT9fFg7XB1a0eFLXhKH+/mL2MFzq4o51rhANKEk3DbjCDVmaJscOg3
BG3ykGug4TZYDrc+xt75j8TfUp9F6ktUkhMS1Qgjz5LbvZs/LhlcCXYnobjP4anQklOJFJCeGd+2
qVz9oG9m2eu8YBUAfireOvxvkjJnH7HOrBTWjV+dxR8wph1tnEgNjFAZVskOts8bGsPmwqYRYXTb
ftaIcvBgdG0LS4+uFQ2LmC+zAwmxfzDX4+Zx85ICPNygAxRDrVsLhFfOoJCuonjgs/9k4olwj6w8
hMmf9c/iiH3vcliE4hqQ+l+esEjqN63S3iSr4rJbCyXri8Ul+vle+dUKZJVCRuScOXGwjqSMTS00
eaAd2iNTfZ/5cmBgFqLWo7lb9kkb/yzmjlIeLeipMR81VSxHSGXR2uOmO7wdWc5N4DS9x4+VxU3w
a+EVBK+5eE7y0fPAD+e/79S51Tu3c2syqSo1nQ+gbtJurgEeDhNefDhhcx0bkBttcrXnVM2xGrd8
bBML5HzvrHrbe7L1FCDx1hAmsnpcE6ABxrY3zrVKAA0hbrhcWJufoAMXWSFJFLevqeNK+3ObVipN
oTUdoYi90G3oAU/LmatE3GOhyALRp7lQWuA57fbCbDI9gRhTTLG2Lc1gsNvAAPl1V9Qo119Lsct5
rIvo9qZDrBk9g/XPKiFYA+0z6gFLz51S8LXnTmW+HX0WF6OuC3hWm6xapCiMTWTX9LZ7d3T2wlOz
C81KojXC8d32jSZxVPSNbeT1VbjKiRlPI4V8XioXYdDZpYLfuWldrjWxJ5KSa7d6YRf94QjDZOr3
31EbKVi2h72aXnDqylcX2jxt/tyJUPGY7siAYgY56ealP7efaxV4RzdDuWp8nrR8b2LGOcLG3zgF
xHUNfidhUJRXPl7INOxIVBb/CZFWkSjHkG3zvWO61uY6vCmRbIAwnRBxwbiDYQ2pRdD51siyG91/
Vff1ILEJjbE0rycyCg9/LR5xivr64EkSTE+PP6UuZBhs7RgD/gqWwLsjSZl1pHl2jDN6dMv4blLD
JWPOBFoM0Rra2dDVjYm07VcPQeU+ZmW5grSsMTAQFp8SlfAyN4TmIf3Usb9iHBIZazi8b+UDtM9g
EzK7jcRMHWIxB7Fygiaa3k1dHeNPkHSgdWKr2Jb5orqUx+MQuDyRL8ToV0z6OcEPpYfJnqZxPPzi
0Ek+XmXIqdzDc8UMLYb3HXKIuusu9MwZToDjYC6YqBdOimoiJNYcsGfNsBHJy36vmPlQ4vZOt2ax
Uu51lTP3WljXPuT/ijs4XPsk4dMFHwv0OiC2rrYdWN/ihu0P5WRPctmIAxnnoj+3HNHeThAbOaGW
X8iZkVjMpNeqh64RdHdpztJ33gyE0nBiR7kXkxEOmiIgzPMNHERNSwc3gjkfyKHb1H6rx6Al4ZPk
G0aso3IEx9HucZHyRxRoPjA18C2SMVhhNMEQuuNcbD4lBWdmpTk+PxV0uyqycPDJobLweErfudaH
WkBaHMwvMGafOHhwY62dIdGht6gvMXmwSJOv4Hl2xLNkocq81RGeZKTdITuvVb6XYwP3OwgPQlu3
g6mpDy5PaBjofOB9FUvBymfyaWivUNup0sS6DZg06uBvPUpadWgcW1bInluKKiwEp2YkE8R9Hok1
JRJDOtyPowjlg3te8FuXs9O6gmSCQAhNcVetbCsndVPGuxO3ddkfQItDNPyhVSv0zndzmhAZyKbt
BhWRxKbW1Gs4rFbTBejGQ7nek4iL15VDZ6UagZYRPPf20xhRma3/ufkpKw0kXNhHynqfjI6gmh03
5lkAI7hF8v91w8KcjW7BnOPp/pNk48W8hfxBshQRqHdXPd8EnfWgrZDo6gJa6gq2xLZfefg2y3Ef
cWuFT8WjiiONmQx1u7icGWsXQ9V5Ywg2meFq2nXHR7DsL9ed11SR0ZOBpkQARUVDYYC5mUkZGlzB
Chwv8KnKAv+S6x24bRSnLsxvFLAsVfJt3Gr48y/yQkhk6fEBmkQUwb9tOpGM+HH+hUCPNplOoFWw
0f4TcQXR8btRZyuaDhwNSD+KNNKgTDY4Q72F9Un1UqJ4sHh9Tt27qnhl7TFIQPvKMp5dy4RAqWjU
s3tSgmkGqYb4Ats8PSfxHYp+YoBt3eYzlNKW6LedUqxR3peWeeB4XyO4B8qpJCc5E34xozXLHk6S
mp0DJAub1wKa2UezOybtVled0zokS9vM9fnTJpi0eTJeIZ0rSvtfQZooZCqSf9VTEgvRZMdsh0z0
psWsvnMP68L5HN1/PjxJGGbm+MuBbun7K2D+zeQSZSY+g8/AetqZkyLK01VJLJMSg8Ml1SKpFWgd
uLp4/JfK+Fw7IX0Ojx6lXPgjwiI7o6nZ7YUdhptJI25h6o7Jlj36knUDN0VgTSZ9w5J9kqd6Ohb+
Dgsb+UacHlV0fDYqttyr4kgyt4X+lhQc83fscd7mfEQCBakmBBFwOeTTaKCKGmDI1Y2ANWkLfRPl
h+2AEFU+xPzUezime0IVJ3WWjr8ojfPKpM2JgBxsj76zrt1bds3SOpu15FT0L3eDELVCoWcMtWC8
SPwsMs0FOjMKB6ZHHbhCOFbgaUkMRzUNvcV4YtY2pS3SVsW7yhpJ/GDFNN60A3e9o9hMNwdxgvVH
1Aehwk4b2JXz2yRRxnJ0S8KU/MpiBYcH7OLjqLm8KEnIlRJHcoCQtKAj/Hyk6KAJBxYRBvXPvL1N
3WULEQQc0GFdbIamSgASeq57G0+6oY7OFju2Ipa916XVuD8G3ZY6Xtx4639aoiqDGXtbx9DY5WTR
no/2HEmB50SzCDZUUNIl/Izj8iTQgWz/EdvsFa24lHyEJqRjAnjS3eLfXdGXrq0HFbULXNqL6FmH
YFrSh5upAyv932emMRW0ewOGLpfjMRWJpVdhcbxOJq5tgQie0JzwZqZa44mA13owHzxgE1Ssh/QV
ifCS+lBUKJ5kjfxFlx4kybyGjhMPg2HjThCHT01bYq0sdFyKr5J1jBYLuGU3n158q9TesUBxAZk7
zOtKOZusw4obwRaFEIJ34uDc1kfYGi+VFy8AGEF6WrtTMVw0vXKasUuLMm5AcHysHaDlIbmrM6wo
ZNIc085FXrXYyHXzDXNcUly3wjRBY3pyCYqmErx3EsmgsHW2zKpX6wILxG/9t0yOxWu267o1viO7
jeKSDdVdHJydHfqpFygJcWHH+nEhv03B93pOaio9VYetdAR05jd0jimuFZVsWeWnL+EQz4zOd14h
AJ9IxXbO5DMcMYPBxMLHPRzf/r69xXESFLPcNjQlPNS6UlkI2fq8+5oKo/qnFTE3U61M2BawXzY0
lkrUhGo6HnXTmrXn5vQMW/dtQ/rQ3tqym3y7DyMVo9plQtlrJXL6UpTAeVqO6iaYduG16dNB6Exy
evUAeWuEO5gQSPFx5Zua6sKL4EuHm8QCrx1q3j8uQoGANaFDmaq8+wBamtunYtyYUyLNx5l4nyNB
DoLbv3pMkbpzOP4VW7q2CQj+Fq7oHXsnQYnhoeElnPEjsMLXjfko1tyHj0CCbW9XvW9cc2MuRT0f
EIOGNQhx3ubOjpfNM+4Ed/+l787wDgHJU+cJhfeCgyCKcGbTLilLGDDGduO3szTjvoTnTS1jMc0D
kPAMf1EL1LCUHPJs6lm5+VMYRSLG72YP7/SWIPNNWnUpLkJjHGErHWPIko4DHhL/RJDg1DKeJPT5
F6nfi8cj5TeXwipO4/D62N6FAzeosb4VFv+hsHxbDHXbgrHsw+fNZu6pDiDQzbUeyVIABt28JtJP
LWXpKDQ10SBUeHyM89PPqMXA5lYvknQnZkdGi1bSYA7PYnEmtQJ7PqPqeqR7g4M0HUbUy3WTiuG8
XQZUn6CxlU1cwLa4oyRaqh/+Pn9mbS5vI+EtBidTYCDtbSLTIDqTJjic6+mZDySwcfDnnUjpYgJS
aMhakuTsyKl8f6NouRVkhowO2oAOXu/eheyq8UxgE1yTiiXD5lruVieJ/2tfv8NUXnw/oAZWjOH+
X3Mp4qeuPywh2DiAR1YyI1Xe5DYJXs9Zzsx4d2f3Cy2wU5wj6C00scFcL5U1zVf/Yay4486AcZRM
At4Z88cO7xpgH1HZm3NCN7KOepJkarftoTC6LRXcYq/wK5esidTq+aNEac1H0QVIdAQLE3wrFp41
g22BrlPFNQxh6xiQKExEZYF6TFnRaGqRnzOf11ViO4xy5pKOEynSN+0yNx1NRpEsps8Ezh/+Jqq1
4/3SqZ1w/Fer9OhWRx61n2U0Vmkme4lh5N1zQ++P844xRMcfFWz+s4NS7U6Q5BGN7WdJWBkCooez
94yZcF0D+c2kwG+D2YogHXObx+pUZWp6nEGHNl9Mms76nvq0SbBz/gthy3nAcnGyJE+AlpUvhP/N
e/X9fQYCI8t+uxEqDkWBllqu8UddioPoHBSEav/aJedbyEJDMPVMN1HBDBhGpnEALDxPUNzOSsy3
sNlfMfGFhzOxW93sMbcrRrI+OY29vgoJaWUB+Zpvyk1lzYE3Iz9GHV1r11HSqrLjRGdz5vOBz8zR
YppSCjZ1gGyUkvbQLM+D7kQcdGaOD3MQe5GAgghkc53WWHUtrt39KrAIb+2RKvvLurWdL5Kuv/AR
W8Rq+JM7o0fozv8AosPu7tySmGvxEYzO1EcS+l4FeaEl1ZP+lLO/Bao+DTvC8BxtnYFz1C9FL9eW
tpDobgF8BMqfNozde4GNoFszWZOd/F2QiFnZEAKuKS7vNH3k5KSulOjuJdrWGjjRT2tNnSFF1IGk
ub++W/dlBF2Mpw4tkIwgUZ6ZmFkZj1ehuOBjCd4XZWuy9GZ2aDBdNPAZcCcl3pwGOvwVgGIG7EvB
n5cehhRvrsy9sme7k7GCqaGQnx8TJKdqCw1TCwUOMNS+/ICeKVx3Oxdf0E1b83CuDR8NK2AKDa3D
EuB3Tien/WII8ldmO2DjL23NWCT3/gWOV6BfRjIlNpy+9Byu5CvB9IubsaxE3ZV8N7UVDOALfaYE
gbgDHkZA/taMWk96qo5PWUrBkY7aloqfpbVCCP51CPuNH5fUeWXfII6pBRui/y2tVrBA9qk0xEVf
AyyU4sG0sHjJPPybXUvsMeGKMYMHm1rSfYVNsSGPT+bez86bF+rulBgG2Lz/sgiF7rfD8NXy1bqt
Pd/6XEdyYN92M3DYwaIvkKltBP5oFqjBZumAaIrlLIgXQWpphIrWSqm6+SBA4AxBMP8tBMuNPtvv
1gTXRGPzNfTuWS5yDG/Axgjm4KDsasX8dFR2cwfNXbwKP4KqZ+85SMR4KGrg10JM+tV41ZrnRxLb
OYWxJDgfJ6CmQ121ONvN+hNlRNn2D82KYE5HD6esYpLzgW5ouy4tpzHGj8Pp1nBaaP8m3NbvDbhE
Uhu1eiQMlWln1KfXVtPyQHWMSd/g8NLaibvTC0LrP0pbmzvc8DxYuAdAM6eXXG9UGcGoImMecJ5J
UcuVpRZJX2wSMsfS+obDH8yi5ncKRPbFD0/raQDPs57RAyWX6KVud47jJLKaNIUi34pI6UfTBCy+
15FAI0y4zkz7x+L1CjerFLrrR4gbcD8KKCk6ShglvqJ4WPz2L+4IDscRNO0jQDbfcLWQqOf4fHm/
pyCrqgjsT54w8Dfz1SygSz7qKCpyyAl22pXu5OAJGBHZi0xIu7TR4DYV8ogmw3+S9IyD7VACmbRU
EvXROhlbbVUvU5R1kYxNJ0eEoYNWblg74g6SZZnu67+sCh1sAOqKzhntCmnPme/jhPv7RHqjUWjN
bp3UwvvdXZff7MMbz4kjANO49sU27XBrBB05Kx2YYtP01OKFHIcueQWCG8FAJ3Tm6AujD5hLQdyv
6P1ItKfBYI10w4N+ke4IWfI7AXLKK7Gw7l2T9+ETkEWtu6W3Z8OaG0w+MMBnBKj25yrwPCjce967
BZu27G/4BVGLamvHvXpvSyvknnLjluDn07RVnidj3gtobbwH+SkweQsFMQWODwMzxwG1wAE01oRP
RyUOpKFdbD9h0wNqed7TBWQfQYttTMIZ+Z//8nHcu+zfm8xPi+Uw+BmaWQrfnQWK8l2T4L7IJ+5i
y2VePoedgsmuSqoDp7rbE/KyoryMrhgneEABJ07i5GtRoHfMmDjWEl5CYrSnM1uvPLkgqjzktEG2
cdp/NgBXQkLJoul9vBpAfy58x9UOYrTEqV/LYJcSN5qIJWKCiAwPOdym4p9MzBgu5UDc13em19dF
9o5LeH1BjhqMhFLw0atNYfPUZRcdQ4Yya7BXoPhSPYBaGdqMnpJX5QjSQbT+qOiS7yms1dbBadK9
vftSOus5tcJPzwrwVtQW9T7N+cD4HOtirnhClU15zZYVfAzskcc955UpqiNmztgvxQyx8bAwJHfc
7ZuYPQUXCCcDptrZ34RSmkbwkbkN0hn9Q/cEvsbBbvvDtdv3xR3cucuLJYjNImug7E72OytcoqJm
YB4mqDVrh3b85idhwiTGlphKGB5DuCSk34NGoaWqKTRWQhd/z++OT0nEUwhTIi20DDJnCXUDW7ZT
LfTIqhHxqqdjo62+1S/+40tpl8m1mMjiYjnj70cBWiWMY4xxwGkkvs1kO/1hYXgOU418IEkBy6Pb
jhVa+3tbZyQjwfQIyF7LW9IC3j9h1j/1C+4yzd0GcXmztG6wEq8gr5OKZC6tQVkNyUWz2A5cn7Dq
sTbWy6IRbLus6b+K+q6cOBvQuPLbtGs1G+kDwgOvSDSbPa54VoqbWc6m4qe5aGodsIjjxboBqZd0
oQQzi3BGoOi711E6xnHVnofVUJ0ceF4Z6U+381kQpqLPeuytM05I/jz0oPEvUSt2PUYr8NI1VWqa
zAA11TBqowfko3NWIcRbGYi4+igb7y1ITOKymaaBctfEYvu0tLBAFyHN658KJDA6F0CcAsKMLKvd
B+U0TpLcBO5U6EtTWIr6Zkfr62JEkLBQgQwDtAsQdMbucNI+BT+LOgBTnzjP7B0n2oDan70BwUFy
ICs9TMXj49UxH+6bbgrYRxJIVwBjo80WHFdJYGGVvMIKV3YolrhrPVro+cb1m58cpA9mAJvjS01e
8fkkFxsf9sH0oViRnyfyPy0uc5XWrA55iYJvidvPrVfP7jhOPeoaLsmPmO0amEVCKtfgIbtZiqOl
PgGyYx8UuCYcR0c8TJoPtpF+gM6P301sbXi8pJZJpZSIP+KXxfRT3Q8lgjqlfXmK7VSJzYHj00Df
7oBEE68O/nRErdHdgkh6vjTeLsODJyjG2eoJ6lT6BDGNXIXHAHMxhPVdxdirAH/17I/7T93tk1vS
09AwO6e5w6sviiHN5trfw3MuR/Jd6AhoPhwYmpSdfxupM6YcFr0TGokR52kQxsMUv+Dy5DyOtv+K
3r9a2fn39tvlAbQdTijozYVJxNXVCWWYiut89tLLPjFhfYhCtTiEdXZPfQ4o4jVYQtQC30Yrqy9O
N1L8CUMP/x2bJXYF7tbAjVi7yP5lL+9VxbovuwYq/swhDLFTXDaxL/vcBd75Zw0EjL+42yrRFOUi
VU/eV0Axb0wPhec3G2vpojrFEYBQwg8aPmHVJE6x2uM4gSY6S1tBZgm62s8bkwvVWoz0ejwa1ARS
bLFwKycIFPpNjzeglsTDuWuuKSrTy5uqaCl+cl5/+BQVJ0Z5sAe/2P7NQta+xJiRtk4BIBOnpq1b
AX5iSPs466i8fx/g1q9u8TqbhJ6xZtqqnDPiPHzWueApn1RTK5+x1J5tR89wD4mOly9J+QaP4e0g
UM0KUuvCsHlA++RjkIct//ejb2zZSssJMsRZ9AA4jIiWpJsuakbhtWdI0uVtxrBp43SNW9XdSyRX
/8wkpoG86NEhsqptl1DILdZB9tpqUiFGZIW5/9a0eCD4FAD+Tzo9VLkFQ7y4k02esgP+Lj+PjGMY
2o7aGAm9HnvooFzGxrjoG9SUiVhuIfbeWSIawZKROD5ERvLapGo4IXGjogx2drYSXyF0LFI7CrGy
96aTdLXU6YSv1roosVT3jSVxiVemWenq2YIN8NlSQC7rTYKj1KzJOqHH/17p8wXSSZ4l1Q/5iJIS
3ooGtkzMI27XzD+EYaswKKRo1ATc4zId3kctI5zytdojLkrUcNg+EqQQhD45HlWYuwb2m/l/+JJD
DeMm6oWMiwSJLjWqEnfla/VH8UXk5z/vH411RNO2tMrvSTu0rw0OXIef0BV/74sl0RwD1VsHzuTT
wJu/Op1yp9JkHOtXUOvocaBi1cRuAnlkqcuKB0gu4gN2tYgImyPAEuimjx12IOHrUvZu6cYTUEDQ
R8nNzVLqH30a9SdVuCYghwd8J+rtgyELgQ4QXIrXqF1SwtrMm7LRCDaMrXQsep/QxLcRFAtosvml
wAApvRtnVU4DadhNh8XynoX9yfU0y7prtz9V20t32rQM4bv5n9Ff65eJmqGIuanGSH6xTAXVxetr
GR7LrKDtJmUx8F173IXhXdsXjQJshoODGDg8tv8kYEL9x8/qXDvRqQ6TFiB905KjqQGNB4UvUkCY
vTCzxYYZsaqiOfktOprgf5a7Ts9rHeH1q+1ZFk6/oYOHiU4S2uHqIyNH8xzCY7ICLrKhIHMofBa2
vJiqAHSyURQvOvCol6a580ZcEtfFfJMw0Cwbtpjr4jkDpWqkSepdHOyDqJ1/Br3X4MjwD7r174Nl
rPpeb3bFj3g9FdyEE6ijRlWi8tEqoPZUg20cnFAIl2095URldnYqg3/cVl0qsctqCz5qBl8hozGS
pKX3ZJHvlFrRd2oB9Fq6HI31iZ6rlvDWJ3CIkMXaLp1AJQbEoj8fmkTVRt1/dCGYFPawOMVMM9VR
B6z5B1Owgw5/2bWwk5T8wep2YUQ33NAz2w7WOoJFZ0tveu5ZI6V60YraA3GITY15xFjlnXHMR8vD
ocQ3wXyAj6Lr1w8JftlOFCjDWqE4J+p7FlS4MopCl7y0kOIqWrcgqm+N0tG2T4cwGj3p6AYanrbb
GR/ra1DXHjLQRe/36DOCVhccNAH7djIHdB3za1g0zf4Pa7ADmk9xHHHOWaZHhA8E1Dp09jIcDIiQ
cMuWVGKrT8F9csIXcMrpCcAa//NbStEy6tT9RXUE3NvLPm7/Pm9QkTXNJKvyVn2Tyf625zET5eI2
BkMEOk2psP9+ktp+ZiApiDenSz0gV2uELcrqvfMnOoz4FeMIxk1hgIRd2viRCfkdt1L0494lp5hf
5WP3yJ18EZk7HpVrAq6jndtm37LIRgjGhnLiA735LnVTol/xuI0uLvGrBb88rlBxMfhA0ERbNnBK
rd6c3W4CW495kwm9hFq5XHhjZa5y2UxnaQkN0ZGjIhL/AdNDqZ6t5b7uULemlsBnfyU1+s1smzEp
RfiO1tBjBHwZEPkg4daMkjvdeSj87Bav5hTOjCb4B4/giYkHfnsJ89qIbf91FLj6dyULq2DItGOv
OZnKciOshXy0Gmsb47DHw6EVyaj53we/dMOpLGT2tjeo2Fg2YJbNfKYlWdx/vh9y1I/COV2MxXHp
8uycuek3nqqVx3KeOudzHfQOvJCHd6SdyRJikwMrrHdNm493Cr4MPh6qo2/6pH2WQnMyUasdnBp/
FiKW66tq+lePMuTmCHUHMVeDYU+vUQpcoyiVDmorTB/p1A3ujlsAzmQvvyc4/7QJwrIcdFbPEzv+
PsaQaY+QSJ6e73xGDBkmFr0vJ/9a5gfvEN6P7ecHXK9AKfAiwlLauU9tiJ2doBSDdzbkXSvF+Khn
mGdC63XpoLtqtQNQVmhn2jjxkDwa69dShXo5AmsNIZ/Gj0LtKp6JmzmVlYiDBqpVR+9gk4r52JQi
qBqkuhjjoq2kH8gVQT2AZFo9GzWycj0aXpSoDtFT5MvqfXBfDTGL81g139hM134Aq2g3sIAoM72h
GT23AGPMzgHUbJvr/l1+9BcqYe11RwNkX2WORCQ3A8MhDgruXYJCzDYpAGgV1S4q10c055Iksper
Wf1IpYGtAVMH5WyfKOHhN3ZIg7VtDgGwOd8b6HLMisQamDRKhPDSJDXQ9dFOtC5YxytcUFBXwyiw
Iq/FwB6sgk6u8mrHb3hvmN7BENv8KiHlL2A2ui5R9bwFIsNIVjJ6LzMq99JekC8k9/0bxXGDcuaz
ie1Bb6sOxx1X/VHldv2V0UUUFKcs94/Nd95vIZ46ISg2FxAwpyUSqXvsOn3DGTRVpUS42dvhayXS
EupfLPH4RPM9QuA69/vp9SSnylnzKl35CECuSX8NDsjPlsexHcsckSiQohF7SaB8nWDvmhQA9dqC
AKmXC8EWJWwzURG5DdTmZRkAFEjprRXgNlqEbuyS+2V7NMS3+YP0MAUENzdGvDpJgLhT4fLop8BS
Cb6GOAxyc5bX2oFQo3b2v8DIIgO4eLdXPBGrn7kfFQ6mt0l/OxzuJRJJDVX98VaviuvOU/AGeUby
8oQIiOBacAh1vfvKHFZOEXRC95rS2l0tsMcsIEf/kw/M/7NGIkvUGBAti5skCPLMc9BlVSZj4L7z
VX9nIpNU/rRlPgfPT4X6Ol74krS4hgVhgCpFjLlnNtm5X0hzwqHlJrCrssxWjWgL244mMD7RLSWO
kD/jUlzzKQ353BvZ3JZIYUGzwGXw3GLqhsGsDG6a2G3eUJM5EJ4BgychA4WVMTrXXeMClKbmA4DD
x0wtXEgWSyhDQ1SkYa6YJPah4NBlohNl9Zb6e8Sh1kGwP2lMIwHTjED3VEBFZfoXh2B0ETZRN+qV
1OVs5n1GKcibab/zymcCelc05swd1qh/1gOHmn382K8UPVH/SucUfmkK98Y+5pZptpjQ+B2pX5a6
qd1c7hR9mDtyjeE9tGZeomY1nTAIUX28CZpqJU8Fz6MgCBTYwI2gtUlqLdqJ0DUYVtpuCujA1bqs
d+VZfXhJhz1uWWWnoSNcxmuOGmJ7eD6oO3ZZDX6ae+2Ip6JLBNNpovzZ5zf4GClksR5hd7b5ecNm
3F7hKDlN40g8CvbdWRlXyA+IvMlm5X6g6SXsNnt+y2g1HKU9qy0eZDgBUOVkmGN6Xt3Fqecw9CRC
0DogKrZoyFhJDJ25qqZJRarJ1C4J0SBfX5ZicllYpHf77bbC23wElt6/xzCCgeRs+GGEJ8cpN8Ej
shrEMej8PYtre76OYWXYMuxh/FG9FhNSzq9Uh9qZ9suPpcb6AO8FJ3uHfY977uusDIjqt3HIaKpY
AfxFqj8AUNQo+ybIRbSQ/OV38KggTqj0KD5uTxHqrtf0H8JjjZsLlR8PcdQiwwG307wvnNQPEwAW
VU9UlNbBzCFPyZ8sqhavbrTMMiwL3kyg1z5wVchGp8sC/aLK7phnSYMfKOAvtpK2QTEOGgXlKFw7
II83AF6mye6HlvFvinLRF9ZvHKpvw27Ip8lPOPoq87Akf9gaiQ1BEvF8AdO98ykRH66adQRHSFnJ
gAoh+p9CxaGNlsaTgH4gaceHzESYWZQYedwG90udGnxtr97C1+GM6teJbbO0Lnn9z2o3aWkRcPZb
v9fRw9b7YAa7Ye73CakgxF+d5gZSpZM+4xMxmWZgnLl4pnTUs0jxjWYTBZutXVj6uooD7O51JNku
ZtBqq0mCM4GrK5MhJ1+8/fH4bKnofl5YKl4+kLCQ87WM+1UyjHZv9PyBfCRx424ocRdokgwz84T2
kRk2ibKDxNHm5FAwqzEJbM9ZYBov6sE4vFSo8f3g8X6OY99NxnA8+4MG3VJ7FrnP0LIY23AT8345
aYVKDQ3yJwwhC/xC39aLnt6mX1daD4a0iAZuhaa7hHmkrKb2erD43sUl/VATaO9oMBIt07AuLYiD
S7p8kV54GlQz/jSyYYAf1OlcA2VIK2k7BfdpLB4tLwxz2Ve0z1lL8VAk5Tb2y0bQOnQuiRM5JgfY
1Z7re5N3n2vCtHwxRdodwZX2gSoHAWX4HYWgDSr4kyRSsb0tTfVSZ4zwzdsIc9Um5/xRE8Gt00mF
ueetOlt7I9kRFIdaFpCqfBu5/ey3ffUSrs9NaasJ2PRvIeszYiY9vJa/pkn1Tr3d22v5Irj2wg7n
YNneazLA9KpDG2/8w4ncwPwxc1Q5i7abwbRM7SnqiK9aHwQAPDdAd+gjC/qk6mNcyfaaJHCaGAD7
MzShHfgjVuqTCbNA5d5Yf5HOYz997DsjeTenH63H/nBn47cuVAicUVzW/IxJJs/05KcHprLMbTOd
X5GwlVBli8Ar/Mjdi+8UIJ19FpXJddZ72yquz0zD/Xu2ERKnC98vxA6qf+zEl78rv/gzwO/QONyk
GZrY+97UYyByWjmsXmbG12j3YK+EEKUoc+5cP7zZ7pjJyPYJ2nfy6yjCJCjqRD2h8R8SRZ9IPMfX
nIzovyUglXEeYaOEiiDm/Lwv0cWjl389xVKPEpb+Yxu4TEI6yUYDsdtHpCrD2WKN34EogQWToTa4
V7FLue2naPR8G0K4yuGRR+pEDxsjQYfUUMLl4tX342o5pBta2KfBYh8OLy3c6U5vgm8gy4WtwToC
OHQknPc11DkB4YehO26LYnNLfrZ4DqlDPh1AaBnRla1WtKu4AZhQo3m84SzYLPKLn/jfgrLJDMWk
NzcA2NeE7F0ZsfPgKd/LgxnKB6EaDvxOIGUFwGwLTuXy6ipw76YNTy0rmCyGZRUCSmQqT9IJKPzY
elU1VopciVVmHaTWEbXwf3K07Ktsjhrph6N3fPC3W/Rxlxuldqc8xF+9lATDF3PgdR18BQm6CnZd
vy/0+SsLKjO1JriZSV7ip7jcECvbnhbbzbY9fJGIfbhWQxVja3RA5YJYP2TuxjheAp5dHXl0ErL7
9JEh7N/U4Ot82tirICr/SXpJ/E2eIYOh1eUQXEFsubDsIFDhWVq6Wu8iqJFbAQFrgpDySUWhwrK7
r1ca9ANpefOu4mfusx2UmqvHLicHyeIp2+HF0Kdxq8k380PZvMfNeyBjia+9jNaZblXM6X8s/u2H
MEsFter1XSl7HyD97Q7FpHja8casH2Jhgf2mbFmZL41G1uDo2i8PrWKOrGqtAtnlpS513N+yD5iu
7fEtNBOwSXYq9dgogjMUXfdIHJUdUmG3aSPTxj7qnbc4eeL+sw3RHHW0Kc0Lj8dRFBfWiSdj+X2h
1IgCULlmK4+4q5pKu4XtdMd0a9tw8W6QXVcXIjArlJnW8mRpZ/399RlnGlk3f2Ay8z4mRBgofD6B
dydgiKA+sykmuhzEkI+n/rHozlNM2OkXapLadRKEjHSr9vOxUq2ruuYl+ZiWaOwsu93lwaNm7RwP
Fiim0cHmxALRayZo2CTn+2MppPg4uTs7SxoJtSEFRgrHnocqdS2G6dteEFT98YCWl0bX023inncd
QzkGPQ8ilt2VFslreuyrSJ/26F6FH5v7eOltNWzDiCxBvrwokE4UoC4NT+gWeI//7WpYbW9A3HLk
aToC0qGk5U8m8cW0NjW9+ZMwJUhhCDILvR+f6jycc9poh+uJKKLsE9ep+6koJTRGakvnrAcNGrXf
UovsrgfZ//jO4jQEDfZv8TzRh9cz6iOQJEkCjCfz/A4kOEcbWKpkseDMUoHXyuIPQKkt1YYxVEhU
1gxe3AyOIlYMHblZTLUze0/h7jHjZqg8v7UCuKLPzBgfgCn9dkMNtjoCIvuVuK98fazp6gTOvewW
g1osP0CZiZsIKAyVnSF0C4RAJc48suSKmj968M4UC+CBU5gnHkykaYGWpAxEhLbjn//SFAJgbjIP
GPJKjavl755DcCHi+yVcXqnW7EpmXiDOYI+/mUjep2kp5KLF7Po7UvmHYGI2pcnBsWlt4iZ8jMLa
WN0QpUUI7okxVX5ud2XgvEQgIlRRwe291NDG4j9vUunIFUJ4Z/vgUoX/mlUM2Cf6lazvL+TvbxwC
WXIgu02J6HtzKU7iwvHnKaiCW/dRPnh8JZ/js7DDiubbfb6094FK8I5uXGRx9GRGc3iQWvG5eHEn
3kJ4MDjsaLNYt7ciJim2YPdmVTCJVgXhhjbjwWa0u7oRdWgy7PDNmYiDuL07IiiKIaN79NWSvgo8
hmNmBMLBndjUsihjvKh+fgfq6IW5jiWPOT3A6w9keiaEeNXY5O7YM1iXWkspDm2zVGH62w9SpdPj
qVNhdj+MwSfCrkOijGYNeGhNfZegIBrdsaVTIJk8KVWiUapLhN29CQZFlIO6k7IlLgCYjmSquF5q
Jv2oXogycu+CN8YeuFGyNOIQ6FTaCiNBn74/P3MSv5oufn3AmnROjcy/LCfuy6yC7e0Z73fMgrcP
6OErfOyUTvKY+rFPaqlaKFfsC/4h9iF+Z5xxDV5hm9hNuHtgUU8NjKKRHLu4+dxyZET1+a7a2HUY
NNdBeA7TZ5FXb3jQ3cUTKlNPKXwBfPWXRZJDidLa+bEvQ+f1NeOCMGUTzBuDoBhQlAFqYKpIRPEj
TOuBzQfEyzZEl+TBHXnOZTSZIGuLmXWSYtclZe5UQ9yoeB47AKSHnpqPyaV1jgHen9SO8LvriJfz
gqQiWjRAdyNtORlrA2GbQVUf3JEIr8Vh1ZoZdb++Yl0B1jNeVigH7TTne6GROro+eUmp65rIwRpR
zIfiVSwDI9eRIsbBBaloZd1/A6+ZQ2E21EwDSkTHghiHMRzA9usmoFbO/fgMG6lraDcyUufKJhj8
pnkZORKio72kFycyE0WEElQGTniGWwHu7B4UcGLLzoNYksaLvPqmRN73eONSX+0+Hv3AJxitdGdG
QBzFFbccmK0QcWCXKdBWw2KZ8R1gMt13UL17NtzQmaNbz9Dbm+o4vr22iiDXv5Iqsv0Aw5ZmLIBV
DOCD1OQS2deIkntC4zfvohM2iMNn0WDQqDkRm692aIl0PtT5o+/5kKx0KeSgyoA+Jtfos60jYtq1
glQXP9+tE4YiJ9/DL2HN1WL6lVPUoyvV/+exTr2nCFTBJzLNmHfSVbHM/L2GdT7Im1nYDGWkxPLV
15wCYPk16Z+iIGhl6RxJH8hdFssHujAuclLGcKs/p4Yk0hKgw6niSs62hjtHRfDlXghKng5HHV4O
l5zVoyIy7Q2c6LJ7ekdHNh/oxQDktY+YasCSHcc5t8rebl7xUmWSX9jkpO2xlFh5mvdLP//Mlt2h
bI/KJd/Mf4GiRpuiAy1vDpSup0493aXFQoZycHHCdd2LyYh7cEQS0J/E5cLXSyt6Y+wR9tpouo5p
qnRoulLSpD5W80AOsPyM5547wlprPLH6SRBc+TwLN/I1Uk2mH0CJkybPt1LboMkqm8FFwkU4OIwb
EohDXlJ7V46xqU+gGjV1b5P02AfEA5EAqOAl58j+N/SEXo3rY/g38UGte5th53Jaw4b5SqjOVP4b
8GI8NwzklfBo/Yp0EkgIEiUWZmcP05IKTMChO2EtXmRpmw06hwy0sJ2x3rNFbGrCydli+VbMCp8t
VULU1yoiKgn2jxqmKgKOxYj0Pf27VEkONqdZlpkqr47Hphgheg3r9k33wLu4cRBdYhX91haxzqC4
vA038eC03hE1EYJAOPdLO4Idg9v0RrUR3Q1NUl86KbBtLIUOpHDJVuP0Jk0FLmT9TBQCmnLmxb7z
DxTgaGu50jaUhroj4vXHRXNCudLcGS6ZEJvYa59+eOzocZiBPVJjpKLM3fRQDr3uaFhOtpiBZ50p
8g72BURr0Mb6UNqcwXZ7oFijbVH23cphjPV88NEH8bk53pCQZ71lEqNlUgKxu7gWnPXTDQcidBKT
upBHiBnCNq7v6TO6lPB+tBwYjtQoSmzjzoarua3K1gN403JzoaGLgmKh4FraqhYFOXQhwHg1+F0q
dVBiizlDxiVx6viFy1G7Q59s/R+LdyT/fo8nFDmFyekjM+qH12lEUHnxxjOxHLrJy54kSfEQ1AlD
j0wEVAjWizymnc9Ps7QapwntGQ5eeA8LUdgLXTEm7i0ErQiye1NTh9V9otE1ShpmVB6L0I18ssa1
PbCDHSeyyvauoCHJu29E5VsiXSYoOjUzlfQp3Y6URb/E/1qN/cz3dTLb2hK7FdnlRLzCNG+rEJkP
31eGvYDyw2yfcuENV8yP3rOz/y5TYmiUYQQRvUN0rSRoPkYzKgmNj7nGC46Cd6MdMarEMo39Ts/v
uZrC4fQRTVLN9Jhi2smgaxrrqYyMro6xipymHCbPfSehN8XhkUa+u/ANZvAgvmZAV3AQ1OUcrO5q
2mdqU9xPGyNuU8PiUJge0QmDW/4mmA70s++ZzfFqxPvqKNNbsxt4LHpL/y81cQahhGvDjUV9/nFp
93uPNKfHY/iARj+Jch+K5nPcINH9JNHQY3oyif2jiz1nImS267GCECTwWcQXUwL9O06flit7GFw9
ShdErzXVU/Eb5U5TPZ9n6c+aNinjkNMITMkegMQUrHfbe42JBcD2eMbYTU71utqV58bK4GrVO6yO
q6GAIj8X2+8FjDPjugzrKDBWNbDIw/aIXeusSW+bcHLaIQKCQYXqvP188Ogsa16z1nEwh+Crln/8
e0KGFuUki4pEg6gtlG9+ly8gDJE5I+ItzUEB+xSnzc4/5qH/nra4AKLd911v74OEVrxwa8mnQFKD
ORFYbps7lADywfQdD1yCpQOH/jT+99KDEHfdFbCJndODzRfL5qiM8jRXr4LgJA0j6pCzqQU189jG
EnBlL792P01ujuSuiY1zOJ/GW+T2eJpOGvoDhAXXJX3nEQ06wY4a8od57tAREvHsFxp8ud3J3bxI
AIpZZIAvLWujhTvKQOje1dY1op6n2G9s9SqIP9oF3TDSCjC4l6HVOMSnxA0e+MloiX7oe60eKVyS
m8ItiD01thEVxYSb/Tuc8Lp0r8EtJYUy/gWYEW39vHuxievHyrCr8IbEuDPYlIyAC2sm9fL0zDrL
TkeIjNsYTqyeKwEYXYl4qXVz6Zm1Hko0stDsjWs6o7vvHnk5+aFSts1ZaOHKMP26MvnJDaAI9LkT
2lcT+jsXOgl9JYnVg+jw0y3yQEPh8RkZVwtki53TKSKyY9uuN4OloWhaBXP91XClcGGPMuG5MFet
QNj5YOH85ExadU8uOIdI+UBpt6gycRFSr4pRG+Y7BZtGy6QI6CC4shY7Tap+7LUasBB78XsGNU+1
JXjnsk5hWdQsvZHcRfGI+SHB/GS9+zkOaWiJ8I0ZIbncKTAcMDMfY7q4WoZy/IwAfQKWK4Oieum3
QvI2//m5Nu0OFuV1mpFfivmf7oY3ChlWlvw2Enqy/Wz3NC3BTN5niduk+DFGmdMyX8qKWnr8DgJO
uabwUndJ3mIKqpE+onGxNL1ldYJ3iZneCUnr4HWJRHAsKCabB0B2vQhiQA0sAr9W4XAZGLlZPVSm
IlTX4/cADw57U8oTqLh0eSJdZ6uEhdYTZAbwEcTzSXnjGf02rwFBXgHlABrM9+2cZEtYefeCgCDe
oeYLi0ACHF5C68yN+7/N1DOQRCMgDVQsQiPE6BDdpv/fZzCCuRMBeOANeHoBGdQ90u5g9eUw8dbh
/mlptWdHXkG83A53mtKDvqjc6nZJZlHyfUtMOByapPbhUaA9Wh23myWHiqm3QAVhqBmICTF8CIx7
7F5273As4lSpuGKEJ7NMv+lUPWIFbpChpcIj+6QiW+kJEyeg4/V+cUuuIlLxi0dFNInxp0hfJZ8/
RM7fhHqOkELAk0pXrsTYStM055aJFUqH2l3hJ3nTOCZexV2edDV0MfA7Fe7sZUzNvEx/ooJexnRH
V/QQPOM9AlLY30TsHPHVo7b2IQiM0TcykfShu5c8IUafIIPLGMAsLUmQMvObS9NfiQtD4UjMmRPI
R22fOt5lY3qS+NQm4j154c6EsTafMv2oidH3Bu0lSWDjgxS79+0tgbCfMiQXzx5kfU5DiWL38lE1
lWZhk1ihKxVdiLdmUBbvj8lyPwTFYjCYjHGAcc1xiWZVhXViAzNZvbP0zyGa6tSHU5fBZYkYeVxw
poiLJkkI1LiVlJyC9S4Pq600Yyrzy/VtDjYWm23HqIQFmRtF6nw/X5eM1q2lhXpeRAvFJv+JvTxV
DwjaDs0BO/7TAP6Ddm5pzbFjZojSkF3vF+msQgUA7+YiEME4YUXOg48hVAlbO8580ZpfIher6qYU
m11cxm2wot516AVbm61Pxa5Ce/P8g1Uiw5C/gJ5iwIWd0oESjNPn197e4XER1+8ylSaVbdEvaC8+
5nfvxKr0RKKYngFZ9K7KhxFZE+A4yEycqXGbTZ6rmZVy7n+XpoRh/H5KnlFXL0DRG+hQCGc41vLq
wIBSScwxL17519epZXPbVnichhDY3kiu6pVKAIKkzeNkzcjfZoALBKqK36DdKHQGP0fpN1tM0XOs
wWCWVz6fBf2EXa8VsFq7X8iAeICwKSqWApQGt6uAqoVjyKHTUsWHMXscn5OgbIxlpFUcULwug2Wz
nTIx8QKvr9ByJTT/An4URrAquxwaskGBeqH+JIo0S4TW4Xh6vs4tJ5TAIE2R1tF7vPF1cfOVd/0D
imHzLEybfUrTSkOeTObWs/jmsX3l7ZoFbrR+G8N2G7dkaQTaM7TE8yAE1HPbsiSxTcJCxf60I4qm
s8MMDcC/mGCX4+43OEkZTboCsiijiMhK/MocRBxzpJfNYNcGh1akhD0iQHI/nVHJ2Uc3KOPj8eHV
G6zQC39J2iVakYmX5R9TxCMg/MZ5VwmWnEOWKnIBHNPJCpjQXwcbzkgXy4DG6C93bdjFzH/pDKrU
nIhNzGjWrK29dH64kbivqdr7Ljh2EWJspnUmZnXmLbP6xrjnE9xrP17y2FsQGtgXJ8ffdcmb+UnG
OeL1SvnK4YQqA9skmnXsXBCCZmxcd1dcC7wsPI9Vgbvs6nGAzIwVETCKMjvShLE3V9wUTDJbWaaE
vfpC0bVNJfaE7foZdVL8f57M9JrwZaPv3LUn9Ec+r6/vQV6c4FN/3B06XHThYu53VkS/hRjtEv/J
D4djKRjiJl0RPbQkFXegw1gK4Q3wCt6sLqbZupzemoNFTCyZXdLr4wiQiAhC409EwL/ar3jRErnq
rt1ytHB/R7yK4DVhZTB4hH5bdARx6vmPlT3NQsCJR7Zfu6lsQZc6SO6E3BOmrzb7t6WahBCLsBM/
XGmPRxB/RlUDgFsVXphfNsR7P2gBOy6d5KMvmF6HLzb/bbX1iHIiMdH75szofdnOpU7k7g3Fyb1O
eBYbup1Ebu0uu7TMJT1oIqbRoMW6Rvfp0awho2Fw8CIOkz0XoPAO+RiDfNUcXGNm0gDkN7bz4R0u
i+5V0MZUqBHe380obW/Ii8EB19QwwRClf0lYh3QuVi7HsNUkbQqWQAyVCu5OF2a/1xxgLB7WbDh1
bSxPTZOMOxBzAvD74lCLBBchyiEosR3y6GcKxgUGEr1tkJ9nkwBZmxgPY9cDCIZCGy1AHRGHlMMo
S1A/2IQCIcwgDzUrA6O0GlniykyM1YgVTHwbu1o434E9gVLEumqLbr7I271jqvmlN+epmYeHVYXF
5Fkr+qK0HugnAMyE3YGVd+uH2ST8td9SANGxWKGe0OYfE+P74+5PUj+SdOvtxL3+deYxKCeyotrZ
N7wIVLo5078VUgqCjR5SySdVczyeB/wKHbOhqiGC7iPqO+qOl/ckPVG0Gmem2HGUMmRziOA3ZpQM
tWI4z9bYTqNsGmUpv08qJ3YgGBNyA4W93GGYWu8rp424sk1WzOL+yD1EGRu+LRTQw847AhnSSZi+
v+wLlLMlZXymPzjeNWmJPeTtDZDElmbmEOSxIXNIR4bbCZulpoMGEynJJsgMUELIcO5bmVcWREUE
w/NM8xyNU8x3zkFlKvOAMWP6D4hDXCCY6Pj82prOOt600hWWzdpJW/Zjb2bcotYZHPLahPCQaE1f
kHddtczhFmBeBuxsinlf1HneqzD4j8JrlohDPv/0OoqwvF2yMTKHEfT29HM6we5rMZC7SXJEAFrY
HxzAhrCDdD6gGWgLSR1yVQb00SsZ5UWRNPiGzjtorIv0HAJNFW5CBoDQgoP9AlsbxbRjFeJqaTCA
Tbr1p75R2F8UdCMT/qrQRhyjIvve4596fL/jgqI0TeZRuAepmjazLDMYh8mYub1tOesxuYWAbjU7
IIxcJMkxiWibNQjxwkjkrqE+HcKkdL9pXFI3ERLk/ON2VDNcKqMpp5+hFADEFeyXzBQ5kaRdunPJ
JMc2DE7LKnrZ3PNM7/AfwmXLMN00CDIAOy6I5Ud3wZns36Lf31sAusU/H3aXNAGsVz5vDDfMg62A
84hhhtjRQK9NeMY1w6+59+RASz16HHw7jZZbkpfzwAu/NvWtMXeieCQxpilBA99wHzrCx4yrRxoR
pc4UdVoUDxzOKQqsn+d24kqFZ1/GPLmK482cw6MvaE5RaAU54usUL+hPU4IfDWNxlq0Sr9anuGT1
ngXlv05pqQGzPO7BV+Pxk1S/9CXrsIFl4bahnVGVHdjCYZ0GhTF9mNGRxpkJHuRfqnQ4L1cS2vjp
2A1AFdLvXWLlntV0LTA9xBIqpcuhcEzf6SY58pED2uiN8KmiaOKTHqBpUjY3Q/VJvqMnJAtGbtx/
PHAo/bX26MN08pAIBeKYsS1nNBfdLM+X3dwQQR0A6ZbXda3Ixv9ZyYeXdbqtPps0op7tO83HpZ9R
xx8/LK9GSv/Mh0Dmj3A8Iy21OHoDr+23huTf2mznZf4hdMtZPBfmtp8zXFT5Iqaxk5AdOlwFNapV
11TBmvvfEx5sDq+adbLkk0K8UD7rBV7PZr1rWP9FLtZOxhHSfnAYF8h8jUzfqyxDZHOxywgGTXfK
av3uZ2fMsd3LW5OJVCnoeQzfFtVePmozDrgREF/DGnAh7qnDRWraXtVknkMFbX5ikcjIqA5aCzxT
yva6QSt6GD4PuGrKxKuZXbkRXOK/yGKawn46LS0lQ+hyzNrN6+cRCW9yAXDDRmPRF3BF/PZwDFXv
tWWOlBelPLYIodcRER1c3dH2yY06D8vxcy5U8TFEFgpyNl7o0lsRIRPF9l1c7ZZLot52rvX86y7z
8CDVG2R6bLvgIyQcToL3SGwiGxKo6chrWUmzOtEn9r9dXbFNNLHkPy/2lH3twl5pvLGmKckkMg+5
V8XuZCgizIkRwOwpDUvYGQU9/sOV8lf3nrws7oOpT+5e+D/H4olwGjJmjprF9ttoB1ub2Sn0VbGZ
cEPUeZ9c6YTrvhF0lj6uXv5Hw5O9KxGXoHKP9XOdDc5zrVHw4WVUhpEkYSbUoj3VdCeqcDW2Z6YH
e7WNrdOPCISBgoJlMujAzDpYRHlbWuMi6jr66oiJUxGaq6+SIkna4cY3yvTGM6TF30dIPC8fEFuF
NwMEtgLRWg/yjrr5CeTmTYUerA1144gZuSChSFv9Lys8lQ01EykEShG3wzRI1wGF3Gb2Re8ijYdu
Nr84DZUwrei7AYVg8nSQaKRD3zIPVMuioL+YcVCBDMd1O9p4I1aIEcd+1aNNktilg1kIGOBl5+fd
s9tu99EXIfeJQHNolOYmEkybW+5SZU8nDb/r4A50xXzJYy0mbjzXelSueYyzHOrAHSlq4jdhwvl7
pGCO1EOLkAp46v+4rVMoww5CL+EDzEVpL65CFvKuKm/0m84qiG8V6no5VgOOW/t6pmUmCBJ6cwu0
irW9CNHrRmPPyXsyltNdFlN7X9tmv92Vr9O4wwxQ7tACjLYGyRsZMz9CA0xoDfQe5zUTs/xhq2/f
TuNSVScebjjyNo2mJqeQpUc+Jqk469dD2LXYaFY41PzZ7wWOFyqh/7MaoLPlgfQ5+aqZMRx2BEL7
F3KCg61gmBSJ10BVbXFiODsxYVYELhkONSiSzP7kvSTkA10BadrGSeT93BAZ3dpZTXxqR7sTVuv3
/CiyreuuG/SQK14N0hEfC4Yoh+Luq+REd9RJSLvbAzxlgBTa0lvyRAqKjp+Os9piZQ5R0Ur2AB5n
qujT71rXZ3bZrmpYHgypkufIQyN1AQ+I8sAcRaMeP9RjAFs4CDyIghZxepajs047mS/yFX3uEScR
PORQGJxwpgSbuXNlniOKPCPKT4V18c9HHigYXmvrXF+wtpsAUxL1l/xE2nuO6nqewV9PRBFVwPlU
VcQ+fSV5GXFrXbh5h9ja7r/lJsGK6YgDvTv3/3gD5NrabDmpejGB97EeBsbkTGPhKuH9KSnMGHag
lE8hyXVObGjY2G4yIG8/4VKXpO5kwxUg8abgPfxDBVOsprWOHGdYkBZQd+cUH2PO7FF21sSiBtkI
iJnw1lugYHp4tsaoe7z5BH0BDqxi9zsjD/jbEYaPBIAwRQUqmMH5fmxqqN6i7NajHNHgdVcb/d7R
Gf+grzIzZ30PqFp3YuA9PdxZs+hazVGiaQLgtb9NRD/AajC4nuH4U8EuFXWJFOnUriXTp+D0T8i8
tFBmvxOBer9p6m5uKMZRcDbaVJONljfwbXotl1tlyrhx9xSUtvIfd86GYXWAMcviu8PdrEbJVfwe
AgYcliI0HFdM32tQ/Z7Xven+ZqKUXBjB4YHvxlFtNJIndifasPFT2HkpVO74RWsZyYpNAxwSXN/k
lWjVjkjkk1mY+r6Z7a+gbNKgsJb43aJH1WYmADFHNf6KbVqR3WxD4HVQvPJr9JsE1cGzIdBhk4jm
6mUvW8vlR4yQE3dv1SN1khW7FbTxGuzZvhWz8F42oaaDdixYXON37vtRJKd2ig044avhxhE29/4B
eJlbUxiM65ZHILTTvVQNm2pJrIjYHaZycH34XceN+iVSgPoZHICistldWMxKRdjouQRY/y0uj1rH
/tN4jL6tA392mrHUbrpq5IRZ7HiieaLnqr5sHdWYMLHMlQrUNuyl3l1lnrWWreKJKmj08rUzNRDb
iLO+D4RsplUoKeJyrurgz191u0w2ur+Pix6y/YNVCYvlMUC1G/V8qlzwetFjQvA7p+R+50FbEJjd
qC+WK4YsIX4ulZVM4wl34LhB59NRz3KnUC+Y+hIYfvzoqgW5lEPFEHecP5YtfBbhoV33yLiSWKA+
VlbfaoF/xnkGut9ecIqXO6O4DjFHCSZR46pGoBDx5D/UjNKNYGKlLiBnujw8SemQcMJiFJwLutTm
phO0HCabdZkZkZFBNqxFnGikVsHURJUQdjmBAYW3uScEafM9ua6YMZ3QUMmQ/ADQzSoPq1CtaIwU
FKLCnMt9TCKYfL2ZIpoObFRikI8bnrNbyAOYJWBMT4EWnsIxPRMJkxyeG/SZ/FzqOgTNObKr43Y5
naXYE4g834jJHGWFWHohTJ13Xbd0ZbN2e41xCoAP9p6F1G0kGM91Gs983ZzXdbN8mLVaqklTJ3SB
guG8oc2X6IUIlIuBMWDTI64vscwt6YnSFgyL3CPxncckLct/1EXbK9HakIdZFOJFYjbF2mU3OiIe
KQo3ltprowe7B5BBKAgRqtd5skO5O5uysIS595Se+PfX793DlfgpgPKcbD3qPBtn48nAmfEhzcxf
v41N3Nk10+JwEF/EIGGG+bS9syXpgl9Rr2ou1dH3w4/lblRbSQeDzjz3q8cWjRxM5EUcwwF1znh+
Cs4BqaGcd0MQVlRasIpPlCGbffOGu9xvkCMu5Uzz5MFPiwHVbgAxlVPXihy4b0l4b5pWw+i55sEk
c6Er4jKeQ/iJLG+ytmHscAQhFxdPtC6I4f16kyAHU7fU1LnAjLazwecW+veInFEzVplh9Fs1Z+wR
tp7bSEotZGalg8RVMe9Kko6w6WkN61PeZ+NG4sY8nI8MzkQ83sD7wMOdsbAPYQ6rKe4+k+ZgC+Uw
WIsJ4tHvDsWqbyijuhhm8ydZUxdGcML+4UfkUaE59aZaibPEVRO3AM4XF5BYUSqH0tijtgStMC1H
YBK1UHcOFw0Sqf8hyo7PTIYqiqaaagvnNfe3HigxrvufAkYrEwH5luuRCPdZG8Q3siBcdJtmOOPq
YqrnEvlVNoajss+NK+v82H9qPth2Kwyf/VT2wK8tBxz20hNYkkYC3G0Es4kkF24Mk9EMVYvBAvKg
BBC49mXTENldJf5OgnyvxinC1WOnpY9sYox8VzTHbeawx0HMY0M8ZXplMlBWT8KHNDIgWwxfu4A/
KE359Rc1TVJS0hXtKmaJRV8leTWfUeg8+iBzvzbGKr9wcWVwXjNGfILJqFOQ6J9qR6qAaL8k0P1e
3BNPmzKx6Wyw/gg6XlCgBxfI7Al8JSrIKoJLCFb4BgZSBrH4b4mZSMnt+VW1c7qdfjC7kXlpQem/
SKcfOi8v1BEd1bSlPNKLuIrrT41lhZ2pmtaGaTSERwjXucEPSi2dO8fsZJa+xGa6lFjxgoN+26yT
1Y7gkLbygWLJyYdHHulITNf16/klvrazyPWSi/wmh1zR5L4uqVQ625cJPcTHWe+nHq63Zt1kntTm
bIgQstPvv4T/wMmTzVlqpue9DkDvqEB6szHuN2E7t+EHjAsM+Br2UbXjdKjdEKuB7rxI/CmCkbGZ
4Cd4ukmgJZ+W2C7c2nK1/yyaHOhQdIERnwyUHlug3Qg=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i0 : entity is "minized_demodulate_blk_mem_gen_i0,blk_mem_gen_v8_4_1,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i0 : entity is "minized_demodulate_blk_mem_gen_i0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i0 : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i0;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.3964 mW";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "minized_demodulate_blk_mem_gen_i0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "minized_demodulate_blk_mem_gen_i0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1024;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_family : string;
  attribute c_family of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3\
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => B"0000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(17 downto 0) => B"000000000000000000",
      dinb(17 downto 0) => B"000000000000000000",
      douta(17 downto 0) => douta(17 downto 0),
      doutb(17 downto 0) => NLW_U0_doutb_UNCONNECTED(17 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(17 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(17 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(17 downto 0) => B"000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i1 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i1 : entity is "minized_demodulate_blk_mem_gen_i1,blk_mem_gen_v8_4_1,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i1 : entity is "minized_demodulate_blk_mem_gen_i1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i1 : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i1 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.652799 mW";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "minized_demodulate_blk_mem_gen_i1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "minized_demodulate_blk_mem_gen_i1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_family : string;
  attribute c_family of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i2 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i2 : entity is "minized_demodulate_blk_mem_gen_i2,blk_mem_gen_v8_4_1,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i2 : entity is "minized_demodulate_blk_mem_gen_i2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i2 : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i2;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i2 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 10;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 10;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     3.0361 mW";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "minized_demodulate_blk_mem_gen_i2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "minized_demodulate_blk_mem_gen_i2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1024;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1024;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1024;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1024;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_family : string;
  attribute c_family of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute x_interface_info of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
U0: entity work.minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => dinb(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(9 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(9 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(9 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(9 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i3 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i3 : entity is "minized_demodulate_blk_mem_gen_i3,blk_mem_gen_v8_4_1,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i3 : entity is "minized_demodulate_blk_mem_gen_i3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i3 : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i3;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i3 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.185325 mW";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "minized_demodulate_blk_mem_gen_i3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "minized_demodulate_blk_mem_gen_i3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 25;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 25;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "READ_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 25;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 25;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_family : string;
  attribute c_family of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(24 downto 0) => dina(24 downto 0),
      dinb(24 downto 0) => B"0000000000000000000000000",
      douta(24 downto 0) => douta(24 downto 0),
      doutb(24 downto 0) => NLW_U0_doutb_UNCONNECTED(24 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(24 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(24 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(24 downto 0) => B"0000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5 is
  port (
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5 : entity is "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5 : entity is "minized_demodulate_c_addsub_v12_0_i5";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5 : entity is "c_addsub_v12_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5 is
  signal NLW_U0_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of U0 : label is 1;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of U0 : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_a_type : integer;
  attribute c_a_type of U0 : label is 0;
  attribute c_a_width : integer;
  attribute c_a_width of U0 : label is 18;
  attribute c_add_mode : integer;
  attribute c_add_mode of U0 : label is 0;
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_b_constant : integer;
  attribute c_b_constant of U0 : label is 0;
  attribute c_b_type : integer;
  attribute c_b_type of U0 : label is 0;
  attribute c_b_value : string;
  attribute c_b_value of U0 : label is "000000000000000000";
  attribute c_b_width : integer;
  attribute c_b_width of U0 : label is 18;
  attribute c_bypass_low : integer;
  attribute c_bypass_low of U0 : label is 0;
  attribute c_has_bypass : integer;
  attribute c_has_bypass of U0 : label is 0;
  attribute c_has_c_in : integer;
  attribute c_has_c_in of U0 : label is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of U0 : label is 0;
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 0;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_out_width : integer;
  attribute c_out_width of U0 : label is 18;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of S : signal is "xilinx.com:signal:data:1.0 s_intf DATA";
  attribute x_interface_parameter of S : signal is "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7\
     port map (
      A(17 downto 0) => A(17 downto 0),
      ADD => '1',
      B(17 downto 0) => B(17 downto 0),
      BYPASS => '0',
      CE => CE,
      CLK => CLK,
      C_IN => '0',
      C_OUT => NLW_U0_C_OUT_UNCONNECTED,
      S(17 downto 0) => S(17 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__1\ is
  port (
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__1\ : entity is "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__1\ : entity is "minized_demodulate_c_addsub_v12_0_i5";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__1\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__1\ : entity is "c_addsub_v12_0_12,Vivado 2018.2.2";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__1\ is
  signal NLW_U0_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of U0 : label is 1;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of U0 : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_a_type : integer;
  attribute c_a_type of U0 : label is 0;
  attribute c_a_width : integer;
  attribute c_a_width of U0 : label is 18;
  attribute c_add_mode : integer;
  attribute c_add_mode of U0 : label is 0;
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_b_constant : integer;
  attribute c_b_constant of U0 : label is 0;
  attribute c_b_type : integer;
  attribute c_b_type of U0 : label is 0;
  attribute c_b_value : string;
  attribute c_b_value of U0 : label is "000000000000000000";
  attribute c_b_width : integer;
  attribute c_b_width of U0 : label is 18;
  attribute c_bypass_low : integer;
  attribute c_bypass_low of U0 : label is 0;
  attribute c_has_bypass : integer;
  attribute c_has_bypass of U0 : label is 0;
  attribute c_has_c_in : integer;
  attribute c_has_c_in of U0 : label is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of U0 : label is 0;
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 0;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_out_width : integer;
  attribute c_out_width of U0 : label is 18;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of S : signal is "xilinx.com:signal:data:1.0 s_intf DATA";
  attribute x_interface_parameter of S : signal is "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1\
     port map (
      A(17 downto 0) => A(17 downto 0),
      ADD => '1',
      B(17 downto 0) => B(17 downto 0),
      BYPASS => '0',
      CE => CE,
      CLK => CLK,
      C_IN => '0',
      C_OUT => NLW_U0_C_OUT_UNCONNECTED,
      S(17 downto 0) => S(17 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__2\ is
  port (
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__2\ : entity is "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__2\ : entity is "minized_demodulate_c_addsub_v12_0_i5";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__2\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__2\ : entity is "c_addsub_v12_0_12,Vivado 2018.2.2";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__2\ is
  signal NLW_U0_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of U0 : label is 1;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of U0 : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_a_type : integer;
  attribute c_a_type of U0 : label is 0;
  attribute c_a_width : integer;
  attribute c_a_width of U0 : label is 18;
  attribute c_add_mode : integer;
  attribute c_add_mode of U0 : label is 0;
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_b_constant : integer;
  attribute c_b_constant of U0 : label is 0;
  attribute c_b_type : integer;
  attribute c_b_type of U0 : label is 0;
  attribute c_b_value : string;
  attribute c_b_value of U0 : label is "000000000000000000";
  attribute c_b_width : integer;
  attribute c_b_width of U0 : label is 18;
  attribute c_bypass_low : integer;
  attribute c_bypass_low of U0 : label is 0;
  attribute c_has_bypass : integer;
  attribute c_has_bypass of U0 : label is 0;
  attribute c_has_c_in : integer;
  attribute c_has_c_in of U0 : label is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of U0 : label is 0;
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 0;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_out_width : integer;
  attribute c_out_width of U0 : label is 18;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of S : signal is "xilinx.com:signal:data:1.0 s_intf DATA";
  attribute x_interface_parameter of S : signal is "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2\
     port map (
      A(17 downto 0) => A(17 downto 0),
      ADD => '1',
      B(17 downto 0) => B(17 downto 0),
      BYPASS => '0',
      CE => CE,
      CLK => CLK,
      C_IN => '0',
      C_OUT => NLW_U0_C_OUT_UNCONNECTED,
      S(17 downto 0) => S(17 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i6 is
  port (
    A : in STD_LOGIC_VECTOR ( 19 downto 0 );
    B : in STD_LOGIC_VECTOR ( 19 downto 0 );
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i6 : entity is "minized_demodulate_c_addsub_v12_0_i6,c_addsub_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i6 : entity is "minized_demodulate_c_addsub_v12_0_i6";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i6 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i6 : entity is "c_addsub_v12_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i6;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i6 is
  signal NLW_U0_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of U0 : label is 1;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of U0 : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_a_type : integer;
  attribute c_a_type of U0 : label is 0;
  attribute c_a_width : integer;
  attribute c_a_width of U0 : label is 20;
  attribute c_add_mode : integer;
  attribute c_add_mode of U0 : label is 0;
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_b_constant : integer;
  attribute c_b_constant of U0 : label is 0;
  attribute c_b_type : integer;
  attribute c_b_type of U0 : label is 0;
  attribute c_b_value : string;
  attribute c_b_value of U0 : label is "00000000000000000000";
  attribute c_b_width : integer;
  attribute c_b_width of U0 : label is 20;
  attribute c_bypass_low : integer;
  attribute c_bypass_low of U0 : label is 0;
  attribute c_has_bypass : integer;
  attribute c_has_bypass of U0 : label is 0;
  attribute c_has_c_in : integer;
  attribute c_has_c_in of U0 : label is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of U0 : label is 0;
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 0;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_out_width : integer;
  attribute c_out_width of U0 : label is 20;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000";
  attribute x_interface_info of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute x_interface_parameter of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute x_interface_info of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute x_interface_parameter of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute x_interface_info of S : signal is "xilinx.com:signal:data:1.0 s_intf DATA";
  attribute x_interface_parameter of S : signal is "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9\
     port map (
      A(19 downto 0) => A(19 downto 0),
      ADD => '1',
      B(19 downto 0) => B(19 downto 0),
      BYPASS => '0',
      CE => CE,
      CLK => CLK,
      C_IN => '0',
      C_OUT => NLW_U0_C_OUT_UNCONNECTED,
      S(19 downto 0) => S(19 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib : entity is "minized_demodulate_trigdistrib";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib is
begin
x3lineto8way: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way
     port map (
      clk => clk,
      q(2 downto 0) => q(2 downto 0),
      qspo(7 downto 0) => qspo(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib1 is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    d : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    relational1_op_net : in STD_LOGIC;
    delay1_q_net : in STD_LOGIC;
    \qspo_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    delay1_q_net_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib1 : entity is "minized_demodulate_trigdistrib1";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib1 is
begin
x3lineto8way: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way_x0
     port map (
      E(0) => E(0),
      clk => clk,
      d(2 downto 0) => d(2 downto 0),
      delay1_q_net => delay1_q_net,
      delay1_q_net_0 => delay1_q_net_0,
      qspo(7 downto 0) => qspo(7 downto 0),
      \qspo_int_reg[0]\(0) => \qspo_int_reg[0]\(0),
      relational1_op_net => relational1_op_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub is
  port (
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_no_async_controls.output_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub : entity is "minized_demodulate_xladdsub";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub is
  signal \NLW_comp0.core_instance0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp0.core_instance0\ : label is "minized_demodulate_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp0.core_instance0\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp0.core_instance0\ : label is "c_addsub_v12_0_12,Vivado 2018.2.2";
begin
\comp0.core_instance0\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i1
     port map (
      A(8) => '0',
      A(7 downto 0) => Q(7 downto 0),
      B(8) => '0',
      B(7 downto 0) => \i_no_async_controls.output_reg[8]\(7 downto 0),
      S(8) => \NLW_comp0.core_instance0_S_UNCONNECTED\(8),
      S(7 downto 0) => S(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized0\ is
  port (
    logical_y_net_x0 : out STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized0\ : entity is "minized_demodulate_xladdsub";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized0\ is
  signal addsub1_s_net : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_comp1.core_instance1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp1.core_instance1\ : label is "minized_demodulate_c_addsub_v12_0_i3,c_addsub_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp1.core_instance1\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp1.core_instance1\ : label is "c_addsub_v12_0_12,Vivado 2018.2.2";
begin
\comp1.core_instance1\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i3
     port map (
      A(3) => '0',
      A(2 downto 0) => d(2 downto 0),
      B(3 downto 0) => B"0001",
      S(3) => \NLW_comp1.core_instance1_S_UNCONNECTED\(3),
      S(2 downto 0) => addsub1_s_net(2 downto 0)
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => addsub1_s_net(2),
      I1 => addsub1_s_net(1),
      O => logical_y_net_x0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_16_22_reg[0][7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_no_async_controls.output_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qspo : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized1\ : entity is "minized_demodulate_xladdsub";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized1\ is
  signal addsub_s_net_x1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_comp2.core_instance2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp2.core_instance2\ : label is "minized_demodulate_c_addsub_v12_0_i4,c_addsub_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp2.core_instance2\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp2.core_instance2\ : label is "c_addsub_v12_0_12,Vivado 2018.2.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pipe_16_22[0][6]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pipe_16_22[0][7]_i_1\ : label is "soft_lutpair49";
begin
\comp2.core_instance2\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i4
     port map (
      A(3) => '0',
      A(2 downto 0) => Q(2 downto 0),
      B(3) => '0',
      B(2 downto 0) => \i_no_async_controls.output_reg[3]\(2 downto 0),
      S(3) => \NLW_comp2.core_instance2_S_UNCONNECTED\(3),
      S(2) => S(0),
      S(1 downto 0) => addsub_s_net_x1(1 downto 0)
    );
\pipe_16_22[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addsub_s_net_x1(0),
      I1 => qspo(0),
      I2 => \out\(0),
      O => \pipe_16_22_reg[0][7]\(0)
    );
\pipe_16_22[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addsub_s_net_x1(1),
      I1 => qspo(0),
      I2 => \out\(1),
      O => \pipe_16_22_reg[0][7]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode is
  port (
    S : out STD_LOGIC_VECTOR ( 24 downto 0 );
    q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ADD : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode : entity is "minized_demodulate_xladdsubmode";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode is
  signal \NLW_comp1.core_instance1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 25 to 25 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp1.core_instance1\ : label is "minized_demodulate_c_addsub_v12_0_i2,c_addsub_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp1.core_instance1\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp1.core_instance1\ : label is "c_addsub_v12_0_12,Vivado 2018.2.2";
begin
\comp1.core_instance1\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i2
     port map (
      A(25 downto 0) => B"00000000000000000000000000",
      ADD => ADD,
      B(25) => q(24),
      B(24 downto 0) => q(24 downto 0),
      S(25) => \NLW_comp1.core_instance1_S_UNCONNECTED\(25),
      S(24 downto 0) => S(24 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode__parameterized0\ is
  port (
    S : out STD_LOGIC_VECTOR ( 17 downto 0 );
    o : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    ADD : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode__parameterized0\ : entity is "minized_demodulate_xladdsubmode";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode__parameterized0\ is
  signal \NLW_comp0.core_instance0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 18 to 18 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp0.core_instance0\ : label is "minized_demodulate_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp0.core_instance0\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp0.core_instance0\ : label is "c_addsub_v12_0_12,Vivado 2018.2.2";
begin
\comp0.core_instance0\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i0
     port map (
      A(18) => o(17),
      A(17 downto 0) => o(17 downto 0),
      ADD => ADD,
      B(18) => \fd_prim_array[17].bit_is_0.fdre_comp\(17),
      B(17 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp\(17 downto 0),
      S(18) => \NLW_comp0.core_instance0_S_UNCONNECTED\(18),
      S(17 downto 0) => S(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcmult is
  port (
    i : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC;
    q : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcmult : entity is "minized_demodulate_xlcmult";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcmult;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcmult is
  signal \NLW_comp0.core_instance0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp0.core_instance0\ : label is "minized_demodulate_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp0.core_instance0\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp0.core_instance0\ : label is "mult_gen_v12_0_14,Vivado 2018.2.2";
begin
\comp0.core_instance0\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i0
     port map (
      A(17 downto 0) => q(17 downto 0),
      CE => '1',
      CLK => clk,
      P(33) => \NLW_comp0.core_instance0_P_UNCONNECTED\(33),
      P(32 downto 15) => i(17 downto 0),
      P(14 downto 0) => \NLW_comp0.core_instance0_P_UNCONNECTED\(14 downto 0),
      SCLR => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    UP : in STD_LOGIC;
    LOAD : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 7 downto 0 );
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is "0";
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_COUNT_BY : string;
  attribute C_COUNT_BY of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is "1";
  attribute C_COUNT_MODE : integer;
  attribute C_COUNT_MODE of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_COUNT_TO : string;
  attribute C_COUNT_TO of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is "1";
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 1;
  attribute C_HAS_LOAD : integer;
  attribute C_HAS_LOAD of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 1;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_HAS_THRESH0 : integer;
  attribute C_HAS_THRESH0 of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_LOAD_LOW : integer;
  attribute C_LOAD_LOW of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_RESTRICT_COUNT : integer;
  attribute C_RESTRICT_COUNT of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is "0";
  attribute C_THRESH0_VALUE : string;
  attribute C_THRESH0_VALUE of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is "1";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is "c_counter_binary_v12_0_12";
  attribute c_latency : integer;
  attribute c_latency of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 1;
  attribute c_width : integer;
  attribute c_width of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is 8;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 : entity is "yes";
end minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_synth_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC of i_synth : label is 0;
  attribute C_FB_LATENCY of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute c_ainit_val of i_synth : label is "0";
  attribute c_count_by of i_synth : label is "1";
  attribute c_count_mode of i_synth : label is 0;
  attribute c_count_to of i_synth : label is "1";
  attribute c_has_ce of i_synth : label is 1;
  attribute c_has_load of i_synth : label is 0;
  attribute c_has_sclr of i_synth : label is 0;
  attribute c_has_sinit of i_synth : label is 1;
  attribute c_has_sset of i_synth : label is 0;
  attribute c_has_thresh0 of i_synth : label is 0;
  attribute c_latency of i_synth : label is 1;
  attribute c_load_low of i_synth : label is 0;
  attribute c_restrict_count of i_synth : label is 0;
  attribute c_sinit_val of i_synth : label is "0";
  attribute c_thresh0_value of i_synth : label is "1";
  attribute c_width of i_synth : label is 8;
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
  THRESH0 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_synth: entity work.minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv
     port map (
      CE => CE,
      CLK => CLK,
      L(7 downto 0) => B"00000000",
      LOAD => '0',
      Q(7 downto 0) => Q(7 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_i_synth_THRESH0_UNCONNECTED,
      UP => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    UP : in STD_LOGIC;
    LOAD : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 7 downto 0 );
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is "0";
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 0;
  attribute C_COUNT_BY : string;
  attribute C_COUNT_BY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is "1";
  attribute C_COUNT_MODE : integer;
  attribute C_COUNT_MODE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 0;
  attribute C_COUNT_TO : string;
  attribute C_COUNT_TO of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is "1";
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 1;
  attribute C_HAS_LOAD : integer;
  attribute C_HAS_LOAD of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 1;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 0;
  attribute C_HAS_THRESH0 : integer;
  attribute C_HAS_THRESH0 of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 0;
  attribute C_LOAD_LOW : integer;
  attribute C_LOAD_LOW of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 0;
  attribute C_RESTRICT_COUNT : integer;
  attribute C_RESTRICT_COUNT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is "0";
  attribute C_THRESH0_VALUE : string;
  attribute C_THRESH0_VALUE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is "1";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is "c_counter_binary_v12_0_12";
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 1;
  attribute c_width : integer;
  attribute c_width of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is 8;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_synth_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC of i_synth : label is 0;
  attribute C_FB_LATENCY of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute c_ainit_val of i_synth : label is "0";
  attribute c_count_by of i_synth : label is "1";
  attribute c_count_mode of i_synth : label is 0;
  attribute c_count_to of i_synth : label is "1";
  attribute c_has_ce of i_synth : label is 1;
  attribute c_has_load of i_synth : label is 0;
  attribute c_has_sclr of i_synth : label is 0;
  attribute c_has_sinit of i_synth : label is 1;
  attribute c_has_sset of i_synth : label is 0;
  attribute c_has_thresh0 of i_synth : label is 0;
  attribute c_latency of i_synth : label is 1;
  attribute c_load_low of i_synth : label is 0;
  attribute c_restrict_count of i_synth : label is 0;
  attribute c_sinit_val of i_synth : label is "0";
  attribute c_thresh0_value of i_synth : label is "1";
  attribute c_width of i_synth : label is 8;
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
  THRESH0 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_synth: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__2\
     port map (
      CE => CE,
      CLK => CLK,
      L(7 downto 0) => B"00000000",
      LOAD => '0',
      Q(7 downto 0) => Q(7 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_i_synth_THRESH0_UNCONNECTED,
      UP => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    UP : in STD_LOGIC;
    LOAD : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 4 downto 0 );
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is "0";
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 0;
  attribute C_COUNT_BY : string;
  attribute C_COUNT_BY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is "1";
  attribute C_COUNT_MODE : integer;
  attribute C_COUNT_MODE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 0;
  attribute C_COUNT_TO : string;
  attribute C_COUNT_TO of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is "1";
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 1;
  attribute C_HAS_LOAD : integer;
  attribute C_HAS_LOAD of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 1;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 0;
  attribute C_HAS_THRESH0 : integer;
  attribute C_HAS_THRESH0 of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 0;
  attribute C_LOAD_LOW : integer;
  attribute C_LOAD_LOW of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 0;
  attribute C_RESTRICT_COUNT : integer;
  attribute C_RESTRICT_COUNT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is "0";
  attribute C_THRESH0_VALUE : string;
  attribute C_THRESH0_VALUE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is "1";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is "c_counter_binary_v12_0_12";
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 1;
  attribute c_width : integer;
  attribute c_width of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is 5;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_synth_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC of i_synth : label is 0;
  attribute C_FB_LATENCY of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute c_ainit_val of i_synth : label is "0";
  attribute c_count_by of i_synth : label is "1";
  attribute c_count_mode of i_synth : label is 0;
  attribute c_count_to of i_synth : label is "1";
  attribute c_has_ce of i_synth : label is 1;
  attribute c_has_load of i_synth : label is 0;
  attribute c_has_sclr of i_synth : label is 0;
  attribute c_has_sinit of i_synth : label is 1;
  attribute c_has_sset of i_synth : label is 0;
  attribute c_has_thresh0 of i_synth : label is 0;
  attribute c_latency of i_synth : label is 1;
  attribute c_load_low of i_synth : label is 0;
  attribute c_restrict_count of i_synth : label is 0;
  attribute c_sinit_val of i_synth : label is "0";
  attribute c_thresh0_value of i_synth : label is "1";
  attribute c_width of i_synth : label is 5;
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
  THRESH0 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_synth: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__parameterized1\
     port map (
      CE => CE,
      CLK => CLK,
      L(4 downto 0) => B"00000",
      LOAD => '0',
      Q(4 downto 0) => Q(4 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_i_synth_THRESH0_UNCONNECTED,
      UP => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    UP : in STD_LOGIC;
    LOAD : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 5 downto 0 );
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is "0";
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 0;
  attribute C_COUNT_BY : string;
  attribute C_COUNT_BY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is "1";
  attribute C_COUNT_MODE : integer;
  attribute C_COUNT_MODE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 0;
  attribute C_COUNT_TO : string;
  attribute C_COUNT_TO of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is "1";
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 1;
  attribute C_HAS_LOAD : integer;
  attribute C_HAS_LOAD of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 1;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 0;
  attribute C_HAS_THRESH0 : integer;
  attribute C_HAS_THRESH0 of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 0;
  attribute C_LOAD_LOW : integer;
  attribute C_LOAD_LOW of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 0;
  attribute C_RESTRICT_COUNT : integer;
  attribute C_RESTRICT_COUNT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is "0";
  attribute C_THRESH0_VALUE : string;
  attribute C_THRESH0_VALUE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is "1";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is "c_counter_binary_v12_0_12";
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 1;
  attribute c_width : integer;
  attribute c_width of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is 6;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_synth_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC of i_synth : label is 0;
  attribute C_FB_LATENCY of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute c_ainit_val of i_synth : label is "0";
  attribute c_count_by of i_synth : label is "1";
  attribute c_count_mode of i_synth : label is 0;
  attribute c_count_to of i_synth : label is "1";
  attribute c_has_ce of i_synth : label is 1;
  attribute c_has_load of i_synth : label is 0;
  attribute c_has_sclr of i_synth : label is 0;
  attribute c_has_sinit of i_synth : label is 1;
  attribute c_has_sset of i_synth : label is 0;
  attribute c_has_thresh0 of i_synth : label is 0;
  attribute c_latency of i_synth : label is 1;
  attribute c_load_low of i_synth : label is 0;
  attribute c_restrict_count of i_synth : label is 0;
  attribute c_sinit_val of i_synth : label is "0";
  attribute c_thresh0_value of i_synth : label is "1";
  attribute c_width of i_synth : label is 6;
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
  THRESH0 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_synth: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__parameterized3\
     port map (
      CE => CE,
      CLK => CLK,
      L(5 downto 0) => B"000000",
      LOAD => '0',
      Q(5 downto 0) => Q(5 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_i_synth_THRESH0_UNCONNECTED,
      UP => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    UP : in STD_LOGIC;
    LOAD : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 2 downto 0 );
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is "0";
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 0;
  attribute C_COUNT_BY : string;
  attribute C_COUNT_BY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is "1";
  attribute C_COUNT_MODE : integer;
  attribute C_COUNT_MODE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 0;
  attribute C_COUNT_TO : string;
  attribute C_COUNT_TO of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is "1";
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 1;
  attribute C_HAS_LOAD : integer;
  attribute C_HAS_LOAD of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 1;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 0;
  attribute C_HAS_THRESH0 : integer;
  attribute C_HAS_THRESH0 of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 0;
  attribute C_LOAD_LOW : integer;
  attribute C_LOAD_LOW of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 0;
  attribute C_RESTRICT_COUNT : integer;
  attribute C_RESTRICT_COUNT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is "0";
  attribute C_THRESH0_VALUE : string;
  attribute C_THRESH0_VALUE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is "1";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is "c_counter_binary_v12_0_12";
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 1;
  attribute c_width : integer;
  attribute c_width of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is 3;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_synth_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC of i_synth : label is 0;
  attribute C_FB_LATENCY of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute c_ainit_val of i_synth : label is "0";
  attribute c_count_by of i_synth : label is "1";
  attribute c_count_mode of i_synth : label is 0;
  attribute c_count_to of i_synth : label is "1";
  attribute c_has_ce of i_synth : label is 1;
  attribute c_has_load of i_synth : label is 0;
  attribute c_has_sclr of i_synth : label is 0;
  attribute c_has_sinit of i_synth : label is 1;
  attribute c_has_sset of i_synth : label is 0;
  attribute c_has_thresh0 of i_synth : label is 0;
  attribute c_latency of i_synth : label is 1;
  attribute c_load_low of i_synth : label is 0;
  attribute c_restrict_count of i_synth : label is 0;
  attribute c_sinit_val of i_synth : label is "0";
  attribute c_thresh0_value of i_synth : label is "1";
  attribute c_width of i_synth : label is 3;
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
  THRESH0 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_synth: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__parameterized5\
     port map (
      CE => CE,
      CLK => CLK,
      L(2 downto 0) => B"000",
      LOAD => '0',
      Q(2 downto 0) => Q(2 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_i_synth_THRESH0_UNCONNECTED,
      UP => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    UP : in STD_LOGIC;
    LOAD : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 2 downto 0 );
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is "0";
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 0;
  attribute C_COUNT_BY : string;
  attribute C_COUNT_BY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is "1";
  attribute C_COUNT_MODE : integer;
  attribute C_COUNT_MODE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 0;
  attribute C_COUNT_TO : string;
  attribute C_COUNT_TO of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is "1";
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 1;
  attribute C_HAS_LOAD : integer;
  attribute C_HAS_LOAD of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 1;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 0;
  attribute C_HAS_THRESH0 : integer;
  attribute C_HAS_THRESH0 of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 0;
  attribute C_LOAD_LOW : integer;
  attribute C_LOAD_LOW of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 0;
  attribute C_RESTRICT_COUNT : integer;
  attribute C_RESTRICT_COUNT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is "0";
  attribute C_THRESH0_VALUE : string;
  attribute C_THRESH0_VALUE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is "1";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is "c_counter_binary_v12_0_12";
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 1;
  attribute c_width : integer;
  attribute c_width of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is 3;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_synth_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC of i_synth : label is 0;
  attribute C_FB_LATENCY of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute c_ainit_val of i_synth : label is "0";
  attribute c_count_by of i_synth : label is "1";
  attribute c_count_mode of i_synth : label is 0;
  attribute c_count_to of i_synth : label is "1";
  attribute c_has_ce of i_synth : label is 1;
  attribute c_has_load of i_synth : label is 0;
  attribute c_has_sclr of i_synth : label is 0;
  attribute c_has_sinit of i_synth : label is 1;
  attribute c_has_sset of i_synth : label is 0;
  attribute c_has_thresh0 of i_synth : label is 0;
  attribute c_latency of i_synth : label is 1;
  attribute c_load_low of i_synth : label is 0;
  attribute c_restrict_count of i_synth : label is 0;
  attribute c_sinit_val of i_synth : label is "0";
  attribute c_thresh0_value of i_synth : label is "1";
  attribute c_width of i_synth : label is 3;
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
  THRESH0 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_synth: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__parameterized5__2\
     port map (
      CE => CE,
      CLK => CLK,
      L(2 downto 0) => B"000",
      LOAD => '0',
      Q(2 downto 0) => Q(2 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_i_synth_THRESH0_UNCONNECTED,
      UP => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    UP : in STD_LOGIC;
    LOAD : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 11 downto 0 );
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is "0";
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 0;
  attribute C_COUNT_BY : string;
  attribute C_COUNT_BY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is "1";
  attribute C_COUNT_MODE : integer;
  attribute C_COUNT_MODE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 0;
  attribute C_COUNT_TO : string;
  attribute C_COUNT_TO of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is "1";
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 1;
  attribute C_HAS_LOAD : integer;
  attribute C_HAS_LOAD of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 1;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 0;
  attribute C_HAS_THRESH0 : integer;
  attribute C_HAS_THRESH0 of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 0;
  attribute C_LOAD_LOW : integer;
  attribute C_LOAD_LOW of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 0;
  attribute C_RESTRICT_COUNT : integer;
  attribute C_RESTRICT_COUNT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is "0";
  attribute C_THRESH0_VALUE : string;
  attribute C_THRESH0_VALUE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is "1";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is "c_counter_binary_v12_0_12";
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 1;
  attribute c_width : integer;
  attribute c_width of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is 12;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_synth_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC of i_synth : label is 0;
  attribute C_FB_LATENCY of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute c_ainit_val of i_synth : label is "0";
  attribute c_count_by of i_synth : label is "1";
  attribute c_count_mode of i_synth : label is 0;
  attribute c_count_to of i_synth : label is "1";
  attribute c_has_ce of i_synth : label is 1;
  attribute c_has_load of i_synth : label is 0;
  attribute c_has_sclr of i_synth : label is 0;
  attribute c_has_sinit of i_synth : label is 1;
  attribute c_has_sset of i_synth : label is 0;
  attribute c_has_thresh0 of i_synth : label is 0;
  attribute c_latency of i_synth : label is 1;
  attribute c_load_low of i_synth : label is 0;
  attribute c_restrict_count of i_synth : label is 0;
  attribute c_sinit_val of i_synth : label is "0";
  attribute c_thresh0_value of i_synth : label is "1";
  attribute c_width of i_synth : label is 12;
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
  THRESH0 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_synth: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__parameterized7\
     port map (
      CE => CE,
      CLK => CLK,
      L(11 downto 0) => B"000000000000",
      LOAD => '0',
      Q(11 downto 0) => Q(11 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_i_synth_THRESH0_UNCONNECTED,
      UP => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    UP : in STD_LOGIC;
    LOAD : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 12 downto 0 );
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is "0";
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 0;
  attribute C_COUNT_BY : string;
  attribute C_COUNT_BY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is "1";
  attribute C_COUNT_MODE : integer;
  attribute C_COUNT_MODE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 0;
  attribute C_COUNT_TO : string;
  attribute C_COUNT_TO of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is "1";
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 1;
  attribute C_HAS_LOAD : integer;
  attribute C_HAS_LOAD of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 1;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 0;
  attribute C_HAS_THRESH0 : integer;
  attribute C_HAS_THRESH0 of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 0;
  attribute C_LOAD_LOW : integer;
  attribute C_LOAD_LOW of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 0;
  attribute C_RESTRICT_COUNT : integer;
  attribute C_RESTRICT_COUNT of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is "0";
  attribute C_THRESH0_VALUE : string;
  attribute C_THRESH0_VALUE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is "1";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is "c_counter_binary_v12_0_12";
  attribute c_latency : integer;
  attribute c_latency of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 1;
  attribute c_width : integer;
  attribute c_width of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is 13;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ : entity is "yes";
end \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_synth_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC of i_synth : label is 0;
  attribute C_FB_LATENCY of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute c_ainit_val of i_synth : label is "0";
  attribute c_count_by of i_synth : label is "1";
  attribute c_count_mode of i_synth : label is 0;
  attribute c_count_to of i_synth : label is "1";
  attribute c_has_ce of i_synth : label is 1;
  attribute c_has_load of i_synth : label is 0;
  attribute c_has_sclr of i_synth : label is 0;
  attribute c_has_sinit of i_synth : label is 1;
  attribute c_has_sset of i_synth : label is 0;
  attribute c_has_thresh0 of i_synth : label is 0;
  attribute c_latency of i_synth : label is 1;
  attribute c_load_low of i_synth : label is 0;
  attribute c_restrict_count of i_synth : label is 0;
  attribute c_sinit_val of i_synth : label is "0";
  attribute c_thresh0_value of i_synth : label is "1";
  attribute c_width of i_synth : label is 13;
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
  THRESH0 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_synth: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__parameterized9\
     port map (
      CE => CE,
      CLK => CLK,
      L(12 downto 0) => B"0000000000000",
      LOAD => '0',
      Q(12 downto 0) => Q(12 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_i_synth_THRESH0_UNCONNECTED,
      UP => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i0 : entity is "minized_demodulate_c_counter_binary_v12_0_i0,c_counter_binary_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i0 : entity is "minized_demodulate_c_counter_binary_v12_0_i0";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i0 : entity is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i0;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i0 is
  signal NLW_U0_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of U0 : label is 0;
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_count_by : string;
  attribute c_count_by of U0 : label is "1";
  attribute c_count_mode : integer;
  attribute c_count_mode of U0 : label is 0;
  attribute c_count_to : string;
  attribute c_count_to of U0 : label is "1";
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_load : integer;
  attribute c_has_load of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 1;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_has_thresh0 : integer;
  attribute c_has_thresh0 of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_load_low : integer;
  attribute c_load_low of U0 : label is 0;
  attribute c_restrict_count : integer;
  attribute c_restrict_count of U0 : label is 0;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute c_thresh0_value : string;
  attribute c_thresh0_value of U0 : label is "1";
  attribute c_width : integer;
  attribute c_width of U0 : label is 13;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000";
  attribute x_interface_info of SINIT : signal is "xilinx.com:signal:data:1.0 sinit_intf DATA";
  attribute x_interface_parameter of SINIT : signal is "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef";
  attribute x_interface_info of Q : signal is "xilinx.com:signal:data:1.0 q_intf DATA";
  attribute x_interface_parameter of Q : signal is "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9\
     port map (
      CE => CE,
      CLK => CLK,
      L(12 downto 0) => B"0000000000000",
      LOAD => '0',
      Q(12 downto 0) => Q(12 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_U0_THRESH0_UNCONNECTED,
      UP => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1 : entity is "minized_demodulate_c_counter_binary_v12_0_i1,c_counter_binary_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1 : entity is "minized_demodulate_c_counter_binary_v12_0_i1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1 : entity is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1 is
  signal NLW_U0_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of U0 : label is 0;
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_count_by : string;
  attribute c_count_by of U0 : label is "1";
  attribute c_count_mode : integer;
  attribute c_count_mode of U0 : label is 0;
  attribute c_count_to : string;
  attribute c_count_to of U0 : label is "1";
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_load : integer;
  attribute c_has_load of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 1;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_has_thresh0 : integer;
  attribute c_has_thresh0 of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_load_low : integer;
  attribute c_load_low of U0 : label is 0;
  attribute c_restrict_count : integer;
  attribute c_restrict_count of U0 : label is 0;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute c_thresh0_value : string;
  attribute c_thresh0_value of U0 : label is "1";
  attribute c_width : integer;
  attribute c_width of U0 : label is 8;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000";
  attribute x_interface_info of SINIT : signal is "xilinx.com:signal:data:1.0 sinit_intf DATA";
  attribute x_interface_parameter of SINIT : signal is "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef";
  attribute x_interface_info of Q : signal is "xilinx.com:signal:data:1.0 q_intf DATA";
  attribute x_interface_parameter of Q : signal is "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef";
begin
U0: entity work.minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12
     port map (
      CE => CE,
      CLK => CLK,
      L(7 downto 0) => B"00000000",
      LOAD => '0',
      Q(7 downto 0) => Q(7 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_U0_THRESH0_UNCONNECTED,
      UP => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1__2\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1__2\ : entity is "minized_demodulate_c_counter_binary_v12_0_i1,c_counter_binary_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1__2\ : entity is "minized_demodulate_c_counter_binary_v12_0_i1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1__2\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1__2\ : entity is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1__2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1__2\ is
  signal NLW_U0_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of U0 : label is 0;
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_count_by : string;
  attribute c_count_by of U0 : label is "1";
  attribute c_count_mode : integer;
  attribute c_count_mode of U0 : label is 0;
  attribute c_count_to : string;
  attribute c_count_to of U0 : label is "1";
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_load : integer;
  attribute c_has_load of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 1;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_has_thresh0 : integer;
  attribute c_has_thresh0 of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_load_low : integer;
  attribute c_load_low of U0 : label is 0;
  attribute c_restrict_count : integer;
  attribute c_restrict_count of U0 : label is 0;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute c_thresh0_value : string;
  attribute c_thresh0_value of U0 : label is "1";
  attribute c_width : integer;
  attribute c_width of U0 : label is 8;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000";
  attribute x_interface_info of SINIT : signal is "xilinx.com:signal:data:1.0 sinit_intf DATA";
  attribute x_interface_parameter of SINIT : signal is "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef";
  attribute x_interface_info of Q : signal is "xilinx.com:signal:data:1.0 q_intf DATA";
  attribute x_interface_parameter of Q : signal is "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2\
     port map (
      CE => CE,
      CLK => CLK,
      L(7 downto 0) => B"00000000",
      LOAD => '0',
      Q(7 downto 0) => Q(7 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_U0_THRESH0_UNCONNECTED,
      UP => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i2 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i2 : entity is "minized_demodulate_c_counter_binary_v12_0_i2,c_counter_binary_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i2 : entity is "minized_demodulate_c_counter_binary_v12_0_i2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i2 : entity is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i2;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i2 is
  signal NLW_U0_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of U0 : label is 0;
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_count_by : string;
  attribute c_count_by of U0 : label is "1";
  attribute c_count_mode : integer;
  attribute c_count_mode of U0 : label is 0;
  attribute c_count_to : string;
  attribute c_count_to of U0 : label is "1";
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_load : integer;
  attribute c_has_load of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 1;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_has_thresh0 : integer;
  attribute c_has_thresh0 of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_load_low : integer;
  attribute c_load_low of U0 : label is 0;
  attribute c_restrict_count : integer;
  attribute c_restrict_count of U0 : label is 0;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute c_thresh0_value : string;
  attribute c_thresh0_value of U0 : label is "1";
  attribute c_width : integer;
  attribute c_width of U0 : label is 5;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000";
  attribute x_interface_info of SINIT : signal is "xilinx.com:signal:data:1.0 sinit_intf DATA";
  attribute x_interface_parameter of SINIT : signal is "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef";
  attribute x_interface_info of Q : signal is "xilinx.com:signal:data:1.0 q_intf DATA";
  attribute x_interface_parameter of Q : signal is "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1\
     port map (
      CE => CE,
      CLK => CLK,
      L(4 downto 0) => B"00000",
      LOAD => '0',
      Q(4 downto 0) => Q(4 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_U0_THRESH0_UNCONNECTED,
      UP => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i3 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i3 : entity is "minized_demodulate_c_counter_binary_v12_0_i3,c_counter_binary_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i3 : entity is "minized_demodulate_c_counter_binary_v12_0_i3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i3 : entity is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i3;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i3 is
  signal NLW_U0_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of U0 : label is 0;
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_count_by : string;
  attribute c_count_by of U0 : label is "1";
  attribute c_count_mode : integer;
  attribute c_count_mode of U0 : label is 0;
  attribute c_count_to : string;
  attribute c_count_to of U0 : label is "1";
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_load : integer;
  attribute c_has_load of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 1;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_has_thresh0 : integer;
  attribute c_has_thresh0 of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_load_low : integer;
  attribute c_load_low of U0 : label is 0;
  attribute c_restrict_count : integer;
  attribute c_restrict_count of U0 : label is 0;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute c_thresh0_value : string;
  attribute c_thresh0_value of U0 : label is "1";
  attribute c_width : integer;
  attribute c_width of U0 : label is 6;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000";
  attribute x_interface_info of SINIT : signal is "xilinx.com:signal:data:1.0 sinit_intf DATA";
  attribute x_interface_parameter of SINIT : signal is "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef";
  attribute x_interface_info of Q : signal is "xilinx.com:signal:data:1.0 q_intf DATA";
  attribute x_interface_parameter of Q : signal is "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3\
     port map (
      CE => CE,
      CLK => CLK,
      L(5 downto 0) => B"000000",
      LOAD => '0',
      Q(5 downto 0) => Q(5 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_U0_THRESH0_UNCONNECTED,
      UP => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4 : entity is "minized_demodulate_c_counter_binary_v12_0_i4,c_counter_binary_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4 : entity is "minized_demodulate_c_counter_binary_v12_0_i4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4 : entity is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4 is
  signal NLW_U0_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of U0 : label is 0;
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_count_by : string;
  attribute c_count_by of U0 : label is "1";
  attribute c_count_mode : integer;
  attribute c_count_mode of U0 : label is 0;
  attribute c_count_to : string;
  attribute c_count_to of U0 : label is "1";
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_load : integer;
  attribute c_has_load of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 1;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_has_thresh0 : integer;
  attribute c_has_thresh0 of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_load_low : integer;
  attribute c_load_low of U0 : label is 0;
  attribute c_restrict_count : integer;
  attribute c_restrict_count of U0 : label is 0;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute c_thresh0_value : string;
  attribute c_thresh0_value of U0 : label is "1";
  attribute c_width : integer;
  attribute c_width of U0 : label is 3;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000";
  attribute x_interface_info of SINIT : signal is "xilinx.com:signal:data:1.0 sinit_intf DATA";
  attribute x_interface_parameter of SINIT : signal is "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef";
  attribute x_interface_info of Q : signal is "xilinx.com:signal:data:1.0 q_intf DATA";
  attribute x_interface_parameter of Q : signal is "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5\
     port map (
      CE => CE,
      CLK => CLK,
      L(2 downto 0) => B"000",
      LOAD => '0',
      Q(2 downto 0) => Q(2 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_U0_THRESH0_UNCONNECTED,
      UP => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4__2\ is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4__2\ : entity is "minized_demodulate_c_counter_binary_v12_0_i4,c_counter_binary_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4__2\ : entity is "minized_demodulate_c_counter_binary_v12_0_i4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4__2\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4__2\ : entity is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4__2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4__2\ is
  signal NLW_U0_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of U0 : label is 0;
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_count_by : string;
  attribute c_count_by of U0 : label is "1";
  attribute c_count_mode : integer;
  attribute c_count_mode of U0 : label is 0;
  attribute c_count_to : string;
  attribute c_count_to of U0 : label is "1";
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_load : integer;
  attribute c_has_load of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 1;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_has_thresh0 : integer;
  attribute c_has_thresh0 of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_load_low : integer;
  attribute c_load_low of U0 : label is 0;
  attribute c_restrict_count : integer;
  attribute c_restrict_count of U0 : label is 0;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute c_thresh0_value : string;
  attribute c_thresh0_value of U0 : label is "1";
  attribute c_width : integer;
  attribute c_width of U0 : label is 3;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000";
  attribute x_interface_info of SINIT : signal is "xilinx.com:signal:data:1.0 sinit_intf DATA";
  attribute x_interface_parameter of SINIT : signal is "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef";
  attribute x_interface_info of Q : signal is "xilinx.com:signal:data:1.0 q_intf DATA";
  attribute x_interface_parameter of Q : signal is "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2\
     port map (
      CE => CE,
      CLK => CLK,
      L(2 downto 0) => B"000",
      LOAD => '0',
      Q(2 downto 0) => Q(2 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_U0_THRESH0_UNCONNECTED,
      UP => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i5 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i5 : entity is "minized_demodulate_c_counter_binary_v12_0_i5,c_counter_binary_v12_0_12,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i5 : entity is "minized_demodulate_c_counter_binary_v12_0_i5";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i5 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i5 : entity is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i5;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i5 is
  signal NLW_U0_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of U0 : label is 0;
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_count_by : string;
  attribute c_count_by of U0 : label is "1";
  attribute c_count_mode : integer;
  attribute c_count_mode of U0 : label is 0;
  attribute c_count_to : string;
  attribute c_count_to of U0 : label is "1";
  attribute c_has_ce : integer;
  attribute c_has_ce of U0 : label is 1;
  attribute c_has_load : integer;
  attribute c_has_load of U0 : label is 0;
  attribute c_has_sclr : integer;
  attribute c_has_sclr of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 1;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_has_thresh0 : integer;
  attribute c_has_thresh0 of U0 : label is 0;
  attribute c_latency : integer;
  attribute c_latency of U0 : label is 1;
  attribute c_load_low : integer;
  attribute c_load_low of U0 : label is 0;
  attribute c_restrict_count : integer;
  attribute c_restrict_count of U0 : label is 0;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute c_thresh0_value : string;
  attribute c_thresh0_value of U0 : label is "1";
  attribute c_width : integer;
  attribute c_width of U0 : label is 12;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000";
  attribute x_interface_info of SINIT : signal is "xilinx.com:signal:data:1.0 sinit_intf DATA";
  attribute x_interface_parameter of SINIT : signal is "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef";
  attribute x_interface_info of Q : signal is "xilinx.com:signal:data:1.0 q_intf DATA";
  attribute x_interface_parameter of Q : signal is "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef";
begin
U0: entity work.\minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7\
     port map (
      CE => CE,
      CLK => CLK,
      L(11 downto 0) => B"000000000000",
      LOAD => '0',
      Q(11 downto 0) => Q(11 downto 0),
      SCLR => '0',
      SINIT => SINIT,
      SSET => '0',
      THRESH0 => NLW_U0_THRESH0_UNCONNECTED,
      UP => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_filterstreamintegration is
  port (
    qspo : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg : out STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_0 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_1 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_2 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_3 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_4 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    accum_reg_39_23_reg_5 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \accum_reg_39_23_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \^d\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \qspo_int_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CE : in STD_LOGIC;
    logical1_y_net_x0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[7].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    logical2_y_net_x0 : in STD_LOGIC;
    \fd_prim_array[3].bit_is_0.fdre_comp\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[7].bit_is_0.fdre_comp_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    logical3_y_net_x0 : in STD_LOGIC;
    \fd_prim_array[3].bit_is_0.fdre_comp_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[7].bit_is_0.fdre_comp_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    logical4_y_net_x0 : in STD_LOGIC;
    \fd_prim_array[3].bit_is_0.fdre_comp_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[7].bit_is_0.fdre_comp_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    logical5_y_net_x0 : in STD_LOGIC;
    \fd_prim_array[3].bit_is_0.fdre_comp_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[7].bit_is_0.fdre_comp_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    logical6_y_net_x0 : in STD_LOGIC;
    \fd_prim_array[3].bit_is_0.fdre_comp_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[7].bit_is_0.fdre_comp_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    logical7_y_net : in STD_LOGIC;
    \fd_prim_array[3].bit_is_0.fdre_comp_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[7].bit_is_0.fdre_comp_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[11].bit_is_0.fdre_comp_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[15].bit_is_0.fdre_comp_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fd_prim_array[17].bit_is_0.fdre_comp_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    relational1_op_net : in STD_LOGIC;
    delay1_q_net : in STD_LOGIC;
    \^o\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \i_no_async_controls.output_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_filterstreamintegration : entity is "minized_demodulate_filterstreamintegration";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_filterstreamintegration;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_filterstreamintegration is
  signal \^accum_reg_39_23_reg\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^accum_reg_39_23_reg_0\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^accum_reg_39_23_reg_1\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^accum_reg_39_23_reg_2\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^accum_reg_39_23_reg_3\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^accum_reg_39_23_reg_4\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^accum_reg_39_23_reg_5\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal accumulator1_q_net : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add : STD_LOGIC;
  signal convert1_dout_net : STD_LOGIC;
  signal convert2_dout_net : STD_LOGIC;
  signal convert3_dout_net : STD_LOGIC;
  signal convert4_dout_net : STD_LOGIC;
  signal convert5_dout_net : STD_LOGIC;
  signal convert6_dout_net : STD_LOGIC;
  signal convert7_dout_net : STD_LOGIC;
  signal convert_dout_net : STD_LOGIC;
  signal delay1_q_net_0 : STD_LOGIC;
  signal delay3_n_0 : STD_LOGIC;
  signal delay4_q_net : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal delay_q_net : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal logical1_y_net : STD_LOGIC;
  signal logical2_y_net : STD_LOGIC;
  signal logical3_y_net : STD_LOGIC;
  signal logical4_y_net : STD_LOGIC;
  signal logical5_y_net : STD_LOGIC;
  signal logical6_y_net : STD_LOGIC;
  signal logical7_y_net_x0 : STD_LOGIC;
  signal logical_y_net_x0 : STD_LOGIC;
  signal mux_y_net : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \^qspo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal register_q_net : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal trigdistrib1_n_8 : STD_LOGIC;
  signal unregy_join_6_1 : STD_LOGIC_VECTOR ( 24 downto 0 );
begin
  accum_reg_39_23_reg(24 downto 0) <= \^accum_reg_39_23_reg\(24 downto 0);
  accum_reg_39_23_reg_0(24 downto 0) <= \^accum_reg_39_23_reg_0\(24 downto 0);
  accum_reg_39_23_reg_1(24 downto 0) <= \^accum_reg_39_23_reg_1\(24 downto 0);
  accum_reg_39_23_reg_2(24 downto 0) <= \^accum_reg_39_23_reg_2\(24 downto 0);
  accum_reg_39_23_reg_3(24 downto 0) <= \^accum_reg_39_23_reg_3\(24 downto 0);
  accum_reg_39_23_reg_4(24 downto 0) <= \^accum_reg_39_23_reg_4\(24 downto 0);
  accum_reg_39_23_reg_5(24 downto 0) <= \^accum_reg_39_23_reg_5\(24 downto 0);
  qspo(7 downto 0) <= \^qspo\(7 downto 0);
accumulator1: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_accum_5e6bf75022
     port map (
      D(24 downto 0) => D(24 downto 0),
      E(0) => trigdistrib1_n_8,
      Q(24 downto 0) => accumulator1_q_net(24 downto 0),
      \accum_reg_39_23_reg[11]_0\(3 downto 0) => \accum_reg_39_23_reg[11]\(3 downto 0),
      \accum_reg_39_23_reg[15]_0\(3 downto 0) => \accum_reg_39_23_reg[15]\(3 downto 0),
      \accum_reg_39_23_reg[19]_0\(3 downto 0) => \accum_reg_39_23_reg[19]\(3 downto 0),
      \accum_reg_39_23_reg[23]_0\(3 downto 0) => \accum_reg_39_23_reg[23]\(3 downto 0),
      \accum_reg_39_23_reg[24]_0\(0) => \accum_reg_39_23_reg[24]\(0),
      \accum_reg_39_23_reg[3]_0\(3 downto 0) => \accum_reg_39_23_reg[3]\(3 downto 0),
      \accum_reg_39_23_reg[7]_0\(3 downto 0) => \accum_reg_39_23_reg[7]\(3 downto 0),
      clk => clk,
      delay1_q_net => delay1_q_net,
      o(17 downto 0) => \^o\(17 downto 0),
      qspo(0) => \^qspo\(0),
      relational1_op_net => relational1_op_net
    );
accumulator2: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134
     port map (
      accum_reg_39_23_reg_5(24 downto 0) => \^accum_reg_39_23_reg_5\(24 downto 0),
      clk => clk,
      \fd_prim_array[11].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[11].bit_is_0.fdre_comp_5\(3 downto 0),
      \fd_prim_array[15].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[15].bit_is_0.fdre_comp_5\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp_17\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_0\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp_18\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_1\(0) => \fd_prim_array[17].bit_is_0.fdre_comp_19\(0),
      \fd_prim_array[3].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[3].bit_is_0.fdre_comp_4\(3 downto 0),
      \fd_prim_array[7].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[7].bit_is_0.fdre_comp_5\(3 downto 0),
      logical1_y_net => logical1_y_net,
      logical7_y_net => logical7_y_net
    );
accumulator3: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_30
     port map (
      accum_reg_39_23_reg_4(24 downto 0) => \^accum_reg_39_23_reg_4\(24 downto 0),
      clk => clk,
      \fd_prim_array[11].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[11].bit_is_0.fdre_comp_4\(3 downto 0),
      \fd_prim_array[15].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[15].bit_is_0.fdre_comp_4\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp_14\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_0\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp_15\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_1\(0) => \fd_prim_array[17].bit_is_0.fdre_comp_16\(0),
      \fd_prim_array[3].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[3].bit_is_0.fdre_comp_3\(3 downto 0),
      \fd_prim_array[7].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[7].bit_is_0.fdre_comp_4\(3 downto 0),
      logical2_y_net => logical2_y_net,
      logical6_y_net_x0 => logical6_y_net_x0
    );
accumulator4: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_31
     port map (
      accum_reg_39_23_reg_3(24 downto 0) => \^accum_reg_39_23_reg_3\(24 downto 0),
      clk => clk,
      \fd_prim_array[11].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[11].bit_is_0.fdre_comp_3\(3 downto 0),
      \fd_prim_array[15].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[15].bit_is_0.fdre_comp_3\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp_11\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_0\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp_12\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_1\(0) => \fd_prim_array[17].bit_is_0.fdre_comp_13\(0),
      \fd_prim_array[3].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[3].bit_is_0.fdre_comp_2\(3 downto 0),
      \fd_prim_array[7].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[7].bit_is_0.fdre_comp_3\(3 downto 0),
      logical3_y_net => logical3_y_net,
      logical5_y_net_x0 => logical5_y_net_x0
    );
accumulator5: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_32
     port map (
      accum_reg_39_23_reg_2(24 downto 0) => \^accum_reg_39_23_reg_2\(24 downto 0),
      clk => clk,
      \fd_prim_array[11].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[11].bit_is_0.fdre_comp_2\(3 downto 0),
      \fd_prim_array[15].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[15].bit_is_0.fdre_comp_2\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp_8\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_0\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp_9\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_1\(0) => \fd_prim_array[17].bit_is_0.fdre_comp_10\(0),
      \fd_prim_array[3].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[3].bit_is_0.fdre_comp_1\(3 downto 0),
      \fd_prim_array[7].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[7].bit_is_0.fdre_comp_2\(3 downto 0),
      logical4_y_net => logical4_y_net,
      logical4_y_net_x0 => logical4_y_net_x0
    );
accumulator6: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_33
     port map (
      accum_reg_39_23_reg_1(24 downto 0) => \^accum_reg_39_23_reg_1\(24 downto 0),
      clk => clk,
      \fd_prim_array[11].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[11].bit_is_0.fdre_comp_1\(3 downto 0),
      \fd_prim_array[15].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[15].bit_is_0.fdre_comp_1\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp_5\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_0\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp_6\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_1\(0) => \fd_prim_array[17].bit_is_0.fdre_comp_7\(0),
      \fd_prim_array[3].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[3].bit_is_0.fdre_comp_0\(3 downto 0),
      \fd_prim_array[7].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[7].bit_is_0.fdre_comp_1\(3 downto 0),
      logical3_y_net_x0 => logical3_y_net_x0,
      logical5_y_net => logical5_y_net
    );
accumulator7: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_34
     port map (
      accum_reg_39_23_reg_0(24 downto 0) => \^accum_reg_39_23_reg_0\(24 downto 0),
      clk => clk,
      \fd_prim_array[11].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[11].bit_is_0.fdre_comp_0\(3 downto 0),
      \fd_prim_array[15].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[15].bit_is_0.fdre_comp_0\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp_2\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_0\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp_3\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_1\(0) => \fd_prim_array[17].bit_is_0.fdre_comp_4\(0),
      \fd_prim_array[3].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[3].bit_is_0.fdre_comp\(3 downto 0),
      \fd_prim_array[7].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[7].bit_is_0.fdre_comp_0\(3 downto 0),
      logical2_y_net_x0 => logical2_y_net_x0,
      logical6_y_net => logical6_y_net
    );
accumulator8: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_35
     port map (
      O(3 downto 0) => O(3 downto 0),
      accum_reg_39_23_reg(24 downto 0) => \^accum_reg_39_23_reg\(24 downto 0),
      clk => clk,
      \fd_prim_array[11].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[11].bit_is_0.fdre_comp\(3 downto 0),
      \fd_prim_array[15].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[15].bit_is_0.fdre_comp\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_0\(3 downto 0) => \fd_prim_array[17].bit_is_0.fdre_comp_0\(3 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp_1\(0) => \fd_prim_array[17].bit_is_0.fdre_comp_1\(0),
      \fd_prim_array[7].bit_is_0.fdre_comp\(3 downto 0) => \fd_prim_array[7].bit_is_0.fdre_comp\(3 downto 0),
      logical1_y_net_x0 => logical1_y_net_x0,
      logical7_y_net_x0 => logical7_y_net_x0
    );
addsub: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode
     port map (
      ADD => add,
      S(24 downto 0) => S(24 downto 0),
      q(24 downto 0) => delay4_q_net(24 downto 0)
    );
addsub1: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized0\
     port map (
      d(2 downto 0) => \^d\(2 downto 0),
      logical_y_net_x0 => logical_y_net_x0
    );
delay: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2\
     port map (
      clk => clk,
      \i_no_async_controls.output_reg[3]\(2 downto 0) => \i_no_async_controls.output_reg[3]\(2 downto 0),
      q(2 downto 0) => delay_q_net(2 downto 0)
    );
delay1: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_36
     port map (
      clk => clk,
      delay1_q_net_0 => delay1_q_net_0,
      logical1_y_net => logical1_y_net,
      logical2_y_net => logical2_y_net,
      logical3_y_net => logical3_y_net,
      logical4_y_net => logical4_y_net,
      logical5_y_net => logical5_y_net,
      logical6_y_net => logical6_y_net,
      logical7_y_net_x0 => logical7_y_net_x0,
      qspo(6) => convert7_dout_net,
      qspo(5) => convert6_dout_net,
      qspo(4) => convert5_dout_net,
      qspo(3) => convert4_dout_net,
      qspo(2) => convert3_dout_net,
      qspo(1) => convert2_dout_net,
      qspo(0) => convert1_dout_net,
      \qspo_int_reg[7]\(0) => \qspo_int_reg[7]\(0)
    );
delay2: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2_37\
     port map (
      D(24 downto 0) => unregy_join_6_1(24 downto 0),
      Q(24 downto 0) => accumulator1_q_net(24 downto 0),
      accum_reg_39_23_reg(24 downto 0) => \^accum_reg_39_23_reg\(24 downto 0),
      accum_reg_39_23_reg_0(24 downto 0) => \^accum_reg_39_23_reg_0\(24 downto 0),
      accum_reg_39_23_reg_1(24 downto 0) => \^accum_reg_39_23_reg_1\(24 downto 0),
      accum_reg_39_23_reg_2(24 downto 0) => \^accum_reg_39_23_reg_2\(24 downto 0),
      accum_reg_39_23_reg_3(24 downto 0) => \^accum_reg_39_23_reg_3\(24 downto 0),
      accum_reg_39_23_reg_4(24 downto 0) => \^accum_reg_39_23_reg_4\(24 downto 0),
      accum_reg_39_23_reg_5(24 downto 0) => \^accum_reg_39_23_reg_5\(24 downto 0),
      clk => clk,
      \^d\(2 downto 0) => \^d\(2 downto 0)
    );
delay3: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_38
     port map (
      CE => CE,
      \^ce\ => delay3_n_0,
      clk => clk
    );
delay4: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized3\
     port map (
      clk => clk,
      o(24 downto 0) => register_q_net(24 downto 0),
      q(24 downto 0) => delay4_q_net(24 downto 0)
    );
mux: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_mux_ee9f110cde
     port map (
      D(24 downto 0) => unregy_join_6_1(24 downto 0),
      Q(24 downto 0) => mux_y_net(24 downto 0),
      clk => clk
    );
register6: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister
     port map (
      ADD => add,
      clk => clk,
      logical3_y_net => logical3_y_net,
      logical_y_net_x0 => logical_y_net_x0
    );
register_x0: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized1\
     port map (
      ce => delay3_n_0,
      clk => clk,
      i(24 downto 0) => mux_y_net(24 downto 0),
      o(24 downto 0) => register_q_net(24 downto 0)
    );
trigdistrib: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib
     port map (
      clk => clk,
      q(2 downto 0) => delay_q_net(2 downto 0),
      qspo(7) => convert7_dout_net,
      qspo(6) => convert6_dout_net,
      qspo(5) => convert5_dout_net,
      qspo(4) => convert4_dout_net,
      qspo(3) => convert3_dout_net,
      qspo(2) => convert2_dout_net,
      qspo(1) => convert1_dout_net,
      qspo(0) => convert_dout_net
    );
trigdistrib1: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib1
     port map (
      E(0) => trigdistrib1_n_8,
      clk => clk,
      d(2 downto 0) => \^d\(2 downto 0),
      delay1_q_net => delay1_q_net,
      delay1_q_net_0 => delay1_q_net_0,
      qspo(7 downto 0) => \^qspo\(7 downto 0),
      \qspo_int_reg[0]\(0) => convert_dout_net,
      relational1_op_net => relational1_op_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized2\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized2\ : entity is "minized_demodulate_xladdsub";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized2\ is
  signal \NLW_comp3.core_instance3_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp3.core_instance3\ : label is "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp3.core_instance3\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp3.core_instance3\ : label is "c_addsub_v12_0_12,Vivado 2018.2.2";
begin
\comp3.core_instance3\: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__1\
     port map (
      A(17) => q(15),
      A(16 downto 1) => q(15 downto 0),
      A(0) => '0',
      B(17) => adc_in(15),
      B(16) => adc_in(15),
      B(15 downto 0) => adc_in(15 downto 0),
      CE => adc_trig(0),
      CLK => clk,
      S(17) => \NLW_comp3.core_instance3_S_UNCONNECTED\(17),
      S(16 downto 1) => S(15 downto 0),
      S(0) => \NLW_comp3.core_instance3_S_UNCONNECTED\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized3\ is
  port (
    i : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized3\ : entity is "minized_demodulate_xladdsub";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized3\ is
  signal \NLW_comp3.core_instance3_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp3.core_instance3\ : label is "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp3.core_instance3\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp3.core_instance3\ : label is "c_addsub_v12_0_12,Vivado 2018.2.2";
begin
\comp3.core_instance3\: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__2\
     port map (
      A(17) => S(15),
      A(16 downto 1) => S(15 downto 0),
      A(0) => '0',
      B(17) => q(15),
      B(16) => q(15),
      B(15 downto 0) => q(15 downto 0),
      CE => adc_trig(0),
      CLK => clk,
      S(17 downto 1) => i(16 downto 0),
      S(0) => \NLW_comp3.core_instance3_S_UNCONNECTED\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized4\ is
  port (
    S : out STD_LOGIC_VECTOR ( 16 downto 0 );
    o : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    clk : in STD_LOGIC;
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized4\ : entity is "minized_demodulate_xladdsub";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized4\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized4\ is
  signal \NLW_comp3.core_instance3_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp3.core_instance3\ : label is "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp3.core_instance3\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp3.core_instance3\ : label is "c_addsub_v12_0_12,Vivado 2018.2.2";
begin
\comp3.core_instance3\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5
     port map (
      A(17) => o(16),
      A(16 downto 0) => o(16 downto 0),
      B(17) => i(16),
      B(16 downto 0) => i(16 downto 0),
      CE => adc_trig(0),
      CLK => clk,
      S(17 downto 1) => S(16 downto 0),
      S(0) => \NLW_comp3.core_instance3_S_UNCONNECTED\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i : in STD_LOGIC_VECTOR ( 16 downto 0 );
    clk : in STD_LOGIC;
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_high : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized5\ : entity is "minized_demodulate_xladdsub";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized5\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized5\ is
  signal addsub3_s_net : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reinterpret_output_port_net : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_comp4.core_instance4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp4.core_instance4\ : label is "minized_demodulate_c_addsub_v12_0_i6,c_addsub_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp4.core_instance4\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp4.core_instance4\ : label is "c_addsub_v12_0_12,Vivado 2018.2.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pipe_16_22[0][0]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pipe_16_22[0][10]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \pipe_16_22[0][11]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \pipe_16_22[0][12]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pipe_16_22[0][13]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pipe_16_22[0][14]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pipe_16_22[0][15]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pipe_16_22[0][1]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pipe_16_22[0][2]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pipe_16_22[0][3]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pipe_16_22[0][4]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \pipe_16_22[0][5]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \pipe_16_22[0][6]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pipe_16_22[0][7]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pipe_16_22[0][8]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \pipe_16_22[0][9]_i_1\ : label is "soft_lutpair60";
begin
\comp4.core_instance4\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i6
     port map (
      A(19) => S(16),
      A(18) => S(16),
      A(17 downto 1) => S(16 downto 0),
      A(0) => '0',
      B(19) => i(16),
      B(18) => i(16),
      B(17) => i(16),
      B(16 downto 0) => i(16 downto 0),
      CE => adc_trig(0),
      CLK => clk,
      S(19) => \NLW_comp4.core_instance4_S_UNCONNECTED\(19),
      S(18 downto 3) => reinterpret_output_port_net(15 downto 0),
      S(2 downto 1) => addsub3_s_net(1 downto 0),
      S(0) => \NLW_comp4.core_instance4_S_UNCONNECTED\(0)
    );
\pipe_16_22[0][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(0),
      I1 => adc_in(0),
      I2 => tx_high(0),
      O => D(0)
    );
\pipe_16_22[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(10),
      I1 => adc_in(10),
      I2 => tx_high(0),
      O => D(10)
    );
\pipe_16_22[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(11),
      I1 => adc_in(11),
      I2 => tx_high(0),
      O => D(11)
    );
\pipe_16_22[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(12),
      I1 => adc_in(12),
      I2 => tx_high(0),
      O => D(12)
    );
\pipe_16_22[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(13),
      I1 => adc_in(13),
      I2 => tx_high(0),
      O => D(13)
    );
\pipe_16_22[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(14),
      I1 => adc_in(14),
      I2 => tx_high(0),
      O => D(14)
    );
\pipe_16_22[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(15),
      I1 => adc_in(15),
      I2 => tx_high(0),
      O => D(15)
    );
\pipe_16_22[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(1),
      I1 => adc_in(1),
      I2 => tx_high(0),
      O => D(1)
    );
\pipe_16_22[0][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(2),
      I1 => adc_in(2),
      I2 => tx_high(0),
      O => D(2)
    );
\pipe_16_22[0][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(3),
      I1 => adc_in(3),
      I2 => tx_high(0),
      O => D(3)
    );
\pipe_16_22[0][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(4),
      I1 => adc_in(4),
      I2 => tx_high(0),
      O => D(4)
    );
\pipe_16_22[0][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(5),
      I1 => adc_in(5),
      I2 => tx_high(0),
      O => D(5)
    );
\pipe_16_22[0][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(6),
      I1 => adc_in(6),
      I2 => tx_high(0),
      O => D(6)
    );
\pipe_16_22[0][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(7),
      I1 => adc_in(7),
      I2 => tx_high(0),
      O => D(7)
    );
\pipe_16_22[0][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(8),
      I1 => adc_in(8),
      I2 => tx_high(0),
      O => D(8)
    );
\pipe_16_22[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reinterpret_output_port_net(9),
      I1 => adc_in(9),
      I2 => tx_high(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldpram is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    CE : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldpram : entity is "minized_demodulate_xldpram";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldpram;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldpram is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp0.core_instance0\ : label is "minized_demodulate_blk_mem_gen_i2,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp0.core_instance0\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp0.core_instance0\ : label is "blk_mem_gen_v8_4_1,Vivado 2018.2.2";
begin
\comp0.core_instance0\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i2
     port map (
      addra(9 downto 8) => B"00",
      addra(7 downto 0) => addra(7 downto 0),
      addrb(9) => '1',
      addrb(8 downto 0) => addrb(8 downto 0),
      clka => clk,
      clkb => clk,
      dina(15 downto 0) => Q(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => '1',
      enb => '1',
      wea(0) => CE,
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlspram is
  port (
    out1 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    in1 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlspram : entity is "minized_demodulate_xlspram";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlspram;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlspram is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp0.core_instance0\ : label is "minized_demodulate_blk_mem_gen_i3,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp0.core_instance0\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp0.core_instance0\ : label is "blk_mem_gen_v8_4_1,Vivado 2018.2.2";
begin
\comp0.core_instance0\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i3
     port map (
      addra(11 downto 0) => Q(11 downto 0),
      clka => clk,
      dina(24 downto 0) => in1(24 downto 0),
      douta(24 downto 0) => out1(24 downto 0),
      ena => '1',
      wea(0) => CE
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC;
    qspo : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom : entity is "minized_demodulate_xlsprom";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp0.core_instance0\ : label is "minized_demodulate_blk_mem_gen_i0,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp0.core_instance0\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp0.core_instance0\ : label is "blk_mem_gen_v8_4_1,Vivado 2018.2.2";
begin
\comp0.core_instance0\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i0
     port map (
      addra(9) => qspo(0),
      addra(8 downto 0) => Q(8 downto 0),
      clka => clk,
      douta(17 downto 0) => douta(17 downto 0),
      ena => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom__parameterized0\ : entity is "minized_demodulate_xlsprom";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom__parameterized0\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp1.core_instance1\ : label is "minized_demodulate_blk_mem_gen_i1,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp1.core_instance1\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp1.core_instance1\ : label is "blk_mem_gen_v8_4_1,Vivado 2018.2.2";
begin
\comp1.core_instance1\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i1
     port map (
      addra(12 downto 0) => Q(12 downto 0),
      clka => clk,
      douta(15 downto 0) => douta(15 downto 0),
      ena => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_subsystem is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_high : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_subsystem : entity is "minized_demodulate_subsystem";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_subsystem;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_subsystem is
  signal addsub1_s_net : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal addsub2_s_net : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal addsub_s_net : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay2_q_net : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_q_net : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal register_q_net : STD_LOGIC_VECTOR ( 16 downto 0 );
begin
addsub: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized2\
     port map (
      S(15 downto 0) => addsub_s_net(15 downto 0),
      adc_in(15 downto 0) => adc_in(15 downto 0),
      adc_trig(0) => adc_trig(0),
      clk => clk,
      q(15 downto 0) => delay_q_net(15 downto 0)
    );
addsub1: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized3\
     port map (
      S(15 downto 0) => addsub_s_net(15 downto 0),
      adc_trig(0) => adc_trig(0),
      clk => clk,
      i(16 downto 0) => addsub1_s_net(16 downto 0),
      q(15 downto 0) => delay2_q_net(15 downto 0)
    );
addsub2: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized4\
     port map (
      S(16 downto 0) => addsub2_s_net(16 downto 0),
      adc_trig(0) => adc_trig(0),
      clk => clk,
      i(16 downto 0) => addsub1_s_net(16 downto 0),
      o(16 downto 0) => register_q_net(16 downto 0)
    );
addsub3: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized5\
     port map (
      D(15 downto 0) => D(15 downto 0),
      S(16 downto 0) => addsub2_s_net(16 downto 0),
      adc_in(15 downto 0) => adc_in(15 downto 0),
      adc_trig(0) => adc_trig(0),
      clk => clk,
      i(16 downto 0) => addsub1_s_net(16 downto 0),
      tx_high(0) => tx_high(0)
    );
delay: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized4\
     port map (
      adc_in(15 downto 0) => adc_in(15 downto 0),
      adc_trig(0) => adc_trig(0),
      clk => clk,
      q(15 downto 0) => delay_q_net(15 downto 0)
    );
delay2: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized5\
     port map (
      adc_trig(0) => adc_trig(0),
      clk => clk,
      d(15 downto 0) => delay_q_net(15 downto 0),
      q(15 downto 0) => delay2_q_net(15 downto 0)
    );
register_x0: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized2\
     port map (
      adc_trig(0) => adc_trig(0),
      clk => clk,
      i(16 downto 0) => addsub1_s_net(16 downto 0),
      o(16 downto 0) => register_q_net(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \fd_prim_array[0].bit_is_0.fdre_comp\ : out STD_LOGIC;
    inverter1_op_net : out STD_LOGIC;
    clk : in STD_LOGIC;
    \^q\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SINIT : in STD_LOGIC;
    delay1_q_net : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free : entity is "minized_demodulate_xlcounter_free";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free is
  signal \^q_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp1.core_instance1\ : label is "minized_demodulate_c_counter_binary_v12_0_i1,c_counter_binary_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp1.core_instance1\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp1.core_instance1\ : label is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fd_prim_array[0].bit_is_0.fdre_comp_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reg_array[0].fde_used.u2_i_1__1\ : label is "soft_lutpair0";
begin
  Q(7 downto 0) <= \^q_1\(7 downto 0);
\comp1.core_instance1\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1
     port map (
      CE => \^q\(0),
      CLK => clk,
      Q(7 downto 0) => \^q_1\(7 downto 0),
      SINIT => SINIT
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_1\(7),
      I1 => delay1_q_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp\
    );
\reg_array[0].fde_used.u2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_1\(7),
      O => inverter1_op_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    SINIT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized0\ : entity is "minized_demodulate_xlcounter_free";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized0\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized0\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp2.core_instance2\ : label is "minized_demodulate_c_counter_binary_v12_0_i2,c_counter_binary_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp2.core_instance2\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp2.core_instance2\ : label is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
begin
\comp2.core_instance2\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i2
     port map (
      CE => '1',
      CLK => clk,
      Q(4 downto 0) => Q(4 downto 0),
      SINIT => SINIT
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \pulse8khz[0]\ : out STD_LOGIC;
    \op_mem_37_22_reg[0]\ : out STD_LOGIC;
    \pipe_16_22_reg[0][5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    delay1_q_net_0 : in STD_LOGIC;
    qspo : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized1\ : entity is "minized_demodulate_xlcounter_free";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp3.core_instance3\ : label is "minized_demodulate_c_counter_binary_v12_0_i3,c_counter_binary_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp3.core_instance3\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp3.core_instance3\ : label is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pipe_16_22[0][0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pipe_16_22[0][1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pipe_16_22[0][2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pipe_16_22[0][3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pipe_16_22[0][4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pipe_16_22[0][5]_i_1\ : label is "soft_lutpair52";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\comp3.core_instance3\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i3
     port map (
      CE => adc_trig(0),
      CLK => clk,
      Q(5 downto 0) => \^q\(5 downto 0),
      SINIT => '0'
    );
\op_mem_37_22[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \op_mem_37_22_reg[0]\
    );
\pipe_16_22[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => qspo(0),
      I2 => \out\(0),
      O => \pipe_16_22_reg[0][5]\(0)
    );
\pipe_16_22[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => qspo(0),
      I2 => \out\(1),
      O => \pipe_16_22_reg[0][5]\(1)
    );
\pipe_16_22[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => qspo(0),
      I2 => \out\(2),
      O => \pipe_16_22_reg[0][5]\(2)
    );
\pipe_16_22[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => qspo(0),
      I2 => \out\(3),
      O => \pipe_16_22_reg[0][5]\(3)
    );
\pipe_16_22[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => qspo(0),
      I2 => \out\(4),
      O => \pipe_16_22_reg[0][5]\(4)
    );
\pipe_16_22[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => qspo(0),
      I2 => \out\(5),
      O => \pipe_16_22_reg[0][5]\(5)
    );
\pulse8khz[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => delay1_q_net_0,
      O => \pulse8khz[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2\ is
  port (
    \i_no_async_controls.output_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    qspo : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2\ : entity is "minized_demodulate_xlcounter_free";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp4.core_instance4\ : label is "minized_demodulate_c_counter_binary_v12_0_i4,c_counter_binary_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp4.core_instance4\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp4.core_instance4\ : label is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
begin
\comp4.core_instance4\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4
     port map (
      CE => qspo(0),
      CLK => clk,
      Q(2 downto 0) => \i_no_async_controls.output_reg[3]\(2 downto 0),
      SINIT => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2__xdcDup__1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    CE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2__xdcDup__1\ : entity is "minized_demodulate_xlcounter_free";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2__xdcDup__1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2__xdcDup__1\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp4.core_instance4\ : label is "minized_demodulate_c_counter_binary_v12_0_i4,c_counter_binary_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp4.core_instance4\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp4.core_instance4\ : label is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
begin
\comp4.core_instance4\: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4__2\
     port map (
      CE => CE,
      CLK => clk,
      Q(2 downto 0) => Q(2 downto 0),
      SINIT => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    CE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized3\ : entity is "minized_demodulate_xlcounter_free";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized3\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized3\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp5.core_instance5\ : label is "minized_demodulate_c_counter_binary_v12_0_i5,c_counter_binary_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp5.core_instance5\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp5.core_instance5\ : label is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
begin
\comp5.core_instance5\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i5
     port map (
      CE => CE,
      CLK => clk,
      Q(11 downto 0) => Q(11 downto 0),
      SINIT => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    clk : in STD_LOGIC;
    CE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized4\ : entity is "minized_demodulate_xlcounter_free";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized4\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized4\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp0.core_instance0\ : label is "minized_demodulate_c_counter_binary_v12_0_i0,c_counter_binary_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp0.core_instance0\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp0.core_instance0\ : label is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
begin
\comp0.core_instance0\: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i0
     port map (
      CE => CE,
      CLK => clk,
      Q(12 downto 0) => Q(12 downto 0),
      SINIT => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__xdcDup__1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    CE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__xdcDup__1\ : entity is "minized_demodulate_xlcounter_free";
end \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__xdcDup__1\;

architecture STRUCTURE of \minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__xdcDup__1\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp1.core_instance1\ : label is "minized_demodulate_c_counter_binary_v12_0_i1,c_counter_binary_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp1.core_instance1\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp1.core_instance1\ : label is "c_counter_binary_v12_0_12,Vivado 2018.2.2";
begin
\comp1.core_instance1\: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1__2\
     port map (
      CE => CE,
      CLK => clk,
      Q(7 downto 0) => Q(7 downto 0),
      SINIT => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlbitsequenceaddress is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlbitsequenceaddress : entity is "minized_demodulate_ctrlbitsequenceaddress";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlbitsequenceaddress;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlbitsequenceaddress is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal register3_q_net : STD_LOGIC;
  signal relational_op_net : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
counter2: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized0\
     port map (
      Q(4 downto 0) => \^q\(4 downto 0),
      SINIT => register3_q_net,
      clk => clk
    );
register3: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_51
     port map (
      SINIT => register3_q_net,
      adc_trig(0) => adc_trig(0),
      clk => clk,
      relational_op_net => relational_op_net
    );
relational: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_relational_76a291a9bc
     port map (
      Q(4 downto 0) => \^q\(4 downto 0),
      clk => clk,
      relational_op_net => relational_op_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_delayhalfsec is
  port (
    out1 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clk : in STD_LOGIC;
    CE : in STD_LOGIC;
    in1 : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_delayhalfsec : entity is "minized_demodulate_delayhalfsec";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_delayhalfsec;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_delayhalfsec is
  signal counter1_op_net : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
counter1: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized3\
     port map (
      CE => CE,
      Q(11 downto 0) => counter1_op_net(11 downto 0),
      clk => clk
    );
single_port_ram: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlspram
     port map (
      CE => CE,
      Q(11 downto 0) => counter1_op_net(11 downto 0),
      clk => clk,
      in1(24 downto 0) => in1(24 downto 0),
      out1(24 downto 0) => out1(24 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_filter1 is
  port (
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_high : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_filter1 : entity is "minized_demodulate_filter1";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_filter1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_filter1 is
  signal accumulator_q_net : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal addsub_s_net : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal counter1_n_8 : STD_LOGIC;
  signal counter1_op_net : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal counter_op_net : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal delay1_q_net : STD_LOGIC;
  signal delay1_q_net_0 : STD_LOGIC;
  signal delay1_q_net_1 : STD_LOGIC;
  signal delay2_q_net : STD_LOGIC;
  signal delay3_n_0 : STD_LOGIC;
  signal delay3_q_net : STD_LOGIC;
  signal dual_port_ram_douta_net : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dual_port_ram_doutb_net : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inverter1_op_net : STD_LOGIC;
  signal inverter2_op_net : STD_LOGIC;
  signal inverter_op_net : STD_LOGIC;
  signal mult_n_0 : STD_LOGIC;
  signal mult_n_1 : STD_LOGIC;
  signal mult_n_10 : STD_LOGIC;
  signal mult_n_11 : STD_LOGIC;
  signal mult_n_12 : STD_LOGIC;
  signal mult_n_13 : STD_LOGIC;
  signal mult_n_14 : STD_LOGIC;
  signal mult_n_15 : STD_LOGIC;
  signal mult_n_16 : STD_LOGIC;
  signal mult_n_17 : STD_LOGIC;
  signal mult_n_2 : STD_LOGIC;
  signal mult_n_3 : STD_LOGIC;
  signal mult_n_4 : STD_LOGIC;
  signal mult_n_5 : STD_LOGIC;
  signal mult_n_6 : STD_LOGIC;
  signal mult_n_7 : STD_LOGIC;
  signal mult_n_8 : STD_LOGIC;
  signal mult_n_9 : STD_LOGIC;
  signal mux_y_net : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal register2_q_net : STD_LOGIC;
begin
accumulator: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_accum_5df5f8241b
     port map (
      O(3) => mult_n_0,
      O(2) => mult_n_1,
      O(1) => mult_n_2,
      O(0) => mult_n_3,
      clk => clk,
      i(17 downto 0) => accumulator_q_net(17 downto 0),
      \inferred_dsp.use_p_reg.p_reg_reg\(3) => mult_n_4,
      \inferred_dsp.use_p_reg.p_reg_reg\(2) => mult_n_5,
      \inferred_dsp.use_p_reg.p_reg_reg\(1) => mult_n_6,
      \inferred_dsp.use_p_reg.p_reg_reg\(0) => mult_n_7,
      \inferred_dsp.use_p_reg.p_reg_reg_0\(3) => mult_n_8,
      \inferred_dsp.use_p_reg.p_reg_reg_0\(2) => mult_n_9,
      \inferred_dsp.use_p_reg.p_reg_reg_0\(1) => mult_n_10,
      \inferred_dsp.use_p_reg.p_reg_reg_0\(0) => mult_n_11,
      \inferred_dsp.use_p_reg.p_reg_reg_1\(3) => mult_n_12,
      \inferred_dsp.use_p_reg.p_reg_reg_1\(2) => mult_n_13,
      \inferred_dsp.use_p_reg.p_reg_reg_1\(1) => mult_n_14,
      \inferred_dsp.use_p_reg.p_reg_reg_1\(0) => mult_n_15,
      \inferred_dsp.use_p_reg.p_reg_reg_2\(1) => mult_n_16,
      \inferred_dsp.use_p_reg.p_reg_reg_2\(0) => mult_n_17,
      q(0) => delay3_q_net,
      \reg_array[0].fde_used.u2\ => delay3_n_0
    );
addsub: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub
     port map (
      Q(7 downto 0) => counter_op_net(7 downto 0),
      S(7 downto 0) => addsub_s_net(7 downto 0),
      \i_no_async_controls.output_reg[8]\(7 downto 0) => counter1_op_net(7 downto 0)
    );
counter: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__xdcDup__1\
     port map (
      CE => CE,
      Q(7 downto 0) => counter_op_net(7 downto 0),
      clk => clk
    );
counter1: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free
     port map (
      Q(7 downto 0) => counter1_op_net(7 downto 0),
      SINIT => inverter_op_net,
      clk => clk,
      delay1_q_net => delay1_q_net_0,
      \fd_prim_array[0].bit_is_0.fdre_comp\ => counter1_n_8,
      inverter1_op_net => inverter1_op_net,
      \^q\(0) => delay2_q_net
    );
delay1: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0\
     port map (
      CE => CE,
      clk => clk,
      q(0) => delay1_q_net
    );
delay2: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized1\
     port map (
      clk => clk,
      q(0) => delay2_q_net,
      register2_q_net => register2_q_net
    );
delay3: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0_55\
     port map (
      ce => delay3_n_0,
      clk => clk,
      delay1_q_net => delay1_q_net_1,
      inverter2_op_net => inverter2_op_net,
      q(0) => delay3_q_net,
      register2_q_net => register2_q_net
    );
dual_port_ram: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldpram
     port map (
      CE => CE,
      Q(15 downto 0) => Q(15 downto 0),
      addra(7 downto 0) => mux_y_net(7 downto 0),
      addrb(8) => tx_high(0),
      addrb(7 downto 0) => counter1_op_net(7 downto 0),
      clk => clk,
      douta(15 downto 0) => dual_port_ram_douta_net(15 downto 0),
      doutb(15 downto 0) => dual_port_ram_doutb_net(15 downto 0)
    );
latch: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_latch
     port map (
      SINIT => inverter_op_net,
      clk => clk,
      \i_no_async_controls.output_reg[8]\ => counter1_n_8,
      q(0) => delay1_q_net,
      register2_q_net => register2_q_net
    );
monostable: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net_0,
      inverter1_op_net => inverter1_op_net
    );
monostable1: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable1
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net_1,
      inverter2_op_net => inverter2_op_net
    );
mult: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult
     port map (
      O(3) => mult_n_0,
      O(2) => mult_n_1,
      O(1) => mult_n_2,
      O(0) => mult_n_3,
      \accum_reg_39_23_reg[11]\(3) => mult_n_8,
      \accum_reg_39_23_reg[11]\(2) => mult_n_9,
      \accum_reg_39_23_reg[11]\(1) => mult_n_10,
      \accum_reg_39_23_reg[11]\(0) => mult_n_11,
      \accum_reg_39_23_reg[15]\(3) => mult_n_12,
      \accum_reg_39_23_reg[15]\(2) => mult_n_13,
      \accum_reg_39_23_reg[15]\(1) => mult_n_14,
      \accum_reg_39_23_reg[15]\(0) => mult_n_15,
      \accum_reg_39_23_reg[17]\(1) => mult_n_16,
      \accum_reg_39_23_reg[17]\(0) => mult_n_17,
      \accum_reg_39_23_reg[7]\(3) => mult_n_4,
      \accum_reg_39_23_reg[7]\(2) => mult_n_5,
      \accum_reg_39_23_reg[7]\(1) => mult_n_6,
      \accum_reg_39_23_reg[7]\(0) => mult_n_7,
      clk => clk,
      douta(15 downto 0) => dual_port_ram_douta_net(15 downto 0),
      doutb(15 downto 0) => dual_port_ram_doutb_net(15 downto 0),
      i(17 downto 0) => accumulator_q_net(17 downto 0)
    );
mux: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_mux_eafcf3d881
     port map (
      Q(7 downto 0) => counter_op_net(7 downto 0),
      S(7 downto 0) => addsub_s_net(7 downto 0),
      addra(7 downto 0) => mux_y_net(7 downto 0),
      register2_q_net => register2_q_net
    );
register_x0: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_56\
     port map (
      ce => delay3_n_0,
      clk => clk,
      i(17 downto 0) => accumulator_q_net(17 downto 0),
      o(17 downto 0) => o(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_streamcontrol1 is
  port (
    delay1_q_net : out STD_LOGIC;
    relational1_op_net : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_no_async_controls.output_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter8khz[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CE : out STD_LOGIC;
    \pulse8khz[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    logical1_y_net_x0 : out STD_LOGIC;
    logical2_y_net_x0 : out STD_LOGIC;
    logical3_y_net_x0 : out STD_LOGIC;
    logical4_y_net_x0 : out STD_LOGIC;
    logical5_y_net_x0 : out STD_LOGIC;
    logical6_y_net_x0 : out STD_LOGIC;
    logical7_y_net : out STD_LOGIC;
    \pipe_16_22_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    qspo : in STD_LOGIC_VECTOR ( 1 downto 0 );
    o : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \qspo_int_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    delay1_q_net_0 : in STD_LOGIC;
    \accum_reg_39_23_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accum_reg_39_23_reg[24]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_streamcontrol1 : entity is "minized_demodulate_streamcontrol1";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_streamcontrol1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_streamcontrol1 is
  signal \^ce\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal counter_n_7 : STD_LOGIC;
  signal \^delay1_q_net\ : STD_LOGIC;
  signal \^i_no_async_controls.output_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^relational1_op_net\ : STD_LOGIC;
begin
  CE <= \^ce\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  delay1_q_net <= \^delay1_q_net\;
  \i_no_async_controls.output_reg[3]\(2 downto 0) <= \^i_no_async_controls.output_reg[3]\(2 downto 0);
  relational1_op_net <= \^relational1_op_net\;
addsub: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized1\
     port map (
      Q(2 downto 0) => \^q\(2 downto 0),
      S(0) => S(0),
      \i_no_async_controls.output_reg[3]\(2 downto 0) => \^i_no_async_controls.output_reg[3]\(2 downto 0),
      \out\(1 downto 0) => \out\(7 downto 6),
      \pipe_16_22_reg[0][7]\(1 downto 0) => \pipe_16_22_reg[0][7]\(7 downto 6),
      qspo(0) => qspo(0)
    );
counter: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized1\
     port map (
      Q(5 downto 0) => \counter8khz[5]\(5 downto 0),
      adc_trig(0) => adc_trig(0),
      clk => clk,
      delay1_q_net_0 => delay1_q_net_0,
      \op_mem_37_22_reg[0]\ => counter_n_7,
      \out\(5 downto 0) => \out\(5 downto 0),
      \pipe_16_22_reg[0][5]\(5 downto 0) => \pipe_16_22_reg[0][7]\(5 downto 0),
      \pulse8khz[0]\ => \pulse8khz[0]\,
      qspo(0) => qspo(0)
    );
counter1: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2__xdcDup__1\
     port map (
      CE => \^ce\,
      Q(2 downto 0) => \^q\(2 downto 0),
      clk => clk
    );
counter2: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2\
     port map (
      clk => clk,
      \i_no_async_controls.output_reg[3]\(2 downto 0) => \^i_no_async_controls.output_reg[3]\(2 downto 0),
      qspo(0) => qspo(1)
    );
monostable: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x1
     port map (
      \accum_reg_39_23_reg[0]\ => \^delay1_q_net\,
      clk => clk,
      logical1_y_net_x0 => logical1_y_net_x0,
      logical2_y_net_x0 => logical2_y_net_x0,
      logical3_y_net_x0 => logical3_y_net_x0,
      logical4_y_net_x0 => logical4_y_net_x0,
      logical5_y_net_x0 => logical5_y_net_x0,
      logical6_y_net_x0 => logical6_y_net_x0,
      logical7_y_net => logical7_y_net,
      \op_mem_37_22_reg[0]\ => \^relational1_op_net\,
      \qspo_int_reg[7]\(6 downto 0) => \qspo_int_reg[7]\(7 downto 1)
    );
relational1: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_relational_9ff7dff7d3
     port map (
      CE => \^ce\,
      D(24 downto 0) => D(24 downto 0),
      \accum_reg_39_23_reg[11]\(3 downto 0) => \accum_reg_39_23_reg[11]\(3 downto 0),
      \accum_reg_39_23_reg[15]\(3 downto 0) => \accum_reg_39_23_reg[15]\(3 downto 0),
      \accum_reg_39_23_reg[19]\(3 downto 0) => \accum_reg_39_23_reg[19]\(3 downto 0),
      \accum_reg_39_23_reg[23]\(3 downto 0) => \accum_reg_39_23_reg[23]\(3 downto 0),
      \accum_reg_39_23_reg[24]\(0) => \accum_reg_39_23_reg[24]\(0),
      \accum_reg_39_23_reg[3]\(3 downto 0) => \accum_reg_39_23_reg[3]\(3 downto 0),
      \accum_reg_39_23_reg[7]\(3 downto 0) => \accum_reg_39_23_reg[7]\(3 downto 0),
      clk => clk,
      \i_no_async_controls.output_reg[5]\ => counter_n_7,
      o(17 downto 0) => o(17 downto 0),
      \qspo_int_reg[0]\(0) => \qspo_int_reg[7]\(0),
      \reg_array[0].fde_used.u2\ => \^relational1_op_net\,
      \reg_array[0].fde_used.u2_0\ => \^delay1_q_net\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_agcandfilter1 is
  port (
    \latency_pipe_5_26_reg[0]\ : out STD_LOGIC;
    o : out STD_LOGIC_VECTOR ( 17 downto 0 );
    audiomonitorstream : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    CE : in STD_LOGIC;
    tx_high : in STD_LOGIC_VECTOR ( 0 to 0 );
    btaudio : in STD_LOGIC_VECTOR ( 15 downto 0 );
    audiostreamvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    audiostreamdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nobtsignal : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_20_22_reg[0]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \pipe_20_22_reg[0]_24_sp_1\ : in STD_LOGIC;
    \pipe_20_22_reg[0]_23_sp_1\ : in STD_LOGIC;
    \pipe_20_22_reg[0]_22_sp_1\ : in STD_LOGIC;
    \pipe_20_22_reg[0]_21_sp_1\ : in STD_LOGIC;
    \pipe_20_22_reg[0]_20_sp_1\ : in STD_LOGIC;
    agcvalue : in STD_LOGIC_VECTOR ( 3 downto 0 );
    selectmonitorstream : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_agcandfilter1 : entity is "minized_demodulate_agcandfilter1";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_agcandfilter1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_agcandfilter1 is
  signal data0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal data150 : STD_LOGIC;
  signal data5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^latency_pipe_5_26_reg[0]\ : STD_LOGIC;
  signal logical_n_1 : STD_LOGIC;
  signal m1_n_0 : STD_LOGIC;
  signal m1_n_1 : STD_LOGIC;
  signal m1_n_2 : STD_LOGIC;
  signal m1_n_21 : STD_LOGIC;
  signal m1_n_22 : STD_LOGIC;
  signal m1_n_23 : STD_LOGIC;
  signal m1_n_24 : STD_LOGIC;
  signal m3_n_0 : STD_LOGIC;
  signal m3_n_1 : STD_LOGIC;
  signal m3_n_10 : STD_LOGIC;
  signal m3_n_11 : STD_LOGIC;
  signal m3_n_12 : STD_LOGIC;
  signal m3_n_13 : STD_LOGIC;
  signal m3_n_14 : STD_LOGIC;
  signal m3_n_15 : STD_LOGIC;
  signal m3_n_16 : STD_LOGIC;
  signal m3_n_17 : STD_LOGIC;
  signal m3_n_18 : STD_LOGIC;
  signal m3_n_19 : STD_LOGIC;
  signal m3_n_2 : STD_LOGIC;
  signal m3_n_20 : STD_LOGIC;
  signal m3_n_21 : STD_LOGIC;
  signal m3_n_22 : STD_LOGIC;
  signal m3_n_23 : STD_LOGIC;
  signal m3_n_24 : STD_LOGIC;
  signal m3_n_3 : STD_LOGIC;
  signal m3_n_4 : STD_LOGIC;
  signal m3_n_5 : STD_LOGIC;
  signal m3_n_6 : STD_LOGIC;
  signal m3_n_7 : STD_LOGIC;
  signal m3_n_8 : STD_LOGIC;
  signal m3_n_9 : STD_LOGIC;
  signal mux1_y_net : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \pipe_20_22_reg[0]_20_sn_1\ : STD_LOGIC;
  signal \pipe_20_22_reg[0]_21_sn_1\ : STD_LOGIC;
  signal \pipe_20_22_reg[0]_22_sn_1\ : STD_LOGIC;
  signal \pipe_20_22_reg[0]_23_sn_1\ : STD_LOGIC;
  signal \pipe_20_22_reg[0]_24_sn_1\ : STD_LOGIC;
begin
  \latency_pipe_5_26_reg[0]\ <= \^latency_pipe_5_26_reg[0]\;
  o(17 downto 0) <= \^o\(17 downto 0);
  \pipe_20_22_reg[0]_20_sn_1\ <= \pipe_20_22_reg[0]_20_sp_1\;
  \pipe_20_22_reg[0]_21_sn_1\ <= \pipe_20_22_reg[0]_21_sp_1\;
  \pipe_20_22_reg[0]_22_sn_1\ <= \pipe_20_22_reg[0]_22_sp_1\;
  \pipe_20_22_reg[0]_23_sn_1\ <= \pipe_20_22_reg[0]_23_sp_1\;
  \pipe_20_22_reg[0]_24_sn_1\ <= \pipe_20_22_reg[0]_24_sp_1\;
filter1: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_filter1
     port map (
      CE => CE,
      Q(15 downto 0) => mux1_y_net(15 downto 0),
      clk => clk,
      o(17 downto 0) => \^o\(17 downto 0),
      tx_high(0) => tx_high(0)
    );
logical: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_logical_622c03a89a
     port map (
      btaudio(0) => btaudio(15),
      clk => clk,
      nobtsignal(0) => nobtsignal(0),
      \pipe_16_22_reg[0][20]\ => \^latency_pipe_5_26_reg[0]\,
      \pipe_16_22_reg[0][20]_0\ => logical_n_1,
      tx_high(0) => tx_high(0)
    );
m1: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35
     port map (
      Q(14) => m3_n_5,
      Q(13) => m3_n_6,
      Q(12) => m3_n_7,
      Q(11) => m3_n_8,
      Q(10) => m3_n_9,
      Q(9) => m3_n_10,
      Q(8) => m3_n_11,
      Q(7) => m3_n_12,
      Q(6) => m3_n_13,
      Q(5) => m3_n_14,
      Q(4) => m3_n_15,
      Q(3) => m3_n_16,
      Q(2) => m3_n_17,
      Q(1) => m3_n_18,
      Q(0) => m3_n_19,
      audiostreamdata(15 downto 0) => audiostreamdata(15 downto 0),
      audiostreamvalid(0) => audiostreamvalid(0),
      clk => clk,
      data0(0) => data0(4),
      data150 => data150,
      data5(3 downto 0) => data5(3 downto 0),
      \pipe_16_22_reg[0][0]_0\ => m3_n_24,
      \pipe_16_22_reg[0][1]_0\ => m3_n_23,
      \pipe_16_22_reg[0][20]_0\ => m3_n_4,
      \pipe_16_22_reg[0][21]_0\ => m3_n_3,
      \pipe_16_22_reg[0][22]_0\ => m3_n_2,
      \pipe_16_22_reg[0][23]_0\ => m3_n_1,
      \pipe_16_22_reg[0][24]_0\ => m3_n_0,
      \pipe_16_22_reg[0][2]_0\ => m3_n_22,
      \pipe_16_22_reg[0][3]_0\ => m3_n_21,
      \pipe_16_22_reg[0][4]_0\ => m3_n_20,
      \pipe_44_22_reg[0][12]\(14) => m1_n_0,
      \pipe_44_22_reg[0][12]\(13) => m1_n_1,
      \pipe_44_22_reg[0][12]\(12) => m1_n_2,
      \pipe_44_22_reg[0][12]\(11 downto 0) => data5(15 downto 4),
      \pipe_44_22_reg[0][12]_0\ => m1_n_21,
      \pipe_44_22_reg[0][12]_1\ => m1_n_22,
      \pipe_44_22_reg[0][12]_2\ => m1_n_23,
      \pipe_44_22_reg[0][12]_3\ => m1_n_24
    );
m3: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35_54
     port map (
      Q(14) => m3_n_5,
      Q(13) => m3_n_6,
      Q(12) => m3_n_7,
      Q(11) => m3_n_8,
      Q(10) => m3_n_9,
      Q(9) => m3_n_10,
      Q(8) => m3_n_11,
      Q(7) => m3_n_12,
      Q(6) => m3_n_13,
      Q(5) => m3_n_14,
      Q(4) => m3_n_15,
      Q(3) => m3_n_16,
      Q(2) => m3_n_17,
      Q(1) => m3_n_18,
      Q(0) => m3_n_19,
      audiostreamvalid(0) => audiostreamvalid(0),
      btaudio(14 downto 0) => btaudio(14 downto 0),
      clk => clk,
      \latency_pipe_5_26_reg[0][0]\ => logical_n_1,
      \latency_pipe_5_26_reg[0][0]_0\ => \^latency_pipe_5_26_reg[0]\,
      \pipe_16_22_reg[0][0]_0\ => m3_n_24,
      \pipe_16_22_reg[0][1]_0\ => m3_n_23,
      \pipe_16_22_reg[0][20]_0\ => m3_n_4,
      \pipe_16_22_reg[0][21]_0\ => m3_n_3,
      \pipe_16_22_reg[0][22]_0\ => m3_n_2,
      \pipe_16_22_reg[0][23]_0\ => m3_n_1,
      \pipe_16_22_reg[0][24]_0\ => m3_n_0,
      \pipe_16_22_reg[0][2]_0\ => m3_n_22,
      \pipe_16_22_reg[0][3]_0\ => m3_n_21,
      \pipe_16_22_reg[0][4]_0\ => m3_n_20,
      \pipe_20_22_reg[0]\(19 downto 0) => \pipe_20_22_reg[0]\(19 downto 0),
      \pipe_20_22_reg[0][20]\ => \pipe_20_22_reg[0]_20_sn_1\,
      \pipe_20_22_reg[0][21]\ => \pipe_20_22_reg[0]_21_sn_1\,
      \pipe_20_22_reg[0][22]\ => \pipe_20_22_reg[0]_22_sn_1\,
      \pipe_20_22_reg[0][23]\ => \pipe_20_22_reg[0]_23_sn_1\,
      \pipe_20_22_reg[0][24]\ => \pipe_20_22_reg[0]_24_sn_1\
    );
mux1: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_mux_51cbab73f4
     port map (
      Q(15 downto 0) => mux1_y_net(15 downto 0),
      agcvalue(3 downto 0) => agcvalue(3 downto 0),
      clk => clk,
      data0(0) => data0(4),
      data150 => data150,
      data5(15 downto 0) => data5(15 downto 0),
      \pipe_16_22_reg[0][19]\(2) => m1_n_0,
      \pipe_16_22_reg[0][19]\(1) => m1_n_1,
      \pipe_16_22_reg[0][19]\(0) => m1_n_2,
      \pipe_16_22_reg[0][20]\ => m1_n_24,
      \pipe_16_22_reg[0][21]\ => m1_n_23,
      \pipe_16_22_reg[0][22]\ => m1_n_22,
      \pipe_16_22_reg[0][23]\ => m1_n_21
    );
mux2: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_mux_d6a7a9af27
     port map (
      Q(15 downto 0) => mux1_y_net(15 downto 0),
      audiomonitorstream(15 downto 0) => audiomonitorstream(15 downto 0),
      clk => clk,
      o(15 downto 0) => \^o\(15 downto 0),
      \pipe_20_22_reg[0]\(15 downto 0) => \pipe_20_22_reg[0]\(24 downto 9),
      selectmonitorstream(1 downto 0) => selectmonitorstream(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_demodulationssb1 is
  port (
    d : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    audiomonitorstream : out STD_LOGIC_VECTOR ( 15 downto 0 );
    filterredsignal : out STD_LOGIC_VECTOR ( 17 downto 0 );
    inputsignalselect : in STD_LOGIC_VECTOR ( 3 downto 0 );
    btaudio : in STD_LOGIC_VECTOR ( 15 downto 0 );
    audiostreamvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    audiostreamdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nobtsignal : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_high : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    agcvalue : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxfreq : in STD_LOGIC_VECTOR ( 15 downto 0 );
    selectmonitorstream : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_demodulationssb1 : entity is "minized_demodulate_demodulationssb1";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_demodulationssb1;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_demodulationssb1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal accum_reg_39_23_reg : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal \accumulator2/accum_reg_39_23_reg\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \accumulator3/accum_reg_39_23_reg\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \accumulator4/accum_reg_39_23_reg\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \accumulator5/accum_reg_39_23_reg\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \accumulator6/accum_reg_39_23_reg\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \accumulator7/accum_reg_39_23_reg\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \accumulator8/accum_reg_39_23_reg\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add : STD_LOGIC;
  signal addsub_s_net : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal addsub_s_net_x0 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal addsub_s_net_x1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal bitbasher_m1_net : STD_LOGIC;
  signal bitbasher_m2_net : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cmult_p_net : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal convert1_dout_net_x0 : STD_LOGIC;
  signal convert2_dout_net_x0 : STD_LOGIC;
  signal convert3_dout_net_x0 : STD_LOGIC;
  signal convert4_dout_net : STD_LOGIC;
  signal convert_dout_net_x0 : STD_LOGIC;
  signal counter1_op_net : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal counter2_op_net : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal counter2_op_net_x0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal counter_op_net : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ctrlsequencer_n_8 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal delay1_q_net : STD_LOGIC;
  signal delay1_q_net_0 : STD_LOGIC;
  signal delay1_q_net_1 : STD_LOGIC;
  signal delay_q_net : STD_LOGIC;
  signal filterstreamintegration_n_208 : STD_LOGIC;
  signal filterstreamintegration_n_209 : STD_LOGIC;
  signal filterstreamintegration_n_210 : STD_LOGIC;
  signal filterstreamintegration_n_211 : STD_LOGIC;
  signal filterstreamintegration_n_212 : STD_LOGIC;
  signal filterstreamintegration_n_213 : STD_LOGIC;
  signal filterstreamintegration_n_214 : STD_LOGIC;
  signal filterstreamintegration_n_215 : STD_LOGIC;
  signal filterstreamintegration_n_216 : STD_LOGIC;
  signal filterstreamintegration_n_217 : STD_LOGIC;
  signal filterstreamintegration_n_218 : STD_LOGIC;
  signal filterstreamintegration_n_219 : STD_LOGIC;
  signal filterstreamintegration_n_220 : STD_LOGIC;
  signal filterstreamintegration_n_221 : STD_LOGIC;
  signal filterstreamintegration_n_222 : STD_LOGIC;
  signal filterstreamintegration_n_223 : STD_LOGIC;
  signal filterstreamintegration_n_224 : STD_LOGIC;
  signal filterstreamintegration_n_225 : STD_LOGIC;
  signal filterstreamintegration_n_226 : STD_LOGIC;
  signal filterstreamintegration_n_227 : STD_LOGIC;
  signal filterstreamintegration_n_228 : STD_LOGIC;
  signal filterstreamintegration_n_229 : STD_LOGIC;
  signal filterstreamintegration_n_230 : STD_LOGIC;
  signal filterstreamintegration_n_231 : STD_LOGIC;
  signal filterstreamintegration_n_232 : STD_LOGIC;
  signal \latency_pipe_5_26_reg[0]\ : STD_LOGIC;
  signal logical1_y_net_x0 : STD_LOGIC;
  signal logical2_y_net_x0 : STD_LOGIC;
  signal logical3_y_net_x0 : STD_LOGIC;
  signal logical4_y_net_x0 : STD_LOGIC;
  signal logical5_y_net_x0 : STD_LOGIC;
  signal logical6_y_net_x0 : STD_LOGIC;
  signal logical7_y_net : STD_LOGIC;
  signal lut_data_net : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal m1_y_net : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal m2_y_net : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal m3_n_0 : STD_LOGIC;
  signal m3_n_26 : STD_LOGIC;
  signal m3_n_27 : STD_LOGIC;
  signal m3_n_28 : STD_LOGIC;
  signal m3_n_29 : STD_LOGIC;
  signal mult_p_net : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal mux1_n_0 : STD_LOGIC;
  signal mux1_n_1 : STD_LOGIC;
  signal mux1_n_10 : STD_LOGIC;
  signal mux1_n_11 : STD_LOGIC;
  signal mux1_n_12 : STD_LOGIC;
  signal mux1_n_13 : STD_LOGIC;
  signal mux1_n_14 : STD_LOGIC;
  signal mux1_n_15 : STD_LOGIC;
  signal mux1_n_2 : STD_LOGIC;
  signal mux1_n_3 : STD_LOGIC;
  signal mux1_n_4 : STD_LOGIC;
  signal mux1_n_5 : STD_LOGIC;
  signal mux1_n_6 : STD_LOGIC;
  signal mux1_n_7 : STD_LOGIC;
  signal mux1_n_8 : STD_LOGIC;
  signal mux1_n_9 : STD_LOGIC;
  signal \pipe_20_22_reg[0]\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal register1_q_net : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal register2_n_100 : STD_LOGIC;
  signal register2_n_101 : STD_LOGIC;
  signal register2_n_102 : STD_LOGIC;
  signal register2_n_103 : STD_LOGIC;
  signal register2_n_104 : STD_LOGIC;
  signal register2_n_105 : STD_LOGIC;
  signal register2_n_106 : STD_LOGIC;
  signal register2_n_107 : STD_LOGIC;
  signal register2_n_108 : STD_LOGIC;
  signal register2_n_109 : STD_LOGIC;
  signal register2_n_110 : STD_LOGIC;
  signal register2_n_111 : STD_LOGIC;
  signal register2_n_112 : STD_LOGIC;
  signal register2_n_113 : STD_LOGIC;
  signal register2_n_114 : STD_LOGIC;
  signal register2_n_115 : STD_LOGIC;
  signal register2_n_116 : STD_LOGIC;
  signal register2_n_117 : STD_LOGIC;
  signal register2_n_118 : STD_LOGIC;
  signal register2_n_119 : STD_LOGIC;
  signal register2_n_120 : STD_LOGIC;
  signal register2_n_121 : STD_LOGIC;
  signal register2_n_122 : STD_LOGIC;
  signal register2_n_123 : STD_LOGIC;
  signal register2_n_124 : STD_LOGIC;
  signal register2_n_125 : STD_LOGIC;
  signal register2_n_126 : STD_LOGIC;
  signal register2_n_127 : STD_LOGIC;
  signal register2_n_128 : STD_LOGIC;
  signal register2_n_129 : STD_LOGIC;
  signal register2_n_130 : STD_LOGIC;
  signal register2_n_131 : STD_LOGIC;
  signal register2_n_132 : STD_LOGIC;
  signal register2_n_133 : STD_LOGIC;
  signal register2_n_134 : STD_LOGIC;
  signal register2_n_135 : STD_LOGIC;
  signal register2_n_136 : STD_LOGIC;
  signal register2_n_137 : STD_LOGIC;
  signal register2_n_138 : STD_LOGIC;
  signal register2_n_139 : STD_LOGIC;
  signal register2_n_140 : STD_LOGIC;
  signal register2_n_141 : STD_LOGIC;
  signal register2_n_142 : STD_LOGIC;
  signal register2_n_143 : STD_LOGIC;
  signal register2_n_144 : STD_LOGIC;
  signal register2_n_145 : STD_LOGIC;
  signal register2_n_146 : STD_LOGIC;
  signal register2_n_147 : STD_LOGIC;
  signal register2_n_148 : STD_LOGIC;
  signal register2_n_149 : STD_LOGIC;
  signal register2_n_150 : STD_LOGIC;
  signal register2_n_151 : STD_LOGIC;
  signal register2_n_152 : STD_LOGIC;
  signal register2_n_153 : STD_LOGIC;
  signal register2_n_154 : STD_LOGIC;
  signal register2_n_155 : STD_LOGIC;
  signal register2_n_156 : STD_LOGIC;
  signal register2_n_157 : STD_LOGIC;
  signal register2_n_158 : STD_LOGIC;
  signal register2_n_159 : STD_LOGIC;
  signal register2_n_160 : STD_LOGIC;
  signal register2_n_161 : STD_LOGIC;
  signal register2_n_162 : STD_LOGIC;
  signal register2_n_163 : STD_LOGIC;
  signal register2_n_164 : STD_LOGIC;
  signal register2_n_165 : STD_LOGIC;
  signal register2_n_166 : STD_LOGIC;
  signal register2_n_167 : STD_LOGIC;
  signal register2_n_168 : STD_LOGIC;
  signal register2_n_169 : STD_LOGIC;
  signal register2_n_170 : STD_LOGIC;
  signal register2_n_171 : STD_LOGIC;
  signal register2_n_172 : STD_LOGIC;
  signal register2_n_173 : STD_LOGIC;
  signal register2_n_174 : STD_LOGIC;
  signal register2_n_175 : STD_LOGIC;
  signal register2_n_176 : STD_LOGIC;
  signal register2_n_177 : STD_LOGIC;
  signal register2_n_178 : STD_LOGIC;
  signal register2_n_179 : STD_LOGIC;
  signal register2_n_18 : STD_LOGIC;
  signal register2_n_180 : STD_LOGIC;
  signal register2_n_181 : STD_LOGIC;
  signal register2_n_182 : STD_LOGIC;
  signal register2_n_183 : STD_LOGIC;
  signal register2_n_184 : STD_LOGIC;
  signal register2_n_185 : STD_LOGIC;
  signal register2_n_186 : STD_LOGIC;
  signal register2_n_187 : STD_LOGIC;
  signal register2_n_188 : STD_LOGIC;
  signal register2_n_189 : STD_LOGIC;
  signal register2_n_19 : STD_LOGIC;
  signal register2_n_190 : STD_LOGIC;
  signal register2_n_191 : STD_LOGIC;
  signal register2_n_192 : STD_LOGIC;
  signal register2_n_20 : STD_LOGIC;
  signal register2_n_21 : STD_LOGIC;
  signal register2_n_22 : STD_LOGIC;
  signal register2_n_23 : STD_LOGIC;
  signal register2_n_24 : STD_LOGIC;
  signal register2_n_25 : STD_LOGIC;
  signal register2_n_26 : STD_LOGIC;
  signal register2_n_27 : STD_LOGIC;
  signal register2_n_28 : STD_LOGIC;
  signal register2_n_29 : STD_LOGIC;
  signal register2_n_30 : STD_LOGIC;
  signal register2_n_31 : STD_LOGIC;
  signal register2_n_32 : STD_LOGIC;
  signal register2_n_33 : STD_LOGIC;
  signal register2_n_34 : STD_LOGIC;
  signal register2_n_35 : STD_LOGIC;
  signal register2_n_36 : STD_LOGIC;
  signal register2_n_37 : STD_LOGIC;
  signal register2_n_38 : STD_LOGIC;
  signal register2_n_39 : STD_LOGIC;
  signal register2_n_40 : STD_LOGIC;
  signal register2_n_41 : STD_LOGIC;
  signal register2_n_42 : STD_LOGIC;
  signal register2_n_43 : STD_LOGIC;
  signal register2_n_44 : STD_LOGIC;
  signal register2_n_45 : STD_LOGIC;
  signal register2_n_46 : STD_LOGIC;
  signal register2_n_47 : STD_LOGIC;
  signal register2_n_48 : STD_LOGIC;
  signal register2_n_49 : STD_LOGIC;
  signal register2_n_50 : STD_LOGIC;
  signal register2_n_51 : STD_LOGIC;
  signal register2_n_52 : STD_LOGIC;
  signal register2_n_53 : STD_LOGIC;
  signal register2_n_54 : STD_LOGIC;
  signal register2_n_55 : STD_LOGIC;
  signal register2_n_56 : STD_LOGIC;
  signal register2_n_57 : STD_LOGIC;
  signal register2_n_58 : STD_LOGIC;
  signal register2_n_59 : STD_LOGIC;
  signal register2_n_60 : STD_LOGIC;
  signal register2_n_61 : STD_LOGIC;
  signal register2_n_62 : STD_LOGIC;
  signal register2_n_63 : STD_LOGIC;
  signal register2_n_64 : STD_LOGIC;
  signal register2_n_65 : STD_LOGIC;
  signal register2_n_66 : STD_LOGIC;
  signal register2_n_67 : STD_LOGIC;
  signal register2_n_68 : STD_LOGIC;
  signal register2_n_69 : STD_LOGIC;
  signal register2_n_70 : STD_LOGIC;
  signal register2_n_71 : STD_LOGIC;
  signal register2_n_72 : STD_LOGIC;
  signal register2_n_73 : STD_LOGIC;
  signal register2_n_74 : STD_LOGIC;
  signal register2_n_75 : STD_LOGIC;
  signal register2_n_76 : STD_LOGIC;
  signal register2_n_77 : STD_LOGIC;
  signal register2_n_78 : STD_LOGIC;
  signal register2_n_79 : STD_LOGIC;
  signal register2_n_80 : STD_LOGIC;
  signal register2_n_81 : STD_LOGIC;
  signal register2_n_82 : STD_LOGIC;
  signal register2_n_83 : STD_LOGIC;
  signal register2_n_84 : STD_LOGIC;
  signal register2_n_85 : STD_LOGIC;
  signal register2_n_86 : STD_LOGIC;
  signal register2_n_87 : STD_LOGIC;
  signal register2_n_88 : STD_LOGIC;
  signal register2_n_89 : STD_LOGIC;
  signal register2_n_90 : STD_LOGIC;
  signal register2_n_91 : STD_LOGIC;
  signal register2_n_92 : STD_LOGIC;
  signal register2_n_93 : STD_LOGIC;
  signal register2_n_94 : STD_LOGIC;
  signal register2_n_95 : STD_LOGIC;
  signal register2_n_96 : STD_LOGIC;
  signal register2_n_97 : STD_LOGIC;
  signal register2_n_98 : STD_LOGIC;
  signal register2_n_99 : STD_LOGIC;
  signal register2_q_net : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal register3_q_net : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal register4_q_net : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal register_q_net : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal register_q_net_x0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal relational1_op_net : STD_LOGIC;
  signal rom_data_net : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal single_port_ram_data_out_net : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal streamcontrol1_n_15 : STD_LOGIC;
  signal streamcontrol1_n_17 : STD_LOGIC;
  signal streamcontrol1_n_18 : STD_LOGIC;
  signal streamcontrol1_n_19 : STD_LOGIC;
  signal streamcontrol1_n_20 : STD_LOGIC;
  signal streamcontrol1_n_21 : STD_LOGIC;
  signal streamcontrol1_n_22 : STD_LOGIC;
  signal streamcontrol1_n_23 : STD_LOGIC;
  signal streamcontrol1_n_24 : STD_LOGIC;
  signal streamcontrol1_n_25 : STD_LOGIC;
  signal streamcontrol1_n_26 : STD_LOGIC;
  signal streamcontrol1_n_27 : STD_LOGIC;
  signal streamcontrol1_n_28 : STD_LOGIC;
  signal streamcontrol1_n_29 : STD_LOGIC;
  signal streamcontrol1_n_30 : STD_LOGIC;
  signal streamcontrol1_n_31 : STD_LOGIC;
  signal streamcontrol1_n_32 : STD_LOGIC;
  signal streamcontrol1_n_33 : STD_LOGIC;
  signal streamcontrol1_n_34 : STD_LOGIC;
  signal streamcontrol1_n_35 : STD_LOGIC;
  signal streamcontrol1_n_36 : STD_LOGIC;
  signal streamcontrol1_n_37 : STD_LOGIC;
  signal streamcontrol1_n_38 : STD_LOGIC;
  signal streamcontrol1_n_39 : STD_LOGIC;
  signal streamcontrol1_n_40 : STD_LOGIC;
  signal streamcontrol1_n_41 : STD_LOGIC;
  signal streamcontrol1_n_49 : STD_LOGIC;
  signal streamcontrol1_n_50 : STD_LOGIC;
  signal streamcontrol1_n_51 : STD_LOGIC;
  signal streamcontrol1_n_52 : STD_LOGIC;
  signal streamcontrol1_n_53 : STD_LOGIC;
  signal streamcontrol1_n_54 : STD_LOGIC;
  signal streamcontrol1_n_55 : STD_LOGIC;
  signal streamcontrol1_n_56 : STD_LOGIC;
  signal subsystem_n_0 : STD_LOGIC;
  signal subsystem_n_1 : STD_LOGIC;
  signal subsystem_n_10 : STD_LOGIC;
  signal subsystem_n_11 : STD_LOGIC;
  signal subsystem_n_12 : STD_LOGIC;
  signal subsystem_n_13 : STD_LOGIC;
  signal subsystem_n_14 : STD_LOGIC;
  signal subsystem_n_15 : STD_LOGIC;
  signal subsystem_n_2 : STD_LOGIC;
  signal subsystem_n_3 : STD_LOGIC;
  signal subsystem_n_4 : STD_LOGIC;
  signal subsystem_n_5 : STD_LOGIC;
  signal subsystem_n_6 : STD_LOGIC;
  signal subsystem_n_7 : STD_LOGIC;
  signal subsystem_n_8 : STD_LOGIC;
  signal subsystem_n_9 : STD_LOGIC;
  signal \trigdistrib1/convert1_dout_net\ : STD_LOGIC;
  signal \trigdistrib1/convert2_dout_net\ : STD_LOGIC;
  signal \trigdistrib1/convert3_dout_net\ : STD_LOGIC;
  signal \trigdistrib1/convert4_dout_net\ : STD_LOGIC;
  signal \trigdistrib1/convert5_dout_net\ : STD_LOGIC;
  signal \trigdistrib1/convert6_dout_net\ : STD_LOGIC;
  signal \trigdistrib1/convert7_dout_net\ : STD_LOGIC;
  signal \trigdistrib1/convert_dout_net\ : STD_LOGIC;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  d(0) <= \^d\(0);
accumulator: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_accum_223ad8fd43
     port map (
      clk => clk,
      \out\(7 downto 0) => accum_reg_39_23_reg(23 downto 16),
      rxfreq(15 downto 0) => rxfreq(15 downto 0),
      tx_high(0) => tx_high(0)
    );
addsub: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode__parameterized0\
     port map (
      ADD => add,
      S(17 downto 0) => addsub_s_net(17 downto 0),
      \fd_prim_array[17].bit_is_0.fdre_comp\(17 downto 0) => register4_q_net(17 downto 0),
      o(17 downto 0) => register3_q_net(17 downto 0)
    );
agcandfilter1: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_agcandfilter1
     port map (
      CE => \^d\(0),
      agcvalue(3 downto 0) => agcvalue(3 downto 0),
      audiomonitorstream(15 downto 0) => audiomonitorstream(15 downto 0),
      audiostreamdata(15 downto 0) => audiostreamdata(15 downto 0),
      audiostreamvalid(0) => audiostreamvalid(0),
      btaudio(15 downto 0) => btaudio(15 downto 0),
      clk => clk,
      \latency_pipe_5_26_reg[0]\ => \latency_pipe_5_26_reg[0]\,
      nobtsignal(0) => nobtsignal(0),
      o(17 downto 0) => register_q_net(17 downto 0),
      \pipe_20_22_reg[0]\(24 downto 0) => \pipe_20_22_reg[0]\(24 downto 0),
      \pipe_20_22_reg[0]_20_sp_1\ => m3_n_29,
      \pipe_20_22_reg[0]_21_sp_1\ => m3_n_28,
      \pipe_20_22_reg[0]_22_sp_1\ => m3_n_27,
      \pipe_20_22_reg[0]_23_sp_1\ => m3_n_26,
      \pipe_20_22_reg[0]_24_sp_1\ => m3_n_0,
      selectmonitorstream(1 downto 0) => selectmonitorstream(1 downto 0),
      tx_high(0) => tx_high(0)
    );
cmult: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcmult
     port map (
      clk => clk,
      i(17 downto 0) => cmult_p_net(17 downto 0),
      q(17 downto 0) => mult_p_net(17 downto 0)
    );
counter: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized4\
     port map (
      CE => \^d\(0),
      Q(12 downto 0) => counter_op_net(12 downto 0),
      clk => clk
    );
ctrlbitsequenceaddress: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlbitsequenceaddress
     port map (
      Q(4 downto 0) => counter2_op_net(4 downto 0),
      adc_trig(0) => adc_trig(0),
      clk => clk
    );
ctrlsequencer: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlsequencer
     port map (
      ADD => add,
      D(0) => ctrlsequencer_n_8,
      Q(4 downto 0) => counter2_op_net(4 downto 0),
      S(0) => addsub_s_net_x1(2),
      clk => clk,
      qspo(7) => convert_dout_net_x0,
      qspo(6) => convert1_dout_net_x0,
      qspo(5) => convert2_dout_net_x0,
      qspo(4) => convert3_dout_net_x0,
      qspo(3) => convert4_dout_net,
      qspo(2 downto 1) => bitbasher_m2_net(1 downto 0),
      qspo(0) => bitbasher_m1_net
    );
delay: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay
     port map (
      ce => delay_q_net,
      clk => clk,
      \qspo_int_reg[4]\ => convert4_dout_net
    );
delay1: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_0
     port map (
      ce => delay1_q_net,
      clk => clk,
      \qspo_int_reg[5]\ => convert3_dout_net_x0
    );
delayhalfsec: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_delayhalfsec
     port map (
      CE => \^d\(0),
      clk => clk,
      in1(24 downto 0) => addsub_s_net_x0(24 downto 0),
      out1(24 downto 0) => single_port_ram_data_out_net(24 downto 0)
    );
filterstreamintegration: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_filterstreamintegration
     port map (
      CE => streamcontrol1_n_15,
      D(24) => streamcontrol1_n_17,
      D(23) => streamcontrol1_n_18,
      D(22) => streamcontrol1_n_19,
      D(21) => streamcontrol1_n_20,
      D(20) => streamcontrol1_n_21,
      D(19) => streamcontrol1_n_22,
      D(18) => streamcontrol1_n_23,
      D(17) => streamcontrol1_n_24,
      D(16) => streamcontrol1_n_25,
      D(15) => streamcontrol1_n_26,
      D(14) => streamcontrol1_n_27,
      D(13) => streamcontrol1_n_28,
      D(12) => streamcontrol1_n_29,
      D(11) => streamcontrol1_n_30,
      D(10) => streamcontrol1_n_31,
      D(9) => streamcontrol1_n_32,
      D(8) => streamcontrol1_n_33,
      D(7) => streamcontrol1_n_34,
      D(6) => streamcontrol1_n_35,
      D(5) => streamcontrol1_n_36,
      D(4) => streamcontrol1_n_37,
      D(3) => streamcontrol1_n_38,
      D(2) => streamcontrol1_n_39,
      D(1) => streamcontrol1_n_40,
      D(0) => streamcontrol1_n_41,
      O(3) => register2_n_18,
      O(2) => register2_n_19,
      O(1) => register2_n_20,
      O(0) => register2_n_21,
      S(24 downto 0) => addsub_s_net_x0(24 downto 0),
      accum_reg_39_23_reg(24 downto 0) => \accumulator8/accum_reg_39_23_reg\(24 downto 0),
      \accum_reg_39_23_reg[11]\(3) => filterstreamintegration_n_216,
      \accum_reg_39_23_reg[11]\(2) => filterstreamintegration_n_217,
      \accum_reg_39_23_reg[11]\(1) => filterstreamintegration_n_218,
      \accum_reg_39_23_reg[11]\(0) => filterstreamintegration_n_219,
      \accum_reg_39_23_reg[15]\(3) => filterstreamintegration_n_220,
      \accum_reg_39_23_reg[15]\(2) => filterstreamintegration_n_221,
      \accum_reg_39_23_reg[15]\(1) => filterstreamintegration_n_222,
      \accum_reg_39_23_reg[15]\(0) => filterstreamintegration_n_223,
      \accum_reg_39_23_reg[19]\(3) => filterstreamintegration_n_224,
      \accum_reg_39_23_reg[19]\(2) => filterstreamintegration_n_225,
      \accum_reg_39_23_reg[19]\(1) => filterstreamintegration_n_226,
      \accum_reg_39_23_reg[19]\(0) => filterstreamintegration_n_227,
      \accum_reg_39_23_reg[23]\(3) => filterstreamintegration_n_228,
      \accum_reg_39_23_reg[23]\(2) => filterstreamintegration_n_229,
      \accum_reg_39_23_reg[23]\(1) => filterstreamintegration_n_230,
      \accum_reg_39_23_reg[23]\(0) => filterstreamintegration_n_231,
      \accum_reg_39_23_reg[24]\(0) => filterstreamintegration_n_232,
      \accum_reg_39_23_reg[3]\(3) => filterstreamintegration_n_208,
      \accum_reg_39_23_reg[3]\(2) => filterstreamintegration_n_209,
      \accum_reg_39_23_reg[3]\(1) => filterstreamintegration_n_210,
      \accum_reg_39_23_reg[3]\(0) => filterstreamintegration_n_211,
      \accum_reg_39_23_reg[7]\(3) => filterstreamintegration_n_212,
      \accum_reg_39_23_reg[7]\(2) => filterstreamintegration_n_213,
      \accum_reg_39_23_reg[7]\(1) => filterstreamintegration_n_214,
      \accum_reg_39_23_reg[7]\(0) => filterstreamintegration_n_215,
      accum_reg_39_23_reg_0(24 downto 0) => \accumulator7/accum_reg_39_23_reg\(24 downto 0),
      accum_reg_39_23_reg_1(24 downto 0) => \accumulator6/accum_reg_39_23_reg\(24 downto 0),
      accum_reg_39_23_reg_2(24 downto 0) => \accumulator5/accum_reg_39_23_reg\(24 downto 0),
      accum_reg_39_23_reg_3(24 downto 0) => \accumulator4/accum_reg_39_23_reg\(24 downto 0),
      accum_reg_39_23_reg_4(24 downto 0) => \accumulator3/accum_reg_39_23_reg\(24 downto 0),
      accum_reg_39_23_reg_5(24 downto 0) => \accumulator2/accum_reg_39_23_reg\(24 downto 0),
      clk => clk,
      \^d\(2 downto 0) => counter1_op_net(2 downto 0),
      delay1_q_net => delay1_q_net_1,
      \fd_prim_array[11].bit_is_0.fdre_comp\(3) => register2_n_26,
      \fd_prim_array[11].bit_is_0.fdre_comp\(2) => register2_n_27,
      \fd_prim_array[11].bit_is_0.fdre_comp\(1) => register2_n_28,
      \fd_prim_array[11].bit_is_0.fdre_comp\(0) => register2_n_29,
      \fd_prim_array[11].bit_is_0.fdre_comp_0\(3) => register2_n_51,
      \fd_prim_array[11].bit_is_0.fdre_comp_0\(2) => register2_n_52,
      \fd_prim_array[11].bit_is_0.fdre_comp_0\(1) => register2_n_53,
      \fd_prim_array[11].bit_is_0.fdre_comp_0\(0) => register2_n_54,
      \fd_prim_array[11].bit_is_0.fdre_comp_1\(3) => register2_n_76,
      \fd_prim_array[11].bit_is_0.fdre_comp_1\(2) => register2_n_77,
      \fd_prim_array[11].bit_is_0.fdre_comp_1\(1) => register2_n_78,
      \fd_prim_array[11].bit_is_0.fdre_comp_1\(0) => register2_n_79,
      \fd_prim_array[11].bit_is_0.fdre_comp_2\(3) => register2_n_101,
      \fd_prim_array[11].bit_is_0.fdre_comp_2\(2) => register2_n_102,
      \fd_prim_array[11].bit_is_0.fdre_comp_2\(1) => register2_n_103,
      \fd_prim_array[11].bit_is_0.fdre_comp_2\(0) => register2_n_104,
      \fd_prim_array[11].bit_is_0.fdre_comp_3\(3) => register2_n_126,
      \fd_prim_array[11].bit_is_0.fdre_comp_3\(2) => register2_n_127,
      \fd_prim_array[11].bit_is_0.fdre_comp_3\(1) => register2_n_128,
      \fd_prim_array[11].bit_is_0.fdre_comp_3\(0) => register2_n_129,
      \fd_prim_array[11].bit_is_0.fdre_comp_4\(3) => register2_n_151,
      \fd_prim_array[11].bit_is_0.fdre_comp_4\(2) => register2_n_152,
      \fd_prim_array[11].bit_is_0.fdre_comp_4\(1) => register2_n_153,
      \fd_prim_array[11].bit_is_0.fdre_comp_4\(0) => register2_n_154,
      \fd_prim_array[11].bit_is_0.fdre_comp_5\(3) => register2_n_176,
      \fd_prim_array[11].bit_is_0.fdre_comp_5\(2) => register2_n_177,
      \fd_prim_array[11].bit_is_0.fdre_comp_5\(1) => register2_n_178,
      \fd_prim_array[11].bit_is_0.fdre_comp_5\(0) => register2_n_179,
      \fd_prim_array[15].bit_is_0.fdre_comp\(3) => register2_n_30,
      \fd_prim_array[15].bit_is_0.fdre_comp\(2) => register2_n_31,
      \fd_prim_array[15].bit_is_0.fdre_comp\(1) => register2_n_32,
      \fd_prim_array[15].bit_is_0.fdre_comp\(0) => register2_n_33,
      \fd_prim_array[15].bit_is_0.fdre_comp_0\(3) => register2_n_55,
      \fd_prim_array[15].bit_is_0.fdre_comp_0\(2) => register2_n_56,
      \fd_prim_array[15].bit_is_0.fdre_comp_0\(1) => register2_n_57,
      \fd_prim_array[15].bit_is_0.fdre_comp_0\(0) => register2_n_58,
      \fd_prim_array[15].bit_is_0.fdre_comp_1\(3) => register2_n_80,
      \fd_prim_array[15].bit_is_0.fdre_comp_1\(2) => register2_n_81,
      \fd_prim_array[15].bit_is_0.fdre_comp_1\(1) => register2_n_82,
      \fd_prim_array[15].bit_is_0.fdre_comp_1\(0) => register2_n_83,
      \fd_prim_array[15].bit_is_0.fdre_comp_2\(3) => register2_n_105,
      \fd_prim_array[15].bit_is_0.fdre_comp_2\(2) => register2_n_106,
      \fd_prim_array[15].bit_is_0.fdre_comp_2\(1) => register2_n_107,
      \fd_prim_array[15].bit_is_0.fdre_comp_2\(0) => register2_n_108,
      \fd_prim_array[15].bit_is_0.fdre_comp_3\(3) => register2_n_130,
      \fd_prim_array[15].bit_is_0.fdre_comp_3\(2) => register2_n_131,
      \fd_prim_array[15].bit_is_0.fdre_comp_3\(1) => register2_n_132,
      \fd_prim_array[15].bit_is_0.fdre_comp_3\(0) => register2_n_133,
      \fd_prim_array[15].bit_is_0.fdre_comp_4\(3) => register2_n_155,
      \fd_prim_array[15].bit_is_0.fdre_comp_4\(2) => register2_n_156,
      \fd_prim_array[15].bit_is_0.fdre_comp_4\(1) => register2_n_157,
      \fd_prim_array[15].bit_is_0.fdre_comp_4\(0) => register2_n_158,
      \fd_prim_array[15].bit_is_0.fdre_comp_5\(3) => register2_n_180,
      \fd_prim_array[15].bit_is_0.fdre_comp_5\(2) => register2_n_181,
      \fd_prim_array[15].bit_is_0.fdre_comp_5\(1) => register2_n_182,
      \fd_prim_array[15].bit_is_0.fdre_comp_5\(0) => register2_n_183,
      \fd_prim_array[17].bit_is_0.fdre_comp\(3) => register2_n_34,
      \fd_prim_array[17].bit_is_0.fdre_comp\(2) => register2_n_35,
      \fd_prim_array[17].bit_is_0.fdre_comp\(1) => register2_n_36,
      \fd_prim_array[17].bit_is_0.fdre_comp\(0) => register2_n_37,
      \fd_prim_array[17].bit_is_0.fdre_comp_0\(3) => register2_n_38,
      \fd_prim_array[17].bit_is_0.fdre_comp_0\(2) => register2_n_39,
      \fd_prim_array[17].bit_is_0.fdre_comp_0\(1) => register2_n_40,
      \fd_prim_array[17].bit_is_0.fdre_comp_0\(0) => register2_n_41,
      \fd_prim_array[17].bit_is_0.fdre_comp_1\(0) => register2_n_42,
      \fd_prim_array[17].bit_is_0.fdre_comp_10\(0) => register2_n_117,
      \fd_prim_array[17].bit_is_0.fdre_comp_11\(3) => register2_n_134,
      \fd_prim_array[17].bit_is_0.fdre_comp_11\(2) => register2_n_135,
      \fd_prim_array[17].bit_is_0.fdre_comp_11\(1) => register2_n_136,
      \fd_prim_array[17].bit_is_0.fdre_comp_11\(0) => register2_n_137,
      \fd_prim_array[17].bit_is_0.fdre_comp_12\(3) => register2_n_138,
      \fd_prim_array[17].bit_is_0.fdre_comp_12\(2) => register2_n_139,
      \fd_prim_array[17].bit_is_0.fdre_comp_12\(1) => register2_n_140,
      \fd_prim_array[17].bit_is_0.fdre_comp_12\(0) => register2_n_141,
      \fd_prim_array[17].bit_is_0.fdre_comp_13\(0) => register2_n_142,
      \fd_prim_array[17].bit_is_0.fdre_comp_14\(3) => register2_n_159,
      \fd_prim_array[17].bit_is_0.fdre_comp_14\(2) => register2_n_160,
      \fd_prim_array[17].bit_is_0.fdre_comp_14\(1) => register2_n_161,
      \fd_prim_array[17].bit_is_0.fdre_comp_14\(0) => register2_n_162,
      \fd_prim_array[17].bit_is_0.fdre_comp_15\(3) => register2_n_163,
      \fd_prim_array[17].bit_is_0.fdre_comp_15\(2) => register2_n_164,
      \fd_prim_array[17].bit_is_0.fdre_comp_15\(1) => register2_n_165,
      \fd_prim_array[17].bit_is_0.fdre_comp_15\(0) => register2_n_166,
      \fd_prim_array[17].bit_is_0.fdre_comp_16\(0) => register2_n_167,
      \fd_prim_array[17].bit_is_0.fdre_comp_17\(3) => register2_n_184,
      \fd_prim_array[17].bit_is_0.fdre_comp_17\(2) => register2_n_185,
      \fd_prim_array[17].bit_is_0.fdre_comp_17\(1) => register2_n_186,
      \fd_prim_array[17].bit_is_0.fdre_comp_17\(0) => register2_n_187,
      \fd_prim_array[17].bit_is_0.fdre_comp_18\(3) => register2_n_188,
      \fd_prim_array[17].bit_is_0.fdre_comp_18\(2) => register2_n_189,
      \fd_prim_array[17].bit_is_0.fdre_comp_18\(1) => register2_n_190,
      \fd_prim_array[17].bit_is_0.fdre_comp_18\(0) => register2_n_191,
      \fd_prim_array[17].bit_is_0.fdre_comp_19\(0) => register2_n_192,
      \fd_prim_array[17].bit_is_0.fdre_comp_2\(3) => register2_n_59,
      \fd_prim_array[17].bit_is_0.fdre_comp_2\(2) => register2_n_60,
      \fd_prim_array[17].bit_is_0.fdre_comp_2\(1) => register2_n_61,
      \fd_prim_array[17].bit_is_0.fdre_comp_2\(0) => register2_n_62,
      \fd_prim_array[17].bit_is_0.fdre_comp_3\(3) => register2_n_63,
      \fd_prim_array[17].bit_is_0.fdre_comp_3\(2) => register2_n_64,
      \fd_prim_array[17].bit_is_0.fdre_comp_3\(1) => register2_n_65,
      \fd_prim_array[17].bit_is_0.fdre_comp_3\(0) => register2_n_66,
      \fd_prim_array[17].bit_is_0.fdre_comp_4\(0) => register2_n_67,
      \fd_prim_array[17].bit_is_0.fdre_comp_5\(3) => register2_n_84,
      \fd_prim_array[17].bit_is_0.fdre_comp_5\(2) => register2_n_85,
      \fd_prim_array[17].bit_is_0.fdre_comp_5\(1) => register2_n_86,
      \fd_prim_array[17].bit_is_0.fdre_comp_5\(0) => register2_n_87,
      \fd_prim_array[17].bit_is_0.fdre_comp_6\(3) => register2_n_88,
      \fd_prim_array[17].bit_is_0.fdre_comp_6\(2) => register2_n_89,
      \fd_prim_array[17].bit_is_0.fdre_comp_6\(1) => register2_n_90,
      \fd_prim_array[17].bit_is_0.fdre_comp_6\(0) => register2_n_91,
      \fd_prim_array[17].bit_is_0.fdre_comp_7\(0) => register2_n_92,
      \fd_prim_array[17].bit_is_0.fdre_comp_8\(3) => register2_n_109,
      \fd_prim_array[17].bit_is_0.fdre_comp_8\(2) => register2_n_110,
      \fd_prim_array[17].bit_is_0.fdre_comp_8\(1) => register2_n_111,
      \fd_prim_array[17].bit_is_0.fdre_comp_8\(0) => register2_n_112,
      \fd_prim_array[17].bit_is_0.fdre_comp_9\(3) => register2_n_113,
      \fd_prim_array[17].bit_is_0.fdre_comp_9\(2) => register2_n_114,
      \fd_prim_array[17].bit_is_0.fdre_comp_9\(1) => register2_n_115,
      \fd_prim_array[17].bit_is_0.fdre_comp_9\(0) => register2_n_116,
      \fd_prim_array[3].bit_is_0.fdre_comp\(3) => register2_n_43,
      \fd_prim_array[3].bit_is_0.fdre_comp\(2) => register2_n_44,
      \fd_prim_array[3].bit_is_0.fdre_comp\(1) => register2_n_45,
      \fd_prim_array[3].bit_is_0.fdre_comp\(0) => register2_n_46,
      \fd_prim_array[3].bit_is_0.fdre_comp_0\(3) => register2_n_68,
      \fd_prim_array[3].bit_is_0.fdre_comp_0\(2) => register2_n_69,
      \fd_prim_array[3].bit_is_0.fdre_comp_0\(1) => register2_n_70,
      \fd_prim_array[3].bit_is_0.fdre_comp_0\(0) => register2_n_71,
      \fd_prim_array[3].bit_is_0.fdre_comp_1\(3) => register2_n_93,
      \fd_prim_array[3].bit_is_0.fdre_comp_1\(2) => register2_n_94,
      \fd_prim_array[3].bit_is_0.fdre_comp_1\(1) => register2_n_95,
      \fd_prim_array[3].bit_is_0.fdre_comp_1\(0) => register2_n_96,
      \fd_prim_array[3].bit_is_0.fdre_comp_2\(3) => register2_n_118,
      \fd_prim_array[3].bit_is_0.fdre_comp_2\(2) => register2_n_119,
      \fd_prim_array[3].bit_is_0.fdre_comp_2\(1) => register2_n_120,
      \fd_prim_array[3].bit_is_0.fdre_comp_2\(0) => register2_n_121,
      \fd_prim_array[3].bit_is_0.fdre_comp_3\(3) => register2_n_143,
      \fd_prim_array[3].bit_is_0.fdre_comp_3\(2) => register2_n_144,
      \fd_prim_array[3].bit_is_0.fdre_comp_3\(1) => register2_n_145,
      \fd_prim_array[3].bit_is_0.fdre_comp_3\(0) => register2_n_146,
      \fd_prim_array[3].bit_is_0.fdre_comp_4\(3) => register2_n_168,
      \fd_prim_array[3].bit_is_0.fdre_comp_4\(2) => register2_n_169,
      \fd_prim_array[3].bit_is_0.fdre_comp_4\(1) => register2_n_170,
      \fd_prim_array[3].bit_is_0.fdre_comp_4\(0) => register2_n_171,
      \fd_prim_array[7].bit_is_0.fdre_comp\(3) => register2_n_22,
      \fd_prim_array[7].bit_is_0.fdre_comp\(2) => register2_n_23,
      \fd_prim_array[7].bit_is_0.fdre_comp\(1) => register2_n_24,
      \fd_prim_array[7].bit_is_0.fdre_comp\(0) => register2_n_25,
      \fd_prim_array[7].bit_is_0.fdre_comp_0\(3) => register2_n_47,
      \fd_prim_array[7].bit_is_0.fdre_comp_0\(2) => register2_n_48,
      \fd_prim_array[7].bit_is_0.fdre_comp_0\(1) => register2_n_49,
      \fd_prim_array[7].bit_is_0.fdre_comp_0\(0) => register2_n_50,
      \fd_prim_array[7].bit_is_0.fdre_comp_1\(3) => register2_n_72,
      \fd_prim_array[7].bit_is_0.fdre_comp_1\(2) => register2_n_73,
      \fd_prim_array[7].bit_is_0.fdre_comp_1\(1) => register2_n_74,
      \fd_prim_array[7].bit_is_0.fdre_comp_1\(0) => register2_n_75,
      \fd_prim_array[7].bit_is_0.fdre_comp_2\(3) => register2_n_97,
      \fd_prim_array[7].bit_is_0.fdre_comp_2\(2) => register2_n_98,
      \fd_prim_array[7].bit_is_0.fdre_comp_2\(1) => register2_n_99,
      \fd_prim_array[7].bit_is_0.fdre_comp_2\(0) => register2_n_100,
      \fd_prim_array[7].bit_is_0.fdre_comp_3\(3) => register2_n_122,
      \fd_prim_array[7].bit_is_0.fdre_comp_3\(2) => register2_n_123,
      \fd_prim_array[7].bit_is_0.fdre_comp_3\(1) => register2_n_124,
      \fd_prim_array[7].bit_is_0.fdre_comp_3\(0) => register2_n_125,
      \fd_prim_array[7].bit_is_0.fdre_comp_4\(3) => register2_n_147,
      \fd_prim_array[7].bit_is_0.fdre_comp_4\(2) => register2_n_148,
      \fd_prim_array[7].bit_is_0.fdre_comp_4\(1) => register2_n_149,
      \fd_prim_array[7].bit_is_0.fdre_comp_4\(0) => register2_n_150,
      \fd_prim_array[7].bit_is_0.fdre_comp_5\(3) => register2_n_172,
      \fd_prim_array[7].bit_is_0.fdre_comp_5\(2) => register2_n_173,
      \fd_prim_array[7].bit_is_0.fdre_comp_5\(1) => register2_n_174,
      \fd_prim_array[7].bit_is_0.fdre_comp_5\(0) => register2_n_175,
      \i_no_async_controls.output_reg[3]\(2 downto 0) => counter2_op_net_x0(2 downto 0),
      logical1_y_net_x0 => logical1_y_net_x0,
      logical2_y_net_x0 => logical2_y_net_x0,
      logical3_y_net_x0 => logical3_y_net_x0,
      logical4_y_net_x0 => logical4_y_net_x0,
      logical5_y_net_x0 => logical5_y_net_x0,
      logical6_y_net_x0 => logical6_y_net_x0,
      logical7_y_net => logical7_y_net,
      \^o\(17 downto 0) => register2_q_net(17 downto 0),
      qspo(7) => \trigdistrib1/convert7_dout_net\,
      qspo(6) => \trigdistrib1/convert6_dout_net\,
      qspo(5) => \trigdistrib1/convert5_dout_net\,
      qspo(4) => \trigdistrib1/convert4_dout_net\,
      qspo(3) => \trigdistrib1/convert3_dout_net\,
      qspo(2) => \trigdistrib1/convert2_dout_net\,
      qspo(1) => \trigdistrib1/convert1_dout_net\,
      qspo(0) => \trigdistrib1/convert_dout_net\,
      \qspo_int_reg[7]\(0) => convert1_dout_net_x0,
      relational1_op_net => relational1_op_net
    );
lut: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom
     port map (
      Q(8 downto 0) => m1_y_net(8 downto 0),
      clk => clk,
      douta(17 downto 0) => lut_data_net(17 downto 0),
      qspo(0) => bitbasher_m1_net
    );
m1: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_mux_a111c33481
     port map (
      D(8) => ctrlsequencer_n_8,
      D(7) => streamcontrol1_n_49,
      D(6) => streamcontrol1_n_50,
      D(5) => streamcontrol1_n_51,
      D(4) => streamcontrol1_n_52,
      D(3) => streamcontrol1_n_53,
      D(2) => streamcontrol1_n_54,
      D(1) => streamcontrol1_n_55,
      D(0) => streamcontrol1_n_56,
      Q(8 downto 0) => m1_y_net(8 downto 0),
      clk => clk
    );
m2: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_mux_58fb6be996
     port map (
      Q(15) => mux1_n_0,
      Q(14) => mux1_n_1,
      Q(13) => mux1_n_2,
      Q(12) => mux1_n_3,
      Q(11) => mux1_n_4,
      Q(10) => mux1_n_5,
      Q(9) => mux1_n_6,
      Q(8) => mux1_n_7,
      Q(7) => mux1_n_8,
      Q(6) => mux1_n_9,
      Q(5) => mux1_n_10,
      Q(4) => mux1_n_11,
      Q(3) => mux1_n_12,
      Q(2) => mux1_n_13,
      Q(1) => mux1_n_14,
      Q(0) => mux1_n_15,
      S(17 downto 0) => addsub_s_net(17 downto 0),
      clk => clk,
      \fd_prim_array[17].bit_is_0.fdre_comp\(17 downto 0) => register1_q_net(17 downto 0),
      \inferred_dsp.reg_mult.m_reg_reg\(17 downto 0) => m2_y_net(17 downto 0),
      o(17 downto 0) => register_q_net_x0(17 downto 0),
      qspo(1 downto 0) => bitbasher_m2_net(1 downto 0)
    );
m3: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_mux_abe5b40344
     port map (
      clk => clk,
      douta(15 downto 0) => rom_data_net(15 downto 0),
      inputsignalselect(1 downto 0) => inputsignalselect(1 downto 0),
      \latency_pipe_5_26_reg[0]\ => \latency_pipe_5_26_reg[0]\,
      out1(24 downto 0) => single_port_ram_data_out_net(24 downto 0),
      \pipe_16_22_reg[0][20]\ => m3_n_29,
      \pipe_16_22_reg[0][21]\ => m3_n_28,
      \pipe_16_22_reg[0][22]\ => m3_n_27,
      \pipe_16_22_reg[0][23]\ => m3_n_26,
      \pipe_16_22_reg[0][24]\ => m3_n_0,
      \pipe_20_22_reg[0]\(24 downto 0) => \pipe_20_22_reg[0]\(24 downto 0)
    );
m4: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_mux_97355f4bd1
     port map (
      clk => clk,
      douta(15 downto 0) => rom_data_net(15 downto 0),
      filterredsignal(17 downto 0) => filterredsignal(17 downto 0),
      inputsignalselect(1 downto 0) => inputsignalselect(3 downto 2),
      o(17 downto 0) => register_q_net(17 downto 0)
    );
monostable: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x0
     port map (
      Q(0) => \^q\(5),
      clk => clk,
      delay1_q_net => delay1_q_net_0
    );
mult: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult__parameterized0\
     port map (
      clk => clk,
      douta(17 downto 0) => lut_data_net(17 downto 0),
      \pipe_20_22_reg[0][17]\(17 downto 0) => m2_y_net(17 downto 0),
      q(17 downto 0) => mult_p_net(17 downto 0)
    );
mux1: entity work.minized_petalinux_minized_demodulate_0_0_sysgen_mux_5ff663aadf
     port map (
      D(15) => subsystem_n_0,
      D(14) => subsystem_n_1,
      D(13) => subsystem_n_2,
      D(12) => subsystem_n_3,
      D(11) => subsystem_n_4,
      D(10) => subsystem_n_5,
      D(9) => subsystem_n_6,
      D(8) => subsystem_n_7,
      D(7) => subsystem_n_8,
      D(6) => subsystem_n_9,
      D(5) => subsystem_n_10,
      D(4) => subsystem_n_11,
      D(3) => subsystem_n_12,
      D(2) => subsystem_n_13,
      D(1) => subsystem_n_14,
      D(0) => subsystem_n_15,
      Q(15) => mux1_n_0,
      Q(14) => mux1_n_1,
      Q(13) => mux1_n_2,
      Q(12) => mux1_n_3,
      Q(11) => mux1_n_4,
      Q(10) => mux1_n_5,
      Q(9) => mux1_n_6,
      Q(8) => mux1_n_7,
      Q(7) => mux1_n_8,
      Q(6) => mux1_n_9,
      Q(5) => mux1_n_10,
      Q(4) => mux1_n_11,
      Q(3) => mux1_n_12,
      Q(2) => mux1_n_13,
      Q(1) => mux1_n_14,
      Q(0) => mux1_n_15,
      clk => clk
    );
register1: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0\
     port map (
      ce => convert3_dout_net_x0,
      clk => clk,
      i(17 downto 0) => mult_p_net(17 downto 0),
      o(17 downto 0) => register1_q_net(17 downto 0)
    );
register2: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_1\
     port map (
      O(3) => register2_n_18,
      O(2) => register2_n_19,
      O(1) => register2_n_20,
      O(0) => register2_n_21,
      accum_reg_39_23_reg(24 downto 0) => \accumulator8/accum_reg_39_23_reg\(24 downto 0),
      \accum_reg_39_23_reg[11]\(3) => register2_n_26,
      \accum_reg_39_23_reg[11]\(2) => register2_n_27,
      \accum_reg_39_23_reg[11]\(1) => register2_n_28,
      \accum_reg_39_23_reg[11]\(0) => register2_n_29,
      \accum_reg_39_23_reg[11]_0\(3) => register2_n_51,
      \accum_reg_39_23_reg[11]_0\(2) => register2_n_52,
      \accum_reg_39_23_reg[11]_0\(1) => register2_n_53,
      \accum_reg_39_23_reg[11]_0\(0) => register2_n_54,
      \accum_reg_39_23_reg[11]_1\(3) => register2_n_76,
      \accum_reg_39_23_reg[11]_1\(2) => register2_n_77,
      \accum_reg_39_23_reg[11]_1\(1) => register2_n_78,
      \accum_reg_39_23_reg[11]_1\(0) => register2_n_79,
      \accum_reg_39_23_reg[11]_2\(3) => register2_n_101,
      \accum_reg_39_23_reg[11]_2\(2) => register2_n_102,
      \accum_reg_39_23_reg[11]_2\(1) => register2_n_103,
      \accum_reg_39_23_reg[11]_2\(0) => register2_n_104,
      \accum_reg_39_23_reg[11]_3\(3) => register2_n_126,
      \accum_reg_39_23_reg[11]_3\(2) => register2_n_127,
      \accum_reg_39_23_reg[11]_3\(1) => register2_n_128,
      \accum_reg_39_23_reg[11]_3\(0) => register2_n_129,
      \accum_reg_39_23_reg[11]_4\(3) => register2_n_151,
      \accum_reg_39_23_reg[11]_4\(2) => register2_n_152,
      \accum_reg_39_23_reg[11]_4\(1) => register2_n_153,
      \accum_reg_39_23_reg[11]_4\(0) => register2_n_154,
      \accum_reg_39_23_reg[11]_5\(3) => register2_n_176,
      \accum_reg_39_23_reg[11]_5\(2) => register2_n_177,
      \accum_reg_39_23_reg[11]_5\(1) => register2_n_178,
      \accum_reg_39_23_reg[11]_5\(0) => register2_n_179,
      \accum_reg_39_23_reg[15]\(3) => register2_n_30,
      \accum_reg_39_23_reg[15]\(2) => register2_n_31,
      \accum_reg_39_23_reg[15]\(1) => register2_n_32,
      \accum_reg_39_23_reg[15]\(0) => register2_n_33,
      \accum_reg_39_23_reg[15]_0\(3) => register2_n_55,
      \accum_reg_39_23_reg[15]_0\(2) => register2_n_56,
      \accum_reg_39_23_reg[15]_0\(1) => register2_n_57,
      \accum_reg_39_23_reg[15]_0\(0) => register2_n_58,
      \accum_reg_39_23_reg[15]_1\(3) => register2_n_80,
      \accum_reg_39_23_reg[15]_1\(2) => register2_n_81,
      \accum_reg_39_23_reg[15]_1\(1) => register2_n_82,
      \accum_reg_39_23_reg[15]_1\(0) => register2_n_83,
      \accum_reg_39_23_reg[15]_2\(3) => register2_n_105,
      \accum_reg_39_23_reg[15]_2\(2) => register2_n_106,
      \accum_reg_39_23_reg[15]_2\(1) => register2_n_107,
      \accum_reg_39_23_reg[15]_2\(0) => register2_n_108,
      \accum_reg_39_23_reg[15]_3\(3) => register2_n_130,
      \accum_reg_39_23_reg[15]_3\(2) => register2_n_131,
      \accum_reg_39_23_reg[15]_3\(1) => register2_n_132,
      \accum_reg_39_23_reg[15]_3\(0) => register2_n_133,
      \accum_reg_39_23_reg[15]_4\(3) => register2_n_155,
      \accum_reg_39_23_reg[15]_4\(2) => register2_n_156,
      \accum_reg_39_23_reg[15]_4\(1) => register2_n_157,
      \accum_reg_39_23_reg[15]_4\(0) => register2_n_158,
      \accum_reg_39_23_reg[15]_5\(3) => register2_n_180,
      \accum_reg_39_23_reg[15]_5\(2) => register2_n_181,
      \accum_reg_39_23_reg[15]_5\(1) => register2_n_182,
      \accum_reg_39_23_reg[15]_5\(0) => register2_n_183,
      \accum_reg_39_23_reg[19]\(3) => register2_n_34,
      \accum_reg_39_23_reg[19]\(2) => register2_n_35,
      \accum_reg_39_23_reg[19]\(1) => register2_n_36,
      \accum_reg_39_23_reg[19]\(0) => register2_n_37,
      \accum_reg_39_23_reg[19]_0\(3) => register2_n_59,
      \accum_reg_39_23_reg[19]_0\(2) => register2_n_60,
      \accum_reg_39_23_reg[19]_0\(1) => register2_n_61,
      \accum_reg_39_23_reg[19]_0\(0) => register2_n_62,
      \accum_reg_39_23_reg[19]_1\(3) => register2_n_84,
      \accum_reg_39_23_reg[19]_1\(2) => register2_n_85,
      \accum_reg_39_23_reg[19]_1\(1) => register2_n_86,
      \accum_reg_39_23_reg[19]_1\(0) => register2_n_87,
      \accum_reg_39_23_reg[19]_2\(3) => register2_n_109,
      \accum_reg_39_23_reg[19]_2\(2) => register2_n_110,
      \accum_reg_39_23_reg[19]_2\(1) => register2_n_111,
      \accum_reg_39_23_reg[19]_2\(0) => register2_n_112,
      \accum_reg_39_23_reg[19]_3\(3) => register2_n_134,
      \accum_reg_39_23_reg[19]_3\(2) => register2_n_135,
      \accum_reg_39_23_reg[19]_3\(1) => register2_n_136,
      \accum_reg_39_23_reg[19]_3\(0) => register2_n_137,
      \accum_reg_39_23_reg[19]_4\(3) => register2_n_159,
      \accum_reg_39_23_reg[19]_4\(2) => register2_n_160,
      \accum_reg_39_23_reg[19]_4\(1) => register2_n_161,
      \accum_reg_39_23_reg[19]_4\(0) => register2_n_162,
      \accum_reg_39_23_reg[19]_5\(3) => register2_n_184,
      \accum_reg_39_23_reg[19]_5\(2) => register2_n_185,
      \accum_reg_39_23_reg[19]_5\(1) => register2_n_186,
      \accum_reg_39_23_reg[19]_5\(0) => register2_n_187,
      \accum_reg_39_23_reg[23]\(3) => register2_n_38,
      \accum_reg_39_23_reg[23]\(2) => register2_n_39,
      \accum_reg_39_23_reg[23]\(1) => register2_n_40,
      \accum_reg_39_23_reg[23]\(0) => register2_n_41,
      \accum_reg_39_23_reg[23]_0\(3) => register2_n_63,
      \accum_reg_39_23_reg[23]_0\(2) => register2_n_64,
      \accum_reg_39_23_reg[23]_0\(1) => register2_n_65,
      \accum_reg_39_23_reg[23]_0\(0) => register2_n_66,
      \accum_reg_39_23_reg[23]_1\(3) => register2_n_88,
      \accum_reg_39_23_reg[23]_1\(2) => register2_n_89,
      \accum_reg_39_23_reg[23]_1\(1) => register2_n_90,
      \accum_reg_39_23_reg[23]_1\(0) => register2_n_91,
      \accum_reg_39_23_reg[23]_2\(3) => register2_n_113,
      \accum_reg_39_23_reg[23]_2\(2) => register2_n_114,
      \accum_reg_39_23_reg[23]_2\(1) => register2_n_115,
      \accum_reg_39_23_reg[23]_2\(0) => register2_n_116,
      \accum_reg_39_23_reg[23]_3\(3) => register2_n_138,
      \accum_reg_39_23_reg[23]_3\(2) => register2_n_139,
      \accum_reg_39_23_reg[23]_3\(1) => register2_n_140,
      \accum_reg_39_23_reg[23]_3\(0) => register2_n_141,
      \accum_reg_39_23_reg[23]_4\(3) => register2_n_163,
      \accum_reg_39_23_reg[23]_4\(2) => register2_n_164,
      \accum_reg_39_23_reg[23]_4\(1) => register2_n_165,
      \accum_reg_39_23_reg[23]_4\(0) => register2_n_166,
      \accum_reg_39_23_reg[23]_5\(3) => register2_n_188,
      \accum_reg_39_23_reg[23]_5\(2) => register2_n_189,
      \accum_reg_39_23_reg[23]_5\(1) => register2_n_190,
      \accum_reg_39_23_reg[23]_5\(0) => register2_n_191,
      \accum_reg_39_23_reg[24]\(0) => register2_n_42,
      \accum_reg_39_23_reg[24]_0\(0) => register2_n_67,
      \accum_reg_39_23_reg[24]_1\(0) => register2_n_92,
      \accum_reg_39_23_reg[24]_2\(0) => register2_n_117,
      \accum_reg_39_23_reg[24]_3\(0) => register2_n_142,
      \accum_reg_39_23_reg[24]_4\(0) => register2_n_167,
      \accum_reg_39_23_reg[24]_5\(0) => register2_n_192,
      \accum_reg_39_23_reg[3]\(3) => register2_n_43,
      \accum_reg_39_23_reg[3]\(2) => register2_n_44,
      \accum_reg_39_23_reg[3]\(1) => register2_n_45,
      \accum_reg_39_23_reg[3]\(0) => register2_n_46,
      \accum_reg_39_23_reg[3]_0\(3) => register2_n_68,
      \accum_reg_39_23_reg[3]_0\(2) => register2_n_69,
      \accum_reg_39_23_reg[3]_0\(1) => register2_n_70,
      \accum_reg_39_23_reg[3]_0\(0) => register2_n_71,
      \accum_reg_39_23_reg[3]_1\(3) => register2_n_93,
      \accum_reg_39_23_reg[3]_1\(2) => register2_n_94,
      \accum_reg_39_23_reg[3]_1\(1) => register2_n_95,
      \accum_reg_39_23_reg[3]_1\(0) => register2_n_96,
      \accum_reg_39_23_reg[3]_2\(3) => register2_n_118,
      \accum_reg_39_23_reg[3]_2\(2) => register2_n_119,
      \accum_reg_39_23_reg[3]_2\(1) => register2_n_120,
      \accum_reg_39_23_reg[3]_2\(0) => register2_n_121,
      \accum_reg_39_23_reg[3]_3\(3) => register2_n_143,
      \accum_reg_39_23_reg[3]_3\(2) => register2_n_144,
      \accum_reg_39_23_reg[3]_3\(1) => register2_n_145,
      \accum_reg_39_23_reg[3]_3\(0) => register2_n_146,
      \accum_reg_39_23_reg[3]_4\(3) => register2_n_168,
      \accum_reg_39_23_reg[3]_4\(2) => register2_n_169,
      \accum_reg_39_23_reg[3]_4\(1) => register2_n_170,
      \accum_reg_39_23_reg[3]_4\(0) => register2_n_171,
      \accum_reg_39_23_reg[7]\(3) => register2_n_22,
      \accum_reg_39_23_reg[7]\(2) => register2_n_23,
      \accum_reg_39_23_reg[7]\(1) => register2_n_24,
      \accum_reg_39_23_reg[7]\(0) => register2_n_25,
      \accum_reg_39_23_reg[7]_0\(3) => register2_n_47,
      \accum_reg_39_23_reg[7]_0\(2) => register2_n_48,
      \accum_reg_39_23_reg[7]_0\(1) => register2_n_49,
      \accum_reg_39_23_reg[7]_0\(0) => register2_n_50,
      \accum_reg_39_23_reg[7]_1\(3) => register2_n_72,
      \accum_reg_39_23_reg[7]_1\(2) => register2_n_73,
      \accum_reg_39_23_reg[7]_1\(1) => register2_n_74,
      \accum_reg_39_23_reg[7]_1\(0) => register2_n_75,
      \accum_reg_39_23_reg[7]_2\(3) => register2_n_97,
      \accum_reg_39_23_reg[7]_2\(2) => register2_n_98,
      \accum_reg_39_23_reg[7]_2\(1) => register2_n_99,
      \accum_reg_39_23_reg[7]_2\(0) => register2_n_100,
      \accum_reg_39_23_reg[7]_3\(3) => register2_n_122,
      \accum_reg_39_23_reg[7]_3\(2) => register2_n_123,
      \accum_reg_39_23_reg[7]_3\(1) => register2_n_124,
      \accum_reg_39_23_reg[7]_3\(0) => register2_n_125,
      \accum_reg_39_23_reg[7]_4\(3) => register2_n_147,
      \accum_reg_39_23_reg[7]_4\(2) => register2_n_148,
      \accum_reg_39_23_reg[7]_4\(1) => register2_n_149,
      \accum_reg_39_23_reg[7]_4\(0) => register2_n_150,
      \accum_reg_39_23_reg[7]_5\(3) => register2_n_172,
      \accum_reg_39_23_reg[7]_5\(2) => register2_n_173,
      \accum_reg_39_23_reg[7]_5\(1) => register2_n_174,
      \accum_reg_39_23_reg[7]_5\(0) => register2_n_175,
      accum_reg_39_23_reg_0(24 downto 0) => \accumulator7/accum_reg_39_23_reg\(24 downto 0),
      accum_reg_39_23_reg_1(24 downto 0) => \accumulator6/accum_reg_39_23_reg\(24 downto 0),
      accum_reg_39_23_reg_2(24 downto 0) => \accumulator5/accum_reg_39_23_reg\(24 downto 0),
      accum_reg_39_23_reg_3(24 downto 0) => \accumulator4/accum_reg_39_23_reg\(24 downto 0),
      accum_reg_39_23_reg_4(24 downto 0) => \accumulator3/accum_reg_39_23_reg\(24 downto 0),
      accum_reg_39_23_reg_5(24 downto 0) => \accumulator2/accum_reg_39_23_reg\(24 downto 0),
      ce => convert2_dout_net_x0,
      clk => clk,
      i(17 downto 0) => mult_p_net(17 downto 0),
      \^o\(17 downto 0) => register2_q_net(17 downto 0)
    );
register3: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_2\
     port map (
      ce => delay_q_net,
      clk => clk,
      i(17 downto 0) => cmult_p_net(17 downto 0),
      o(17 downto 0) => register3_q_net(17 downto 0)
    );
register4: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_3\
     port map (
      ce => delay1_q_net,
      clk => clk,
      i(17 downto 0) => cmult_p_net(17 downto 0),
      o(17 downto 0) => register4_q_net(17 downto 0)
    );
register_x0: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_4\
     port map (
      ce => convert4_dout_net,
      clk => clk,
      o(17 downto 0) => register_q_net_x0(17 downto 0),
      q(17 downto 0) => mult_p_net(17 downto 0)
    );
rom: entity work.\minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom__parameterized0\
     port map (
      Q(12 downto 0) => counter_op_net(12 downto 0),
      clk => clk,
      douta(15 downto 0) => rom_data_net(15 downto 0)
    );
streamcontrol1: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_streamcontrol1
     port map (
      CE => streamcontrol1_n_15,
      D(24) => streamcontrol1_n_17,
      D(23) => streamcontrol1_n_18,
      D(22) => streamcontrol1_n_19,
      D(21) => streamcontrol1_n_20,
      D(20) => streamcontrol1_n_21,
      D(19) => streamcontrol1_n_22,
      D(18) => streamcontrol1_n_23,
      D(17) => streamcontrol1_n_24,
      D(16) => streamcontrol1_n_25,
      D(15) => streamcontrol1_n_26,
      D(14) => streamcontrol1_n_27,
      D(13) => streamcontrol1_n_28,
      D(12) => streamcontrol1_n_29,
      D(11) => streamcontrol1_n_30,
      D(10) => streamcontrol1_n_31,
      D(9) => streamcontrol1_n_32,
      D(8) => streamcontrol1_n_33,
      D(7) => streamcontrol1_n_34,
      D(6) => streamcontrol1_n_35,
      D(5) => streamcontrol1_n_36,
      D(4) => streamcontrol1_n_37,
      D(3) => streamcontrol1_n_38,
      D(2) => streamcontrol1_n_39,
      D(1) => streamcontrol1_n_40,
      D(0) => streamcontrol1_n_41,
      Q(2 downto 0) => counter1_op_net(2 downto 0),
      S(0) => addsub_s_net_x1(2),
      \accum_reg_39_23_reg[11]\(3) => filterstreamintegration_n_216,
      \accum_reg_39_23_reg[11]\(2) => filterstreamintegration_n_217,
      \accum_reg_39_23_reg[11]\(1) => filterstreamintegration_n_218,
      \accum_reg_39_23_reg[11]\(0) => filterstreamintegration_n_219,
      \accum_reg_39_23_reg[15]\(3) => filterstreamintegration_n_220,
      \accum_reg_39_23_reg[15]\(2) => filterstreamintegration_n_221,
      \accum_reg_39_23_reg[15]\(1) => filterstreamintegration_n_222,
      \accum_reg_39_23_reg[15]\(0) => filterstreamintegration_n_223,
      \accum_reg_39_23_reg[19]\(3) => filterstreamintegration_n_224,
      \accum_reg_39_23_reg[19]\(2) => filterstreamintegration_n_225,
      \accum_reg_39_23_reg[19]\(1) => filterstreamintegration_n_226,
      \accum_reg_39_23_reg[19]\(0) => filterstreamintegration_n_227,
      \accum_reg_39_23_reg[23]\(3) => filterstreamintegration_n_228,
      \accum_reg_39_23_reg[23]\(2) => filterstreamintegration_n_229,
      \accum_reg_39_23_reg[23]\(1) => filterstreamintegration_n_230,
      \accum_reg_39_23_reg[23]\(0) => filterstreamintegration_n_231,
      \accum_reg_39_23_reg[24]\(0) => filterstreamintegration_n_232,
      \accum_reg_39_23_reg[3]\(3) => filterstreamintegration_n_208,
      \accum_reg_39_23_reg[3]\(2) => filterstreamintegration_n_209,
      \accum_reg_39_23_reg[3]\(1) => filterstreamintegration_n_210,
      \accum_reg_39_23_reg[3]\(0) => filterstreamintegration_n_211,
      \accum_reg_39_23_reg[7]\(3) => filterstreamintegration_n_212,
      \accum_reg_39_23_reg[7]\(2) => filterstreamintegration_n_213,
      \accum_reg_39_23_reg[7]\(1) => filterstreamintegration_n_214,
      \accum_reg_39_23_reg[7]\(0) => filterstreamintegration_n_215,
      adc_trig(0) => adc_trig(0),
      clk => clk,
      \counter8khz[5]\(5 downto 0) => \^q\(5 downto 0),
      delay1_q_net => delay1_q_net_1,
      delay1_q_net_0 => delay1_q_net_0,
      \i_no_async_controls.output_reg[3]\(2 downto 0) => counter2_op_net_x0(2 downto 0),
      logical1_y_net_x0 => logical1_y_net_x0,
      logical2_y_net_x0 => logical2_y_net_x0,
      logical3_y_net_x0 => logical3_y_net_x0,
      logical4_y_net_x0 => logical4_y_net_x0,
      logical5_y_net_x0 => logical5_y_net_x0,
      logical6_y_net_x0 => logical6_y_net_x0,
      logical7_y_net => logical7_y_net,
      o(17 downto 0) => register2_q_net(17 downto 0),
      \out\(7 downto 0) => accum_reg_39_23_reg(23 downto 16),
      \pipe_16_22_reg[0][7]\(7) => streamcontrol1_n_49,
      \pipe_16_22_reg[0][7]\(6) => streamcontrol1_n_50,
      \pipe_16_22_reg[0][7]\(5) => streamcontrol1_n_51,
      \pipe_16_22_reg[0][7]\(4) => streamcontrol1_n_52,
      \pipe_16_22_reg[0][7]\(3) => streamcontrol1_n_53,
      \pipe_16_22_reg[0][7]\(2) => streamcontrol1_n_54,
      \pipe_16_22_reg[0][7]\(1) => streamcontrol1_n_55,
      \pipe_16_22_reg[0][7]\(0) => streamcontrol1_n_56,
      \pulse8khz[0]\ => \^d\(0),
      qspo(1) => convert_dout_net_x0,
      qspo(0) => bitbasher_m1_net,
      \qspo_int_reg[7]\(7) => \trigdistrib1/convert7_dout_net\,
      \qspo_int_reg[7]\(6) => \trigdistrib1/convert6_dout_net\,
      \qspo_int_reg[7]\(5) => \trigdistrib1/convert5_dout_net\,
      \qspo_int_reg[7]\(4) => \trigdistrib1/convert4_dout_net\,
      \qspo_int_reg[7]\(3) => \trigdistrib1/convert3_dout_net\,
      \qspo_int_reg[7]\(2) => \trigdistrib1/convert2_dout_net\,
      \qspo_int_reg[7]\(1) => \trigdistrib1/convert1_dout_net\,
      \qspo_int_reg[7]\(0) => \trigdistrib1/convert_dout_net\,
      relational1_op_net => relational1_op_net
    );
subsystem: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_subsystem
     port map (
      D(15) => subsystem_n_0,
      D(14) => subsystem_n_1,
      D(13) => subsystem_n_2,
      D(12) => subsystem_n_3,
      D(11) => subsystem_n_4,
      D(10) => subsystem_n_5,
      D(9) => subsystem_n_6,
      D(8) => subsystem_n_7,
      D(7) => subsystem_n_8,
      D(6) => subsystem_n_9,
      D(5) => subsystem_n_10,
      D(4) => subsystem_n_11,
      D(3) => subsystem_n_12,
      D(2) => subsystem_n_13,
      D(1) => subsystem_n_14,
      D(0) => subsystem_n_15,
      adc_in(15 downto 0) => adc_in(15 downto 0),
      adc_trig(0) => adc_trig(0),
      clk => clk,
      tx_high(0) => tx_high(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate_struct is
  port (
    CE : out STD_LOGIC;
    counter8khz : out STD_LOGIC_VECTOR ( 5 downto 0 );
    audiomonitorstream : out STD_LOGIC_VECTOR ( 15 downto 0 );
    filterredsignal : out STD_LOGIC_VECTOR ( 17 downto 0 );
    inputsignalselect : in STD_LOGIC_VECTOR ( 3 downto 0 );
    btaudio : in STD_LOGIC_VECTOR ( 15 downto 0 );
    audiostreamvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    audiostreamdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nobtsignal : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_high : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    agcvalue : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxfreq : in STD_LOGIC_VECTOR ( 15 downto 0 );
    selectmonitorstream : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate_struct : entity is "minized_demodulate_struct";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate_struct;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate_struct is
begin
demodulationssb1: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_demodulationssb1
     port map (
      Q(5 downto 0) => counter8khz(5 downto 0),
      adc_in(15 downto 0) => adc_in(15 downto 0),
      adc_trig(0) => adc_trig(0),
      agcvalue(3 downto 0) => agcvalue(3 downto 0),
      audiomonitorstream(15 downto 0) => audiomonitorstream(15 downto 0),
      audiostreamdata(15 downto 0) => audiostreamdata(15 downto 0),
      audiostreamvalid(0) => audiostreamvalid(0),
      btaudio(15 downto 0) => btaudio(15 downto 0),
      clk => clk,
      d(0) => CE,
      filterredsignal(17 downto 0) => filterredsignal(17 downto 0),
      inputsignalselect(3 downto 0) => inputsignalselect(3 downto 0),
      nobtsignal(0) => nobtsignal(0),
      rxfreq(15 downto 0) => rxfreq(15 downto 0),
      selectmonitorstream(1 downto 0) => selectmonitorstream(1 downto 0),
      tx_high(0) => tx_high(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0_minized_demodulate is
  port (
    adc_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    inputsignalselect : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_high : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxfreq : in STD_LOGIC_VECTOR ( 15 downto 0 );
    btaudio : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nobtsignal : in STD_LOGIC_VECTOR ( 0 to 0 );
    audiostreamdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    audiostreamvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    agcvalue : in STD_LOGIC_VECTOR ( 3 downto 0 );
    selectmonitorstream : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    filterredsignal : out STD_LOGIC_VECTOR ( 17 downto 0 );
    strobe : out STD_LOGIC_VECTOR ( 0 to 0 );
    pulse8khz : out STD_LOGIC_VECTOR ( 0 to 0 );
    audiomonitorstream : out STD_LOGIC_VECTOR ( 15 downto 0 );
    counter8khz : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of minized_petalinux_minized_demodulate_0_0_minized_demodulate : entity is "minized_demodulate";
end minized_petalinux_minized_demodulate_0_0_minized_demodulate;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0_minized_demodulate is
  signal \^counter8khz\ : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  counter8khz(5 downto 0) <= \^counter8khz\(5 downto 0);
  strobe(0) <= \^counter8khz\(5);
minized_demodulate_struct: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate_struct
     port map (
      CE => pulse8khz(0),
      adc_in(15 downto 0) => adc_in(15 downto 0),
      adc_trig(0) => adc_trig(0),
      agcvalue(3 downto 0) => agcvalue(3 downto 0),
      audiomonitorstream(15 downto 0) => audiomonitorstream(15 downto 0),
      audiostreamdata(15 downto 0) => audiostreamdata(15 downto 0),
      audiostreamvalid(0) => audiostreamvalid(0),
      btaudio(15 downto 0) => btaudio(15 downto 0),
      clk => clk,
      counter8khz(5 downto 0) => \^counter8khz\(5 downto 0),
      filterredsignal(17 downto 0) => filterredsignal(17 downto 0),
      inputsignalselect(3 downto 0) => inputsignalselect(3 downto 0),
      nobtsignal(0) => nobtsignal(0),
      rxfreq(15 downto 0) => rxfreq(15 downto 0),
      selectmonitorstream(1 downto 0) => selectmonitorstream(1 downto 0),
      tx_high(0) => tx_high(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity minized_petalinux_minized_demodulate_0_0 is
  port (
    adc_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_trig : in STD_LOGIC_VECTOR ( 0 to 0 );
    inputsignalselect : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_high : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxfreq : in STD_LOGIC_VECTOR ( 15 downto 0 );
    btaudio : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nobtsignal : in STD_LOGIC_VECTOR ( 0 to 0 );
    audiostreamdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    audiostreamvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    agcvalue : in STD_LOGIC_VECTOR ( 3 downto 0 );
    selectmonitorstream : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    filterredsignal : out STD_LOGIC_VECTOR ( 17 downto 0 );
    strobe : out STD_LOGIC_VECTOR ( 0 to 0 );
    pulse8khz : out STD_LOGIC_VECTOR ( 0 to 0 );
    audiomonitorstream : out STD_LOGIC_VECTOR ( 15 downto 0 );
    counter8khz : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of minized_petalinux_minized_demodulate_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of minized_petalinux_minized_demodulate_0_0 : entity is "minized_petalinux_minized_demodulate_0_0,minized_demodulate,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of minized_petalinux_minized_demodulate_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of minized_petalinux_minized_demodulate_0_0 : entity is "sysgen";
  attribute x_core_info : string;
  attribute x_core_info of minized_petalinux_minized_demodulate_0_0 : entity is "minized_demodulate,Vivado 2018.2.2";
end minized_petalinux_minized_demodulate_0_0;

architecture STRUCTURE of minized_petalinux_minized_demodulate_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 65544871, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1";
  attribute x_interface_info of adc_in : signal is "xilinx.com:signal:data:1.0 adc_in DATA";
  attribute x_interface_parameter of adc_in : signal is "XIL_INTERFACENAME adc_in, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}";
  attribute x_interface_info of adc_trig : signal is "xilinx.com:signal:data:1.0 adc_trig DATA";
  attribute x_interface_parameter of adc_trig : signal is "XIL_INTERFACENAME adc_trig, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute x_interface_info of agcvalue : signal is "xilinx.com:signal:data:1.0 agcvalue DATA";
  attribute x_interface_parameter of agcvalue : signal is "XIL_INTERFACENAME agcvalue, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute x_interface_info of audiomonitorstream : signal is "xilinx.com:signal:data:1.0 audiomonitorstream DATA";
  attribute x_interface_parameter of audiomonitorstream : signal is "XIL_INTERFACENAME audiomonitorstream, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute x_interface_info of audiostreamdata : signal is "xilinx.com:signal:data:1.0 audiostreamdata DATA";
  attribute x_interface_parameter of audiostreamdata : signal is "XIL_INTERFACENAME audiostreamdata, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}";
  attribute x_interface_info of audiostreamvalid : signal is "xilinx.com:signal:data:1.0 audiostreamvalid DATA";
  attribute x_interface_parameter of audiostreamvalid : signal is "XIL_INTERFACENAME audiostreamvalid, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute x_interface_info of btaudio : signal is "xilinx.com:signal:data:1.0 btaudio DATA";
  attribute x_interface_parameter of btaudio : signal is "XIL_INTERFACENAME btaudio, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}";
  attribute x_interface_info of counter8khz : signal is "xilinx.com:signal:data:1.0 counter8khz DATA";
  attribute x_interface_parameter of counter8khz : signal is "XIL_INTERFACENAME counter8khz, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute x_interface_info of filterredsignal : signal is "xilinx.com:signal:data:1.0 filterredsignal DATA";
  attribute x_interface_parameter of filterredsignal : signal is "XIL_INTERFACENAME filterredsignal, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}";
  attribute x_interface_info of inputsignalselect : signal is "xilinx.com:signal:data:1.0 inputsignalselect DATA";
  attribute x_interface_parameter of inputsignalselect : signal is "XIL_INTERFACENAME inputsignalselect, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute x_interface_info of nobtsignal : signal is "xilinx.com:signal:data:1.0 nobtsignal DATA";
  attribute x_interface_parameter of nobtsignal : signal is "XIL_INTERFACENAME nobtsignal, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute x_interface_info of pulse8khz : signal is "xilinx.com:signal:data:1.0 pulse8khz DATA";
  attribute x_interface_parameter of pulse8khz : signal is "XIL_INTERFACENAME pulse8khz, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute x_interface_info of rxfreq : signal is "xilinx.com:signal:data:1.0 rxfreq DATA";
  attribute x_interface_parameter of rxfreq : signal is "XIL_INTERFACENAME rxfreq, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute x_interface_info of selectmonitorstream : signal is "xilinx.com:signal:data:1.0 selectmonitorstream DATA";
  attribute x_interface_parameter of selectmonitorstream : signal is "XIL_INTERFACENAME selectmonitorstream, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute x_interface_info of strobe : signal is "xilinx.com:signal:data:1.0 strobe DATA";
  attribute x_interface_parameter of strobe : signal is "XIL_INTERFACENAME strobe, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute x_interface_info of tx_high : signal is "xilinx.com:signal:data:1.0 tx_high DATA";
  attribute x_interface_parameter of tx_high : signal is "XIL_INTERFACENAME tx_high, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
begin
U0: entity work.minized_petalinux_minized_demodulate_0_0_minized_demodulate
     port map (
      adc_in(15 downto 0) => adc_in(15 downto 0),
      adc_trig(0) => adc_trig(0),
      agcvalue(3 downto 0) => agcvalue(3 downto 0),
      audiomonitorstream(15 downto 0) => audiomonitorstream(15 downto 0),
      audiostreamdata(15 downto 0) => audiostreamdata(15 downto 0),
      audiostreamvalid(0) => audiostreamvalid(0),
      btaudio(15 downto 0) => btaudio(15 downto 0),
      clk => clk,
      counter8khz(5 downto 0) => counter8khz(5 downto 0),
      filterredsignal(17 downto 0) => filterredsignal(17 downto 0),
      inputsignalselect(3 downto 0) => inputsignalselect(3 downto 0),
      nobtsignal(0) => nobtsignal(0),
      pulse8khz(0) => pulse8khz(0),
      rxfreq(15 downto 0) => rxfreq(15 downto 0),
      selectmonitorstream(1 downto 0) => selectmonitorstream(1 downto 0),
      strobe(0) => strobe(0),
      tx_high(0) => tx_high(0)
    );
end STRUCTURE;
