ALLIANCE, V. 1996. Virtual Socket Interface Proposal 1.0. http://www.vsi.org/.
AZIZ, A. 2000. http://www.ece.utexas.edu/~adnan/publications/www-core-seq.ps.
BARTLETT, K. A., BRAYTON, R. K., HACHTEL,G.D.,JACOBY, R. M., MORRISON, C. R., RUDELL,R.L., SANGIOVANNI-VINCENTELLI,A.L.,AND WANG, A. R. 1988. Multilevel logic minimization using implicit don't cares. IEEE Trans. Comput.-Aided Des. Integ. Circ. Syst. 7, 6 (June), 723-740.
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
Tai-Hung Liu , Khurram Sajid , Adnam Aziz , Vigyan Singhal, Optimizing designs containing black boxes, Proceedings of the 34th annual Design Automation Conference, p.113-116, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266045]
SAVOJ, H., AND BRAYTON, R. K. 1991. Observability relations and observability don't cares. In Proceedings of the International Conference on Computer-Aided Design (Nov.). IEEE Computer Society Press, Los Alamitos, Calif., pp. 518-521.
SAVOJ, H., BRAYTON,R.K.,AND TOUATI, H. 1991. Extracting local don't cares for network optimization. In Proceedings of the International Conference on Computer-Aided Design (Nov.). IEEE Computer Society Press, Los Alamitos, Calif., pp. 514-517.
Ellen Sentovich , Kanwar Jit Singh , Cho W. Moon , Hamid Savoj , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Sequential Circuit Design Using Synthesis and Optimization, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.328-333, October 11-14, 1992
L. Stok , D. S. Kung , D. Brand , A. D. Drumm , L. N. Reddy , N. Hieter , D. J. Geiger , H. H. Chao , P. J. Osler , A. J. Sullivan, BooleDozer: logic synthesis for ASICs, IBM Journal of Research and Development, v.40 n.4, p.407-430, July 1996[doi>10.1147/rd.404.0407]
Yosinori Watanabe , Robert K. Brayton, The maximum set of permissible behaviors for FSM networks, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.316-320, November 07-11, 1993, Santa Clara, California, USA
WATANABE, Y., GUERRA, L., AND BRAYTON, R. K. 1993. Logic optimization with multi-output gates. In Proceedings of the International Conference on Computer Design (Boston, Mass., Oct.). IEEE Computer Society Press, Los Alamitos, Calif., pp. 416-420.
