<stg><name>bc2_mult</name>


<trans_list>

<trans id="119" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="224" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %sum_3_V_6 = alloca i224

]]></Node>
<StgValue><ssdm name="sum_3_V_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
arrayctor.loop1.preheader:1  %a_V_read = call i112 @_ssdm_op_Read.ap_auto.i112(i112 %a_V)

]]></Node>
<StgValue><ssdm name="a_V_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="112">
<![CDATA[
arrayctor.loop1.preheader:2  %ai_0_V = trunc i112 %a_V_read to i16

]]></Node>
<StgValue><ssdm name="ai_0_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:3  %ai_1_V = call i16 @_ssdm_op_PartSelect.i16.i112.i32.i32(i112 %a_V_read, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ai_1_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  %ai_2_V = call i16 @_ssdm_op_PartSelect.i16.i112.i32.i32(i112 %a_V_read, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="ai_2_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  %ai_3_V = call i16 @_ssdm_op_PartSelect.i16.i112.i32.i32(i112 %a_V_read, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="ai_3_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  %ai_4_V = call i16 @_ssdm_op_PartSelect.i16.i112.i32.i32(i112 %a_V_read, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="ai_4_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:7  %ai_5_V = call i16 @_ssdm_op_PartSelect.i16.i112.i32.i32(i112 %a_V_read, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="ai_5_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  %ai_6_V = call i16 @_ssdm_op_PartSelect.i16.i112.i32.i32(i112 %a_V_read, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="ai_6_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:9  %zext_ln215_24 = zext i16 %ai_3_V to i32

]]></Node>
<StgValue><ssdm name="zext_ln215_24"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="224" op_1_bw="224">
<![CDATA[
arrayctor.loop1.preheader:10  store i224 0, i224* %sum_3_V_6

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="224" op_0_bw="224" op_1_bw="0" op_2_bw="224" op_3_bw="0">
<![CDATA[
.preheader:0  %sum_V_0_0 = phi i224 [ 0, %arrayctor.loop1.preheader ], [ %sum_4_V_11, %loopb2_end ]

]]></Node>
<StgValue><ssdm name="sum_V_0_0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="224" op_0_bw="224" op_1_bw="0" op_2_bw="224" op_3_bw="0">
<![CDATA[
.preheader:1  %sum_V_1_0 = phi i224 [ 0, %arrayctor.loop1.preheader ], [ %sum_5_V_11, %loopb2_end ]

]]></Node>
<StgValue><ssdm name="sum_V_1_0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="224" op_0_bw="224" op_1_bw="0" op_2_bw="224" op_3_bw="0">
<![CDATA[
.preheader:2  %sum_V_2_0 = phi i224 [ 0, %arrayctor.loop1.preheader ], [ %sum_6_V_11, %loopb2_end ]

]]></Node>
<StgValue><ssdm name="sum_V_2_0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="224" op_0_bw="224" op_1_bw="0" op_2_bw="224" op_3_bw="0">
<![CDATA[
.preheader:3  %sum_V_4_0 = phi i224 [ 0, %arrayctor.loop1.preheader ], [ %sum_4_V_12, %loopb2_end ]

]]></Node>
<StgValue><ssdm name="sum_V_4_0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="224" op_0_bw="224" op_1_bw="0" op_2_bw="224" op_3_bw="0">
<![CDATA[
.preheader:4  %sum_V_5_0 = phi i224 [ 0, %arrayctor.loop1.preheader ], [ %sum_5_V_12, %loopb2_end ]

]]></Node>
<StgValue><ssdm name="sum_V_5_0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="224" op_0_bw="224" op_1_bw="0" op_2_bw="224" op_3_bw="0">
<![CDATA[
.preheader:5  %sum_V_6_0 = phi i224 [ 0, %arrayctor.loop1.preheader ], [ %sum_6_V_12, %loopb2_end ]

]]></Node>
<StgValue><ssdm name="sum_V_6_0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:6  %i3_0 = phi i3 [ 0, %arrayctor.loop1.preheader ], [ %i, %loopb2_end ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:7  %icmp_ln209 = icmp eq i3 %i3_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:9  %i = add i3 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:10  br i1 %icmp_ln209, label %0, label %loopb2_begin

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="3">
<![CDATA[
loopb2_begin:2  %tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.7i16.i3(i16 %ai_0_V, i16 %ai_1_V, i16 %ai_2_V, i16 %ai_3_V, i16 %ai_4_V, i16 %ai_5_V, i16 %ai_6_V, i3 %i3_0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="224" op_0_bw="224" op_1_bw="0">
<![CDATA[
:0  %sum_3_V_6_load = load i224* %sum_3_V_6

]]></Node>
<StgValue><ssdm name="sum_3_V_6_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
:1  %add_ln68 = add i224 %sum_V_0_0, %sum_V_2_0

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
:3  %add_ln68_31 = add i224 %sum_3_V_6_load, %sum_V_4_0

]]></Node>
<StgValue><ssdm name="add_ln68_31"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
:4  %add_ln68_32 = add i224 %sum_V_5_0, %sum_V_6_0

]]></Node>
<StgValue><ssdm name="add_ln68_32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loopb2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln209"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loopb2_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="16">
<![CDATA[
loopb2_begin:3  %zext_ln215_21 = zext i16 %tmp_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln215_21"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="3">
<![CDATA[
loopb2_begin:4  %zext_ln1352 = zext i3 %i3_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln1352"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loopb2_begin:5  %mul_ln1352_18 = mul i32 %zext_ln215_24, %zext_ln215_21

]]></Node>
<StgValue><ssdm name="mul_ln1352_18"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="224" op_0_bw="32">
<![CDATA[
loopb2_begin:6  %zext_ln161 = zext i32 %mul_ln1352_18 to i224

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
loopb2_begin:7  br label %_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:6  %j_0_0 = phi i3 [ 0, %loopb2_begin ], [ %xor_ln211, %branch3 ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:8  %icmp_ln215 = icmp eq i3 %j_0_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln215"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:9  %select_ln215 = select i1 %icmp_ln215, i16 %ai_0_V, i16 %ai_4_V

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="16">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:10  %zext_ln215 = zext i16 %select_ln215 to i32

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:11  %mul_ln1352 = mul i32 %zext_ln215, %zext_ln215_21

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="3">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:13  %zext_ln214_1 = zext i3 %j_0_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln214_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:14  %add_ln214 = add i4 %zext_ln214_1, %zext_ln1352

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:23  %or_ln215 = or i3 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln215"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:24  %icmp_ln215_11 = icmp eq i3 %or_ln215, 1

]]></Node>
<StgValue><ssdm name="icmp_ln215_11"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:25  %select_ln215_11 = select i1 %icmp_ln215_11, i16 %ai_1_V, i16 %ai_5_V

]]></Node>
<StgValue><ssdm name="select_ln215_11"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="16">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:26  %zext_ln215_22 = zext i16 %select_ln215_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln215_22"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:27  %mul_ln1352_16 = mul i32 %zext_ln215_22, %zext_ln215_21

]]></Node>
<StgValue><ssdm name="mul_ln1352_16"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="3">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:29  %zext_ln214_2 = zext i3 %or_ln215 to i4

]]></Node>
<StgValue><ssdm name="zext_ln214_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:30  %add_ln214_4 = add i4 %zext_ln214_2, %zext_ln1352

]]></Node>
<StgValue><ssdm name="add_ln214_4"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:38  %or_ln215_3 = or i3 %j_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln215_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:39  %icmp_ln215_12 = icmp eq i3 %or_ln215_3, 2

]]></Node>
<StgValue><ssdm name="icmp_ln215_12"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:40  %select_ln215_12 = select i1 %icmp_ln215_12, i16 %ai_2_V, i16 %ai_6_V

]]></Node>
<StgValue><ssdm name="select_ln215_12"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="16">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:41  %zext_ln215_23 = zext i16 %select_ln215_12 to i32

]]></Node>
<StgValue><ssdm name="zext_ln215_23"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:42  %mul_ln1352_17 = mul i32 %zext_ln215_23, %zext_ln215_21

]]></Node>
<StgValue><ssdm name="mul_ln1352_17"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="3">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:44  %zext_ln214_3 = zext i3 %or_ln215_3 to i4

]]></Node>
<StgValue><ssdm name="zext_ln214_3"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:45  %add_ln214_5 = add i4 %zext_ln214_3, %zext_ln1352

]]></Node>
<StgValue><ssdm name="add_ln214_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="224" op_0_bw="224" op_1_bw="0" op_2_bw="224" op_3_bw="0">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:0  %sum_V_0_1 = phi i224 [ %sum_V_0_0, %loopb2_begin ], [ %sum_4_V_11, %branch3 ]

]]></Node>
<StgValue><ssdm name="sum_V_0_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="224" op_0_bw="224" op_1_bw="0" op_2_bw="224" op_3_bw="0">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:1  %sum_V_1_1 = phi i224 [ %sum_V_1_0, %loopb2_begin ], [ %sum_5_V_11, %branch3 ]

]]></Node>
<StgValue><ssdm name="sum_V_1_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="224" op_0_bw="224" op_1_bw="0" op_2_bw="224" op_3_bw="0">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:2  %sum_V_2_1 = phi i224 [ %sum_V_2_0, %loopb2_begin ], [ %sum_6_V_11, %branch3 ]

]]></Node>
<StgValue><ssdm name="sum_V_2_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="224" op_0_bw="224" op_1_bw="0" op_2_bw="224" op_3_bw="0">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:3  %sum_V_4_1 = phi i224 [ %sum_V_4_0, %loopb2_begin ], [ %sum_4_V_12, %branch3 ]

]]></Node>
<StgValue><ssdm name="sum_V_4_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="224" op_0_bw="224" op_1_bw="0" op_2_bw="224" op_3_bw="0">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:4  %sum_V_5_1 = phi i224 [ %sum_V_5_0, %loopb2_begin ], [ %sum_5_V_12, %branch3 ]

]]></Node>
<StgValue><ssdm name="sum_V_5_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="224" op_0_bw="224" op_1_bw="0" op_2_bw="224" op_3_bw="0">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:5  %sum_V_6_1 = phi i224 [ %sum_V_6_0, %loopb2_begin ], [ %sum_6_V_12, %branch3 ]

]]></Node>
<StgValue><ssdm name="sum_V_6_1"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="192" op_0_bw="32">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:12  %zext_ln214 = zext i32 %mul_ln1352 to i192

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:15  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln214, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="192" op_0_bw="8">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:16  %zext_ln1503 = zext i8 %shl_ln to i192

]]></Node>
<StgValue><ssdm name="zext_ln1503"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:17  %shl_ln1503 = shl i192 %zext_ln214, %zext_ln1503

]]></Node>
<StgValue><ssdm name="shl_ln1503"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="224" op_0_bw="192">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:18  %zext_ln1503_6 = zext i192 %shl_ln1503 to i224

]]></Node>
<StgValue><ssdm name="zext_ln1503_6"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="224" op_0_bw="1" op_1_bw="224" op_2_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:19  %select_ln700 = select i1 %icmp_ln215, i224 %sum_V_0_1, i224 %sum_V_4_1

]]></Node>
<StgValue><ssdm name="select_ln700"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:20  %sum_0_V = add nsw i224 %zext_ln1503_6, %select_ln700

]]></Node>
<StgValue><ssdm name="sum_0_V"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="224" op_0_bw="32">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:28  %zext_ln161_1 = zext i32 %mul_ln1352_16 to i224

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:31  %shl_ln214_1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln214_4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln214_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="224" op_0_bw="8">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:32  %zext_ln1503_1 = zext i8 %shl_ln214_1 to i224

]]></Node>
<StgValue><ssdm name="zext_ln1503_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:33  %shl_ln1503_1 = shl i224 %zext_ln161_1, %zext_ln1503_1

]]></Node>
<StgValue><ssdm name="shl_ln1503_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="224" op_0_bw="1" op_1_bw="224" op_2_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:34  %select_ln700_43 = select i1 %icmp_ln215_11, i224 %sum_V_1_1, i224 %sum_V_5_1

]]></Node>
<StgValue><ssdm name="select_ln700_43"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:35  %sum_1_V = add nsw i224 %shl_ln1503_1, %select_ln700_43

]]></Node>
<StgValue><ssdm name="sum_1_V"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="224" op_0_bw="32">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:43  %zext_ln161_2 = zext i32 %mul_ln1352_17 to i224

]]></Node>
<StgValue><ssdm name="zext_ln161_2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:46  %shl_ln214_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln214_5, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln214_2"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="224" op_0_bw="8">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:47  %zext_ln1503_2 = zext i8 %shl_ln214_2 to i224

]]></Node>
<StgValue><ssdm name="zext_ln1503_2"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:48  %shl_ln1503_2 = shl i224 %zext_ln161_2, %zext_ln1503_2

]]></Node>
<StgValue><ssdm name="shl_ln1503_2"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="224" op_0_bw="1" op_1_bw="224" op_2_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:49  %select_ln700_46 = select i1 %icmp_ln215_12, i224 %sum_V_2_1, i224 %sum_V_6_1

]]></Node>
<StgValue><ssdm name="select_ln700_46"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:50  %sum_2_V = add nsw i224 %shl_ln1503_2, %select_ln700_46

]]></Node>
<StgValue><ssdm name="sum_2_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:7  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln211"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="224" op_0_bw="1" op_1_bw="224" op_2_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:21  %sum_4_V_11 = select i1 %icmp_ln215, i224 %sum_0_V, i224 %sum_V_0_1

]]></Node>
<StgValue><ssdm name="sum_4_V_11"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="224" op_0_bw="1" op_1_bw="224" op_2_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:22  %sum_4_V_12 = select i1 %icmp_ln215, i224 %sum_V_4_1, i224 %sum_0_V

]]></Node>
<StgValue><ssdm name="sum_4_V_12"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="224" op_0_bw="1" op_1_bw="224" op_2_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:36  %sum_5_V_11 = select i1 %icmp_ln215_11, i224 %sum_1_V, i224 %sum_V_1_1

]]></Node>
<StgValue><ssdm name="sum_5_V_11"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="224" op_0_bw="1" op_1_bw="224" op_2_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:37  %sum_5_V_12 = select i1 %icmp_ln215_11, i224 %sum_V_5_1, i224 %sum_1_V

]]></Node>
<StgValue><ssdm name="sum_5_V_12"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="224" op_0_bw="1" op_1_bw="224" op_2_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:51  %sum_6_V_11 = select i1 %icmp_ln215_12, i224 %sum_2_V, i224 %sum_V_2_1

]]></Node>
<StgValue><ssdm name="sum_6_V_11"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="224" op_0_bw="1" op_1_bw="224" op_2_bw="224">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:52  %sum_6_V_12 = select i1 %icmp_ln215_12, i224 %sum_V_6_1, i224 %sum_2_V

]]></Node>
<StgValue><ssdm name="sum_6_V_12"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:53  %or_ln211 = or i3 %j_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln211"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:54  %icmp_ln211 = icmp eq i3 %or_ln211, -1

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:55  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0:56  br i1 %icmp_ln211, label %loopb2_end, label %branch3

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="3">
<![CDATA[
branch3:1  %zext_ln214_4 = zext i3 %or_ln211 to i4

]]></Node>
<StgValue><ssdm name="zext_ln214_4"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch3:2  %add_ln214_6 = add i4 %zext_ln1352, %zext_ln214_4

]]></Node>
<StgValue><ssdm name="add_ln214_6"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch3:7  %xor_ln211 = xor i3 %j_0_0, -4

]]></Node>
<StgValue><ssdm name="xor_ln211"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loopb2_end:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
loopb2_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="224" op_0_bw="224" op_1_bw="0">
<![CDATA[
branch3:0  %sum_3_V_6_load_1 = load i224* %sum_3_V_6

]]></Node>
<StgValue><ssdm name="sum_3_V_6_load_1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
branch3:3  %shl_ln214_3 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln214_6, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln214_3"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="224" op_0_bw="8">
<![CDATA[
branch3:4  %zext_ln1503_3 = zext i8 %shl_ln214_3 to i224

]]></Node>
<StgValue><ssdm name="zext_ln1503_3"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
branch3:5  %shl_ln1503_3 = shl i224 %zext_ln161, %zext_ln1503_3

]]></Node>
<StgValue><ssdm name="shl_ln1503_3"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
branch3:6  %sum_3_V = add nsw i224 %sum_3_V_6_load_1, %shl_ln1503_3

]]></Node>
<StgValue><ssdm name="sum_3_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="224" op_1_bw="224" op_2_bw="224" op_3_bw="0">
<![CDATA[
branch3:8  store i224 %sum_3_V, i224* %sum_3_V_6

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch3:9  br label %_ZlsILi224ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="115" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
:2  %add_ln68_30 = add i224 %add_ln68, %sum_V_1_0

]]></Node>
<StgValue><ssdm name="add_ln68_30"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
:5  %add_ln68_33 = add i224 %add_ln68_32, %add_ln68_31

]]></Node>
<StgValue><ssdm name="add_ln68_33"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="117" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="224" op_0_bw="224" op_1_bw="224">
<![CDATA[
:6  %mult_V = add i224 %add_ln68_33, %add_ln68_30

]]></Node>
<StgValue><ssdm name="mult_V"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="224">
<![CDATA[
:7  ret i224 %mult_V

]]></Node>
<StgValue><ssdm name="ret_ln227"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
