# HDLBits

2

​

3

## Structure of Directories

4

### 1. Verilog_language <br />

5

  **a) basics** <br />

6

  - *1_wire.v* <br />

7

  - *2_wires4.v* <br />

8

  - *3_notgate.v* <br />

9

  - *4_andgate.v* <br />

10

  - *5_norgate.v* <br />

11

  - *6_xnorgate.v* <br />

12

  - *7_wire_decl.v* <br />

13

     

14

  **b) vectors** <br />

15

  - *8_chip7458.v* <br />

16

  - *09_vector0.v* <br />

17

  - *10_vector1.v* <br />

18

  - *11_vector2.v* <br />

19

  - *12_vectorgates.v* <br />

20

  - *13_gates4.v* <br />

21

  - *14_vector3.v* <br />

22

  - *15_vectorr.v* <br />

23

  - *16_vector4.v* <br />

24

  - *17_vector5,v* <br />

25

       

26

  **c) modules_hierarchy** <br />

27

  - *18_module.v* <br />

28

  - *19_module_pos.v*  <br />

29

  - *20_module_name.v*  <br />

30

  - *21_module_shift.v*  <br />

31

  - *22_module_shift8.v*  <br />

32

  - *23_module_add.v*  <br />

33

  - *24_module_fadd.v*  <br />

34

  - *25_module_cseladd.v*  <br />

35

  - *26_module_addsub.v*  <br />

36

​

37

  **d) procedures** <br />

38

  - *27_alwaysblock1.v* <br />

39

  - *28_alwaysblock2.v* <br />

40

  - *29_always_if.v* <br />

41

  - *30_always_if2.v* <br />

42

  - *31_always_case.v* <br />

43

  - *32_always_case2.v* <br />

44

  - *33_always_casez.v* <br />

45

  - *34_Always_nolatches.v* <br />

46

  