// Seed: 1939221040
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_19(
      .id_0(1'b0), .id_1(1), .id_2(1)
  );
  always @(id_11 or posedge 1'b0);
  wire id_20;
  assign id_10 = id_11;
  wire id_21;
  wire id_22;
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    input  wire  id_2,
    input  uwire id_3,
    output wor   id_4,
    output wor   id_5,
    output tri   id_6,
    input  uwire id_7,
    input  wire  id_8,
    input  tri1  id_9,
    output tri   id_10
    , id_16,
    input  tri0  id_11,
    output wire  id_12,
    output tri   id_13,
    input  tri0  id_14
);
  wire id_17;
  wire id_18;
  wire id_19;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_17,
      id_19,
      id_20,
      id_19,
      id_16,
      id_20,
      id_17,
      id_18,
      id_19,
      id_18,
      id_19,
      id_17,
      id_20,
      id_20,
      id_20
  );
  assign id_16 = 1;
  wire id_21;
  wire id_22;
  wire id_23;
  wire id_24;
  wire id_25;
  assign id_10 = id_3 !=? 1;
endmodule
