ADC usage: DMA double-buffer approach

Clock: common to this arch, ADC up to 50 MHz
4 channel: A6, A7, B0, B1


Console: standard
