INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:57:59 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.315ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer18/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.186ns (24.906%)  route 3.576ns (75.094%))
  Logic Levels:           12  (CARRY4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1877, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
                         FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, unplaced)        0.487     1.221    mem_controller4/read_arbiter/data/sel_prev
                         LUT5 (Prop_lut5_I2_O)        0.119     1.340 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[3]_INST_0_i_1/O
                         net (fo=19, unplaced)        0.436     1.776    cmpi4/load0_dataOut[3]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.819 r  cmpi4/Memory[2][0]_i_15/O
                         net (fo=1, unplaced)         0.000     1.819    cmpi4/Memory[2][0]_i_15_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.065 r  cmpi4/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.007     2.072    cmpi4/Memory_reg[2][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.122 r  cmpi4/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.122    cmpi4/Memory_reg[2][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     2.244 r  cmpi4/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=10, unplaced)        0.287     2.531    fork14/control/generateBlocks[0].regblock/result[0]
                         LUT6 (Prop_lut6_I1_O)        0.122     2.653 f  fork14/control/generateBlocks[0].regblock/Head[1]_i_4/O
                         net (fo=3, unplaced)         0.262     2.915    fork14/control/generateBlocks[1].regblock/transmitValue_i_3__27
                         LUT6 (Prop_lut6_I3_O)        0.043     2.958 r  fork14/control/generateBlocks[1].regblock/transmitValue_i_6__5/O
                         net (fo=2, unplaced)         0.255     3.213    fork14/control/generateBlocks[0].regblock/transmitValue_i_3__9
                         LUT6 (Prop_lut6_I4_O)        0.043     3.256 r  fork14/control/generateBlocks[0].regblock/transmitValue_i_8/O
                         net (fo=1, unplaced)         0.705     3.961    fork13/control/generateBlocks[0].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.043     4.004 r  fork13/control/generateBlocks[0].regblock/transmitValue_i_3__9/O
                         net (fo=10, unplaced)        0.287     4.291    buffer46/fifo/anyBlockStop
                         LUT6 (Prop_lut6_I2_O)        0.043     4.334 f  buffer46/fifo/fullReg_i_6__2/O
                         net (fo=1, unplaced)         0.222     4.556    fork6/control/generateBlocks[0].regblock/fork6_outs_2_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     4.599 f  fork6/control/generateBlocks[0].regblock/fullReg_i_3__15/O
                         net (fo=27, unplaced)        0.311     4.910    buffer17/control/cmpi0_result_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     4.953 r  buffer17/control/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     5.270    buffer18/E[0]
                         FDRE                                         r  buffer18/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1877, unset)         0.483     3.183    buffer18/clk
                         FDRE                                         r  buffer18/dataReg_reg[0]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     2.955    buffer18/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.955    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                 -2.315    




