INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/gateware/simulation/FrontPanel_IFAT6_wrapper_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrontPanel_IFAT6_wrapper_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/gateware/simulation/FrontPanel/okHost.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okHost
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/gateware/simulation/FrontPanel/okWireOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okWireOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/gateware/simulation/FrontPanel/okPipeOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okPipeOut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/gateware/simulation/FrontPanel/okWireIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okWireIn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/gateware/simulation/FrontPanel/okTriggerIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okTriggerIn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/gateware/simulation/FrontPanel/okWireOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okWireOut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/FrontPanel_IFAT6_1/gateware/simulation/FrontPanel_IFAT6_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrontPanel_IFAT6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sources_1/new/ADS7067.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADS7067
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sources_1/new/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC8568
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jains/OneDrive - UC San Diego/research/IFAT6/IFAT6_PCB/Verilog/IFAT6_PCB/IFAT6_PCB.srcs/sim_top/new/Simulation_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_top
