<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="List of all items in this crate"><title>List of all items in this crate</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../static.files/rustdoc-e56847b5.css"><meta name="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="zmij" data-themes="" data-resource-suffix="" data-rustdoc-version="1.91.0 (f8297e351 2025-10-28)" data-channel="1.91.0" data-search-js="search-e256b49e.js" data-stringdex-js="stringdex-c3e638e9.js" data-settings-js="settings-c38705f0.js" ><script src="../static.files/storage-e2aeef58.js"></script><script defer src="../static.files/main-6dc2a7f3.js"></script><noscript><link rel="stylesheet" href="../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-044be391.svg"></head><body class="rustdoc mod sys"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">All</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../zmij/index.html">zmij</a><span class="version">1.0.14</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h3><a href="#structs">Crate Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#constants" title="Constants">Constants</a></li><li><a href="#statics" title="Statics">Statics</a></li><li><a href="#traits" title="Traits">Traits</a></li><li><a href="#functions" title="Functions">Functions</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><h1>List of all items</h1><h3 id="structs">Structs</h3><ul class="all-items"><li><a href="struct.Buffer.html">Buffer</a></li><li><a href="struct.Digits2.html">Digits2</a></li><li><a href="struct.ExpShiftTable.html">ExpShiftTable</a></li><li><a href="struct.Pow10SignificandsTable.html">Pow10SignificandsTable</a></li><li><a href="struct.dec_fp.html">dec_fp</a></li><li><a href="stdarch_x86/struct.CpuidResult.html">stdarch_x86::CpuidResult</a></li><li><a href="stdarch_x86/struct.__m128.html">stdarch_x86::__m128</a></li><li><a href="stdarch_x86/struct.__m128bh.html">stdarch_x86::__m128bh</a></li><li><a href="stdarch_x86/struct.__m128d.html">stdarch_x86::__m128d</a></li><li><a href="stdarch_x86/struct.__m128h.html">stdarch_x86::__m128h</a></li><li><a href="stdarch_x86/struct.__m128i.html">stdarch_x86::__m128i</a></li><li><a href="stdarch_x86/struct.__m256.html">stdarch_x86::__m256</a></li><li><a href="stdarch_x86/struct.__m256bh.html">stdarch_x86::__m256bh</a></li><li><a href="stdarch_x86/struct.__m256d.html">stdarch_x86::__m256d</a></li><li><a href="stdarch_x86/struct.__m256h.html">stdarch_x86::__m256h</a></li><li><a href="stdarch_x86/struct.__m256i.html">stdarch_x86::__m256i</a></li><li><a href="stdarch_x86/struct.__m512.html">stdarch_x86::__m512</a></li><li><a href="stdarch_x86/struct.__m512bh.html">stdarch_x86::__m512bh</a></li><li><a href="stdarch_x86/struct.__m512d.html">stdarch_x86::__m512d</a></li><li><a href="stdarch_x86/struct.__m512h.html">stdarch_x86::__m512h</a></li><li><a href="stdarch_x86/struct.__m512i.html">stdarch_x86::__m512i</a></li><li><a href="stdarch_x86/struct.bf16.html">stdarch_x86::bf16</a></li><li><a href="struct.uint128.html">uint128</a></li></ul><h3 id="traits">Traits</h3><ul class="all-items"><li><a href="trait.Float.html">Float</a></li><li><a href="trait.FloatTraits.html">FloatTraits</a></li><li><a href="private/trait.Sealed.html">private::Sealed</a></li><li><a href="traits/trait.Float.html">traits::Float</a></li><li><a href="traits/trait.UInt.html">traits::UInt</a></li></ul><h3 id="functions">Functions</h3><ul class="all-items"><li><a href="fn.compute_dec_exp.html">compute_dec_exp</a></li><li><a href="fn.compute_exp_shift.html">compute_exp_shift</a></li><li><a href="fn.count_trailing_nonzeros.html">count_trailing_nonzeros</a></li><li><a href="fn.digits2.html">digits2</a></li><li><a href="fn.do_compute_exp_shift.html">do_compute_exp_shift</a></li><li><a href="fn.normalize.html">normalize</a></li><li><a href="stdarch_x86/fn._MM_GET_EXCEPTION_MASK.html">stdarch_x86::_MM_GET_EXCEPTION_MASK</a></li><li><a href="stdarch_x86/fn._MM_GET_EXCEPTION_STATE.html">stdarch_x86::_MM_GET_EXCEPTION_STATE</a></li><li><a href="stdarch_x86/fn._MM_GET_FLUSH_ZERO_MODE.html">stdarch_x86::_MM_GET_FLUSH_ZERO_MODE</a></li><li><a href="stdarch_x86/fn._MM_GET_ROUNDING_MODE.html">stdarch_x86::_MM_GET_ROUNDING_MODE</a></li><li><a href="stdarch_x86/fn._MM_SET_EXCEPTION_MASK.html">stdarch_x86::_MM_SET_EXCEPTION_MASK</a></li><li><a href="stdarch_x86/fn._MM_SET_EXCEPTION_STATE.html">stdarch_x86::_MM_SET_EXCEPTION_STATE</a></li><li><a href="stdarch_x86/fn._MM_SET_FLUSH_ZERO_MODE.html">stdarch_x86::_MM_SET_FLUSH_ZERO_MODE</a></li><li><a href="stdarch_x86/fn._MM_SET_ROUNDING_MODE.html">stdarch_x86::_MM_SET_ROUNDING_MODE</a></li><li><a href="stdarch_x86/fn._MM_SHUFFLE.html">stdarch_x86::_MM_SHUFFLE</a></li><li><a href="stdarch_x86/fn._MM_TRANSPOSE4_PS.html">stdarch_x86::_MM_TRANSPOSE4_PS</a></li><li><a href="stdarch_x86/fn.__cpuid.html">stdarch_x86::__cpuid</a></li><li><a href="stdarch_x86/fn.__cpuid_count.html">stdarch_x86::__cpuid_count</a></li><li><a href="stdarch_x86/fn.__get_cpuid_max.html">stdarch_x86::__get_cpuid_max</a></li><li><a href="stdarch_x86/fn.__rdtscp.html">stdarch_x86::__rdtscp</a></li><li><a href="stdarch_x86/fn._addcarry_u32.html">stdarch_x86::_addcarry_u32</a></li><li><a href="stdarch_x86/fn._addcarry_u64.html">stdarch_x86::_addcarry_u64</a></li><li><a href="stdarch_x86/fn._addcarryx_u32.html">stdarch_x86::_addcarryx_u32</a></li><li><a href="stdarch_x86/fn._addcarryx_u64.html">stdarch_x86::_addcarryx_u64</a></li><li><a href="stdarch_x86/fn._andn_u32.html">stdarch_x86::_andn_u32</a></li><li><a href="stdarch_x86/fn._andn_u64.html">stdarch_x86::_andn_u64</a></li><li><a href="stdarch_x86/fn._bextr2_u32.html">stdarch_x86::_bextr2_u32</a></li><li><a href="stdarch_x86/fn._bextr2_u64.html">stdarch_x86::_bextr2_u64</a></li><li><a href="stdarch_x86/fn._bextr_u32.html">stdarch_x86::_bextr_u32</a></li><li><a href="stdarch_x86/fn._bextr_u64.html">stdarch_x86::_bextr_u64</a></li><li><a href="stdarch_x86/fn._bextri_u32.html">stdarch_x86::_bextri_u32</a></li><li><a href="stdarch_x86/fn._bextri_u64.html">stdarch_x86::_bextri_u64</a></li><li><a href="stdarch_x86/fn._bittest.html">stdarch_x86::_bittest</a></li><li><a href="stdarch_x86/fn._bittest64.html">stdarch_x86::_bittest64</a></li><li><a href="stdarch_x86/fn._bittestandcomplement.html">stdarch_x86::_bittestandcomplement</a></li><li><a href="stdarch_x86/fn._bittestandcomplement64.html">stdarch_x86::_bittestandcomplement64</a></li><li><a href="stdarch_x86/fn._bittestandreset.html">stdarch_x86::_bittestandreset</a></li><li><a href="stdarch_x86/fn._bittestandreset64.html">stdarch_x86::_bittestandreset64</a></li><li><a href="stdarch_x86/fn._bittestandset.html">stdarch_x86::_bittestandset</a></li><li><a href="stdarch_x86/fn._bittestandset64.html">stdarch_x86::_bittestandset64</a></li><li><a href="stdarch_x86/fn._blcfill_u32.html">stdarch_x86::_blcfill_u32</a></li><li><a href="stdarch_x86/fn._blcfill_u64.html">stdarch_x86::_blcfill_u64</a></li><li><a href="stdarch_x86/fn._blci_u32.html">stdarch_x86::_blci_u32</a></li><li><a href="stdarch_x86/fn._blci_u64.html">stdarch_x86::_blci_u64</a></li><li><a href="stdarch_x86/fn._blcic_u32.html">stdarch_x86::_blcic_u32</a></li><li><a href="stdarch_x86/fn._blcic_u64.html">stdarch_x86::_blcic_u64</a></li><li><a href="stdarch_x86/fn._blcmsk_u32.html">stdarch_x86::_blcmsk_u32</a></li><li><a href="stdarch_x86/fn._blcmsk_u64.html">stdarch_x86::_blcmsk_u64</a></li><li><a href="stdarch_x86/fn._blcs_u32.html">stdarch_x86::_blcs_u32</a></li><li><a href="stdarch_x86/fn._blcs_u64.html">stdarch_x86::_blcs_u64</a></li><li><a href="stdarch_x86/fn._blsfill_u32.html">stdarch_x86::_blsfill_u32</a></li><li><a href="stdarch_x86/fn._blsfill_u64.html">stdarch_x86::_blsfill_u64</a></li><li><a href="stdarch_x86/fn._blsi_u32.html">stdarch_x86::_blsi_u32</a></li><li><a href="stdarch_x86/fn._blsi_u64.html">stdarch_x86::_blsi_u64</a></li><li><a href="stdarch_x86/fn._blsic_u32.html">stdarch_x86::_blsic_u32</a></li><li><a href="stdarch_x86/fn._blsic_u64.html">stdarch_x86::_blsic_u64</a></li><li><a href="stdarch_x86/fn._blsmsk_u32.html">stdarch_x86::_blsmsk_u32</a></li><li><a href="stdarch_x86/fn._blsmsk_u64.html">stdarch_x86::_blsmsk_u64</a></li><li><a href="stdarch_x86/fn._blsr_u32.html">stdarch_x86::_blsr_u32</a></li><li><a href="stdarch_x86/fn._blsr_u64.html">stdarch_x86::_blsr_u64</a></li><li><a href="stdarch_x86/fn._bswap.html">stdarch_x86::_bswap</a></li><li><a href="stdarch_x86/fn._bswap64.html">stdarch_x86::_bswap64</a></li><li><a href="stdarch_x86/fn._bzhi_u32.html">stdarch_x86::_bzhi_u32</a></li><li><a href="stdarch_x86/fn._bzhi_u64.html">stdarch_x86::_bzhi_u64</a></li><li><a href="stdarch_x86/fn._cvtmask16_u32.html">stdarch_x86::_cvtmask16_u32</a></li><li><a href="stdarch_x86/fn._cvtmask32_u32.html">stdarch_x86::_cvtmask32_u32</a></li><li><a href="stdarch_x86/fn._cvtmask64_u64.html">stdarch_x86::_cvtmask64_u64</a></li><li><a href="stdarch_x86/fn._cvtmask8_u32.html">stdarch_x86::_cvtmask8_u32</a></li><li><a href="stdarch_x86/fn._cvtu32_mask16.html">stdarch_x86::_cvtu32_mask16</a></li><li><a href="stdarch_x86/fn._cvtu32_mask32.html">stdarch_x86::_cvtu32_mask32</a></li><li><a href="stdarch_x86/fn._cvtu32_mask8.html">stdarch_x86::_cvtu32_mask8</a></li><li><a href="stdarch_x86/fn._cvtu64_mask64.html">stdarch_x86::_cvtu64_mask64</a></li><li><a href="stdarch_x86/fn._fxrstor.html">stdarch_x86::_fxrstor</a></li><li><a href="stdarch_x86/fn._fxrstor64.html">stdarch_x86::_fxrstor64</a></li><li><a href="stdarch_x86/fn._fxsave.html">stdarch_x86::_fxsave</a></li><li><a href="stdarch_x86/fn._fxsave64.html">stdarch_x86::_fxsave64</a></li><li><a href="stdarch_x86/fn._kadd_mask16.html">stdarch_x86::_kadd_mask16</a></li><li><a href="stdarch_x86/fn._kadd_mask32.html">stdarch_x86::_kadd_mask32</a></li><li><a href="stdarch_x86/fn._kadd_mask64.html">stdarch_x86::_kadd_mask64</a></li><li><a href="stdarch_x86/fn._kadd_mask8.html">stdarch_x86::_kadd_mask8</a></li><li><a href="stdarch_x86/fn._kand_mask16.html">stdarch_x86::_kand_mask16</a></li><li><a href="stdarch_x86/fn._kand_mask32.html">stdarch_x86::_kand_mask32</a></li><li><a href="stdarch_x86/fn._kand_mask64.html">stdarch_x86::_kand_mask64</a></li><li><a href="stdarch_x86/fn._kand_mask8.html">stdarch_x86::_kand_mask8</a></li><li><a href="stdarch_x86/fn._kandn_mask16.html">stdarch_x86::_kandn_mask16</a></li><li><a href="stdarch_x86/fn._kandn_mask32.html">stdarch_x86::_kandn_mask32</a></li><li><a href="stdarch_x86/fn._kandn_mask64.html">stdarch_x86::_kandn_mask64</a></li><li><a href="stdarch_x86/fn._kandn_mask8.html">stdarch_x86::_kandn_mask8</a></li><li><a href="stdarch_x86/fn._knot_mask16.html">stdarch_x86::_knot_mask16</a></li><li><a href="stdarch_x86/fn._knot_mask32.html">stdarch_x86::_knot_mask32</a></li><li><a href="stdarch_x86/fn._knot_mask64.html">stdarch_x86::_knot_mask64</a></li><li><a href="stdarch_x86/fn._knot_mask8.html">stdarch_x86::_knot_mask8</a></li><li><a href="stdarch_x86/fn._kor_mask16.html">stdarch_x86::_kor_mask16</a></li><li><a href="stdarch_x86/fn._kor_mask32.html">stdarch_x86::_kor_mask32</a></li><li><a href="stdarch_x86/fn._kor_mask64.html">stdarch_x86::_kor_mask64</a></li><li><a href="stdarch_x86/fn._kor_mask8.html">stdarch_x86::_kor_mask8</a></li><li><a href="stdarch_x86/fn._kortest_mask16_u8.html">stdarch_x86::_kortest_mask16_u8</a></li><li><a href="stdarch_x86/fn._kortest_mask32_u8.html">stdarch_x86::_kortest_mask32_u8</a></li><li><a href="stdarch_x86/fn._kortest_mask64_u8.html">stdarch_x86::_kortest_mask64_u8</a></li><li><a href="stdarch_x86/fn._kortest_mask8_u8.html">stdarch_x86::_kortest_mask8_u8</a></li><li><a href="stdarch_x86/fn._kortestc_mask16_u8.html">stdarch_x86::_kortestc_mask16_u8</a></li><li><a href="stdarch_x86/fn._kortestc_mask32_u8.html">stdarch_x86::_kortestc_mask32_u8</a></li><li><a href="stdarch_x86/fn._kortestc_mask64_u8.html">stdarch_x86::_kortestc_mask64_u8</a></li><li><a href="stdarch_x86/fn._kortestc_mask8_u8.html">stdarch_x86::_kortestc_mask8_u8</a></li><li><a href="stdarch_x86/fn._kortestz_mask16_u8.html">stdarch_x86::_kortestz_mask16_u8</a></li><li><a href="stdarch_x86/fn._kortestz_mask32_u8.html">stdarch_x86::_kortestz_mask32_u8</a></li><li><a href="stdarch_x86/fn._kortestz_mask64_u8.html">stdarch_x86::_kortestz_mask64_u8</a></li><li><a href="stdarch_x86/fn._kortestz_mask8_u8.html">stdarch_x86::_kortestz_mask8_u8</a></li><li><a href="stdarch_x86/fn._kshiftli_mask16.html">stdarch_x86::_kshiftli_mask16</a></li><li><a href="stdarch_x86/fn._kshiftli_mask32.html">stdarch_x86::_kshiftli_mask32</a></li><li><a href="stdarch_x86/fn._kshiftli_mask64.html">stdarch_x86::_kshiftli_mask64</a></li><li><a href="stdarch_x86/fn._kshiftli_mask8.html">stdarch_x86::_kshiftli_mask8</a></li><li><a href="stdarch_x86/fn._kshiftri_mask16.html">stdarch_x86::_kshiftri_mask16</a></li><li><a href="stdarch_x86/fn._kshiftri_mask32.html">stdarch_x86::_kshiftri_mask32</a></li><li><a href="stdarch_x86/fn._kshiftri_mask64.html">stdarch_x86::_kshiftri_mask64</a></li><li><a href="stdarch_x86/fn._kshiftri_mask8.html">stdarch_x86::_kshiftri_mask8</a></li><li><a href="stdarch_x86/fn._ktest_mask16_u8.html">stdarch_x86::_ktest_mask16_u8</a></li><li><a href="stdarch_x86/fn._ktest_mask32_u8.html">stdarch_x86::_ktest_mask32_u8</a></li><li><a href="stdarch_x86/fn._ktest_mask64_u8.html">stdarch_x86::_ktest_mask64_u8</a></li><li><a href="stdarch_x86/fn._ktest_mask8_u8.html">stdarch_x86::_ktest_mask8_u8</a></li><li><a href="stdarch_x86/fn._ktestc_mask16_u8.html">stdarch_x86::_ktestc_mask16_u8</a></li><li><a href="stdarch_x86/fn._ktestc_mask32_u8.html">stdarch_x86::_ktestc_mask32_u8</a></li><li><a href="stdarch_x86/fn._ktestc_mask64_u8.html">stdarch_x86::_ktestc_mask64_u8</a></li><li><a href="stdarch_x86/fn._ktestc_mask8_u8.html">stdarch_x86::_ktestc_mask8_u8</a></li><li><a href="stdarch_x86/fn._ktestz_mask16_u8.html">stdarch_x86::_ktestz_mask16_u8</a></li><li><a href="stdarch_x86/fn._ktestz_mask32_u8.html">stdarch_x86::_ktestz_mask32_u8</a></li><li><a href="stdarch_x86/fn._ktestz_mask64_u8.html">stdarch_x86::_ktestz_mask64_u8</a></li><li><a href="stdarch_x86/fn._ktestz_mask8_u8.html">stdarch_x86::_ktestz_mask8_u8</a></li><li><a href="stdarch_x86/fn._kxnor_mask16.html">stdarch_x86::_kxnor_mask16</a></li><li><a href="stdarch_x86/fn._kxnor_mask32.html">stdarch_x86::_kxnor_mask32</a></li><li><a href="stdarch_x86/fn._kxnor_mask64.html">stdarch_x86::_kxnor_mask64</a></li><li><a href="stdarch_x86/fn._kxnor_mask8.html">stdarch_x86::_kxnor_mask8</a></li><li><a href="stdarch_x86/fn._kxor_mask16.html">stdarch_x86::_kxor_mask16</a></li><li><a href="stdarch_x86/fn._kxor_mask32.html">stdarch_x86::_kxor_mask32</a></li><li><a href="stdarch_x86/fn._kxor_mask64.html">stdarch_x86::_kxor_mask64</a></li><li><a href="stdarch_x86/fn._kxor_mask8.html">stdarch_x86::_kxor_mask8</a></li><li><a href="stdarch_x86/fn._load_mask16.html">stdarch_x86::_load_mask16</a></li><li><a href="stdarch_x86/fn._load_mask32.html">stdarch_x86::_load_mask32</a></li><li><a href="stdarch_x86/fn._load_mask64.html">stdarch_x86::_load_mask64</a></li><li><a href="stdarch_x86/fn._load_mask8.html">stdarch_x86::_load_mask8</a></li><li><a href="stdarch_x86/fn._lzcnt_u32.html">stdarch_x86::_lzcnt_u32</a></li><li><a href="stdarch_x86/fn._lzcnt_u64.html">stdarch_x86::_lzcnt_u64</a></li><li><a href="stdarch_x86/fn._mm256_abs_epi16.html">stdarch_x86::_mm256_abs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_abs_epi32.html">stdarch_x86::_mm256_abs_epi32</a></li><li><a href="stdarch_x86/fn._mm256_abs_epi64.html">stdarch_x86::_mm256_abs_epi64</a></li><li><a href="stdarch_x86/fn._mm256_abs_epi8.html">stdarch_x86::_mm256_abs_epi8</a></li><li><a href="stdarch_x86/fn._mm256_abs_ph.html">stdarch_x86::_mm256_abs_ph</a></li><li><a href="stdarch_x86/fn._mm256_add_epi16.html">stdarch_x86::_mm256_add_epi16</a></li><li><a href="stdarch_x86/fn._mm256_add_epi32.html">stdarch_x86::_mm256_add_epi32</a></li><li><a href="stdarch_x86/fn._mm256_add_epi64.html">stdarch_x86::_mm256_add_epi64</a></li><li><a href="stdarch_x86/fn._mm256_add_epi8.html">stdarch_x86::_mm256_add_epi8</a></li><li><a href="stdarch_x86/fn._mm256_add_pd.html">stdarch_x86::_mm256_add_pd</a></li><li><a href="stdarch_x86/fn._mm256_add_ph.html">stdarch_x86::_mm256_add_ph</a></li><li><a href="stdarch_x86/fn._mm256_add_ps.html">stdarch_x86::_mm256_add_ps</a></li><li><a href="stdarch_x86/fn._mm256_adds_epi16.html">stdarch_x86::_mm256_adds_epi16</a></li><li><a href="stdarch_x86/fn._mm256_adds_epi8.html">stdarch_x86::_mm256_adds_epi8</a></li><li><a href="stdarch_x86/fn._mm256_adds_epu16.html">stdarch_x86::_mm256_adds_epu16</a></li><li><a href="stdarch_x86/fn._mm256_adds_epu8.html">stdarch_x86::_mm256_adds_epu8</a></li><li><a href="stdarch_x86/fn._mm256_addsub_pd.html">stdarch_x86::_mm256_addsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_addsub_ps.html">stdarch_x86::_mm256_addsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_aesdec_epi128.html">stdarch_x86::_mm256_aesdec_epi128</a></li><li><a href="stdarch_x86/fn._mm256_aesdeclast_epi128.html">stdarch_x86::_mm256_aesdeclast_epi128</a></li><li><a href="stdarch_x86/fn._mm256_aesenc_epi128.html">stdarch_x86::_mm256_aesenc_epi128</a></li><li><a href="stdarch_x86/fn._mm256_aesenclast_epi128.html">stdarch_x86::_mm256_aesenclast_epi128</a></li><li><a href="stdarch_x86/fn._mm256_alignr_epi32.html">stdarch_x86::_mm256_alignr_epi32</a></li><li><a href="stdarch_x86/fn._mm256_alignr_epi64.html">stdarch_x86::_mm256_alignr_epi64</a></li><li><a href="stdarch_x86/fn._mm256_alignr_epi8.html">stdarch_x86::_mm256_alignr_epi8</a></li><li><a href="stdarch_x86/fn._mm256_and_pd.html">stdarch_x86::_mm256_and_pd</a></li><li><a href="stdarch_x86/fn._mm256_and_ps.html">stdarch_x86::_mm256_and_ps</a></li><li><a href="stdarch_x86/fn._mm256_and_si256.html">stdarch_x86::_mm256_and_si256</a></li><li><a href="stdarch_x86/fn._mm256_andnot_pd.html">stdarch_x86::_mm256_andnot_pd</a></li><li><a href="stdarch_x86/fn._mm256_andnot_ps.html">stdarch_x86::_mm256_andnot_ps</a></li><li><a href="stdarch_x86/fn._mm256_andnot_si256.html">stdarch_x86::_mm256_andnot_si256</a></li><li><a href="stdarch_x86/fn._mm256_avg_epu16.html">stdarch_x86::_mm256_avg_epu16</a></li><li><a href="stdarch_x86/fn._mm256_avg_epu8.html">stdarch_x86::_mm256_avg_epu8</a></li><li><a href="stdarch_x86/fn._mm256_bcstnebf16_ps.html">stdarch_x86::_mm256_bcstnebf16_ps</a></li><li><a href="stdarch_x86/fn._mm256_bcstnesh_ps.html">stdarch_x86::_mm256_bcstnesh_ps</a></li><li><a href="stdarch_x86/fn._mm256_bitshuffle_epi64_mask.html">stdarch_x86::_mm256_bitshuffle_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_blend_epi16.html">stdarch_x86::_mm256_blend_epi16</a></li><li><a href="stdarch_x86/fn._mm256_blend_epi32.html">stdarch_x86::_mm256_blend_epi32</a></li><li><a href="stdarch_x86/fn._mm256_blend_pd.html">stdarch_x86::_mm256_blend_pd</a></li><li><a href="stdarch_x86/fn._mm256_blend_ps.html">stdarch_x86::_mm256_blend_ps</a></li><li><a href="stdarch_x86/fn._mm256_blendv_epi8.html">stdarch_x86::_mm256_blendv_epi8</a></li><li><a href="stdarch_x86/fn._mm256_blendv_pd.html">stdarch_x86::_mm256_blendv_pd</a></li><li><a href="stdarch_x86/fn._mm256_blendv_ps.html">stdarch_x86::_mm256_blendv_ps</a></li><li><a href="stdarch_x86/fn._mm256_broadcast_f32x2.html">stdarch_x86::_mm256_broadcast_f32x2</a></li><li><a href="stdarch_x86/fn._mm256_broadcast_f32x4.html">stdarch_x86::_mm256_broadcast_f32x4</a></li><li><a href="stdarch_x86/fn._mm256_broadcast_f64x2.html">stdarch_x86::_mm256_broadcast_f64x2</a></li><li><a href="stdarch_x86/fn._mm256_broadcast_i32x2.html">stdarch_x86::_mm256_broadcast_i32x2</a></li><li><a href="stdarch_x86/fn._mm256_broadcast_i32x4.html">stdarch_x86::_mm256_broadcast_i32x4</a></li><li><a href="stdarch_x86/fn._mm256_broadcast_i64x2.html">stdarch_x86::_mm256_broadcast_i64x2</a></li><li><a href="stdarch_x86/fn._mm256_broadcast_pd.html">stdarch_x86::_mm256_broadcast_pd</a></li><li><a href="stdarch_x86/fn._mm256_broadcast_ps.html">stdarch_x86::_mm256_broadcast_ps</a></li><li><a href="stdarch_x86/fn._mm256_broadcast_sd.html">stdarch_x86::_mm256_broadcast_sd</a></li><li><a href="stdarch_x86/fn._mm256_broadcast_ss.html">stdarch_x86::_mm256_broadcast_ss</a></li><li><a href="stdarch_x86/fn._mm256_broadcastb_epi8.html">stdarch_x86::_mm256_broadcastb_epi8</a></li><li><a href="stdarch_x86/fn._mm256_broadcastd_epi32.html">stdarch_x86::_mm256_broadcastd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_broadcastmb_epi64.html">stdarch_x86::_mm256_broadcastmb_epi64</a></li><li><a href="stdarch_x86/fn._mm256_broadcastmw_epi32.html">stdarch_x86::_mm256_broadcastmw_epi32</a></li><li><a href="stdarch_x86/fn._mm256_broadcastq_epi64.html">stdarch_x86::_mm256_broadcastq_epi64</a></li><li><a href="stdarch_x86/fn._mm256_broadcastsd_pd.html">stdarch_x86::_mm256_broadcastsd_pd</a></li><li><a href="stdarch_x86/fn._mm256_broadcastsi128_si256.html">stdarch_x86::_mm256_broadcastsi128_si256</a></li><li><a href="stdarch_x86/fn._mm256_broadcastss_ps.html">stdarch_x86::_mm256_broadcastss_ps</a></li><li><a href="stdarch_x86/fn._mm256_broadcastw_epi16.html">stdarch_x86::_mm256_broadcastw_epi16</a></li><li><a href="stdarch_x86/fn._mm256_bslli_epi128.html">stdarch_x86::_mm256_bslli_epi128</a></li><li><a href="stdarch_x86/fn._mm256_bsrli_epi128.html">stdarch_x86::_mm256_bsrli_epi128</a></li><li><a href="stdarch_x86/fn._mm256_castpd128_pd256.html">stdarch_x86::_mm256_castpd128_pd256</a></li><li><a href="stdarch_x86/fn._mm256_castpd256_pd128.html">stdarch_x86::_mm256_castpd256_pd128</a></li><li><a href="stdarch_x86/fn._mm256_castpd_ph.html">stdarch_x86::_mm256_castpd_ph</a></li><li><a href="stdarch_x86/fn._mm256_castpd_ps.html">stdarch_x86::_mm256_castpd_ps</a></li><li><a href="stdarch_x86/fn._mm256_castpd_si256.html">stdarch_x86::_mm256_castpd_si256</a></li><li><a href="stdarch_x86/fn._mm256_castph128_ph256.html">stdarch_x86::_mm256_castph128_ph256</a></li><li><a href="stdarch_x86/fn._mm256_castph256_ph128.html">stdarch_x86::_mm256_castph256_ph128</a></li><li><a href="stdarch_x86/fn._mm256_castph_pd.html">stdarch_x86::_mm256_castph_pd</a></li><li><a href="stdarch_x86/fn._mm256_castph_ps.html">stdarch_x86::_mm256_castph_ps</a></li><li><a href="stdarch_x86/fn._mm256_castph_si256.html">stdarch_x86::_mm256_castph_si256</a></li><li><a href="stdarch_x86/fn._mm256_castps128_ps256.html">stdarch_x86::_mm256_castps128_ps256</a></li><li><a href="stdarch_x86/fn._mm256_castps256_ps128.html">stdarch_x86::_mm256_castps256_ps128</a></li><li><a href="stdarch_x86/fn._mm256_castps_pd.html">stdarch_x86::_mm256_castps_pd</a></li><li><a href="stdarch_x86/fn._mm256_castps_ph.html">stdarch_x86::_mm256_castps_ph</a></li><li><a href="stdarch_x86/fn._mm256_castps_si256.html">stdarch_x86::_mm256_castps_si256</a></li><li><a href="stdarch_x86/fn._mm256_castsi128_si256.html">stdarch_x86::_mm256_castsi128_si256</a></li><li><a href="stdarch_x86/fn._mm256_castsi256_pd.html">stdarch_x86::_mm256_castsi256_pd</a></li><li><a href="stdarch_x86/fn._mm256_castsi256_ph.html">stdarch_x86::_mm256_castsi256_ph</a></li><li><a href="stdarch_x86/fn._mm256_castsi256_ps.html">stdarch_x86::_mm256_castsi256_ps</a></li><li><a href="stdarch_x86/fn._mm256_castsi256_si128.html">stdarch_x86::_mm256_castsi256_si128</a></li><li><a href="stdarch_x86/fn._mm256_ceil_pd.html">stdarch_x86::_mm256_ceil_pd</a></li><li><a href="stdarch_x86/fn._mm256_ceil_ps.html">stdarch_x86::_mm256_ceil_ps</a></li><li><a href="stdarch_x86/fn._mm256_clmulepi64_epi128.html">stdarch_x86::_mm256_clmulepi64_epi128</a></li><li><a href="stdarch_x86/fn._mm256_cmp_epi16_mask.html">stdarch_x86::_mm256_cmp_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmp_epi32_mask.html">stdarch_x86::_mm256_cmp_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmp_epi64_mask.html">stdarch_x86::_mm256_cmp_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmp_epi8_mask.html">stdarch_x86::_mm256_cmp_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmp_epu16_mask.html">stdarch_x86::_mm256_cmp_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmp_epu32_mask.html">stdarch_x86::_mm256_cmp_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmp_epu64_mask.html">stdarch_x86::_mm256_cmp_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmp_epu8_mask.html">stdarch_x86::_mm256_cmp_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmp_pd.html">stdarch_x86::_mm256_cmp_pd</a></li><li><a href="stdarch_x86/fn._mm256_cmp_pd_mask.html">stdarch_x86::_mm256_cmp_pd_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmp_ph_mask.html">stdarch_x86::_mm256_cmp_ph_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmp_ps.html">stdarch_x86::_mm256_cmp_ps</a></li><li><a href="stdarch_x86/fn._mm256_cmp_ps_mask.html">stdarch_x86::_mm256_cmp_ps_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpeq_epi16.html">stdarch_x86::_mm256_cmpeq_epi16</a></li><li><a href="stdarch_x86/fn._mm256_cmpeq_epi16_mask.html">stdarch_x86::_mm256_cmpeq_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpeq_epi32.html">stdarch_x86::_mm256_cmpeq_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cmpeq_epi32_mask.html">stdarch_x86::_mm256_cmpeq_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpeq_epi64.html">stdarch_x86::_mm256_cmpeq_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cmpeq_epi64_mask.html">stdarch_x86::_mm256_cmpeq_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpeq_epi8.html">stdarch_x86::_mm256_cmpeq_epi8</a></li><li><a href="stdarch_x86/fn._mm256_cmpeq_epi8_mask.html">stdarch_x86::_mm256_cmpeq_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpeq_epu16_mask.html">stdarch_x86::_mm256_cmpeq_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpeq_epu32_mask.html">stdarch_x86::_mm256_cmpeq_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpeq_epu64_mask.html">stdarch_x86::_mm256_cmpeq_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpeq_epu8_mask.html">stdarch_x86::_mm256_cmpeq_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpge_epi16_mask.html">stdarch_x86::_mm256_cmpge_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpge_epi32_mask.html">stdarch_x86::_mm256_cmpge_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpge_epi64_mask.html">stdarch_x86::_mm256_cmpge_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpge_epi8_mask.html">stdarch_x86::_mm256_cmpge_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpge_epu16_mask.html">stdarch_x86::_mm256_cmpge_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpge_epu32_mask.html">stdarch_x86::_mm256_cmpge_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpge_epu64_mask.html">stdarch_x86::_mm256_cmpge_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpge_epu8_mask.html">stdarch_x86::_mm256_cmpge_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpgt_epi16.html">stdarch_x86::_mm256_cmpgt_epi16</a></li><li><a href="stdarch_x86/fn._mm256_cmpgt_epi16_mask.html">stdarch_x86::_mm256_cmpgt_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpgt_epi32.html">stdarch_x86::_mm256_cmpgt_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cmpgt_epi32_mask.html">stdarch_x86::_mm256_cmpgt_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpgt_epi64.html">stdarch_x86::_mm256_cmpgt_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cmpgt_epi64_mask.html">stdarch_x86::_mm256_cmpgt_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpgt_epi8.html">stdarch_x86::_mm256_cmpgt_epi8</a></li><li><a href="stdarch_x86/fn._mm256_cmpgt_epi8_mask.html">stdarch_x86::_mm256_cmpgt_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpgt_epu16_mask.html">stdarch_x86::_mm256_cmpgt_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpgt_epu32_mask.html">stdarch_x86::_mm256_cmpgt_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpgt_epu64_mask.html">stdarch_x86::_mm256_cmpgt_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpgt_epu8_mask.html">stdarch_x86::_mm256_cmpgt_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmple_epi16_mask.html">stdarch_x86::_mm256_cmple_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmple_epi32_mask.html">stdarch_x86::_mm256_cmple_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmple_epi64_mask.html">stdarch_x86::_mm256_cmple_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmple_epi8_mask.html">stdarch_x86::_mm256_cmple_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmple_epu16_mask.html">stdarch_x86::_mm256_cmple_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmple_epu32_mask.html">stdarch_x86::_mm256_cmple_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmple_epu64_mask.html">stdarch_x86::_mm256_cmple_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmple_epu8_mask.html">stdarch_x86::_mm256_cmple_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmplt_epi16_mask.html">stdarch_x86::_mm256_cmplt_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmplt_epi32_mask.html">stdarch_x86::_mm256_cmplt_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmplt_epi64_mask.html">stdarch_x86::_mm256_cmplt_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmplt_epi8_mask.html">stdarch_x86::_mm256_cmplt_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmplt_epu16_mask.html">stdarch_x86::_mm256_cmplt_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmplt_epu32_mask.html">stdarch_x86::_mm256_cmplt_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmplt_epu64_mask.html">stdarch_x86::_mm256_cmplt_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmplt_epu8_mask.html">stdarch_x86::_mm256_cmplt_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpneq_epi16_mask.html">stdarch_x86::_mm256_cmpneq_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpneq_epi32_mask.html">stdarch_x86::_mm256_cmpneq_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpneq_epi64_mask.html">stdarch_x86::_mm256_cmpneq_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpneq_epi8_mask.html">stdarch_x86::_mm256_cmpneq_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpneq_epu16_mask.html">stdarch_x86::_mm256_cmpneq_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpneq_epu32_mask.html">stdarch_x86::_mm256_cmpneq_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpneq_epu64_mask.html">stdarch_x86::_mm256_cmpneq_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmpneq_epu8_mask.html">stdarch_x86::_mm256_cmpneq_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_cmul_pch.html">stdarch_x86::_mm256_cmul_pch</a></li><li><a href="stdarch_x86/fn._mm256_conflict_epi32.html">stdarch_x86::_mm256_conflict_epi32</a></li><li><a href="stdarch_x86/fn._mm256_conflict_epi64.html">stdarch_x86::_mm256_conflict_epi64</a></li><li><a href="stdarch_x86/fn._mm256_conj_pch.html">stdarch_x86::_mm256_conj_pch</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi16_epi32.html">stdarch_x86::_mm256_cvtepi16_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi16_epi64.html">stdarch_x86::_mm256_cvtepi16_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi16_epi8.html">stdarch_x86::_mm256_cvtepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi16_ph.html">stdarch_x86::_mm256_cvtepi16_ph</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi32_epi16.html">stdarch_x86::_mm256_cvtepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi32_epi64.html">stdarch_x86::_mm256_cvtepi32_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi32_epi8.html">stdarch_x86::_mm256_cvtepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi32_pd.html">stdarch_x86::_mm256_cvtepi32_pd</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi32_ph.html">stdarch_x86::_mm256_cvtepi32_ph</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi32_ps.html">stdarch_x86::_mm256_cvtepi32_ps</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi64_epi16.html">stdarch_x86::_mm256_cvtepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi64_epi32.html">stdarch_x86::_mm256_cvtepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi64_epi8.html">stdarch_x86::_mm256_cvtepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi64_pd.html">stdarch_x86::_mm256_cvtepi64_pd</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi64_ph.html">stdarch_x86::_mm256_cvtepi64_ph</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi64_ps.html">stdarch_x86::_mm256_cvtepi64_ps</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi8_epi16.html">stdarch_x86::_mm256_cvtepi8_epi16</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi8_epi32.html">stdarch_x86::_mm256_cvtepi8_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cvtepi8_epi64.html">stdarch_x86::_mm256_cvtepi8_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cvtepu16_epi32.html">stdarch_x86::_mm256_cvtepu16_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cvtepu16_epi64.html">stdarch_x86::_mm256_cvtepu16_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cvtepu16_ph.html">stdarch_x86::_mm256_cvtepu16_ph</a></li><li><a href="stdarch_x86/fn._mm256_cvtepu32_epi64.html">stdarch_x86::_mm256_cvtepu32_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cvtepu32_pd.html">stdarch_x86::_mm256_cvtepu32_pd</a></li><li><a href="stdarch_x86/fn._mm256_cvtepu32_ph.html">stdarch_x86::_mm256_cvtepu32_ph</a></li><li><a href="stdarch_x86/fn._mm256_cvtepu64_pd.html">stdarch_x86::_mm256_cvtepu64_pd</a></li><li><a href="stdarch_x86/fn._mm256_cvtepu64_ph.html">stdarch_x86::_mm256_cvtepu64_ph</a></li><li><a href="stdarch_x86/fn._mm256_cvtepu64_ps.html">stdarch_x86::_mm256_cvtepu64_ps</a></li><li><a href="stdarch_x86/fn._mm256_cvtepu8_epi16.html">stdarch_x86::_mm256_cvtepu8_epi16</a></li><li><a href="stdarch_x86/fn._mm256_cvtepu8_epi32.html">stdarch_x86::_mm256_cvtepu8_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cvtepu8_epi64.html">stdarch_x86::_mm256_cvtepu8_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cvtne2ps_pbh.html">stdarch_x86::_mm256_cvtne2ps_pbh</a></li><li><a href="stdarch_x86/fn._mm256_cvtneebf16_ps.html">stdarch_x86::_mm256_cvtneebf16_ps</a></li><li><a href="stdarch_x86/fn._mm256_cvtneeph_ps.html">stdarch_x86::_mm256_cvtneeph_ps</a></li><li><a href="stdarch_x86/fn._mm256_cvtneobf16_ps.html">stdarch_x86::_mm256_cvtneobf16_ps</a></li><li><a href="stdarch_x86/fn._mm256_cvtneoph_ps.html">stdarch_x86::_mm256_cvtneoph_ps</a></li><li><a href="stdarch_x86/fn._mm256_cvtneps_avx_pbh.html">stdarch_x86::_mm256_cvtneps_avx_pbh</a></li><li><a href="stdarch_x86/fn._mm256_cvtneps_pbh.html">stdarch_x86::_mm256_cvtneps_pbh</a></li><li><a href="stdarch_x86/fn._mm256_cvtpbh_ps.html">stdarch_x86::_mm256_cvtpbh_ps</a></li><li><a href="stdarch_x86/fn._mm256_cvtpd_epi32.html">stdarch_x86::_mm256_cvtpd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cvtpd_epi64.html">stdarch_x86::_mm256_cvtpd_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cvtpd_epu32.html">stdarch_x86::_mm256_cvtpd_epu32</a></li><li><a href="stdarch_x86/fn._mm256_cvtpd_epu64.html">stdarch_x86::_mm256_cvtpd_epu64</a></li><li><a href="stdarch_x86/fn._mm256_cvtpd_ph.html">stdarch_x86::_mm256_cvtpd_ph</a></li><li><a href="stdarch_x86/fn._mm256_cvtpd_ps.html">stdarch_x86::_mm256_cvtpd_ps</a></li><li><a href="stdarch_x86/fn._mm256_cvtph_epi16.html">stdarch_x86::_mm256_cvtph_epi16</a></li><li><a href="stdarch_x86/fn._mm256_cvtph_epi32.html">stdarch_x86::_mm256_cvtph_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cvtph_epi64.html">stdarch_x86::_mm256_cvtph_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cvtph_epu16.html">stdarch_x86::_mm256_cvtph_epu16</a></li><li><a href="stdarch_x86/fn._mm256_cvtph_epu32.html">stdarch_x86::_mm256_cvtph_epu32</a></li><li><a href="stdarch_x86/fn._mm256_cvtph_epu64.html">stdarch_x86::_mm256_cvtph_epu64</a></li><li><a href="stdarch_x86/fn._mm256_cvtph_pd.html">stdarch_x86::_mm256_cvtph_pd</a></li><li><a href="stdarch_x86/fn._mm256_cvtph_ps.html">stdarch_x86::_mm256_cvtph_ps</a></li><li><a href="stdarch_x86/fn._mm256_cvtps_epi32.html">stdarch_x86::_mm256_cvtps_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cvtps_epi64.html">stdarch_x86::_mm256_cvtps_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cvtps_epu32.html">stdarch_x86::_mm256_cvtps_epu32</a></li><li><a href="stdarch_x86/fn._mm256_cvtps_epu64.html">stdarch_x86::_mm256_cvtps_epu64</a></li><li><a href="stdarch_x86/fn._mm256_cvtps_pd.html">stdarch_x86::_mm256_cvtps_pd</a></li><li><a href="stdarch_x86/fn._mm256_cvtps_ph.html">stdarch_x86::_mm256_cvtps_ph</a></li><li><a href="stdarch_x86/fn._mm256_cvtsd_f64.html">stdarch_x86::_mm256_cvtsd_f64</a></li><li><a href="stdarch_x86/fn._mm256_cvtsepi16_epi8.html">stdarch_x86::_mm256_cvtsepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm256_cvtsepi32_epi16.html">stdarch_x86::_mm256_cvtsepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm256_cvtsepi32_epi8.html">stdarch_x86::_mm256_cvtsepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm256_cvtsepi64_epi16.html">stdarch_x86::_mm256_cvtsepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm256_cvtsepi64_epi32.html">stdarch_x86::_mm256_cvtsepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cvtsepi64_epi8.html">stdarch_x86::_mm256_cvtsepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_cvtsh_h.html">stdarch_x86::_mm256_cvtsh_h</a></li><li><a href="stdarch_x86/fn._mm256_cvtsi256_si32.html">stdarch_x86::_mm256_cvtsi256_si32</a></li><li><a href="stdarch_x86/fn._mm256_cvtss_f32.html">stdarch_x86::_mm256_cvtss_f32</a></li><li><a href="stdarch_x86/fn._mm256_cvttpd_epi32.html">stdarch_x86::_mm256_cvttpd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cvttpd_epi64.html">stdarch_x86::_mm256_cvttpd_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cvttpd_epu32.html">stdarch_x86::_mm256_cvttpd_epu32</a></li><li><a href="stdarch_x86/fn._mm256_cvttpd_epu64.html">stdarch_x86::_mm256_cvttpd_epu64</a></li><li><a href="stdarch_x86/fn._mm256_cvttph_epi16.html">stdarch_x86::_mm256_cvttph_epi16</a></li><li><a href="stdarch_x86/fn._mm256_cvttph_epi32.html">stdarch_x86::_mm256_cvttph_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cvttph_epi64.html">stdarch_x86::_mm256_cvttph_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cvttph_epu16.html">stdarch_x86::_mm256_cvttph_epu16</a></li><li><a href="stdarch_x86/fn._mm256_cvttph_epu32.html">stdarch_x86::_mm256_cvttph_epu32</a></li><li><a href="stdarch_x86/fn._mm256_cvttph_epu64.html">stdarch_x86::_mm256_cvttph_epu64</a></li><li><a href="stdarch_x86/fn._mm256_cvttps_epi32.html">stdarch_x86::_mm256_cvttps_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cvttps_epi64.html">stdarch_x86::_mm256_cvttps_epi64</a></li><li><a href="stdarch_x86/fn._mm256_cvttps_epu32.html">stdarch_x86::_mm256_cvttps_epu32</a></li><li><a href="stdarch_x86/fn._mm256_cvttps_epu64.html">stdarch_x86::_mm256_cvttps_epu64</a></li><li><a href="stdarch_x86/fn._mm256_cvtusepi16_epi8.html">stdarch_x86::_mm256_cvtusepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm256_cvtusepi32_epi16.html">stdarch_x86::_mm256_cvtusepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm256_cvtusepi32_epi8.html">stdarch_x86::_mm256_cvtusepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm256_cvtusepi64_epi16.html">stdarch_x86::_mm256_cvtusepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm256_cvtusepi64_epi32.html">stdarch_x86::_mm256_cvtusepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm256_cvtusepi64_epi8.html">stdarch_x86::_mm256_cvtusepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_cvtxph_ps.html">stdarch_x86::_mm256_cvtxph_ps</a></li><li><a href="stdarch_x86/fn._mm256_cvtxps_ph.html">stdarch_x86::_mm256_cvtxps_ph</a></li><li><a href="stdarch_x86/fn._mm256_dbsad_epu8.html">stdarch_x86::_mm256_dbsad_epu8</a></li><li><a href="stdarch_x86/fn._mm256_div_pd.html">stdarch_x86::_mm256_div_pd</a></li><li><a href="stdarch_x86/fn._mm256_div_ph.html">stdarch_x86::_mm256_div_ph</a></li><li><a href="stdarch_x86/fn._mm256_div_ps.html">stdarch_x86::_mm256_div_ps</a></li><li><a href="stdarch_x86/fn._mm256_dp_ps.html">stdarch_x86::_mm256_dp_ps</a></li><li><a href="stdarch_x86/fn._mm256_dpbf16_ps.html">stdarch_x86::_mm256_dpbf16_ps</a></li><li><a href="stdarch_x86/fn._mm256_dpbssd_epi32.html">stdarch_x86::_mm256_dpbssd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpbssds_epi32.html">stdarch_x86::_mm256_dpbssds_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpbsud_epi32.html">stdarch_x86::_mm256_dpbsud_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpbsuds_epi32.html">stdarch_x86::_mm256_dpbsuds_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpbusd_avx_epi32.html">stdarch_x86::_mm256_dpbusd_avx_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpbusd_epi32.html">stdarch_x86::_mm256_dpbusd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpbusds_avx_epi32.html">stdarch_x86::_mm256_dpbusds_avx_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpbusds_epi32.html">stdarch_x86::_mm256_dpbusds_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpbuud_epi32.html">stdarch_x86::_mm256_dpbuud_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpbuuds_epi32.html">stdarch_x86::_mm256_dpbuuds_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpwssd_avx_epi32.html">stdarch_x86::_mm256_dpwssd_avx_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpwssd_epi32.html">stdarch_x86::_mm256_dpwssd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpwssds_avx_epi32.html">stdarch_x86::_mm256_dpwssds_avx_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpwssds_epi32.html">stdarch_x86::_mm256_dpwssds_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpwsud_epi32.html">stdarch_x86::_mm256_dpwsud_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpwsuds_epi32.html">stdarch_x86::_mm256_dpwsuds_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpwusd_epi32.html">stdarch_x86::_mm256_dpwusd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpwusds_epi32.html">stdarch_x86::_mm256_dpwusds_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpwuud_epi32.html">stdarch_x86::_mm256_dpwuud_epi32</a></li><li><a href="stdarch_x86/fn._mm256_dpwuuds_epi32.html">stdarch_x86::_mm256_dpwuuds_epi32</a></li><li><a href="stdarch_x86/fn._mm256_extract_epi16.html">stdarch_x86::_mm256_extract_epi16</a></li><li><a href="stdarch_x86/fn._mm256_extract_epi32.html">stdarch_x86::_mm256_extract_epi32</a></li><li><a href="stdarch_x86/fn._mm256_extract_epi64.html">stdarch_x86::_mm256_extract_epi64</a></li><li><a href="stdarch_x86/fn._mm256_extract_epi8.html">stdarch_x86::_mm256_extract_epi8</a></li><li><a href="stdarch_x86/fn._mm256_extractf128_pd.html">stdarch_x86::_mm256_extractf128_pd</a></li><li><a href="stdarch_x86/fn._mm256_extractf128_ps.html">stdarch_x86::_mm256_extractf128_ps</a></li><li><a href="stdarch_x86/fn._mm256_extractf128_si256.html">stdarch_x86::_mm256_extractf128_si256</a></li><li><a href="stdarch_x86/fn._mm256_extractf32x4_ps.html">stdarch_x86::_mm256_extractf32x4_ps</a></li><li><a href="stdarch_x86/fn._mm256_extractf64x2_pd.html">stdarch_x86::_mm256_extractf64x2_pd</a></li><li><a href="stdarch_x86/fn._mm256_extracti128_si256.html">stdarch_x86::_mm256_extracti128_si256</a></li><li><a href="stdarch_x86/fn._mm256_extracti32x4_epi32.html">stdarch_x86::_mm256_extracti32x4_epi32</a></li><li><a href="stdarch_x86/fn._mm256_extracti64x2_epi64.html">stdarch_x86::_mm256_extracti64x2_epi64</a></li><li><a href="stdarch_x86/fn._mm256_fcmadd_pch.html">stdarch_x86::_mm256_fcmadd_pch</a></li><li><a href="stdarch_x86/fn._mm256_fcmul_pch.html">stdarch_x86::_mm256_fcmul_pch</a></li><li><a href="stdarch_x86/fn._mm256_fixupimm_pd.html">stdarch_x86::_mm256_fixupimm_pd</a></li><li><a href="stdarch_x86/fn._mm256_fixupimm_ps.html">stdarch_x86::_mm256_fixupimm_ps</a></li><li><a href="stdarch_x86/fn._mm256_floor_pd.html">stdarch_x86::_mm256_floor_pd</a></li><li><a href="stdarch_x86/fn._mm256_floor_ps.html">stdarch_x86::_mm256_floor_ps</a></li><li><a href="stdarch_x86/fn._mm256_fmadd_pch.html">stdarch_x86::_mm256_fmadd_pch</a></li><li><a href="stdarch_x86/fn._mm256_fmadd_pd.html">stdarch_x86::_mm256_fmadd_pd</a></li><li><a href="stdarch_x86/fn._mm256_fmadd_ph.html">stdarch_x86::_mm256_fmadd_ph</a></li><li><a href="stdarch_x86/fn._mm256_fmadd_ps.html">stdarch_x86::_mm256_fmadd_ps</a></li><li><a href="stdarch_x86/fn._mm256_fmaddsub_pd.html">stdarch_x86::_mm256_fmaddsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_fmaddsub_ph.html">stdarch_x86::_mm256_fmaddsub_ph</a></li><li><a href="stdarch_x86/fn._mm256_fmaddsub_ps.html">stdarch_x86::_mm256_fmaddsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_fmsub_pd.html">stdarch_x86::_mm256_fmsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_fmsub_ph.html">stdarch_x86::_mm256_fmsub_ph</a></li><li><a href="stdarch_x86/fn._mm256_fmsub_ps.html">stdarch_x86::_mm256_fmsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_fmsubadd_pd.html">stdarch_x86::_mm256_fmsubadd_pd</a></li><li><a href="stdarch_x86/fn._mm256_fmsubadd_ph.html">stdarch_x86::_mm256_fmsubadd_ph</a></li><li><a href="stdarch_x86/fn._mm256_fmsubadd_ps.html">stdarch_x86::_mm256_fmsubadd_ps</a></li><li><a href="stdarch_x86/fn._mm256_fmul_pch.html">stdarch_x86::_mm256_fmul_pch</a></li><li><a href="stdarch_x86/fn._mm256_fnmadd_pd.html">stdarch_x86::_mm256_fnmadd_pd</a></li><li><a href="stdarch_x86/fn._mm256_fnmadd_ph.html">stdarch_x86::_mm256_fnmadd_ph</a></li><li><a href="stdarch_x86/fn._mm256_fnmadd_ps.html">stdarch_x86::_mm256_fnmadd_ps</a></li><li><a href="stdarch_x86/fn._mm256_fnmsub_pd.html">stdarch_x86::_mm256_fnmsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_fnmsub_ph.html">stdarch_x86::_mm256_fnmsub_ph</a></li><li><a href="stdarch_x86/fn._mm256_fnmsub_ps.html">stdarch_x86::_mm256_fnmsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_fpclass_pd_mask.html">stdarch_x86::_mm256_fpclass_pd_mask</a></li><li><a href="stdarch_x86/fn._mm256_fpclass_ph_mask.html">stdarch_x86::_mm256_fpclass_ph_mask</a></li><li><a href="stdarch_x86/fn._mm256_fpclass_ps_mask.html">stdarch_x86::_mm256_fpclass_ps_mask</a></li><li><a href="stdarch_x86/fn._mm256_getexp_pd.html">stdarch_x86::_mm256_getexp_pd</a></li><li><a href="stdarch_x86/fn._mm256_getexp_ph.html">stdarch_x86::_mm256_getexp_ph</a></li><li><a href="stdarch_x86/fn._mm256_getexp_ps.html">stdarch_x86::_mm256_getexp_ps</a></li><li><a href="stdarch_x86/fn._mm256_getmant_pd.html">stdarch_x86::_mm256_getmant_pd</a></li><li><a href="stdarch_x86/fn._mm256_getmant_ph.html">stdarch_x86::_mm256_getmant_ph</a></li><li><a href="stdarch_x86/fn._mm256_getmant_ps.html">stdarch_x86::_mm256_getmant_ps</a></li><li><a href="stdarch_x86/fn._mm256_gf2p8affine_epi64_epi8.html">stdarch_x86::_mm256_gf2p8affine_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_gf2p8affineinv_epi64_epi8.html">stdarch_x86::_mm256_gf2p8affineinv_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_gf2p8mul_epi8.html">stdarch_x86::_mm256_gf2p8mul_epi8</a></li><li><a href="stdarch_x86/fn._mm256_hadd_epi16.html">stdarch_x86::_mm256_hadd_epi16</a></li><li><a href="stdarch_x86/fn._mm256_hadd_epi32.html">stdarch_x86::_mm256_hadd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_hadd_pd.html">stdarch_x86::_mm256_hadd_pd</a></li><li><a href="stdarch_x86/fn._mm256_hadd_ps.html">stdarch_x86::_mm256_hadd_ps</a></li><li><a href="stdarch_x86/fn._mm256_hadds_epi16.html">stdarch_x86::_mm256_hadds_epi16</a></li><li><a href="stdarch_x86/fn._mm256_hsub_epi16.html">stdarch_x86::_mm256_hsub_epi16</a></li><li><a href="stdarch_x86/fn._mm256_hsub_epi32.html">stdarch_x86::_mm256_hsub_epi32</a></li><li><a href="stdarch_x86/fn._mm256_hsub_pd.html">stdarch_x86::_mm256_hsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_hsub_ps.html">stdarch_x86::_mm256_hsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_hsubs_epi16.html">stdarch_x86::_mm256_hsubs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_i32gather_epi32.html">stdarch_x86::_mm256_i32gather_epi32</a></li><li><a href="stdarch_x86/fn._mm256_i32gather_epi64.html">stdarch_x86::_mm256_i32gather_epi64</a></li><li><a href="stdarch_x86/fn._mm256_i32gather_pd.html">stdarch_x86::_mm256_i32gather_pd</a></li><li><a href="stdarch_x86/fn._mm256_i32gather_ps.html">stdarch_x86::_mm256_i32gather_ps</a></li><li><a href="stdarch_x86/fn._mm256_i32scatter_epi32.html">stdarch_x86::_mm256_i32scatter_epi32</a></li><li><a href="stdarch_x86/fn._mm256_i32scatter_epi64.html">stdarch_x86::_mm256_i32scatter_epi64</a></li><li><a href="stdarch_x86/fn._mm256_i32scatter_pd.html">stdarch_x86::_mm256_i32scatter_pd</a></li><li><a href="stdarch_x86/fn._mm256_i32scatter_ps.html">stdarch_x86::_mm256_i32scatter_ps</a></li><li><a href="stdarch_x86/fn._mm256_i64gather_epi32.html">stdarch_x86::_mm256_i64gather_epi32</a></li><li><a href="stdarch_x86/fn._mm256_i64gather_epi64.html">stdarch_x86::_mm256_i64gather_epi64</a></li><li><a href="stdarch_x86/fn._mm256_i64gather_pd.html">stdarch_x86::_mm256_i64gather_pd</a></li><li><a href="stdarch_x86/fn._mm256_i64gather_ps.html">stdarch_x86::_mm256_i64gather_ps</a></li><li><a href="stdarch_x86/fn._mm256_i64scatter_epi32.html">stdarch_x86::_mm256_i64scatter_epi32</a></li><li><a href="stdarch_x86/fn._mm256_i64scatter_epi64.html">stdarch_x86::_mm256_i64scatter_epi64</a></li><li><a href="stdarch_x86/fn._mm256_i64scatter_pd.html">stdarch_x86::_mm256_i64scatter_pd</a></li><li><a href="stdarch_x86/fn._mm256_i64scatter_ps.html">stdarch_x86::_mm256_i64scatter_ps</a></li><li><a href="stdarch_x86/fn._mm256_insert_epi16.html">stdarch_x86::_mm256_insert_epi16</a></li><li><a href="stdarch_x86/fn._mm256_insert_epi32.html">stdarch_x86::_mm256_insert_epi32</a></li><li><a href="stdarch_x86/fn._mm256_insert_epi64.html">stdarch_x86::_mm256_insert_epi64</a></li><li><a href="stdarch_x86/fn._mm256_insert_epi8.html">stdarch_x86::_mm256_insert_epi8</a></li><li><a href="stdarch_x86/fn._mm256_insertf128_pd.html">stdarch_x86::_mm256_insertf128_pd</a></li><li><a href="stdarch_x86/fn._mm256_insertf128_ps.html">stdarch_x86::_mm256_insertf128_ps</a></li><li><a href="stdarch_x86/fn._mm256_insertf128_si256.html">stdarch_x86::_mm256_insertf128_si256</a></li><li><a href="stdarch_x86/fn._mm256_insertf32x4.html">stdarch_x86::_mm256_insertf32x4</a></li><li><a href="stdarch_x86/fn._mm256_insertf64x2.html">stdarch_x86::_mm256_insertf64x2</a></li><li><a href="stdarch_x86/fn._mm256_inserti128_si256.html">stdarch_x86::_mm256_inserti128_si256</a></li><li><a href="stdarch_x86/fn._mm256_inserti32x4.html">stdarch_x86::_mm256_inserti32x4</a></li><li><a href="stdarch_x86/fn._mm256_inserti64x2.html">stdarch_x86::_mm256_inserti64x2</a></li><li><a href="stdarch_x86/fn._mm256_lddqu_si256.html">stdarch_x86::_mm256_lddqu_si256</a></li><li><a href="stdarch_x86/fn._mm256_load_epi32.html">stdarch_x86::_mm256_load_epi32</a></li><li><a href="stdarch_x86/fn._mm256_load_epi64.html">stdarch_x86::_mm256_load_epi64</a></li><li><a href="stdarch_x86/fn._mm256_load_pd.html">stdarch_x86::_mm256_load_pd</a></li><li><a href="stdarch_x86/fn._mm256_load_ph.html">stdarch_x86::_mm256_load_ph</a></li><li><a href="stdarch_x86/fn._mm256_load_ps.html">stdarch_x86::_mm256_load_ps</a></li><li><a href="stdarch_x86/fn._mm256_load_si256.html">stdarch_x86::_mm256_load_si256</a></li><li><a href="stdarch_x86/fn._mm256_loadu2_m128.html">stdarch_x86::_mm256_loadu2_m128</a></li><li><a href="stdarch_x86/fn._mm256_loadu2_m128d.html">stdarch_x86::_mm256_loadu2_m128d</a></li><li><a href="stdarch_x86/fn._mm256_loadu2_m128i.html">stdarch_x86::_mm256_loadu2_m128i</a></li><li><a href="stdarch_x86/fn._mm256_loadu_epi16.html">stdarch_x86::_mm256_loadu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_loadu_epi32.html">stdarch_x86::_mm256_loadu_epi32</a></li><li><a href="stdarch_x86/fn._mm256_loadu_epi64.html">stdarch_x86::_mm256_loadu_epi64</a></li><li><a href="stdarch_x86/fn._mm256_loadu_epi8.html">stdarch_x86::_mm256_loadu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_loadu_pd.html">stdarch_x86::_mm256_loadu_pd</a></li><li><a href="stdarch_x86/fn._mm256_loadu_ph.html">stdarch_x86::_mm256_loadu_ph</a></li><li><a href="stdarch_x86/fn._mm256_loadu_ps.html">stdarch_x86::_mm256_loadu_ps</a></li><li><a href="stdarch_x86/fn._mm256_loadu_si256.html">stdarch_x86::_mm256_loadu_si256</a></li><li><a href="stdarch_x86/fn._mm256_lzcnt_epi32.html">stdarch_x86::_mm256_lzcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm256_lzcnt_epi64.html">stdarch_x86::_mm256_lzcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm256_madd52hi_avx_epu64.html">stdarch_x86::_mm256_madd52hi_avx_epu64</a></li><li><a href="stdarch_x86/fn._mm256_madd52hi_epu64.html">stdarch_x86::_mm256_madd52hi_epu64</a></li><li><a href="stdarch_x86/fn._mm256_madd52lo_avx_epu64.html">stdarch_x86::_mm256_madd52lo_avx_epu64</a></li><li><a href="stdarch_x86/fn._mm256_madd52lo_epu64.html">stdarch_x86::_mm256_madd52lo_epu64</a></li><li><a href="stdarch_x86/fn._mm256_madd_epi16.html">stdarch_x86::_mm256_madd_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maddubs_epi16.html">stdarch_x86::_mm256_maddubs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask2_permutex2var_epi16.html">stdarch_x86::_mm256_mask2_permutex2var_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask2_permutex2var_epi32.html">stdarch_x86::_mm256_mask2_permutex2var_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask2_permutex2var_epi64.html">stdarch_x86::_mm256_mask2_permutex2var_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask2_permutex2var_epi8.html">stdarch_x86::_mm256_mask2_permutex2var_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask2_permutex2var_pd.html">stdarch_x86::_mm256_mask2_permutex2var_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask2_permutex2var_ps.html">stdarch_x86::_mm256_mask2_permutex2var_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fcmadd_pch.html">stdarch_x86::_mm256_mask3_fcmadd_pch</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fmadd_pch.html">stdarch_x86::_mm256_mask3_fmadd_pch</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fmadd_pd.html">stdarch_x86::_mm256_mask3_fmadd_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fmadd_ph.html">stdarch_x86::_mm256_mask3_fmadd_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fmadd_ps.html">stdarch_x86::_mm256_mask3_fmadd_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fmaddsub_pd.html">stdarch_x86::_mm256_mask3_fmaddsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fmaddsub_ph.html">stdarch_x86::_mm256_mask3_fmaddsub_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fmaddsub_ps.html">stdarch_x86::_mm256_mask3_fmaddsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fmsub_pd.html">stdarch_x86::_mm256_mask3_fmsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fmsub_ph.html">stdarch_x86::_mm256_mask3_fmsub_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fmsub_ps.html">stdarch_x86::_mm256_mask3_fmsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fmsubadd_pd.html">stdarch_x86::_mm256_mask3_fmsubadd_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fmsubadd_ph.html">stdarch_x86::_mm256_mask3_fmsubadd_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fmsubadd_ps.html">stdarch_x86::_mm256_mask3_fmsubadd_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fnmadd_pd.html">stdarch_x86::_mm256_mask3_fnmadd_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fnmadd_ph.html">stdarch_x86::_mm256_mask3_fnmadd_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fnmadd_ps.html">stdarch_x86::_mm256_mask3_fnmadd_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fnmsub_pd.html">stdarch_x86::_mm256_mask3_fnmsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fnmsub_ph.html">stdarch_x86::_mm256_mask3_fnmsub_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask3_fnmsub_ps.html">stdarch_x86::_mm256_mask3_fnmsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_abs_epi16.html">stdarch_x86::_mm256_mask_abs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_abs_epi32.html">stdarch_x86::_mm256_mask_abs_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_abs_epi64.html">stdarch_x86::_mm256_mask_abs_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_abs_epi8.html">stdarch_x86::_mm256_mask_abs_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_add_epi16.html">stdarch_x86::_mm256_mask_add_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_add_epi32.html">stdarch_x86::_mm256_mask_add_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_add_epi64.html">stdarch_x86::_mm256_mask_add_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_add_epi8.html">stdarch_x86::_mm256_mask_add_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_add_pd.html">stdarch_x86::_mm256_mask_add_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_add_ph.html">stdarch_x86::_mm256_mask_add_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_add_ps.html">stdarch_x86::_mm256_mask_add_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_adds_epi16.html">stdarch_x86::_mm256_mask_adds_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_adds_epi8.html">stdarch_x86::_mm256_mask_adds_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_adds_epu16.html">stdarch_x86::_mm256_mask_adds_epu16</a></li><li><a href="stdarch_x86/fn._mm256_mask_adds_epu8.html">stdarch_x86::_mm256_mask_adds_epu8</a></li><li><a href="stdarch_x86/fn._mm256_mask_alignr_epi32.html">stdarch_x86::_mm256_mask_alignr_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_alignr_epi64.html">stdarch_x86::_mm256_mask_alignr_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_alignr_epi8.html">stdarch_x86::_mm256_mask_alignr_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_and_epi32.html">stdarch_x86::_mm256_mask_and_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_and_epi64.html">stdarch_x86::_mm256_mask_and_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_and_pd.html">stdarch_x86::_mm256_mask_and_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_and_ps.html">stdarch_x86::_mm256_mask_and_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_andnot_epi32.html">stdarch_x86::_mm256_mask_andnot_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_andnot_epi64.html">stdarch_x86::_mm256_mask_andnot_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_andnot_pd.html">stdarch_x86::_mm256_mask_andnot_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_andnot_ps.html">stdarch_x86::_mm256_mask_andnot_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_avg_epu16.html">stdarch_x86::_mm256_mask_avg_epu16</a></li><li><a href="stdarch_x86/fn._mm256_mask_avg_epu8.html">stdarch_x86::_mm256_mask_avg_epu8</a></li><li><a href="stdarch_x86/fn._mm256_mask_bitshuffle_epi64_mask.html">stdarch_x86::_mm256_mask_bitshuffle_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_blend_epi16.html">stdarch_x86::_mm256_mask_blend_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_blend_epi32.html">stdarch_x86::_mm256_mask_blend_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_blend_epi64.html">stdarch_x86::_mm256_mask_blend_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_blend_epi8.html">stdarch_x86::_mm256_mask_blend_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_blend_pd.html">stdarch_x86::_mm256_mask_blend_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_blend_ph.html">stdarch_x86::_mm256_mask_blend_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_blend_ps.html">stdarch_x86::_mm256_mask_blend_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_broadcast_f32x2.html">stdarch_x86::_mm256_mask_broadcast_f32x2</a></li><li><a href="stdarch_x86/fn._mm256_mask_broadcast_f32x4.html">stdarch_x86::_mm256_mask_broadcast_f32x4</a></li><li><a href="stdarch_x86/fn._mm256_mask_broadcast_f64x2.html">stdarch_x86::_mm256_mask_broadcast_f64x2</a></li><li><a href="stdarch_x86/fn._mm256_mask_broadcast_i32x2.html">stdarch_x86::_mm256_mask_broadcast_i32x2</a></li><li><a href="stdarch_x86/fn._mm256_mask_broadcast_i32x4.html">stdarch_x86::_mm256_mask_broadcast_i32x4</a></li><li><a href="stdarch_x86/fn._mm256_mask_broadcast_i64x2.html">stdarch_x86::_mm256_mask_broadcast_i64x2</a></li><li><a href="stdarch_x86/fn._mm256_mask_broadcastb_epi8.html">stdarch_x86::_mm256_mask_broadcastb_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_broadcastd_epi32.html">stdarch_x86::_mm256_mask_broadcastd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_broadcastq_epi64.html">stdarch_x86::_mm256_mask_broadcastq_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_broadcastsd_pd.html">stdarch_x86::_mm256_mask_broadcastsd_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_broadcastss_ps.html">stdarch_x86::_mm256_mask_broadcastss_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_broadcastw_epi16.html">stdarch_x86::_mm256_mask_broadcastw_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmp_epi16_mask.html">stdarch_x86::_mm256_mask_cmp_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmp_epi32_mask.html">stdarch_x86::_mm256_mask_cmp_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmp_epi64_mask.html">stdarch_x86::_mm256_mask_cmp_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmp_epi8_mask.html">stdarch_x86::_mm256_mask_cmp_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmp_epu16_mask.html">stdarch_x86::_mm256_mask_cmp_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmp_epu32_mask.html">stdarch_x86::_mm256_mask_cmp_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmp_epu64_mask.html">stdarch_x86::_mm256_mask_cmp_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmp_epu8_mask.html">stdarch_x86::_mm256_mask_cmp_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmp_pd_mask.html">stdarch_x86::_mm256_mask_cmp_pd_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmp_ph_mask.html">stdarch_x86::_mm256_mask_cmp_ph_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmp_ps_mask.html">stdarch_x86::_mm256_mask_cmp_ps_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpeq_epi16_mask.html">stdarch_x86::_mm256_mask_cmpeq_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpeq_epi32_mask.html">stdarch_x86::_mm256_mask_cmpeq_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpeq_epi64_mask.html">stdarch_x86::_mm256_mask_cmpeq_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpeq_epi8_mask.html">stdarch_x86::_mm256_mask_cmpeq_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpeq_epu16_mask.html">stdarch_x86::_mm256_mask_cmpeq_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpeq_epu32_mask.html">stdarch_x86::_mm256_mask_cmpeq_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpeq_epu64_mask.html">stdarch_x86::_mm256_mask_cmpeq_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpeq_epu8_mask.html">stdarch_x86::_mm256_mask_cmpeq_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpge_epi16_mask.html">stdarch_x86::_mm256_mask_cmpge_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpge_epi32_mask.html">stdarch_x86::_mm256_mask_cmpge_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpge_epi64_mask.html">stdarch_x86::_mm256_mask_cmpge_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpge_epi8_mask.html">stdarch_x86::_mm256_mask_cmpge_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpge_epu16_mask.html">stdarch_x86::_mm256_mask_cmpge_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpge_epu32_mask.html">stdarch_x86::_mm256_mask_cmpge_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpge_epu64_mask.html">stdarch_x86::_mm256_mask_cmpge_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpge_epu8_mask.html">stdarch_x86::_mm256_mask_cmpge_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpgt_epi16_mask.html">stdarch_x86::_mm256_mask_cmpgt_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpgt_epi32_mask.html">stdarch_x86::_mm256_mask_cmpgt_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpgt_epi64_mask.html">stdarch_x86::_mm256_mask_cmpgt_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpgt_epi8_mask.html">stdarch_x86::_mm256_mask_cmpgt_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpgt_epu16_mask.html">stdarch_x86::_mm256_mask_cmpgt_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpgt_epu32_mask.html">stdarch_x86::_mm256_mask_cmpgt_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpgt_epu64_mask.html">stdarch_x86::_mm256_mask_cmpgt_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpgt_epu8_mask.html">stdarch_x86::_mm256_mask_cmpgt_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmple_epi16_mask.html">stdarch_x86::_mm256_mask_cmple_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmple_epi32_mask.html">stdarch_x86::_mm256_mask_cmple_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmple_epi64_mask.html">stdarch_x86::_mm256_mask_cmple_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmple_epi8_mask.html">stdarch_x86::_mm256_mask_cmple_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmple_epu16_mask.html">stdarch_x86::_mm256_mask_cmple_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmple_epu32_mask.html">stdarch_x86::_mm256_mask_cmple_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmple_epu64_mask.html">stdarch_x86::_mm256_mask_cmple_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmple_epu8_mask.html">stdarch_x86::_mm256_mask_cmple_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmplt_epi16_mask.html">stdarch_x86::_mm256_mask_cmplt_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmplt_epi32_mask.html">stdarch_x86::_mm256_mask_cmplt_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmplt_epi64_mask.html">stdarch_x86::_mm256_mask_cmplt_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmplt_epi8_mask.html">stdarch_x86::_mm256_mask_cmplt_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmplt_epu16_mask.html">stdarch_x86::_mm256_mask_cmplt_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmplt_epu32_mask.html">stdarch_x86::_mm256_mask_cmplt_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmplt_epu64_mask.html">stdarch_x86::_mm256_mask_cmplt_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmplt_epu8_mask.html">stdarch_x86::_mm256_mask_cmplt_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpneq_epi16_mask.html">stdarch_x86::_mm256_mask_cmpneq_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpneq_epi32_mask.html">stdarch_x86::_mm256_mask_cmpneq_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpneq_epi64_mask.html">stdarch_x86::_mm256_mask_cmpneq_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpneq_epi8_mask.html">stdarch_x86::_mm256_mask_cmpneq_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpneq_epu16_mask.html">stdarch_x86::_mm256_mask_cmpneq_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpneq_epu32_mask.html">stdarch_x86::_mm256_mask_cmpneq_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpneq_epu64_mask.html">stdarch_x86::_mm256_mask_cmpneq_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmpneq_epu8_mask.html">stdarch_x86::_mm256_mask_cmpneq_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_cmul_pch.html">stdarch_x86::_mm256_mask_cmul_pch</a></li><li><a href="stdarch_x86/fn._mm256_mask_compress_epi16.html">stdarch_x86::_mm256_mask_compress_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_compress_epi32.html">stdarch_x86::_mm256_mask_compress_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_compress_epi64.html">stdarch_x86::_mm256_mask_compress_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_compress_epi8.html">stdarch_x86::_mm256_mask_compress_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_compress_pd.html">stdarch_x86::_mm256_mask_compress_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_compress_ps.html">stdarch_x86::_mm256_mask_compress_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_compressstoreu_epi16.html">stdarch_x86::_mm256_mask_compressstoreu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_compressstoreu_epi32.html">stdarch_x86::_mm256_mask_compressstoreu_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_compressstoreu_epi64.html">stdarch_x86::_mm256_mask_compressstoreu_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_compressstoreu_epi8.html">stdarch_x86::_mm256_mask_compressstoreu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_compressstoreu_pd.html">stdarch_x86::_mm256_mask_compressstoreu_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_compressstoreu_ps.html">stdarch_x86::_mm256_mask_compressstoreu_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_conflict_epi32.html">stdarch_x86::_mm256_mask_conflict_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_conflict_epi64.html">stdarch_x86::_mm256_mask_conflict_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_conj_pch.html">stdarch_x86::_mm256_mask_conj_pch</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvt_roundps_ph.html">stdarch_x86::_mm256_mask_cvt_roundps_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi16_epi32.html">stdarch_x86::_mm256_mask_cvtepi16_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi16_epi64.html">stdarch_x86::_mm256_mask_cvtepi16_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi16_epi8.html">stdarch_x86::_mm256_mask_cvtepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi16_ph.html">stdarch_x86::_mm256_mask_cvtepi16_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi16_storeu_epi8.html">stdarch_x86::_mm256_mask_cvtepi16_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi32_epi16.html">stdarch_x86::_mm256_mask_cvtepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi32_epi64.html">stdarch_x86::_mm256_mask_cvtepi32_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi32_epi8.html">stdarch_x86::_mm256_mask_cvtepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi32_pd.html">stdarch_x86::_mm256_mask_cvtepi32_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi32_ph.html">stdarch_x86::_mm256_mask_cvtepi32_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi32_ps.html">stdarch_x86::_mm256_mask_cvtepi32_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi32_storeu_epi16.html">stdarch_x86::_mm256_mask_cvtepi32_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi32_storeu_epi8.html">stdarch_x86::_mm256_mask_cvtepi32_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi64_epi16.html">stdarch_x86::_mm256_mask_cvtepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi64_epi32.html">stdarch_x86::_mm256_mask_cvtepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi64_epi8.html">stdarch_x86::_mm256_mask_cvtepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi64_pd.html">stdarch_x86::_mm256_mask_cvtepi64_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi64_ph.html">stdarch_x86::_mm256_mask_cvtepi64_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi64_ps.html">stdarch_x86::_mm256_mask_cvtepi64_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi64_storeu_epi16.html">stdarch_x86::_mm256_mask_cvtepi64_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi64_storeu_epi32.html">stdarch_x86::_mm256_mask_cvtepi64_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi64_storeu_epi8.html">stdarch_x86::_mm256_mask_cvtepi64_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi8_epi16.html">stdarch_x86::_mm256_mask_cvtepi8_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi8_epi32.html">stdarch_x86::_mm256_mask_cvtepi8_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepi8_epi64.html">stdarch_x86::_mm256_mask_cvtepi8_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepu16_epi32.html">stdarch_x86::_mm256_mask_cvtepu16_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepu16_epi64.html">stdarch_x86::_mm256_mask_cvtepu16_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepu16_ph.html">stdarch_x86::_mm256_mask_cvtepu16_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepu32_epi64.html">stdarch_x86::_mm256_mask_cvtepu32_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepu32_pd.html">stdarch_x86::_mm256_mask_cvtepu32_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepu32_ph.html">stdarch_x86::_mm256_mask_cvtepu32_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepu64_pd.html">stdarch_x86::_mm256_mask_cvtepu64_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepu64_ph.html">stdarch_x86::_mm256_mask_cvtepu64_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepu64_ps.html">stdarch_x86::_mm256_mask_cvtepu64_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepu8_epi16.html">stdarch_x86::_mm256_mask_cvtepu8_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepu8_epi32.html">stdarch_x86::_mm256_mask_cvtepu8_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtepu8_epi64.html">stdarch_x86::_mm256_mask_cvtepu8_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtne2ps_pbh.html">stdarch_x86::_mm256_mask_cvtne2ps_pbh</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtneps_pbh.html">stdarch_x86::_mm256_mask_cvtneps_pbh</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtpbh_ps.html">stdarch_x86::_mm256_mask_cvtpbh_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtpd_epi32.html">stdarch_x86::_mm256_mask_cvtpd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtpd_epi64.html">stdarch_x86::_mm256_mask_cvtpd_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtpd_epu32.html">stdarch_x86::_mm256_mask_cvtpd_epu32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtpd_epu64.html">stdarch_x86::_mm256_mask_cvtpd_epu64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtpd_ph.html">stdarch_x86::_mm256_mask_cvtpd_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtpd_ps.html">stdarch_x86::_mm256_mask_cvtpd_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtph_epi16.html">stdarch_x86::_mm256_mask_cvtph_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtph_epi32.html">stdarch_x86::_mm256_mask_cvtph_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtph_epi64.html">stdarch_x86::_mm256_mask_cvtph_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtph_epu16.html">stdarch_x86::_mm256_mask_cvtph_epu16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtph_epu32.html">stdarch_x86::_mm256_mask_cvtph_epu32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtph_epu64.html">stdarch_x86::_mm256_mask_cvtph_epu64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtph_pd.html">stdarch_x86::_mm256_mask_cvtph_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtph_ps.html">stdarch_x86::_mm256_mask_cvtph_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtps_epi32.html">stdarch_x86::_mm256_mask_cvtps_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtps_epi64.html">stdarch_x86::_mm256_mask_cvtps_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtps_epu32.html">stdarch_x86::_mm256_mask_cvtps_epu32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtps_epu64.html">stdarch_x86::_mm256_mask_cvtps_epu64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtps_ph.html">stdarch_x86::_mm256_mask_cvtps_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtsepi16_epi8.html">stdarch_x86::_mm256_mask_cvtsepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtsepi16_storeu_epi8.html">stdarch_x86::_mm256_mask_cvtsepi16_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtsepi32_epi16.html">stdarch_x86::_mm256_mask_cvtsepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtsepi32_epi8.html">stdarch_x86::_mm256_mask_cvtsepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtsepi32_storeu_epi16.html">stdarch_x86::_mm256_mask_cvtsepi32_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtsepi32_storeu_epi8.html">stdarch_x86::_mm256_mask_cvtsepi32_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtsepi64_epi16.html">stdarch_x86::_mm256_mask_cvtsepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtsepi64_epi32.html">stdarch_x86::_mm256_mask_cvtsepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtsepi64_epi8.html">stdarch_x86::_mm256_mask_cvtsepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtsepi64_storeu_epi16.html">stdarch_x86::_mm256_mask_cvtsepi64_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtsepi64_storeu_epi32.html">stdarch_x86::_mm256_mask_cvtsepi64_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtsepi64_storeu_epi8.html">stdarch_x86::_mm256_mask_cvtsepi64_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttpd_epi32.html">stdarch_x86::_mm256_mask_cvttpd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttpd_epi64.html">stdarch_x86::_mm256_mask_cvttpd_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttpd_epu32.html">stdarch_x86::_mm256_mask_cvttpd_epu32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttpd_epu64.html">stdarch_x86::_mm256_mask_cvttpd_epu64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttph_epi16.html">stdarch_x86::_mm256_mask_cvttph_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttph_epi32.html">stdarch_x86::_mm256_mask_cvttph_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttph_epi64.html">stdarch_x86::_mm256_mask_cvttph_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttph_epu16.html">stdarch_x86::_mm256_mask_cvttph_epu16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttph_epu32.html">stdarch_x86::_mm256_mask_cvttph_epu32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttph_epu64.html">stdarch_x86::_mm256_mask_cvttph_epu64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttps_epi32.html">stdarch_x86::_mm256_mask_cvttps_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttps_epi64.html">stdarch_x86::_mm256_mask_cvttps_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttps_epu32.html">stdarch_x86::_mm256_mask_cvttps_epu32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvttps_epu64.html">stdarch_x86::_mm256_mask_cvttps_epu64</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtusepi16_epi8.html">stdarch_x86::_mm256_mask_cvtusepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtusepi16_storeu_epi8.html">stdarch_x86::_mm256_mask_cvtusepi16_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtusepi32_epi16.html">stdarch_x86::_mm256_mask_cvtusepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtusepi32_epi8.html">stdarch_x86::_mm256_mask_cvtusepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtusepi32_storeu_epi16.html">stdarch_x86::_mm256_mask_cvtusepi32_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtusepi32_storeu_epi8.html">stdarch_x86::_mm256_mask_cvtusepi32_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtusepi64_epi16.html">stdarch_x86::_mm256_mask_cvtusepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtusepi64_epi32.html">stdarch_x86::_mm256_mask_cvtusepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtusepi64_epi8.html">stdarch_x86::_mm256_mask_cvtusepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtusepi64_storeu_epi16.html">stdarch_x86::_mm256_mask_cvtusepi64_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtusepi64_storeu_epi32.html">stdarch_x86::_mm256_mask_cvtusepi64_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtusepi64_storeu_epi8.html">stdarch_x86::_mm256_mask_cvtusepi64_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtxph_ps.html">stdarch_x86::_mm256_mask_cvtxph_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_cvtxps_ph.html">stdarch_x86::_mm256_mask_cvtxps_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_dbsad_epu8.html">stdarch_x86::_mm256_mask_dbsad_epu8</a></li><li><a href="stdarch_x86/fn._mm256_mask_div_pd.html">stdarch_x86::_mm256_mask_div_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_div_ph.html">stdarch_x86::_mm256_mask_div_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_div_ps.html">stdarch_x86::_mm256_mask_div_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_dpbf16_ps.html">stdarch_x86::_mm256_mask_dpbf16_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_dpbusd_epi32.html">stdarch_x86::_mm256_mask_dpbusd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_dpbusds_epi32.html">stdarch_x86::_mm256_mask_dpbusds_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_dpwssd_epi32.html">stdarch_x86::_mm256_mask_dpwssd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_dpwssds_epi32.html">stdarch_x86::_mm256_mask_dpwssds_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_expand_epi16.html">stdarch_x86::_mm256_mask_expand_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_expand_epi32.html">stdarch_x86::_mm256_mask_expand_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_expand_epi64.html">stdarch_x86::_mm256_mask_expand_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_expand_epi8.html">stdarch_x86::_mm256_mask_expand_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_expand_pd.html">stdarch_x86::_mm256_mask_expand_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_expand_ps.html">stdarch_x86::_mm256_mask_expand_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_expandloadu_epi16.html">stdarch_x86::_mm256_mask_expandloadu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_expandloadu_epi32.html">stdarch_x86::_mm256_mask_expandloadu_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_expandloadu_epi64.html">stdarch_x86::_mm256_mask_expandloadu_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_expandloadu_epi8.html">stdarch_x86::_mm256_mask_expandloadu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_expandloadu_pd.html">stdarch_x86::_mm256_mask_expandloadu_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_expandloadu_ps.html">stdarch_x86::_mm256_mask_expandloadu_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_extractf32x4_ps.html">stdarch_x86::_mm256_mask_extractf32x4_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_extractf64x2_pd.html">stdarch_x86::_mm256_mask_extractf64x2_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_extracti32x4_epi32.html">stdarch_x86::_mm256_mask_extracti32x4_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_extracti64x2_epi64.html">stdarch_x86::_mm256_mask_extracti64x2_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_fcmadd_pch.html">stdarch_x86::_mm256_mask_fcmadd_pch</a></li><li><a href="stdarch_x86/fn._mm256_mask_fcmul_pch.html">stdarch_x86::_mm256_mask_fcmul_pch</a></li><li><a href="stdarch_x86/fn._mm256_mask_fixupimm_pd.html">stdarch_x86::_mm256_mask_fixupimm_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_fixupimm_ps.html">stdarch_x86::_mm256_mask_fixupimm_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmadd_pch.html">stdarch_x86::_mm256_mask_fmadd_pch</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmadd_pd.html">stdarch_x86::_mm256_mask_fmadd_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmadd_ph.html">stdarch_x86::_mm256_mask_fmadd_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmadd_ps.html">stdarch_x86::_mm256_mask_fmadd_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmaddsub_pd.html">stdarch_x86::_mm256_mask_fmaddsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmaddsub_ph.html">stdarch_x86::_mm256_mask_fmaddsub_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmaddsub_ps.html">stdarch_x86::_mm256_mask_fmaddsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmsub_pd.html">stdarch_x86::_mm256_mask_fmsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmsub_ph.html">stdarch_x86::_mm256_mask_fmsub_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmsub_ps.html">stdarch_x86::_mm256_mask_fmsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmsubadd_pd.html">stdarch_x86::_mm256_mask_fmsubadd_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmsubadd_ph.html">stdarch_x86::_mm256_mask_fmsubadd_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmsubadd_ps.html">stdarch_x86::_mm256_mask_fmsubadd_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_fmul_pch.html">stdarch_x86::_mm256_mask_fmul_pch</a></li><li><a href="stdarch_x86/fn._mm256_mask_fnmadd_pd.html">stdarch_x86::_mm256_mask_fnmadd_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_fnmadd_ph.html">stdarch_x86::_mm256_mask_fnmadd_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_fnmadd_ps.html">stdarch_x86::_mm256_mask_fnmadd_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_fnmsub_pd.html">stdarch_x86::_mm256_mask_fnmsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_fnmsub_ph.html">stdarch_x86::_mm256_mask_fnmsub_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_fnmsub_ps.html">stdarch_x86::_mm256_mask_fnmsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_fpclass_pd_mask.html">stdarch_x86::_mm256_mask_fpclass_pd_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_fpclass_ph_mask.html">stdarch_x86::_mm256_mask_fpclass_ph_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_fpclass_ps_mask.html">stdarch_x86::_mm256_mask_fpclass_ps_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_getexp_pd.html">stdarch_x86::_mm256_mask_getexp_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_getexp_ph.html">stdarch_x86::_mm256_mask_getexp_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_getexp_ps.html">stdarch_x86::_mm256_mask_getexp_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_getmant_pd.html">stdarch_x86::_mm256_mask_getmant_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_getmant_ph.html">stdarch_x86::_mm256_mask_getmant_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_getmant_ps.html">stdarch_x86::_mm256_mask_getmant_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_gf2p8affine_epi64_epi8.html">stdarch_x86::_mm256_mask_gf2p8affine_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_gf2p8affineinv_epi64_epi8.html">stdarch_x86::_mm256_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_gf2p8mul_epi8.html">stdarch_x86::_mm256_mask_gf2p8mul_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_i32gather_epi32.html">stdarch_x86::_mm256_mask_i32gather_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_i32gather_epi64.html">stdarch_x86::_mm256_mask_i32gather_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_i32gather_pd.html">stdarch_x86::_mm256_mask_i32gather_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_i32gather_ps.html">stdarch_x86::_mm256_mask_i32gather_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_i32scatter_epi32.html">stdarch_x86::_mm256_mask_i32scatter_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_i32scatter_epi64.html">stdarch_x86::_mm256_mask_i32scatter_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_i32scatter_pd.html">stdarch_x86::_mm256_mask_i32scatter_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_i32scatter_ps.html">stdarch_x86::_mm256_mask_i32scatter_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_i64gather_epi32.html">stdarch_x86::_mm256_mask_i64gather_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_i64gather_epi64.html">stdarch_x86::_mm256_mask_i64gather_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_i64gather_pd.html">stdarch_x86::_mm256_mask_i64gather_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_i64gather_ps.html">stdarch_x86::_mm256_mask_i64gather_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_i64scatter_epi32.html">stdarch_x86::_mm256_mask_i64scatter_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_i64scatter_epi64.html">stdarch_x86::_mm256_mask_i64scatter_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_i64scatter_pd.html">stdarch_x86::_mm256_mask_i64scatter_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_i64scatter_ps.html">stdarch_x86::_mm256_mask_i64scatter_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_insertf32x4.html">stdarch_x86::_mm256_mask_insertf32x4</a></li><li><a href="stdarch_x86/fn._mm256_mask_insertf64x2.html">stdarch_x86::_mm256_mask_insertf64x2</a></li><li><a href="stdarch_x86/fn._mm256_mask_inserti32x4.html">stdarch_x86::_mm256_mask_inserti32x4</a></li><li><a href="stdarch_x86/fn._mm256_mask_inserti64x2.html">stdarch_x86::_mm256_mask_inserti64x2</a></li><li><a href="stdarch_x86/fn._mm256_mask_load_epi32.html">stdarch_x86::_mm256_mask_load_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_load_epi64.html">stdarch_x86::_mm256_mask_load_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_load_pd.html">stdarch_x86::_mm256_mask_load_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_load_ps.html">stdarch_x86::_mm256_mask_load_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_loadu_epi16.html">stdarch_x86::_mm256_mask_loadu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_loadu_epi32.html">stdarch_x86::_mm256_mask_loadu_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_loadu_epi64.html">stdarch_x86::_mm256_mask_loadu_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_loadu_epi8.html">stdarch_x86::_mm256_mask_loadu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_loadu_pd.html">stdarch_x86::_mm256_mask_loadu_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_loadu_ps.html">stdarch_x86::_mm256_mask_loadu_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_lzcnt_epi32.html">stdarch_x86::_mm256_mask_lzcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_lzcnt_epi64.html">stdarch_x86::_mm256_mask_lzcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_madd52hi_epu64.html">stdarch_x86::_mm256_mask_madd52hi_epu64</a></li><li><a href="stdarch_x86/fn._mm256_mask_madd52lo_epu64.html">stdarch_x86::_mm256_mask_madd52lo_epu64</a></li><li><a href="stdarch_x86/fn._mm256_mask_madd_epi16.html">stdarch_x86::_mm256_mask_madd_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_maddubs_epi16.html">stdarch_x86::_mm256_mask_maddubs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_max_epi16.html">stdarch_x86::_mm256_mask_max_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_max_epi32.html">stdarch_x86::_mm256_mask_max_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_max_epi64.html">stdarch_x86::_mm256_mask_max_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_max_epi8.html">stdarch_x86::_mm256_mask_max_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_max_epu16.html">stdarch_x86::_mm256_mask_max_epu16</a></li><li><a href="stdarch_x86/fn._mm256_mask_max_epu32.html">stdarch_x86::_mm256_mask_max_epu32</a></li><li><a href="stdarch_x86/fn._mm256_mask_max_epu64.html">stdarch_x86::_mm256_mask_max_epu64</a></li><li><a href="stdarch_x86/fn._mm256_mask_max_epu8.html">stdarch_x86::_mm256_mask_max_epu8</a></li><li><a href="stdarch_x86/fn._mm256_mask_max_pd.html">stdarch_x86::_mm256_mask_max_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_max_ph.html">stdarch_x86::_mm256_mask_max_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_max_ps.html">stdarch_x86::_mm256_mask_max_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_min_epi16.html">stdarch_x86::_mm256_mask_min_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_min_epi32.html">stdarch_x86::_mm256_mask_min_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_min_epi64.html">stdarch_x86::_mm256_mask_min_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_min_epi8.html">stdarch_x86::_mm256_mask_min_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_min_epu16.html">stdarch_x86::_mm256_mask_min_epu16</a></li><li><a href="stdarch_x86/fn._mm256_mask_min_epu32.html">stdarch_x86::_mm256_mask_min_epu32</a></li><li><a href="stdarch_x86/fn._mm256_mask_min_epu64.html">stdarch_x86::_mm256_mask_min_epu64</a></li><li><a href="stdarch_x86/fn._mm256_mask_min_epu8.html">stdarch_x86::_mm256_mask_min_epu8</a></li><li><a href="stdarch_x86/fn._mm256_mask_min_pd.html">stdarch_x86::_mm256_mask_min_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_min_ph.html">stdarch_x86::_mm256_mask_min_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_min_ps.html">stdarch_x86::_mm256_mask_min_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_mov_epi16.html">stdarch_x86::_mm256_mask_mov_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_mov_epi32.html">stdarch_x86::_mm256_mask_mov_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_mov_epi64.html">stdarch_x86::_mm256_mask_mov_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_mov_epi8.html">stdarch_x86::_mm256_mask_mov_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_mov_pd.html">stdarch_x86::_mm256_mask_mov_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_mov_ps.html">stdarch_x86::_mm256_mask_mov_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_movedup_pd.html">stdarch_x86::_mm256_mask_movedup_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_movehdup_ps.html">stdarch_x86::_mm256_mask_movehdup_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_moveldup_ps.html">stdarch_x86::_mm256_mask_moveldup_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_mul_epi32.html">stdarch_x86::_mm256_mask_mul_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_mul_epu32.html">stdarch_x86::_mm256_mask_mul_epu32</a></li><li><a href="stdarch_x86/fn._mm256_mask_mul_pch.html">stdarch_x86::_mm256_mask_mul_pch</a></li><li><a href="stdarch_x86/fn._mm256_mask_mul_pd.html">stdarch_x86::_mm256_mask_mul_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_mul_ph.html">stdarch_x86::_mm256_mask_mul_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_mul_ps.html">stdarch_x86::_mm256_mask_mul_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_mulhi_epi16.html">stdarch_x86::_mm256_mask_mulhi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_mulhi_epu16.html">stdarch_x86::_mm256_mask_mulhi_epu16</a></li><li><a href="stdarch_x86/fn._mm256_mask_mulhrs_epi16.html">stdarch_x86::_mm256_mask_mulhrs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_mullo_epi16.html">stdarch_x86::_mm256_mask_mullo_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_mullo_epi32.html">stdarch_x86::_mm256_mask_mullo_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_mullo_epi64.html">stdarch_x86::_mm256_mask_mullo_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_multishift_epi64_epi8.html">stdarch_x86::_mm256_mask_multishift_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_or_epi32.html">stdarch_x86::_mm256_mask_or_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_or_epi64.html">stdarch_x86::_mm256_mask_or_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_or_pd.html">stdarch_x86::_mm256_mask_or_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_or_ps.html">stdarch_x86::_mm256_mask_or_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_packs_epi16.html">stdarch_x86::_mm256_mask_packs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_packs_epi32.html">stdarch_x86::_mm256_mask_packs_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_packus_epi16.html">stdarch_x86::_mm256_mask_packus_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_packus_epi32.html">stdarch_x86::_mm256_mask_packus_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_permute_pd.html">stdarch_x86::_mm256_mask_permute_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_permute_ps.html">stdarch_x86::_mm256_mask_permute_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutevar_pd.html">stdarch_x86::_mm256_mask_permutevar_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutevar_ps.html">stdarch_x86::_mm256_mask_permutevar_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutex2var_epi16.html">stdarch_x86::_mm256_mask_permutex2var_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutex2var_epi32.html">stdarch_x86::_mm256_mask_permutex2var_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutex2var_epi64.html">stdarch_x86::_mm256_mask_permutex2var_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutex2var_epi8.html">stdarch_x86::_mm256_mask_permutex2var_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutex2var_pd.html">stdarch_x86::_mm256_mask_permutex2var_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutex2var_ps.html">stdarch_x86::_mm256_mask_permutex2var_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutex_epi64.html">stdarch_x86::_mm256_mask_permutex_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutex_pd.html">stdarch_x86::_mm256_mask_permutex_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutexvar_epi16.html">stdarch_x86::_mm256_mask_permutexvar_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutexvar_epi32.html">stdarch_x86::_mm256_mask_permutexvar_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutexvar_epi64.html">stdarch_x86::_mm256_mask_permutexvar_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutexvar_epi8.html">stdarch_x86::_mm256_mask_permutexvar_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutexvar_pd.html">stdarch_x86::_mm256_mask_permutexvar_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_permutexvar_ps.html">stdarch_x86::_mm256_mask_permutexvar_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_popcnt_epi16.html">stdarch_x86::_mm256_mask_popcnt_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_popcnt_epi32.html">stdarch_x86::_mm256_mask_popcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_popcnt_epi64.html">stdarch_x86::_mm256_mask_popcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_popcnt_epi8.html">stdarch_x86::_mm256_mask_popcnt_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_range_pd.html">stdarch_x86::_mm256_mask_range_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_range_ps.html">stdarch_x86::_mm256_mask_range_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_rcp14_pd.html">stdarch_x86::_mm256_mask_rcp14_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_rcp14_ps.html">stdarch_x86::_mm256_mask_rcp14_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_rcp_ph.html">stdarch_x86::_mm256_mask_rcp_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_add_epi16.html">stdarch_x86::_mm256_mask_reduce_add_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_add_epi8.html">stdarch_x86::_mm256_mask_reduce_add_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_and_epi16.html">stdarch_x86::_mm256_mask_reduce_and_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_and_epi8.html">stdarch_x86::_mm256_mask_reduce_and_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_max_epi16.html">stdarch_x86::_mm256_mask_reduce_max_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_max_epi8.html">stdarch_x86::_mm256_mask_reduce_max_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_max_epu16.html">stdarch_x86::_mm256_mask_reduce_max_epu16</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_max_epu8.html">stdarch_x86::_mm256_mask_reduce_max_epu8</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_min_epi16.html">stdarch_x86::_mm256_mask_reduce_min_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_min_epi8.html">stdarch_x86::_mm256_mask_reduce_min_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_min_epu16.html">stdarch_x86::_mm256_mask_reduce_min_epu16</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_min_epu8.html">stdarch_x86::_mm256_mask_reduce_min_epu8</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_mul_epi16.html">stdarch_x86::_mm256_mask_reduce_mul_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_mul_epi8.html">stdarch_x86::_mm256_mask_reduce_mul_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_or_epi16.html">stdarch_x86::_mm256_mask_reduce_or_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_or_epi8.html">stdarch_x86::_mm256_mask_reduce_or_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_pd.html">stdarch_x86::_mm256_mask_reduce_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_ph.html">stdarch_x86::_mm256_mask_reduce_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_reduce_ps.html">stdarch_x86::_mm256_mask_reduce_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_rol_epi32.html">stdarch_x86::_mm256_mask_rol_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_rol_epi64.html">stdarch_x86::_mm256_mask_rol_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_rolv_epi32.html">stdarch_x86::_mm256_mask_rolv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_rolv_epi64.html">stdarch_x86::_mm256_mask_rolv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_ror_epi32.html">stdarch_x86::_mm256_mask_ror_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_ror_epi64.html">stdarch_x86::_mm256_mask_ror_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_rorv_epi32.html">stdarch_x86::_mm256_mask_rorv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_rorv_epi64.html">stdarch_x86::_mm256_mask_rorv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_roundscale_pd.html">stdarch_x86::_mm256_mask_roundscale_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_roundscale_ph.html">stdarch_x86::_mm256_mask_roundscale_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_roundscale_ps.html">stdarch_x86::_mm256_mask_roundscale_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_rsqrt14_pd.html">stdarch_x86::_mm256_mask_rsqrt14_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_rsqrt14_ps.html">stdarch_x86::_mm256_mask_rsqrt14_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_rsqrt_ph.html">stdarch_x86::_mm256_mask_rsqrt_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_scalef_pd.html">stdarch_x86::_mm256_mask_scalef_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_scalef_ph.html">stdarch_x86::_mm256_mask_scalef_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_scalef_ps.html">stdarch_x86::_mm256_mask_scalef_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_set1_epi16.html">stdarch_x86::_mm256_mask_set1_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_set1_epi32.html">stdarch_x86::_mm256_mask_set1_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_set1_epi64.html">stdarch_x86::_mm256_mask_set1_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_set1_epi8.html">stdarch_x86::_mm256_mask_set1_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_shldi_epi16.html">stdarch_x86::_mm256_mask_shldi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_shldi_epi32.html">stdarch_x86::_mm256_mask_shldi_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_shldi_epi64.html">stdarch_x86::_mm256_mask_shldi_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_shldv_epi16.html">stdarch_x86::_mm256_mask_shldv_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_shldv_epi32.html">stdarch_x86::_mm256_mask_shldv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_shldv_epi64.html">stdarch_x86::_mm256_mask_shldv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_shrdi_epi16.html">stdarch_x86::_mm256_mask_shrdi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_shrdi_epi32.html">stdarch_x86::_mm256_mask_shrdi_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_shrdi_epi64.html">stdarch_x86::_mm256_mask_shrdi_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_shrdv_epi16.html">stdarch_x86::_mm256_mask_shrdv_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_shrdv_epi32.html">stdarch_x86::_mm256_mask_shrdv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_shrdv_epi64.html">stdarch_x86::_mm256_mask_shrdv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_shuffle_epi32.html">stdarch_x86::_mm256_mask_shuffle_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_shuffle_epi8.html">stdarch_x86::_mm256_mask_shuffle_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_shuffle_f32x4.html">stdarch_x86::_mm256_mask_shuffle_f32x4</a></li><li><a href="stdarch_x86/fn._mm256_mask_shuffle_f64x2.html">stdarch_x86::_mm256_mask_shuffle_f64x2</a></li><li><a href="stdarch_x86/fn._mm256_mask_shuffle_i32x4.html">stdarch_x86::_mm256_mask_shuffle_i32x4</a></li><li><a href="stdarch_x86/fn._mm256_mask_shuffle_i64x2.html">stdarch_x86::_mm256_mask_shuffle_i64x2</a></li><li><a href="stdarch_x86/fn._mm256_mask_shuffle_pd.html">stdarch_x86::_mm256_mask_shuffle_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_shuffle_ps.html">stdarch_x86::_mm256_mask_shuffle_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_shufflehi_epi16.html">stdarch_x86::_mm256_mask_shufflehi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_shufflelo_epi16.html">stdarch_x86::_mm256_mask_shufflelo_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_sll_epi16.html">stdarch_x86::_mm256_mask_sll_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_sll_epi32.html">stdarch_x86::_mm256_mask_sll_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_sll_epi64.html">stdarch_x86::_mm256_mask_sll_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_slli_epi16.html">stdarch_x86::_mm256_mask_slli_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_slli_epi32.html">stdarch_x86::_mm256_mask_slli_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_slli_epi64.html">stdarch_x86::_mm256_mask_slli_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_sllv_epi16.html">stdarch_x86::_mm256_mask_sllv_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_sllv_epi32.html">stdarch_x86::_mm256_mask_sllv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_sllv_epi64.html">stdarch_x86::_mm256_mask_sllv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_sqrt_pd.html">stdarch_x86::_mm256_mask_sqrt_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_sqrt_ph.html">stdarch_x86::_mm256_mask_sqrt_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_sqrt_ps.html">stdarch_x86::_mm256_mask_sqrt_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_sra_epi16.html">stdarch_x86::_mm256_mask_sra_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_sra_epi32.html">stdarch_x86::_mm256_mask_sra_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_sra_epi64.html">stdarch_x86::_mm256_mask_sra_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_srai_epi16.html">stdarch_x86::_mm256_mask_srai_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_srai_epi32.html">stdarch_x86::_mm256_mask_srai_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_srai_epi64.html">stdarch_x86::_mm256_mask_srai_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_srav_epi16.html">stdarch_x86::_mm256_mask_srav_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_srav_epi32.html">stdarch_x86::_mm256_mask_srav_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_srav_epi64.html">stdarch_x86::_mm256_mask_srav_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_srl_epi16.html">stdarch_x86::_mm256_mask_srl_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_srl_epi32.html">stdarch_x86::_mm256_mask_srl_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_srl_epi64.html">stdarch_x86::_mm256_mask_srl_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_srli_epi16.html">stdarch_x86::_mm256_mask_srli_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_srli_epi32.html">stdarch_x86::_mm256_mask_srli_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_srli_epi64.html">stdarch_x86::_mm256_mask_srli_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_srlv_epi16.html">stdarch_x86::_mm256_mask_srlv_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_srlv_epi32.html">stdarch_x86::_mm256_mask_srlv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_srlv_epi64.html">stdarch_x86::_mm256_mask_srlv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_store_epi32.html">stdarch_x86::_mm256_mask_store_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_store_epi64.html">stdarch_x86::_mm256_mask_store_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_store_pd.html">stdarch_x86::_mm256_mask_store_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_store_ps.html">stdarch_x86::_mm256_mask_store_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_storeu_epi16.html">stdarch_x86::_mm256_mask_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_storeu_epi32.html">stdarch_x86::_mm256_mask_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_storeu_epi64.html">stdarch_x86::_mm256_mask_storeu_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_storeu_epi8.html">stdarch_x86::_mm256_mask_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_storeu_pd.html">stdarch_x86::_mm256_mask_storeu_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_storeu_ps.html">stdarch_x86::_mm256_mask_storeu_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_sub_epi16.html">stdarch_x86::_mm256_mask_sub_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_sub_epi32.html">stdarch_x86::_mm256_mask_sub_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_sub_epi64.html">stdarch_x86::_mm256_mask_sub_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_sub_epi8.html">stdarch_x86::_mm256_mask_sub_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_sub_pd.html">stdarch_x86::_mm256_mask_sub_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_sub_ph.html">stdarch_x86::_mm256_mask_sub_ph</a></li><li><a href="stdarch_x86/fn._mm256_mask_sub_ps.html">stdarch_x86::_mm256_mask_sub_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_subs_epi16.html">stdarch_x86::_mm256_mask_subs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_subs_epi8.html">stdarch_x86::_mm256_mask_subs_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_subs_epu16.html">stdarch_x86::_mm256_mask_subs_epu16</a></li><li><a href="stdarch_x86/fn._mm256_mask_subs_epu8.html">stdarch_x86::_mm256_mask_subs_epu8</a></li><li><a href="stdarch_x86/fn._mm256_mask_ternarylogic_epi32.html">stdarch_x86::_mm256_mask_ternarylogic_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_ternarylogic_epi64.html">stdarch_x86::_mm256_mask_ternarylogic_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_test_epi16_mask.html">stdarch_x86::_mm256_mask_test_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_test_epi32_mask.html">stdarch_x86::_mm256_mask_test_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_test_epi64_mask.html">stdarch_x86::_mm256_mask_test_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_test_epi8_mask.html">stdarch_x86::_mm256_mask_test_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_testn_epi16_mask.html">stdarch_x86::_mm256_mask_testn_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_testn_epi32_mask.html">stdarch_x86::_mm256_mask_testn_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_testn_epi64_mask.html">stdarch_x86::_mm256_mask_testn_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_testn_epi8_mask.html">stdarch_x86::_mm256_mask_testn_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_mask_unpackhi_epi16.html">stdarch_x86::_mm256_mask_unpackhi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_unpackhi_epi32.html">stdarch_x86::_mm256_mask_unpackhi_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_unpackhi_epi64.html">stdarch_x86::_mm256_mask_unpackhi_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_unpackhi_epi8.html">stdarch_x86::_mm256_mask_unpackhi_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_unpackhi_pd.html">stdarch_x86::_mm256_mask_unpackhi_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_unpackhi_ps.html">stdarch_x86::_mm256_mask_unpackhi_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_unpacklo_epi16.html">stdarch_x86::_mm256_mask_unpacklo_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mask_unpacklo_epi32.html">stdarch_x86::_mm256_mask_unpacklo_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_unpacklo_epi64.html">stdarch_x86::_mm256_mask_unpacklo_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_unpacklo_epi8.html">stdarch_x86::_mm256_mask_unpacklo_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mask_unpacklo_pd.html">stdarch_x86::_mm256_mask_unpacklo_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_unpacklo_ps.html">stdarch_x86::_mm256_mask_unpacklo_ps</a></li><li><a href="stdarch_x86/fn._mm256_mask_xor_epi32.html">stdarch_x86::_mm256_mask_xor_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mask_xor_epi64.html">stdarch_x86::_mm256_mask_xor_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mask_xor_pd.html">stdarch_x86::_mm256_mask_xor_pd</a></li><li><a href="stdarch_x86/fn._mm256_mask_xor_ps.html">stdarch_x86::_mm256_mask_xor_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskload_epi32.html">stdarch_x86::_mm256_maskload_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskload_epi64.html">stdarch_x86::_mm256_maskload_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskload_pd.html">stdarch_x86::_mm256_maskload_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskload_ps.html">stdarch_x86::_mm256_maskload_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskstore_epi32.html">stdarch_x86::_mm256_maskstore_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskstore_epi64.html">stdarch_x86::_mm256_maskstore_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskstore_pd.html">stdarch_x86::_mm256_maskstore_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskstore_ps.html">stdarch_x86::_mm256_maskstore_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_abs_epi16.html">stdarch_x86::_mm256_maskz_abs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_abs_epi32.html">stdarch_x86::_mm256_maskz_abs_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_abs_epi64.html">stdarch_x86::_mm256_maskz_abs_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_abs_epi8.html">stdarch_x86::_mm256_maskz_abs_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_add_epi16.html">stdarch_x86::_mm256_maskz_add_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_add_epi32.html">stdarch_x86::_mm256_maskz_add_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_add_epi64.html">stdarch_x86::_mm256_maskz_add_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_add_epi8.html">stdarch_x86::_mm256_maskz_add_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_add_pd.html">stdarch_x86::_mm256_maskz_add_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_add_ph.html">stdarch_x86::_mm256_maskz_add_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_add_ps.html">stdarch_x86::_mm256_maskz_add_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_adds_epi16.html">stdarch_x86::_mm256_maskz_adds_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_adds_epi8.html">stdarch_x86::_mm256_maskz_adds_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_adds_epu16.html">stdarch_x86::_mm256_maskz_adds_epu16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_adds_epu8.html">stdarch_x86::_mm256_maskz_adds_epu8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_alignr_epi32.html">stdarch_x86::_mm256_maskz_alignr_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_alignr_epi64.html">stdarch_x86::_mm256_maskz_alignr_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_alignr_epi8.html">stdarch_x86::_mm256_maskz_alignr_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_and_epi32.html">stdarch_x86::_mm256_maskz_and_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_and_epi64.html">stdarch_x86::_mm256_maskz_and_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_and_pd.html">stdarch_x86::_mm256_maskz_and_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_and_ps.html">stdarch_x86::_mm256_maskz_and_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_andnot_epi32.html">stdarch_x86::_mm256_maskz_andnot_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_andnot_epi64.html">stdarch_x86::_mm256_maskz_andnot_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_andnot_pd.html">stdarch_x86::_mm256_maskz_andnot_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_andnot_ps.html">stdarch_x86::_mm256_maskz_andnot_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_avg_epu16.html">stdarch_x86::_mm256_maskz_avg_epu16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_avg_epu8.html">stdarch_x86::_mm256_maskz_avg_epu8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_broadcast_f32x2.html">stdarch_x86::_mm256_maskz_broadcast_f32x2</a></li><li><a href="stdarch_x86/fn._mm256_maskz_broadcast_f32x4.html">stdarch_x86::_mm256_maskz_broadcast_f32x4</a></li><li><a href="stdarch_x86/fn._mm256_maskz_broadcast_f64x2.html">stdarch_x86::_mm256_maskz_broadcast_f64x2</a></li><li><a href="stdarch_x86/fn._mm256_maskz_broadcast_i32x2.html">stdarch_x86::_mm256_maskz_broadcast_i32x2</a></li><li><a href="stdarch_x86/fn._mm256_maskz_broadcast_i32x4.html">stdarch_x86::_mm256_maskz_broadcast_i32x4</a></li><li><a href="stdarch_x86/fn._mm256_maskz_broadcast_i64x2.html">stdarch_x86::_mm256_maskz_broadcast_i64x2</a></li><li><a href="stdarch_x86/fn._mm256_maskz_broadcastb_epi8.html">stdarch_x86::_mm256_maskz_broadcastb_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_broadcastd_epi32.html">stdarch_x86::_mm256_maskz_broadcastd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_broadcastq_epi64.html">stdarch_x86::_mm256_maskz_broadcastq_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_broadcastsd_pd.html">stdarch_x86::_mm256_maskz_broadcastsd_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_broadcastss_ps.html">stdarch_x86::_mm256_maskz_broadcastss_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_broadcastw_epi16.html">stdarch_x86::_mm256_maskz_broadcastw_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cmul_pch.html">stdarch_x86::_mm256_maskz_cmul_pch</a></li><li><a href="stdarch_x86/fn._mm256_maskz_compress_epi16.html">stdarch_x86::_mm256_maskz_compress_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_compress_epi32.html">stdarch_x86::_mm256_maskz_compress_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_compress_epi64.html">stdarch_x86::_mm256_maskz_compress_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_compress_epi8.html">stdarch_x86::_mm256_maskz_compress_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_compress_pd.html">stdarch_x86::_mm256_maskz_compress_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_compress_ps.html">stdarch_x86::_mm256_maskz_compress_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_conflict_epi32.html">stdarch_x86::_mm256_maskz_conflict_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_conflict_epi64.html">stdarch_x86::_mm256_maskz_conflict_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_conj_pch.html">stdarch_x86::_mm256_maskz_conj_pch</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvt_roundps_ph.html">stdarch_x86::_mm256_maskz_cvt_roundps_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi16_epi32.html">stdarch_x86::_mm256_maskz_cvtepi16_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi16_epi64.html">stdarch_x86::_mm256_maskz_cvtepi16_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi16_epi8.html">stdarch_x86::_mm256_maskz_cvtepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi16_ph.html">stdarch_x86::_mm256_maskz_cvtepi16_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi32_epi16.html">stdarch_x86::_mm256_maskz_cvtepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi32_epi64.html">stdarch_x86::_mm256_maskz_cvtepi32_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi32_epi8.html">stdarch_x86::_mm256_maskz_cvtepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi32_pd.html">stdarch_x86::_mm256_maskz_cvtepi32_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi32_ph.html">stdarch_x86::_mm256_maskz_cvtepi32_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi32_ps.html">stdarch_x86::_mm256_maskz_cvtepi32_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi64_epi16.html">stdarch_x86::_mm256_maskz_cvtepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi64_epi32.html">stdarch_x86::_mm256_maskz_cvtepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi64_epi8.html">stdarch_x86::_mm256_maskz_cvtepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi64_pd.html">stdarch_x86::_mm256_maskz_cvtepi64_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi64_ph.html">stdarch_x86::_mm256_maskz_cvtepi64_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi64_ps.html">stdarch_x86::_mm256_maskz_cvtepi64_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi8_epi16.html">stdarch_x86::_mm256_maskz_cvtepi8_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi8_epi32.html">stdarch_x86::_mm256_maskz_cvtepi8_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepi8_epi64.html">stdarch_x86::_mm256_maskz_cvtepi8_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepu16_epi32.html">stdarch_x86::_mm256_maskz_cvtepu16_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepu16_epi64.html">stdarch_x86::_mm256_maskz_cvtepu16_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepu16_ph.html">stdarch_x86::_mm256_maskz_cvtepu16_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepu32_epi64.html">stdarch_x86::_mm256_maskz_cvtepu32_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepu32_pd.html">stdarch_x86::_mm256_maskz_cvtepu32_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepu32_ph.html">stdarch_x86::_mm256_maskz_cvtepu32_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepu64_pd.html">stdarch_x86::_mm256_maskz_cvtepu64_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepu64_ph.html">stdarch_x86::_mm256_maskz_cvtepu64_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepu64_ps.html">stdarch_x86::_mm256_maskz_cvtepu64_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepu8_epi16.html">stdarch_x86::_mm256_maskz_cvtepu8_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepu8_epi32.html">stdarch_x86::_mm256_maskz_cvtepu8_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtepu8_epi64.html">stdarch_x86::_mm256_maskz_cvtepu8_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtne2ps_pbh.html">stdarch_x86::_mm256_maskz_cvtne2ps_pbh</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtneps_pbh.html">stdarch_x86::_mm256_maskz_cvtneps_pbh</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtpbh_ps.html">stdarch_x86::_mm256_maskz_cvtpbh_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtpd_epi32.html">stdarch_x86::_mm256_maskz_cvtpd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtpd_epi64.html">stdarch_x86::_mm256_maskz_cvtpd_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtpd_epu32.html">stdarch_x86::_mm256_maskz_cvtpd_epu32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtpd_epu64.html">stdarch_x86::_mm256_maskz_cvtpd_epu64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtpd_ph.html">stdarch_x86::_mm256_maskz_cvtpd_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtpd_ps.html">stdarch_x86::_mm256_maskz_cvtpd_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtph_epi16.html">stdarch_x86::_mm256_maskz_cvtph_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtph_epi32.html">stdarch_x86::_mm256_maskz_cvtph_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtph_epi64.html">stdarch_x86::_mm256_maskz_cvtph_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtph_epu16.html">stdarch_x86::_mm256_maskz_cvtph_epu16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtph_epu32.html">stdarch_x86::_mm256_maskz_cvtph_epu32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtph_epu64.html">stdarch_x86::_mm256_maskz_cvtph_epu64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtph_pd.html">stdarch_x86::_mm256_maskz_cvtph_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtph_ps.html">stdarch_x86::_mm256_maskz_cvtph_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtps_epi32.html">stdarch_x86::_mm256_maskz_cvtps_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtps_epi64.html">stdarch_x86::_mm256_maskz_cvtps_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtps_epu32.html">stdarch_x86::_mm256_maskz_cvtps_epu32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtps_epu64.html">stdarch_x86::_mm256_maskz_cvtps_epu64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtps_ph.html">stdarch_x86::_mm256_maskz_cvtps_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtsepi16_epi8.html">stdarch_x86::_mm256_maskz_cvtsepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtsepi32_epi16.html">stdarch_x86::_mm256_maskz_cvtsepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtsepi32_epi8.html">stdarch_x86::_mm256_maskz_cvtsepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtsepi64_epi16.html">stdarch_x86::_mm256_maskz_cvtsepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtsepi64_epi32.html">stdarch_x86::_mm256_maskz_cvtsepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtsepi64_epi8.html">stdarch_x86::_mm256_maskz_cvtsepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttpd_epi32.html">stdarch_x86::_mm256_maskz_cvttpd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttpd_epi64.html">stdarch_x86::_mm256_maskz_cvttpd_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttpd_epu32.html">stdarch_x86::_mm256_maskz_cvttpd_epu32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttpd_epu64.html">stdarch_x86::_mm256_maskz_cvttpd_epu64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttph_epi16.html">stdarch_x86::_mm256_maskz_cvttph_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttph_epi32.html">stdarch_x86::_mm256_maskz_cvttph_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttph_epi64.html">stdarch_x86::_mm256_maskz_cvttph_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttph_epu16.html">stdarch_x86::_mm256_maskz_cvttph_epu16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttph_epu32.html">stdarch_x86::_mm256_maskz_cvttph_epu32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttph_epu64.html">stdarch_x86::_mm256_maskz_cvttph_epu64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttps_epi32.html">stdarch_x86::_mm256_maskz_cvttps_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttps_epi64.html">stdarch_x86::_mm256_maskz_cvttps_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttps_epu32.html">stdarch_x86::_mm256_maskz_cvttps_epu32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvttps_epu64.html">stdarch_x86::_mm256_maskz_cvttps_epu64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtusepi16_epi8.html">stdarch_x86::_mm256_maskz_cvtusepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtusepi32_epi16.html">stdarch_x86::_mm256_maskz_cvtusepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtusepi32_epi8.html">stdarch_x86::_mm256_maskz_cvtusepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtusepi64_epi16.html">stdarch_x86::_mm256_maskz_cvtusepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtusepi64_epi32.html">stdarch_x86::_mm256_maskz_cvtusepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtusepi64_epi8.html">stdarch_x86::_mm256_maskz_cvtusepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtxph_ps.html">stdarch_x86::_mm256_maskz_cvtxph_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_cvtxps_ph.html">stdarch_x86::_mm256_maskz_cvtxps_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_dbsad_epu8.html">stdarch_x86::_mm256_maskz_dbsad_epu8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_div_pd.html">stdarch_x86::_mm256_maskz_div_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_div_ph.html">stdarch_x86::_mm256_maskz_div_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_div_ps.html">stdarch_x86::_mm256_maskz_div_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_dpbf16_ps.html">stdarch_x86::_mm256_maskz_dpbf16_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_dpbusd_epi32.html">stdarch_x86::_mm256_maskz_dpbusd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_dpbusds_epi32.html">stdarch_x86::_mm256_maskz_dpbusds_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_dpwssd_epi32.html">stdarch_x86::_mm256_maskz_dpwssd_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_dpwssds_epi32.html">stdarch_x86::_mm256_maskz_dpwssds_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_expand_epi16.html">stdarch_x86::_mm256_maskz_expand_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_expand_epi32.html">stdarch_x86::_mm256_maskz_expand_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_expand_epi64.html">stdarch_x86::_mm256_maskz_expand_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_expand_epi8.html">stdarch_x86::_mm256_maskz_expand_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_expand_pd.html">stdarch_x86::_mm256_maskz_expand_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_expand_ps.html">stdarch_x86::_mm256_maskz_expand_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_expandloadu_epi16.html">stdarch_x86::_mm256_maskz_expandloadu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_expandloadu_epi32.html">stdarch_x86::_mm256_maskz_expandloadu_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_expandloadu_epi64.html">stdarch_x86::_mm256_maskz_expandloadu_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_expandloadu_epi8.html">stdarch_x86::_mm256_maskz_expandloadu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_expandloadu_pd.html">stdarch_x86::_mm256_maskz_expandloadu_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_expandloadu_ps.html">stdarch_x86::_mm256_maskz_expandloadu_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_extractf32x4_ps.html">stdarch_x86::_mm256_maskz_extractf32x4_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_extractf64x2_pd.html">stdarch_x86::_mm256_maskz_extractf64x2_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_extracti32x4_epi32.html">stdarch_x86::_mm256_maskz_extracti32x4_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_extracti64x2_epi64.html">stdarch_x86::_mm256_maskz_extracti64x2_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fcmadd_pch.html">stdarch_x86::_mm256_maskz_fcmadd_pch</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fcmul_pch.html">stdarch_x86::_mm256_maskz_fcmul_pch</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fixupimm_pd.html">stdarch_x86::_mm256_maskz_fixupimm_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fixupimm_ps.html">stdarch_x86::_mm256_maskz_fixupimm_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmadd_pch.html">stdarch_x86::_mm256_maskz_fmadd_pch</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmadd_pd.html">stdarch_x86::_mm256_maskz_fmadd_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmadd_ph.html">stdarch_x86::_mm256_maskz_fmadd_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmadd_ps.html">stdarch_x86::_mm256_maskz_fmadd_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmaddsub_pd.html">stdarch_x86::_mm256_maskz_fmaddsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmaddsub_ph.html">stdarch_x86::_mm256_maskz_fmaddsub_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmaddsub_ps.html">stdarch_x86::_mm256_maskz_fmaddsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmsub_pd.html">stdarch_x86::_mm256_maskz_fmsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmsub_ph.html">stdarch_x86::_mm256_maskz_fmsub_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmsub_ps.html">stdarch_x86::_mm256_maskz_fmsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmsubadd_pd.html">stdarch_x86::_mm256_maskz_fmsubadd_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmsubadd_ph.html">stdarch_x86::_mm256_maskz_fmsubadd_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmsubadd_ps.html">stdarch_x86::_mm256_maskz_fmsubadd_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fmul_pch.html">stdarch_x86::_mm256_maskz_fmul_pch</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fnmadd_pd.html">stdarch_x86::_mm256_maskz_fnmadd_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fnmadd_ph.html">stdarch_x86::_mm256_maskz_fnmadd_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fnmadd_ps.html">stdarch_x86::_mm256_maskz_fnmadd_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fnmsub_pd.html">stdarch_x86::_mm256_maskz_fnmsub_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fnmsub_ph.html">stdarch_x86::_mm256_maskz_fnmsub_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_fnmsub_ps.html">stdarch_x86::_mm256_maskz_fnmsub_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_getexp_pd.html">stdarch_x86::_mm256_maskz_getexp_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_getexp_ph.html">stdarch_x86::_mm256_maskz_getexp_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_getexp_ps.html">stdarch_x86::_mm256_maskz_getexp_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_getmant_pd.html">stdarch_x86::_mm256_maskz_getmant_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_getmant_ph.html">stdarch_x86::_mm256_maskz_getmant_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_getmant_ps.html">stdarch_x86::_mm256_maskz_getmant_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_gf2p8affine_epi64_epi8.html">stdarch_x86::_mm256_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_gf2p8affineinv_epi64_epi8.html">stdarch_x86::_mm256_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_gf2p8mul_epi8.html">stdarch_x86::_mm256_maskz_gf2p8mul_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_insertf32x4.html">stdarch_x86::_mm256_maskz_insertf32x4</a></li><li><a href="stdarch_x86/fn._mm256_maskz_insertf64x2.html">stdarch_x86::_mm256_maskz_insertf64x2</a></li><li><a href="stdarch_x86/fn._mm256_maskz_inserti32x4.html">stdarch_x86::_mm256_maskz_inserti32x4</a></li><li><a href="stdarch_x86/fn._mm256_maskz_inserti64x2.html">stdarch_x86::_mm256_maskz_inserti64x2</a></li><li><a href="stdarch_x86/fn._mm256_maskz_load_epi32.html">stdarch_x86::_mm256_maskz_load_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_load_epi64.html">stdarch_x86::_mm256_maskz_load_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_load_pd.html">stdarch_x86::_mm256_maskz_load_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_load_ps.html">stdarch_x86::_mm256_maskz_load_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_loadu_epi16.html">stdarch_x86::_mm256_maskz_loadu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_loadu_epi32.html">stdarch_x86::_mm256_maskz_loadu_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_loadu_epi64.html">stdarch_x86::_mm256_maskz_loadu_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_loadu_epi8.html">stdarch_x86::_mm256_maskz_loadu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_loadu_pd.html">stdarch_x86::_mm256_maskz_loadu_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_loadu_ps.html">stdarch_x86::_mm256_maskz_loadu_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_lzcnt_epi32.html">stdarch_x86::_mm256_maskz_lzcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_lzcnt_epi64.html">stdarch_x86::_mm256_maskz_lzcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_madd52hi_epu64.html">stdarch_x86::_mm256_maskz_madd52hi_epu64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_madd52lo_epu64.html">stdarch_x86::_mm256_maskz_madd52lo_epu64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_madd_epi16.html">stdarch_x86::_mm256_maskz_madd_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_maddubs_epi16.html">stdarch_x86::_mm256_maskz_maddubs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_max_epi16.html">stdarch_x86::_mm256_maskz_max_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_max_epi32.html">stdarch_x86::_mm256_maskz_max_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_max_epi64.html">stdarch_x86::_mm256_maskz_max_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_max_epi8.html">stdarch_x86::_mm256_maskz_max_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_max_epu16.html">stdarch_x86::_mm256_maskz_max_epu16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_max_epu32.html">stdarch_x86::_mm256_maskz_max_epu32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_max_epu64.html">stdarch_x86::_mm256_maskz_max_epu64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_max_epu8.html">stdarch_x86::_mm256_maskz_max_epu8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_max_pd.html">stdarch_x86::_mm256_maskz_max_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_max_ph.html">stdarch_x86::_mm256_maskz_max_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_max_ps.html">stdarch_x86::_mm256_maskz_max_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_min_epi16.html">stdarch_x86::_mm256_maskz_min_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_min_epi32.html">stdarch_x86::_mm256_maskz_min_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_min_epi64.html">stdarch_x86::_mm256_maskz_min_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_min_epi8.html">stdarch_x86::_mm256_maskz_min_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_min_epu16.html">stdarch_x86::_mm256_maskz_min_epu16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_min_epu32.html">stdarch_x86::_mm256_maskz_min_epu32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_min_epu64.html">stdarch_x86::_mm256_maskz_min_epu64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_min_epu8.html">stdarch_x86::_mm256_maskz_min_epu8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_min_pd.html">stdarch_x86::_mm256_maskz_min_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_min_ph.html">stdarch_x86::_mm256_maskz_min_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_min_ps.html">stdarch_x86::_mm256_maskz_min_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mov_epi16.html">stdarch_x86::_mm256_maskz_mov_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mov_epi32.html">stdarch_x86::_mm256_maskz_mov_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mov_epi64.html">stdarch_x86::_mm256_maskz_mov_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mov_epi8.html">stdarch_x86::_mm256_maskz_mov_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mov_pd.html">stdarch_x86::_mm256_maskz_mov_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mov_ps.html">stdarch_x86::_mm256_maskz_mov_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_movedup_pd.html">stdarch_x86::_mm256_maskz_movedup_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_movehdup_ps.html">stdarch_x86::_mm256_maskz_movehdup_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_moveldup_ps.html">stdarch_x86::_mm256_maskz_moveldup_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mul_epi32.html">stdarch_x86::_mm256_maskz_mul_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mul_epu32.html">stdarch_x86::_mm256_maskz_mul_epu32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mul_pch.html">stdarch_x86::_mm256_maskz_mul_pch</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mul_pd.html">stdarch_x86::_mm256_maskz_mul_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mul_ph.html">stdarch_x86::_mm256_maskz_mul_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mul_ps.html">stdarch_x86::_mm256_maskz_mul_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mulhi_epi16.html">stdarch_x86::_mm256_maskz_mulhi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mulhi_epu16.html">stdarch_x86::_mm256_maskz_mulhi_epu16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mulhrs_epi16.html">stdarch_x86::_mm256_maskz_mulhrs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mullo_epi16.html">stdarch_x86::_mm256_maskz_mullo_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mullo_epi32.html">stdarch_x86::_mm256_maskz_mullo_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_mullo_epi64.html">stdarch_x86::_mm256_maskz_mullo_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_multishift_epi64_epi8.html">stdarch_x86::_mm256_maskz_multishift_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_or_epi32.html">stdarch_x86::_mm256_maskz_or_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_or_epi64.html">stdarch_x86::_mm256_maskz_or_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_or_pd.html">stdarch_x86::_mm256_maskz_or_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_or_ps.html">stdarch_x86::_mm256_maskz_or_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_packs_epi16.html">stdarch_x86::_mm256_maskz_packs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_packs_epi32.html">stdarch_x86::_mm256_maskz_packs_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_packus_epi16.html">stdarch_x86::_mm256_maskz_packus_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_packus_epi32.html">stdarch_x86::_mm256_maskz_packus_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permute_pd.html">stdarch_x86::_mm256_maskz_permute_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permute_ps.html">stdarch_x86::_mm256_maskz_permute_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutevar_pd.html">stdarch_x86::_mm256_maskz_permutevar_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutevar_ps.html">stdarch_x86::_mm256_maskz_permutevar_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutex2var_epi16.html">stdarch_x86::_mm256_maskz_permutex2var_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutex2var_epi32.html">stdarch_x86::_mm256_maskz_permutex2var_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutex2var_epi64.html">stdarch_x86::_mm256_maskz_permutex2var_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutex2var_epi8.html">stdarch_x86::_mm256_maskz_permutex2var_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutex2var_pd.html">stdarch_x86::_mm256_maskz_permutex2var_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutex2var_ps.html">stdarch_x86::_mm256_maskz_permutex2var_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutex_epi64.html">stdarch_x86::_mm256_maskz_permutex_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutex_pd.html">stdarch_x86::_mm256_maskz_permutex_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutexvar_epi16.html">stdarch_x86::_mm256_maskz_permutexvar_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutexvar_epi32.html">stdarch_x86::_mm256_maskz_permutexvar_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutexvar_epi64.html">stdarch_x86::_mm256_maskz_permutexvar_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutexvar_epi8.html">stdarch_x86::_mm256_maskz_permutexvar_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutexvar_pd.html">stdarch_x86::_mm256_maskz_permutexvar_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_permutexvar_ps.html">stdarch_x86::_mm256_maskz_permutexvar_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_popcnt_epi16.html">stdarch_x86::_mm256_maskz_popcnt_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_popcnt_epi32.html">stdarch_x86::_mm256_maskz_popcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_popcnt_epi64.html">stdarch_x86::_mm256_maskz_popcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_popcnt_epi8.html">stdarch_x86::_mm256_maskz_popcnt_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_range_pd.html">stdarch_x86::_mm256_maskz_range_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_range_ps.html">stdarch_x86::_mm256_maskz_range_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_rcp14_pd.html">stdarch_x86::_mm256_maskz_rcp14_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_rcp14_ps.html">stdarch_x86::_mm256_maskz_rcp14_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_rcp_ph.html">stdarch_x86::_mm256_maskz_rcp_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_reduce_pd.html">stdarch_x86::_mm256_maskz_reduce_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_reduce_ph.html">stdarch_x86::_mm256_maskz_reduce_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_reduce_ps.html">stdarch_x86::_mm256_maskz_reduce_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_rol_epi32.html">stdarch_x86::_mm256_maskz_rol_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_rol_epi64.html">stdarch_x86::_mm256_maskz_rol_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_rolv_epi32.html">stdarch_x86::_mm256_maskz_rolv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_rolv_epi64.html">stdarch_x86::_mm256_maskz_rolv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_ror_epi32.html">stdarch_x86::_mm256_maskz_ror_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_ror_epi64.html">stdarch_x86::_mm256_maskz_ror_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_rorv_epi32.html">stdarch_x86::_mm256_maskz_rorv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_rorv_epi64.html">stdarch_x86::_mm256_maskz_rorv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_roundscale_pd.html">stdarch_x86::_mm256_maskz_roundscale_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_roundscale_ph.html">stdarch_x86::_mm256_maskz_roundscale_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_roundscale_ps.html">stdarch_x86::_mm256_maskz_roundscale_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_rsqrt14_pd.html">stdarch_x86::_mm256_maskz_rsqrt14_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_rsqrt14_ps.html">stdarch_x86::_mm256_maskz_rsqrt14_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_rsqrt_ph.html">stdarch_x86::_mm256_maskz_rsqrt_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_scalef_pd.html">stdarch_x86::_mm256_maskz_scalef_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_scalef_ph.html">stdarch_x86::_mm256_maskz_scalef_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_scalef_ps.html">stdarch_x86::_mm256_maskz_scalef_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_set1_epi16.html">stdarch_x86::_mm256_maskz_set1_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_set1_epi32.html">stdarch_x86::_mm256_maskz_set1_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_set1_epi64.html">stdarch_x86::_mm256_maskz_set1_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_set1_epi8.html">stdarch_x86::_mm256_maskz_set1_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shldi_epi16.html">stdarch_x86::_mm256_maskz_shldi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shldi_epi32.html">stdarch_x86::_mm256_maskz_shldi_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shldi_epi64.html">stdarch_x86::_mm256_maskz_shldi_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shldv_epi16.html">stdarch_x86::_mm256_maskz_shldv_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shldv_epi32.html">stdarch_x86::_mm256_maskz_shldv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shldv_epi64.html">stdarch_x86::_mm256_maskz_shldv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shrdi_epi16.html">stdarch_x86::_mm256_maskz_shrdi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shrdi_epi32.html">stdarch_x86::_mm256_maskz_shrdi_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shrdi_epi64.html">stdarch_x86::_mm256_maskz_shrdi_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shrdv_epi16.html">stdarch_x86::_mm256_maskz_shrdv_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shrdv_epi32.html">stdarch_x86::_mm256_maskz_shrdv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shrdv_epi64.html">stdarch_x86::_mm256_maskz_shrdv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shuffle_epi32.html">stdarch_x86::_mm256_maskz_shuffle_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shuffle_epi8.html">stdarch_x86::_mm256_maskz_shuffle_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shuffle_f32x4.html">stdarch_x86::_mm256_maskz_shuffle_f32x4</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shuffle_f64x2.html">stdarch_x86::_mm256_maskz_shuffle_f64x2</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shuffle_i32x4.html">stdarch_x86::_mm256_maskz_shuffle_i32x4</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shuffle_i64x2.html">stdarch_x86::_mm256_maskz_shuffle_i64x2</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shuffle_pd.html">stdarch_x86::_mm256_maskz_shuffle_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shuffle_ps.html">stdarch_x86::_mm256_maskz_shuffle_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shufflehi_epi16.html">stdarch_x86::_mm256_maskz_shufflehi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_shufflelo_epi16.html">stdarch_x86::_mm256_maskz_shufflelo_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sll_epi16.html">stdarch_x86::_mm256_maskz_sll_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sll_epi32.html">stdarch_x86::_mm256_maskz_sll_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sll_epi64.html">stdarch_x86::_mm256_maskz_sll_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_slli_epi16.html">stdarch_x86::_mm256_maskz_slli_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_slli_epi32.html">stdarch_x86::_mm256_maskz_slli_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_slli_epi64.html">stdarch_x86::_mm256_maskz_slli_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sllv_epi16.html">stdarch_x86::_mm256_maskz_sllv_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sllv_epi32.html">stdarch_x86::_mm256_maskz_sllv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sllv_epi64.html">stdarch_x86::_mm256_maskz_sllv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sqrt_pd.html">stdarch_x86::_mm256_maskz_sqrt_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sqrt_ph.html">stdarch_x86::_mm256_maskz_sqrt_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sqrt_ps.html">stdarch_x86::_mm256_maskz_sqrt_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sra_epi16.html">stdarch_x86::_mm256_maskz_sra_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sra_epi32.html">stdarch_x86::_mm256_maskz_sra_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sra_epi64.html">stdarch_x86::_mm256_maskz_sra_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srai_epi16.html">stdarch_x86::_mm256_maskz_srai_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srai_epi32.html">stdarch_x86::_mm256_maskz_srai_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srai_epi64.html">stdarch_x86::_mm256_maskz_srai_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srav_epi16.html">stdarch_x86::_mm256_maskz_srav_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srav_epi32.html">stdarch_x86::_mm256_maskz_srav_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srav_epi64.html">stdarch_x86::_mm256_maskz_srav_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srl_epi16.html">stdarch_x86::_mm256_maskz_srl_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srl_epi32.html">stdarch_x86::_mm256_maskz_srl_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srl_epi64.html">stdarch_x86::_mm256_maskz_srl_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srli_epi16.html">stdarch_x86::_mm256_maskz_srli_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srli_epi32.html">stdarch_x86::_mm256_maskz_srli_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srli_epi64.html">stdarch_x86::_mm256_maskz_srli_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srlv_epi16.html">stdarch_x86::_mm256_maskz_srlv_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srlv_epi32.html">stdarch_x86::_mm256_maskz_srlv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_srlv_epi64.html">stdarch_x86::_mm256_maskz_srlv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sub_epi16.html">stdarch_x86::_mm256_maskz_sub_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sub_epi32.html">stdarch_x86::_mm256_maskz_sub_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sub_epi64.html">stdarch_x86::_mm256_maskz_sub_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sub_epi8.html">stdarch_x86::_mm256_maskz_sub_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sub_pd.html">stdarch_x86::_mm256_maskz_sub_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sub_ph.html">stdarch_x86::_mm256_maskz_sub_ph</a></li><li><a href="stdarch_x86/fn._mm256_maskz_sub_ps.html">stdarch_x86::_mm256_maskz_sub_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_subs_epi16.html">stdarch_x86::_mm256_maskz_subs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_subs_epi8.html">stdarch_x86::_mm256_maskz_subs_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_subs_epu16.html">stdarch_x86::_mm256_maskz_subs_epu16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_subs_epu8.html">stdarch_x86::_mm256_maskz_subs_epu8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_ternarylogic_epi32.html">stdarch_x86::_mm256_maskz_ternarylogic_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_ternarylogic_epi64.html">stdarch_x86::_mm256_maskz_ternarylogic_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_unpackhi_epi16.html">stdarch_x86::_mm256_maskz_unpackhi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_unpackhi_epi32.html">stdarch_x86::_mm256_maskz_unpackhi_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_unpackhi_epi64.html">stdarch_x86::_mm256_maskz_unpackhi_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_unpackhi_epi8.html">stdarch_x86::_mm256_maskz_unpackhi_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_unpackhi_pd.html">stdarch_x86::_mm256_maskz_unpackhi_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_unpackhi_ps.html">stdarch_x86::_mm256_maskz_unpackhi_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_unpacklo_epi16.html">stdarch_x86::_mm256_maskz_unpacklo_epi16</a></li><li><a href="stdarch_x86/fn._mm256_maskz_unpacklo_epi32.html">stdarch_x86::_mm256_maskz_unpacklo_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_unpacklo_epi64.html">stdarch_x86::_mm256_maskz_unpacklo_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_unpacklo_epi8.html">stdarch_x86::_mm256_maskz_unpacklo_epi8</a></li><li><a href="stdarch_x86/fn._mm256_maskz_unpacklo_pd.html">stdarch_x86::_mm256_maskz_unpacklo_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_unpacklo_ps.html">stdarch_x86::_mm256_maskz_unpacklo_ps</a></li><li><a href="stdarch_x86/fn._mm256_maskz_xor_epi32.html">stdarch_x86::_mm256_maskz_xor_epi32</a></li><li><a href="stdarch_x86/fn._mm256_maskz_xor_epi64.html">stdarch_x86::_mm256_maskz_xor_epi64</a></li><li><a href="stdarch_x86/fn._mm256_maskz_xor_pd.html">stdarch_x86::_mm256_maskz_xor_pd</a></li><li><a href="stdarch_x86/fn._mm256_maskz_xor_ps.html">stdarch_x86::_mm256_maskz_xor_ps</a></li><li><a href="stdarch_x86/fn._mm256_max_epi16.html">stdarch_x86::_mm256_max_epi16</a></li><li><a href="stdarch_x86/fn._mm256_max_epi32.html">stdarch_x86::_mm256_max_epi32</a></li><li><a href="stdarch_x86/fn._mm256_max_epi64.html">stdarch_x86::_mm256_max_epi64</a></li><li><a href="stdarch_x86/fn._mm256_max_epi8.html">stdarch_x86::_mm256_max_epi8</a></li><li><a href="stdarch_x86/fn._mm256_max_epu16.html">stdarch_x86::_mm256_max_epu16</a></li><li><a href="stdarch_x86/fn._mm256_max_epu32.html">stdarch_x86::_mm256_max_epu32</a></li><li><a href="stdarch_x86/fn._mm256_max_epu64.html">stdarch_x86::_mm256_max_epu64</a></li><li><a href="stdarch_x86/fn._mm256_max_epu8.html">stdarch_x86::_mm256_max_epu8</a></li><li><a href="stdarch_x86/fn._mm256_max_pd.html">stdarch_x86::_mm256_max_pd</a></li><li><a href="stdarch_x86/fn._mm256_max_ph.html">stdarch_x86::_mm256_max_ph</a></li><li><a href="stdarch_x86/fn._mm256_max_ps.html">stdarch_x86::_mm256_max_ps</a></li><li><a href="stdarch_x86/fn._mm256_min_epi16.html">stdarch_x86::_mm256_min_epi16</a></li><li><a href="stdarch_x86/fn._mm256_min_epi32.html">stdarch_x86::_mm256_min_epi32</a></li><li><a href="stdarch_x86/fn._mm256_min_epi64.html">stdarch_x86::_mm256_min_epi64</a></li><li><a href="stdarch_x86/fn._mm256_min_epi8.html">stdarch_x86::_mm256_min_epi8</a></li><li><a href="stdarch_x86/fn._mm256_min_epu16.html">stdarch_x86::_mm256_min_epu16</a></li><li><a href="stdarch_x86/fn._mm256_min_epu32.html">stdarch_x86::_mm256_min_epu32</a></li><li><a href="stdarch_x86/fn._mm256_min_epu64.html">stdarch_x86::_mm256_min_epu64</a></li><li><a href="stdarch_x86/fn._mm256_min_epu8.html">stdarch_x86::_mm256_min_epu8</a></li><li><a href="stdarch_x86/fn._mm256_min_pd.html">stdarch_x86::_mm256_min_pd</a></li><li><a href="stdarch_x86/fn._mm256_min_ph.html">stdarch_x86::_mm256_min_ph</a></li><li><a href="stdarch_x86/fn._mm256_min_ps.html">stdarch_x86::_mm256_min_ps</a></li><li><a href="stdarch_x86/fn._mm256_mmask_i32gather_epi32.html">stdarch_x86::_mm256_mmask_i32gather_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mmask_i32gather_epi64.html">stdarch_x86::_mm256_mmask_i32gather_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mmask_i32gather_pd.html">stdarch_x86::_mm256_mmask_i32gather_pd</a></li><li><a href="stdarch_x86/fn._mm256_mmask_i32gather_ps.html">stdarch_x86::_mm256_mmask_i32gather_ps</a></li><li><a href="stdarch_x86/fn._mm256_mmask_i64gather_epi32.html">stdarch_x86::_mm256_mmask_i64gather_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mmask_i64gather_epi64.html">stdarch_x86::_mm256_mmask_i64gather_epi64</a></li><li><a href="stdarch_x86/fn._mm256_mmask_i64gather_pd.html">stdarch_x86::_mm256_mmask_i64gather_pd</a></li><li><a href="stdarch_x86/fn._mm256_mmask_i64gather_ps.html">stdarch_x86::_mm256_mmask_i64gather_ps</a></li><li><a href="stdarch_x86/fn._mm256_movedup_pd.html">stdarch_x86::_mm256_movedup_pd</a></li><li><a href="stdarch_x86/fn._mm256_movehdup_ps.html">stdarch_x86::_mm256_movehdup_ps</a></li><li><a href="stdarch_x86/fn._mm256_moveldup_ps.html">stdarch_x86::_mm256_moveldup_ps</a></li><li><a href="stdarch_x86/fn._mm256_movemask_epi8.html">stdarch_x86::_mm256_movemask_epi8</a></li><li><a href="stdarch_x86/fn._mm256_movemask_pd.html">stdarch_x86::_mm256_movemask_pd</a></li><li><a href="stdarch_x86/fn._mm256_movemask_ps.html">stdarch_x86::_mm256_movemask_ps</a></li><li><a href="stdarch_x86/fn._mm256_movepi16_mask.html">stdarch_x86::_mm256_movepi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_movepi32_mask.html">stdarch_x86::_mm256_movepi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_movepi64_mask.html">stdarch_x86::_mm256_movepi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_movepi8_mask.html">stdarch_x86::_mm256_movepi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_movm_epi16.html">stdarch_x86::_mm256_movm_epi16</a></li><li><a href="stdarch_x86/fn._mm256_movm_epi32.html">stdarch_x86::_mm256_movm_epi32</a></li><li><a href="stdarch_x86/fn._mm256_movm_epi64.html">stdarch_x86::_mm256_movm_epi64</a></li><li><a href="stdarch_x86/fn._mm256_movm_epi8.html">stdarch_x86::_mm256_movm_epi8</a></li><li><a href="stdarch_x86/fn._mm256_mpsadbw_epu8.html">stdarch_x86::_mm256_mpsadbw_epu8</a></li><li><a href="stdarch_x86/fn._mm256_mul_epi32.html">stdarch_x86::_mm256_mul_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mul_epu32.html">stdarch_x86::_mm256_mul_epu32</a></li><li><a href="stdarch_x86/fn._mm256_mul_pch.html">stdarch_x86::_mm256_mul_pch</a></li><li><a href="stdarch_x86/fn._mm256_mul_pd.html">stdarch_x86::_mm256_mul_pd</a></li><li><a href="stdarch_x86/fn._mm256_mul_ph.html">stdarch_x86::_mm256_mul_ph</a></li><li><a href="stdarch_x86/fn._mm256_mul_ps.html">stdarch_x86::_mm256_mul_ps</a></li><li><a href="stdarch_x86/fn._mm256_mulhi_epi16.html">stdarch_x86::_mm256_mulhi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mulhi_epu16.html">stdarch_x86::_mm256_mulhi_epu16</a></li><li><a href="stdarch_x86/fn._mm256_mulhrs_epi16.html">stdarch_x86::_mm256_mulhrs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mullo_epi16.html">stdarch_x86::_mm256_mullo_epi16</a></li><li><a href="stdarch_x86/fn._mm256_mullo_epi32.html">stdarch_x86::_mm256_mullo_epi32</a></li><li><a href="stdarch_x86/fn._mm256_mullo_epi64.html">stdarch_x86::_mm256_mullo_epi64</a></li><li><a href="stdarch_x86/fn._mm256_multishift_epi64_epi8.html">stdarch_x86::_mm256_multishift_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm256_or_epi32.html">stdarch_x86::_mm256_or_epi32</a></li><li><a href="stdarch_x86/fn._mm256_or_epi64.html">stdarch_x86::_mm256_or_epi64</a></li><li><a href="stdarch_x86/fn._mm256_or_pd.html">stdarch_x86::_mm256_or_pd</a></li><li><a href="stdarch_x86/fn._mm256_or_ps.html">stdarch_x86::_mm256_or_ps</a></li><li><a href="stdarch_x86/fn._mm256_or_si256.html">stdarch_x86::_mm256_or_si256</a></li><li><a href="stdarch_x86/fn._mm256_packs_epi16.html">stdarch_x86::_mm256_packs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_packs_epi32.html">stdarch_x86::_mm256_packs_epi32</a></li><li><a href="stdarch_x86/fn._mm256_packus_epi16.html">stdarch_x86::_mm256_packus_epi16</a></li><li><a href="stdarch_x86/fn._mm256_packus_epi32.html">stdarch_x86::_mm256_packus_epi32</a></li><li><a href="stdarch_x86/fn._mm256_permute2f128_pd.html">stdarch_x86::_mm256_permute2f128_pd</a></li><li><a href="stdarch_x86/fn._mm256_permute2f128_ps.html">stdarch_x86::_mm256_permute2f128_ps</a></li><li><a href="stdarch_x86/fn._mm256_permute2f128_si256.html">stdarch_x86::_mm256_permute2f128_si256</a></li><li><a href="stdarch_x86/fn._mm256_permute2x128_si256.html">stdarch_x86::_mm256_permute2x128_si256</a></li><li><a href="stdarch_x86/fn._mm256_permute4x64_epi64.html">stdarch_x86::_mm256_permute4x64_epi64</a></li><li><a href="stdarch_x86/fn._mm256_permute4x64_pd.html">stdarch_x86::_mm256_permute4x64_pd</a></li><li><a href="stdarch_x86/fn._mm256_permute_pd.html">stdarch_x86::_mm256_permute_pd</a></li><li><a href="stdarch_x86/fn._mm256_permute_ps.html">stdarch_x86::_mm256_permute_ps</a></li><li><a href="stdarch_x86/fn._mm256_permutevar8x32_epi32.html">stdarch_x86::_mm256_permutevar8x32_epi32</a></li><li><a href="stdarch_x86/fn._mm256_permutevar8x32_ps.html">stdarch_x86::_mm256_permutevar8x32_ps</a></li><li><a href="stdarch_x86/fn._mm256_permutevar_pd.html">stdarch_x86::_mm256_permutevar_pd</a></li><li><a href="stdarch_x86/fn._mm256_permutevar_ps.html">stdarch_x86::_mm256_permutevar_ps</a></li><li><a href="stdarch_x86/fn._mm256_permutex2var_epi16.html">stdarch_x86::_mm256_permutex2var_epi16</a></li><li><a href="stdarch_x86/fn._mm256_permutex2var_epi32.html">stdarch_x86::_mm256_permutex2var_epi32</a></li><li><a href="stdarch_x86/fn._mm256_permutex2var_epi64.html">stdarch_x86::_mm256_permutex2var_epi64</a></li><li><a href="stdarch_x86/fn._mm256_permutex2var_epi8.html">stdarch_x86::_mm256_permutex2var_epi8</a></li><li><a href="stdarch_x86/fn._mm256_permutex2var_pd.html">stdarch_x86::_mm256_permutex2var_pd</a></li><li><a href="stdarch_x86/fn._mm256_permutex2var_ph.html">stdarch_x86::_mm256_permutex2var_ph</a></li><li><a href="stdarch_x86/fn._mm256_permutex2var_ps.html">stdarch_x86::_mm256_permutex2var_ps</a></li><li><a href="stdarch_x86/fn._mm256_permutex_epi64.html">stdarch_x86::_mm256_permutex_epi64</a></li><li><a href="stdarch_x86/fn._mm256_permutex_pd.html">stdarch_x86::_mm256_permutex_pd</a></li><li><a href="stdarch_x86/fn._mm256_permutexvar_epi16.html">stdarch_x86::_mm256_permutexvar_epi16</a></li><li><a href="stdarch_x86/fn._mm256_permutexvar_epi32.html">stdarch_x86::_mm256_permutexvar_epi32</a></li><li><a href="stdarch_x86/fn._mm256_permutexvar_epi64.html">stdarch_x86::_mm256_permutexvar_epi64</a></li><li><a href="stdarch_x86/fn._mm256_permutexvar_epi8.html">stdarch_x86::_mm256_permutexvar_epi8</a></li><li><a href="stdarch_x86/fn._mm256_permutexvar_pd.html">stdarch_x86::_mm256_permutexvar_pd</a></li><li><a href="stdarch_x86/fn._mm256_permutexvar_ph.html">stdarch_x86::_mm256_permutexvar_ph</a></li><li><a href="stdarch_x86/fn._mm256_permutexvar_ps.html">stdarch_x86::_mm256_permutexvar_ps</a></li><li><a href="stdarch_x86/fn._mm256_popcnt_epi16.html">stdarch_x86::_mm256_popcnt_epi16</a></li><li><a href="stdarch_x86/fn._mm256_popcnt_epi32.html">stdarch_x86::_mm256_popcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm256_popcnt_epi64.html">stdarch_x86::_mm256_popcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm256_popcnt_epi8.html">stdarch_x86::_mm256_popcnt_epi8</a></li><li><a href="stdarch_x86/fn._mm256_range_pd.html">stdarch_x86::_mm256_range_pd</a></li><li><a href="stdarch_x86/fn._mm256_range_ps.html">stdarch_x86::_mm256_range_ps</a></li><li><a href="stdarch_x86/fn._mm256_rcp14_pd.html">stdarch_x86::_mm256_rcp14_pd</a></li><li><a href="stdarch_x86/fn._mm256_rcp14_ps.html">stdarch_x86::_mm256_rcp14_ps</a></li><li><a href="stdarch_x86/fn._mm256_rcp_ph.html">stdarch_x86::_mm256_rcp_ph</a></li><li><a href="stdarch_x86/fn._mm256_rcp_ps.html">stdarch_x86::_mm256_rcp_ps</a></li><li><a href="stdarch_x86/fn._mm256_reduce_add_epi16.html">stdarch_x86::_mm256_reduce_add_epi16</a></li><li><a href="stdarch_x86/fn._mm256_reduce_add_epi8.html">stdarch_x86::_mm256_reduce_add_epi8</a></li><li><a href="stdarch_x86/fn._mm256_reduce_add_ph.html">stdarch_x86::_mm256_reduce_add_ph</a></li><li><a href="stdarch_x86/fn._mm256_reduce_and_epi16.html">stdarch_x86::_mm256_reduce_and_epi16</a></li><li><a href="stdarch_x86/fn._mm256_reduce_and_epi8.html">stdarch_x86::_mm256_reduce_and_epi8</a></li><li><a href="stdarch_x86/fn._mm256_reduce_max_epi16.html">stdarch_x86::_mm256_reduce_max_epi16</a></li><li><a href="stdarch_x86/fn._mm256_reduce_max_epi8.html">stdarch_x86::_mm256_reduce_max_epi8</a></li><li><a href="stdarch_x86/fn._mm256_reduce_max_epu16.html">stdarch_x86::_mm256_reduce_max_epu16</a></li><li><a href="stdarch_x86/fn._mm256_reduce_max_epu8.html">stdarch_x86::_mm256_reduce_max_epu8</a></li><li><a href="stdarch_x86/fn._mm256_reduce_max_ph.html">stdarch_x86::_mm256_reduce_max_ph</a></li><li><a href="stdarch_x86/fn._mm256_reduce_min_epi16.html">stdarch_x86::_mm256_reduce_min_epi16</a></li><li><a href="stdarch_x86/fn._mm256_reduce_min_epi8.html">stdarch_x86::_mm256_reduce_min_epi8</a></li><li><a href="stdarch_x86/fn._mm256_reduce_min_epu16.html">stdarch_x86::_mm256_reduce_min_epu16</a></li><li><a href="stdarch_x86/fn._mm256_reduce_min_epu8.html">stdarch_x86::_mm256_reduce_min_epu8</a></li><li><a href="stdarch_x86/fn._mm256_reduce_min_ph.html">stdarch_x86::_mm256_reduce_min_ph</a></li><li><a href="stdarch_x86/fn._mm256_reduce_mul_epi16.html">stdarch_x86::_mm256_reduce_mul_epi16</a></li><li><a href="stdarch_x86/fn._mm256_reduce_mul_epi8.html">stdarch_x86::_mm256_reduce_mul_epi8</a></li><li><a href="stdarch_x86/fn._mm256_reduce_mul_ph.html">stdarch_x86::_mm256_reduce_mul_ph</a></li><li><a href="stdarch_x86/fn._mm256_reduce_or_epi16.html">stdarch_x86::_mm256_reduce_or_epi16</a></li><li><a href="stdarch_x86/fn._mm256_reduce_or_epi8.html">stdarch_x86::_mm256_reduce_or_epi8</a></li><li><a href="stdarch_x86/fn._mm256_reduce_pd.html">stdarch_x86::_mm256_reduce_pd</a></li><li><a href="stdarch_x86/fn._mm256_reduce_ph.html">stdarch_x86::_mm256_reduce_ph</a></li><li><a href="stdarch_x86/fn._mm256_reduce_ps.html">stdarch_x86::_mm256_reduce_ps</a></li><li><a href="stdarch_x86/fn._mm256_rol_epi32.html">stdarch_x86::_mm256_rol_epi32</a></li><li><a href="stdarch_x86/fn._mm256_rol_epi64.html">stdarch_x86::_mm256_rol_epi64</a></li><li><a href="stdarch_x86/fn._mm256_rolv_epi32.html">stdarch_x86::_mm256_rolv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_rolv_epi64.html">stdarch_x86::_mm256_rolv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_ror_epi32.html">stdarch_x86::_mm256_ror_epi32</a></li><li><a href="stdarch_x86/fn._mm256_ror_epi64.html">stdarch_x86::_mm256_ror_epi64</a></li><li><a href="stdarch_x86/fn._mm256_rorv_epi32.html">stdarch_x86::_mm256_rorv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_rorv_epi64.html">stdarch_x86::_mm256_rorv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_round_pd.html">stdarch_x86::_mm256_round_pd</a></li><li><a href="stdarch_x86/fn._mm256_round_ps.html">stdarch_x86::_mm256_round_ps</a></li><li><a href="stdarch_x86/fn._mm256_roundscale_pd.html">stdarch_x86::_mm256_roundscale_pd</a></li><li><a href="stdarch_x86/fn._mm256_roundscale_ph.html">stdarch_x86::_mm256_roundscale_ph</a></li><li><a href="stdarch_x86/fn._mm256_roundscale_ps.html">stdarch_x86::_mm256_roundscale_ps</a></li><li><a href="stdarch_x86/fn._mm256_rsqrt14_pd.html">stdarch_x86::_mm256_rsqrt14_pd</a></li><li><a href="stdarch_x86/fn._mm256_rsqrt14_ps.html">stdarch_x86::_mm256_rsqrt14_ps</a></li><li><a href="stdarch_x86/fn._mm256_rsqrt_ph.html">stdarch_x86::_mm256_rsqrt_ph</a></li><li><a href="stdarch_x86/fn._mm256_rsqrt_ps.html">stdarch_x86::_mm256_rsqrt_ps</a></li><li><a href="stdarch_x86/fn._mm256_sad_epu8.html">stdarch_x86::_mm256_sad_epu8</a></li><li><a href="stdarch_x86/fn._mm256_scalef_pd.html">stdarch_x86::_mm256_scalef_pd</a></li><li><a href="stdarch_x86/fn._mm256_scalef_ph.html">stdarch_x86::_mm256_scalef_ph</a></li><li><a href="stdarch_x86/fn._mm256_scalef_ps.html">stdarch_x86::_mm256_scalef_ps</a></li><li><a href="stdarch_x86/fn._mm256_set1_epi16.html">stdarch_x86::_mm256_set1_epi16</a></li><li><a href="stdarch_x86/fn._mm256_set1_epi32.html">stdarch_x86::_mm256_set1_epi32</a></li><li><a href="stdarch_x86/fn._mm256_set1_epi64x.html">stdarch_x86::_mm256_set1_epi64x</a></li><li><a href="stdarch_x86/fn._mm256_set1_epi8.html">stdarch_x86::_mm256_set1_epi8</a></li><li><a href="stdarch_x86/fn._mm256_set1_pd.html">stdarch_x86::_mm256_set1_pd</a></li><li><a href="stdarch_x86/fn._mm256_set1_ph.html">stdarch_x86::_mm256_set1_ph</a></li><li><a href="stdarch_x86/fn._mm256_set1_ps.html">stdarch_x86::_mm256_set1_ps</a></li><li><a href="stdarch_x86/fn._mm256_set_epi16.html">stdarch_x86::_mm256_set_epi16</a></li><li><a href="stdarch_x86/fn._mm256_set_epi32.html">stdarch_x86::_mm256_set_epi32</a></li><li><a href="stdarch_x86/fn._mm256_set_epi64x.html">stdarch_x86::_mm256_set_epi64x</a></li><li><a href="stdarch_x86/fn._mm256_set_epi8.html">stdarch_x86::_mm256_set_epi8</a></li><li><a href="stdarch_x86/fn._mm256_set_m128.html">stdarch_x86::_mm256_set_m128</a></li><li><a href="stdarch_x86/fn._mm256_set_m128d.html">stdarch_x86::_mm256_set_m128d</a></li><li><a href="stdarch_x86/fn._mm256_set_m128i.html">stdarch_x86::_mm256_set_m128i</a></li><li><a href="stdarch_x86/fn._mm256_set_pd.html">stdarch_x86::_mm256_set_pd</a></li><li><a href="stdarch_x86/fn._mm256_set_ph.html">stdarch_x86::_mm256_set_ph</a></li><li><a href="stdarch_x86/fn._mm256_set_ps.html">stdarch_x86::_mm256_set_ps</a></li><li><a href="stdarch_x86/fn._mm256_setr_epi16.html">stdarch_x86::_mm256_setr_epi16</a></li><li><a href="stdarch_x86/fn._mm256_setr_epi32.html">stdarch_x86::_mm256_setr_epi32</a></li><li><a href="stdarch_x86/fn._mm256_setr_epi64x.html">stdarch_x86::_mm256_setr_epi64x</a></li><li><a href="stdarch_x86/fn._mm256_setr_epi8.html">stdarch_x86::_mm256_setr_epi8</a></li><li><a href="stdarch_x86/fn._mm256_setr_m128.html">stdarch_x86::_mm256_setr_m128</a></li><li><a href="stdarch_x86/fn._mm256_setr_m128d.html">stdarch_x86::_mm256_setr_m128d</a></li><li><a href="stdarch_x86/fn._mm256_setr_m128i.html">stdarch_x86::_mm256_setr_m128i</a></li><li><a href="stdarch_x86/fn._mm256_setr_pd.html">stdarch_x86::_mm256_setr_pd</a></li><li><a href="stdarch_x86/fn._mm256_setr_ph.html">stdarch_x86::_mm256_setr_ph</a></li><li><a href="stdarch_x86/fn._mm256_setr_ps.html">stdarch_x86::_mm256_setr_ps</a></li><li><a href="stdarch_x86/fn._mm256_setzero_pd.html">stdarch_x86::_mm256_setzero_pd</a></li><li><a href="stdarch_x86/fn._mm256_setzero_ph.html">stdarch_x86::_mm256_setzero_ph</a></li><li><a href="stdarch_x86/fn._mm256_setzero_ps.html">stdarch_x86::_mm256_setzero_ps</a></li><li><a href="stdarch_x86/fn._mm256_setzero_si256.html">stdarch_x86::_mm256_setzero_si256</a></li><li><a href="stdarch_x86/fn._mm256_sha512msg1_epi64.html">stdarch_x86::_mm256_sha512msg1_epi64</a></li><li><a href="stdarch_x86/fn._mm256_sha512msg2_epi64.html">stdarch_x86::_mm256_sha512msg2_epi64</a></li><li><a href="stdarch_x86/fn._mm256_sha512rnds2_epi64.html">stdarch_x86::_mm256_sha512rnds2_epi64</a></li><li><a href="stdarch_x86/fn._mm256_shldi_epi16.html">stdarch_x86::_mm256_shldi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_shldi_epi32.html">stdarch_x86::_mm256_shldi_epi32</a></li><li><a href="stdarch_x86/fn._mm256_shldi_epi64.html">stdarch_x86::_mm256_shldi_epi64</a></li><li><a href="stdarch_x86/fn._mm256_shldv_epi16.html">stdarch_x86::_mm256_shldv_epi16</a></li><li><a href="stdarch_x86/fn._mm256_shldv_epi32.html">stdarch_x86::_mm256_shldv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_shldv_epi64.html">stdarch_x86::_mm256_shldv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_shrdi_epi16.html">stdarch_x86::_mm256_shrdi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_shrdi_epi32.html">stdarch_x86::_mm256_shrdi_epi32</a></li><li><a href="stdarch_x86/fn._mm256_shrdi_epi64.html">stdarch_x86::_mm256_shrdi_epi64</a></li><li><a href="stdarch_x86/fn._mm256_shrdv_epi16.html">stdarch_x86::_mm256_shrdv_epi16</a></li><li><a href="stdarch_x86/fn._mm256_shrdv_epi32.html">stdarch_x86::_mm256_shrdv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_shrdv_epi64.html">stdarch_x86::_mm256_shrdv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_shuffle_epi32.html">stdarch_x86::_mm256_shuffle_epi32</a></li><li><a href="stdarch_x86/fn._mm256_shuffle_epi8.html">stdarch_x86::_mm256_shuffle_epi8</a></li><li><a href="stdarch_x86/fn._mm256_shuffle_f32x4.html">stdarch_x86::_mm256_shuffle_f32x4</a></li><li><a href="stdarch_x86/fn._mm256_shuffle_f64x2.html">stdarch_x86::_mm256_shuffle_f64x2</a></li><li><a href="stdarch_x86/fn._mm256_shuffle_i32x4.html">stdarch_x86::_mm256_shuffle_i32x4</a></li><li><a href="stdarch_x86/fn._mm256_shuffle_i64x2.html">stdarch_x86::_mm256_shuffle_i64x2</a></li><li><a href="stdarch_x86/fn._mm256_shuffle_pd.html">stdarch_x86::_mm256_shuffle_pd</a></li><li><a href="stdarch_x86/fn._mm256_shuffle_ps.html">stdarch_x86::_mm256_shuffle_ps</a></li><li><a href="stdarch_x86/fn._mm256_shufflehi_epi16.html">stdarch_x86::_mm256_shufflehi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_shufflelo_epi16.html">stdarch_x86::_mm256_shufflelo_epi16</a></li><li><a href="stdarch_x86/fn._mm256_sign_epi16.html">stdarch_x86::_mm256_sign_epi16</a></li><li><a href="stdarch_x86/fn._mm256_sign_epi32.html">stdarch_x86::_mm256_sign_epi32</a></li><li><a href="stdarch_x86/fn._mm256_sign_epi8.html">stdarch_x86::_mm256_sign_epi8</a></li><li><a href="stdarch_x86/fn._mm256_sll_epi16.html">stdarch_x86::_mm256_sll_epi16</a></li><li><a href="stdarch_x86/fn._mm256_sll_epi32.html">stdarch_x86::_mm256_sll_epi32</a></li><li><a href="stdarch_x86/fn._mm256_sll_epi64.html">stdarch_x86::_mm256_sll_epi64</a></li><li><a href="stdarch_x86/fn._mm256_slli_epi16.html">stdarch_x86::_mm256_slli_epi16</a></li><li><a href="stdarch_x86/fn._mm256_slli_epi32.html">stdarch_x86::_mm256_slli_epi32</a></li><li><a href="stdarch_x86/fn._mm256_slli_epi64.html">stdarch_x86::_mm256_slli_epi64</a></li><li><a href="stdarch_x86/fn._mm256_slli_si256.html">stdarch_x86::_mm256_slli_si256</a></li><li><a href="stdarch_x86/fn._mm256_sllv_epi16.html">stdarch_x86::_mm256_sllv_epi16</a></li><li><a href="stdarch_x86/fn._mm256_sllv_epi32.html">stdarch_x86::_mm256_sllv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_sllv_epi64.html">stdarch_x86::_mm256_sllv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_sm4key4_epi32.html">stdarch_x86::_mm256_sm4key4_epi32</a></li><li><a href="stdarch_x86/fn._mm256_sm4rnds4_epi32.html">stdarch_x86::_mm256_sm4rnds4_epi32</a></li><li><a href="stdarch_x86/fn._mm256_sqrt_pd.html">stdarch_x86::_mm256_sqrt_pd</a></li><li><a href="stdarch_x86/fn._mm256_sqrt_ph.html">stdarch_x86::_mm256_sqrt_ph</a></li><li><a href="stdarch_x86/fn._mm256_sqrt_ps.html">stdarch_x86::_mm256_sqrt_ps</a></li><li><a href="stdarch_x86/fn._mm256_sra_epi16.html">stdarch_x86::_mm256_sra_epi16</a></li><li><a href="stdarch_x86/fn._mm256_sra_epi32.html">stdarch_x86::_mm256_sra_epi32</a></li><li><a href="stdarch_x86/fn._mm256_sra_epi64.html">stdarch_x86::_mm256_sra_epi64</a></li><li><a href="stdarch_x86/fn._mm256_srai_epi16.html">stdarch_x86::_mm256_srai_epi16</a></li><li><a href="stdarch_x86/fn._mm256_srai_epi32.html">stdarch_x86::_mm256_srai_epi32</a></li><li><a href="stdarch_x86/fn._mm256_srai_epi64.html">stdarch_x86::_mm256_srai_epi64</a></li><li><a href="stdarch_x86/fn._mm256_srav_epi16.html">stdarch_x86::_mm256_srav_epi16</a></li><li><a href="stdarch_x86/fn._mm256_srav_epi32.html">stdarch_x86::_mm256_srav_epi32</a></li><li><a href="stdarch_x86/fn._mm256_srav_epi64.html">stdarch_x86::_mm256_srav_epi64</a></li><li><a href="stdarch_x86/fn._mm256_srl_epi16.html">stdarch_x86::_mm256_srl_epi16</a></li><li><a href="stdarch_x86/fn._mm256_srl_epi32.html">stdarch_x86::_mm256_srl_epi32</a></li><li><a href="stdarch_x86/fn._mm256_srl_epi64.html">stdarch_x86::_mm256_srl_epi64</a></li><li><a href="stdarch_x86/fn._mm256_srli_epi16.html">stdarch_x86::_mm256_srli_epi16</a></li><li><a href="stdarch_x86/fn._mm256_srli_epi32.html">stdarch_x86::_mm256_srli_epi32</a></li><li><a href="stdarch_x86/fn._mm256_srli_epi64.html">stdarch_x86::_mm256_srli_epi64</a></li><li><a href="stdarch_x86/fn._mm256_srli_si256.html">stdarch_x86::_mm256_srli_si256</a></li><li><a href="stdarch_x86/fn._mm256_srlv_epi16.html">stdarch_x86::_mm256_srlv_epi16</a></li><li><a href="stdarch_x86/fn._mm256_srlv_epi32.html">stdarch_x86::_mm256_srlv_epi32</a></li><li><a href="stdarch_x86/fn._mm256_srlv_epi64.html">stdarch_x86::_mm256_srlv_epi64</a></li><li><a href="stdarch_x86/fn._mm256_store_epi32.html">stdarch_x86::_mm256_store_epi32</a></li><li><a href="stdarch_x86/fn._mm256_store_epi64.html">stdarch_x86::_mm256_store_epi64</a></li><li><a href="stdarch_x86/fn._mm256_store_pd.html">stdarch_x86::_mm256_store_pd</a></li><li><a href="stdarch_x86/fn._mm256_store_ph.html">stdarch_x86::_mm256_store_ph</a></li><li><a href="stdarch_x86/fn._mm256_store_ps.html">stdarch_x86::_mm256_store_ps</a></li><li><a href="stdarch_x86/fn._mm256_store_si256.html">stdarch_x86::_mm256_store_si256</a></li><li><a href="stdarch_x86/fn._mm256_storeu2_m128.html">stdarch_x86::_mm256_storeu2_m128</a></li><li><a href="stdarch_x86/fn._mm256_storeu2_m128d.html">stdarch_x86::_mm256_storeu2_m128d</a></li><li><a href="stdarch_x86/fn._mm256_storeu2_m128i.html">stdarch_x86::_mm256_storeu2_m128i</a></li><li><a href="stdarch_x86/fn._mm256_storeu_epi16.html">stdarch_x86::_mm256_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm256_storeu_epi32.html">stdarch_x86::_mm256_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm256_storeu_epi64.html">stdarch_x86::_mm256_storeu_epi64</a></li><li><a href="stdarch_x86/fn._mm256_storeu_epi8.html">stdarch_x86::_mm256_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm256_storeu_pd.html">stdarch_x86::_mm256_storeu_pd</a></li><li><a href="stdarch_x86/fn._mm256_storeu_ph.html">stdarch_x86::_mm256_storeu_ph</a></li><li><a href="stdarch_x86/fn._mm256_storeu_ps.html">stdarch_x86::_mm256_storeu_ps</a></li><li><a href="stdarch_x86/fn._mm256_storeu_si256.html">stdarch_x86::_mm256_storeu_si256</a></li><li><a href="stdarch_x86/fn._mm256_stream_load_si256.html">stdarch_x86::_mm256_stream_load_si256</a></li><li><a href="stdarch_x86/fn._mm256_stream_pd.html">stdarch_x86::_mm256_stream_pd</a></li><li><a href="stdarch_x86/fn._mm256_stream_ps.html">stdarch_x86::_mm256_stream_ps</a></li><li><a href="stdarch_x86/fn._mm256_stream_si256.html">stdarch_x86::_mm256_stream_si256</a></li><li><a href="stdarch_x86/fn._mm256_sub_epi16.html">stdarch_x86::_mm256_sub_epi16</a></li><li><a href="stdarch_x86/fn._mm256_sub_epi32.html">stdarch_x86::_mm256_sub_epi32</a></li><li><a href="stdarch_x86/fn._mm256_sub_epi64.html">stdarch_x86::_mm256_sub_epi64</a></li><li><a href="stdarch_x86/fn._mm256_sub_epi8.html">stdarch_x86::_mm256_sub_epi8</a></li><li><a href="stdarch_x86/fn._mm256_sub_pd.html">stdarch_x86::_mm256_sub_pd</a></li><li><a href="stdarch_x86/fn._mm256_sub_ph.html">stdarch_x86::_mm256_sub_ph</a></li><li><a href="stdarch_x86/fn._mm256_sub_ps.html">stdarch_x86::_mm256_sub_ps</a></li><li><a href="stdarch_x86/fn._mm256_subs_epi16.html">stdarch_x86::_mm256_subs_epi16</a></li><li><a href="stdarch_x86/fn._mm256_subs_epi8.html">stdarch_x86::_mm256_subs_epi8</a></li><li><a href="stdarch_x86/fn._mm256_subs_epu16.html">stdarch_x86::_mm256_subs_epu16</a></li><li><a href="stdarch_x86/fn._mm256_subs_epu8.html">stdarch_x86::_mm256_subs_epu8</a></li><li><a href="stdarch_x86/fn._mm256_ternarylogic_epi32.html">stdarch_x86::_mm256_ternarylogic_epi32</a></li><li><a href="stdarch_x86/fn._mm256_ternarylogic_epi64.html">stdarch_x86::_mm256_ternarylogic_epi64</a></li><li><a href="stdarch_x86/fn._mm256_test_epi16_mask.html">stdarch_x86::_mm256_test_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_test_epi32_mask.html">stdarch_x86::_mm256_test_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_test_epi64_mask.html">stdarch_x86::_mm256_test_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_test_epi8_mask.html">stdarch_x86::_mm256_test_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_testc_pd.html">stdarch_x86::_mm256_testc_pd</a></li><li><a href="stdarch_x86/fn._mm256_testc_ps.html">stdarch_x86::_mm256_testc_ps</a></li><li><a href="stdarch_x86/fn._mm256_testc_si256.html">stdarch_x86::_mm256_testc_si256</a></li><li><a href="stdarch_x86/fn._mm256_testn_epi16_mask.html">stdarch_x86::_mm256_testn_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm256_testn_epi32_mask.html">stdarch_x86::_mm256_testn_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm256_testn_epi64_mask.html">stdarch_x86::_mm256_testn_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm256_testn_epi8_mask.html">stdarch_x86::_mm256_testn_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm256_testnzc_pd.html">stdarch_x86::_mm256_testnzc_pd</a></li><li><a href="stdarch_x86/fn._mm256_testnzc_ps.html">stdarch_x86::_mm256_testnzc_ps</a></li><li><a href="stdarch_x86/fn._mm256_testnzc_si256.html">stdarch_x86::_mm256_testnzc_si256</a></li><li><a href="stdarch_x86/fn._mm256_testz_pd.html">stdarch_x86::_mm256_testz_pd</a></li><li><a href="stdarch_x86/fn._mm256_testz_ps.html">stdarch_x86::_mm256_testz_ps</a></li><li><a href="stdarch_x86/fn._mm256_testz_si256.html">stdarch_x86::_mm256_testz_si256</a></li><li><a href="stdarch_x86/fn._mm256_undefined_pd.html">stdarch_x86::_mm256_undefined_pd</a></li><li><a href="stdarch_x86/fn._mm256_undefined_ph.html">stdarch_x86::_mm256_undefined_ph</a></li><li><a href="stdarch_x86/fn._mm256_undefined_ps.html">stdarch_x86::_mm256_undefined_ps</a></li><li><a href="stdarch_x86/fn._mm256_undefined_si256.html">stdarch_x86::_mm256_undefined_si256</a></li><li><a href="stdarch_x86/fn._mm256_unpackhi_epi16.html">stdarch_x86::_mm256_unpackhi_epi16</a></li><li><a href="stdarch_x86/fn._mm256_unpackhi_epi32.html">stdarch_x86::_mm256_unpackhi_epi32</a></li><li><a href="stdarch_x86/fn._mm256_unpackhi_epi64.html">stdarch_x86::_mm256_unpackhi_epi64</a></li><li><a href="stdarch_x86/fn._mm256_unpackhi_epi8.html">stdarch_x86::_mm256_unpackhi_epi8</a></li><li><a href="stdarch_x86/fn._mm256_unpackhi_pd.html">stdarch_x86::_mm256_unpackhi_pd</a></li><li><a href="stdarch_x86/fn._mm256_unpackhi_ps.html">stdarch_x86::_mm256_unpackhi_ps</a></li><li><a href="stdarch_x86/fn._mm256_unpacklo_epi16.html">stdarch_x86::_mm256_unpacklo_epi16</a></li><li><a href="stdarch_x86/fn._mm256_unpacklo_epi32.html">stdarch_x86::_mm256_unpacklo_epi32</a></li><li><a href="stdarch_x86/fn._mm256_unpacklo_epi64.html">stdarch_x86::_mm256_unpacklo_epi64</a></li><li><a href="stdarch_x86/fn._mm256_unpacklo_epi8.html">stdarch_x86::_mm256_unpacklo_epi8</a></li><li><a href="stdarch_x86/fn._mm256_unpacklo_pd.html">stdarch_x86::_mm256_unpacklo_pd</a></li><li><a href="stdarch_x86/fn._mm256_unpacklo_ps.html">stdarch_x86::_mm256_unpacklo_ps</a></li><li><a href="stdarch_x86/fn._mm256_xor_epi32.html">stdarch_x86::_mm256_xor_epi32</a></li><li><a href="stdarch_x86/fn._mm256_xor_epi64.html">stdarch_x86::_mm256_xor_epi64</a></li><li><a href="stdarch_x86/fn._mm256_xor_pd.html">stdarch_x86::_mm256_xor_pd</a></li><li><a href="stdarch_x86/fn._mm256_xor_ps.html">stdarch_x86::_mm256_xor_ps</a></li><li><a href="stdarch_x86/fn._mm256_xor_si256.html">stdarch_x86::_mm256_xor_si256</a></li><li><a href="stdarch_x86/fn._mm256_zeroall.html">stdarch_x86::_mm256_zeroall</a></li><li><a href="stdarch_x86/fn._mm256_zeroupper.html">stdarch_x86::_mm256_zeroupper</a></li><li><a href="stdarch_x86/fn._mm256_zextpd128_pd256.html">stdarch_x86::_mm256_zextpd128_pd256</a></li><li><a href="stdarch_x86/fn._mm256_zextph128_ph256.html">stdarch_x86::_mm256_zextph128_ph256</a></li><li><a href="stdarch_x86/fn._mm256_zextps128_ps256.html">stdarch_x86::_mm256_zextps128_ps256</a></li><li><a href="stdarch_x86/fn._mm256_zextsi128_si256.html">stdarch_x86::_mm256_zextsi128_si256</a></li><li><a href="stdarch_x86/fn._mm512_abs_epi16.html">stdarch_x86::_mm512_abs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_abs_epi32.html">stdarch_x86::_mm512_abs_epi32</a></li><li><a href="stdarch_x86/fn._mm512_abs_epi64.html">stdarch_x86::_mm512_abs_epi64</a></li><li><a href="stdarch_x86/fn._mm512_abs_epi8.html">stdarch_x86::_mm512_abs_epi8</a></li><li><a href="stdarch_x86/fn._mm512_abs_pd.html">stdarch_x86::_mm512_abs_pd</a></li><li><a href="stdarch_x86/fn._mm512_abs_ph.html">stdarch_x86::_mm512_abs_ph</a></li><li><a href="stdarch_x86/fn._mm512_abs_ps.html">stdarch_x86::_mm512_abs_ps</a></li><li><a href="stdarch_x86/fn._mm512_add_epi16.html">stdarch_x86::_mm512_add_epi16</a></li><li><a href="stdarch_x86/fn._mm512_add_epi32.html">stdarch_x86::_mm512_add_epi32</a></li><li><a href="stdarch_x86/fn._mm512_add_epi64.html">stdarch_x86::_mm512_add_epi64</a></li><li><a href="stdarch_x86/fn._mm512_add_epi8.html">stdarch_x86::_mm512_add_epi8</a></li><li><a href="stdarch_x86/fn._mm512_add_pd.html">stdarch_x86::_mm512_add_pd</a></li><li><a href="stdarch_x86/fn._mm512_add_ph.html">stdarch_x86::_mm512_add_ph</a></li><li><a href="stdarch_x86/fn._mm512_add_ps.html">stdarch_x86::_mm512_add_ps</a></li><li><a href="stdarch_x86/fn._mm512_add_round_pd.html">stdarch_x86::_mm512_add_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_add_round_ph.html">stdarch_x86::_mm512_add_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_add_round_ps.html">stdarch_x86::_mm512_add_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_adds_epi16.html">stdarch_x86::_mm512_adds_epi16</a></li><li><a href="stdarch_x86/fn._mm512_adds_epi8.html">stdarch_x86::_mm512_adds_epi8</a></li><li><a href="stdarch_x86/fn._mm512_adds_epu16.html">stdarch_x86::_mm512_adds_epu16</a></li><li><a href="stdarch_x86/fn._mm512_adds_epu8.html">stdarch_x86::_mm512_adds_epu8</a></li><li><a href="stdarch_x86/fn._mm512_aesdec_epi128.html">stdarch_x86::_mm512_aesdec_epi128</a></li><li><a href="stdarch_x86/fn._mm512_aesdeclast_epi128.html">stdarch_x86::_mm512_aesdeclast_epi128</a></li><li><a href="stdarch_x86/fn._mm512_aesenc_epi128.html">stdarch_x86::_mm512_aesenc_epi128</a></li><li><a href="stdarch_x86/fn._mm512_aesenclast_epi128.html">stdarch_x86::_mm512_aesenclast_epi128</a></li><li><a href="stdarch_x86/fn._mm512_alignr_epi32.html">stdarch_x86::_mm512_alignr_epi32</a></li><li><a href="stdarch_x86/fn._mm512_alignr_epi64.html">stdarch_x86::_mm512_alignr_epi64</a></li><li><a href="stdarch_x86/fn._mm512_alignr_epi8.html">stdarch_x86::_mm512_alignr_epi8</a></li><li><a href="stdarch_x86/fn._mm512_and_epi32.html">stdarch_x86::_mm512_and_epi32</a></li><li><a href="stdarch_x86/fn._mm512_and_epi64.html">stdarch_x86::_mm512_and_epi64</a></li><li><a href="stdarch_x86/fn._mm512_and_pd.html">stdarch_x86::_mm512_and_pd</a></li><li><a href="stdarch_x86/fn._mm512_and_ps.html">stdarch_x86::_mm512_and_ps</a></li><li><a href="stdarch_x86/fn._mm512_and_si512.html">stdarch_x86::_mm512_and_si512</a></li><li><a href="stdarch_x86/fn._mm512_andnot_epi32.html">stdarch_x86::_mm512_andnot_epi32</a></li><li><a href="stdarch_x86/fn._mm512_andnot_epi64.html">stdarch_x86::_mm512_andnot_epi64</a></li><li><a href="stdarch_x86/fn._mm512_andnot_pd.html">stdarch_x86::_mm512_andnot_pd</a></li><li><a href="stdarch_x86/fn._mm512_andnot_ps.html">stdarch_x86::_mm512_andnot_ps</a></li><li><a href="stdarch_x86/fn._mm512_andnot_si512.html">stdarch_x86::_mm512_andnot_si512</a></li><li><a href="stdarch_x86/fn._mm512_avg_epu16.html">stdarch_x86::_mm512_avg_epu16</a></li><li><a href="stdarch_x86/fn._mm512_avg_epu8.html">stdarch_x86::_mm512_avg_epu8</a></li><li><a href="stdarch_x86/fn._mm512_bitshuffle_epi64_mask.html">stdarch_x86::_mm512_bitshuffle_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_broadcast_f32x2.html">stdarch_x86::_mm512_broadcast_f32x2</a></li><li><a href="stdarch_x86/fn._mm512_broadcast_f32x4.html">stdarch_x86::_mm512_broadcast_f32x4</a></li><li><a href="stdarch_x86/fn._mm512_broadcast_f32x8.html">stdarch_x86::_mm512_broadcast_f32x8</a></li><li><a href="stdarch_x86/fn._mm512_broadcast_f64x2.html">stdarch_x86::_mm512_broadcast_f64x2</a></li><li><a href="stdarch_x86/fn._mm512_broadcast_f64x4.html">stdarch_x86::_mm512_broadcast_f64x4</a></li><li><a href="stdarch_x86/fn._mm512_broadcast_i32x2.html">stdarch_x86::_mm512_broadcast_i32x2</a></li><li><a href="stdarch_x86/fn._mm512_broadcast_i32x4.html">stdarch_x86::_mm512_broadcast_i32x4</a></li><li><a href="stdarch_x86/fn._mm512_broadcast_i32x8.html">stdarch_x86::_mm512_broadcast_i32x8</a></li><li><a href="stdarch_x86/fn._mm512_broadcast_i64x2.html">stdarch_x86::_mm512_broadcast_i64x2</a></li><li><a href="stdarch_x86/fn._mm512_broadcast_i64x4.html">stdarch_x86::_mm512_broadcast_i64x4</a></li><li><a href="stdarch_x86/fn._mm512_broadcastb_epi8.html">stdarch_x86::_mm512_broadcastb_epi8</a></li><li><a href="stdarch_x86/fn._mm512_broadcastd_epi32.html">stdarch_x86::_mm512_broadcastd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_broadcastmb_epi64.html">stdarch_x86::_mm512_broadcastmb_epi64</a></li><li><a href="stdarch_x86/fn._mm512_broadcastmw_epi32.html">stdarch_x86::_mm512_broadcastmw_epi32</a></li><li><a href="stdarch_x86/fn._mm512_broadcastq_epi64.html">stdarch_x86::_mm512_broadcastq_epi64</a></li><li><a href="stdarch_x86/fn._mm512_broadcastsd_pd.html">stdarch_x86::_mm512_broadcastsd_pd</a></li><li><a href="stdarch_x86/fn._mm512_broadcastss_ps.html">stdarch_x86::_mm512_broadcastss_ps</a></li><li><a href="stdarch_x86/fn._mm512_broadcastw_epi16.html">stdarch_x86::_mm512_broadcastw_epi16</a></li><li><a href="stdarch_x86/fn._mm512_bslli_epi128.html">stdarch_x86::_mm512_bslli_epi128</a></li><li><a href="stdarch_x86/fn._mm512_bsrli_epi128.html">stdarch_x86::_mm512_bsrli_epi128</a></li><li><a href="stdarch_x86/fn._mm512_castpd128_pd512.html">stdarch_x86::_mm512_castpd128_pd512</a></li><li><a href="stdarch_x86/fn._mm512_castpd256_pd512.html">stdarch_x86::_mm512_castpd256_pd512</a></li><li><a href="stdarch_x86/fn._mm512_castpd512_pd128.html">stdarch_x86::_mm512_castpd512_pd128</a></li><li><a href="stdarch_x86/fn._mm512_castpd512_pd256.html">stdarch_x86::_mm512_castpd512_pd256</a></li><li><a href="stdarch_x86/fn._mm512_castpd_ph.html">stdarch_x86::_mm512_castpd_ph</a></li><li><a href="stdarch_x86/fn._mm512_castpd_ps.html">stdarch_x86::_mm512_castpd_ps</a></li><li><a href="stdarch_x86/fn._mm512_castpd_si512.html">stdarch_x86::_mm512_castpd_si512</a></li><li><a href="stdarch_x86/fn._mm512_castph128_ph512.html">stdarch_x86::_mm512_castph128_ph512</a></li><li><a href="stdarch_x86/fn._mm512_castph256_ph512.html">stdarch_x86::_mm512_castph256_ph512</a></li><li><a href="stdarch_x86/fn._mm512_castph512_ph128.html">stdarch_x86::_mm512_castph512_ph128</a></li><li><a href="stdarch_x86/fn._mm512_castph512_ph256.html">stdarch_x86::_mm512_castph512_ph256</a></li><li><a href="stdarch_x86/fn._mm512_castph_pd.html">stdarch_x86::_mm512_castph_pd</a></li><li><a href="stdarch_x86/fn._mm512_castph_ps.html">stdarch_x86::_mm512_castph_ps</a></li><li><a href="stdarch_x86/fn._mm512_castph_si512.html">stdarch_x86::_mm512_castph_si512</a></li><li><a href="stdarch_x86/fn._mm512_castps128_ps512.html">stdarch_x86::_mm512_castps128_ps512</a></li><li><a href="stdarch_x86/fn._mm512_castps256_ps512.html">stdarch_x86::_mm512_castps256_ps512</a></li><li><a href="stdarch_x86/fn._mm512_castps512_ps128.html">stdarch_x86::_mm512_castps512_ps128</a></li><li><a href="stdarch_x86/fn._mm512_castps512_ps256.html">stdarch_x86::_mm512_castps512_ps256</a></li><li><a href="stdarch_x86/fn._mm512_castps_pd.html">stdarch_x86::_mm512_castps_pd</a></li><li><a href="stdarch_x86/fn._mm512_castps_ph.html">stdarch_x86::_mm512_castps_ph</a></li><li><a href="stdarch_x86/fn._mm512_castps_si512.html">stdarch_x86::_mm512_castps_si512</a></li><li><a href="stdarch_x86/fn._mm512_castsi128_si512.html">stdarch_x86::_mm512_castsi128_si512</a></li><li><a href="stdarch_x86/fn._mm512_castsi256_si512.html">stdarch_x86::_mm512_castsi256_si512</a></li><li><a href="stdarch_x86/fn._mm512_castsi512_pd.html">stdarch_x86::_mm512_castsi512_pd</a></li><li><a href="stdarch_x86/fn._mm512_castsi512_ph.html">stdarch_x86::_mm512_castsi512_ph</a></li><li><a href="stdarch_x86/fn._mm512_castsi512_ps.html">stdarch_x86::_mm512_castsi512_ps</a></li><li><a href="stdarch_x86/fn._mm512_castsi512_si128.html">stdarch_x86::_mm512_castsi512_si128</a></li><li><a href="stdarch_x86/fn._mm512_castsi512_si256.html">stdarch_x86::_mm512_castsi512_si256</a></li><li><a href="stdarch_x86/fn._mm512_clmulepi64_epi128.html">stdarch_x86::_mm512_clmulepi64_epi128</a></li><li><a href="stdarch_x86/fn._mm512_cmp_epi16_mask.html">stdarch_x86::_mm512_cmp_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmp_epi32_mask.html">stdarch_x86::_mm512_cmp_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmp_epi64_mask.html">stdarch_x86::_mm512_cmp_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmp_epi8_mask.html">stdarch_x86::_mm512_cmp_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmp_epu16_mask.html">stdarch_x86::_mm512_cmp_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmp_epu32_mask.html">stdarch_x86::_mm512_cmp_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmp_epu64_mask.html">stdarch_x86::_mm512_cmp_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmp_epu8_mask.html">stdarch_x86::_mm512_cmp_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmp_pd_mask.html">stdarch_x86::_mm512_cmp_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmp_ph_mask.html">stdarch_x86::_mm512_cmp_ph_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmp_ps_mask.html">stdarch_x86::_mm512_cmp_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmp_round_pd_mask.html">stdarch_x86::_mm512_cmp_round_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmp_round_ph_mask.html">stdarch_x86::_mm512_cmp_round_ph_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmp_round_ps_mask.html">stdarch_x86::_mm512_cmp_round_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpeq_epi16_mask.html">stdarch_x86::_mm512_cmpeq_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpeq_epi32_mask.html">stdarch_x86::_mm512_cmpeq_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpeq_epi64_mask.html">stdarch_x86::_mm512_cmpeq_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpeq_epi8_mask.html">stdarch_x86::_mm512_cmpeq_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpeq_epu16_mask.html">stdarch_x86::_mm512_cmpeq_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpeq_epu32_mask.html">stdarch_x86::_mm512_cmpeq_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpeq_epu64_mask.html">stdarch_x86::_mm512_cmpeq_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpeq_epu8_mask.html">stdarch_x86::_mm512_cmpeq_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpeq_pd_mask.html">stdarch_x86::_mm512_cmpeq_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpeq_ps_mask.html">stdarch_x86::_mm512_cmpeq_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpge_epi16_mask.html">stdarch_x86::_mm512_cmpge_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpge_epi32_mask.html">stdarch_x86::_mm512_cmpge_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpge_epi64_mask.html">stdarch_x86::_mm512_cmpge_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpge_epi8_mask.html">stdarch_x86::_mm512_cmpge_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpge_epu16_mask.html">stdarch_x86::_mm512_cmpge_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpge_epu32_mask.html">stdarch_x86::_mm512_cmpge_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpge_epu64_mask.html">stdarch_x86::_mm512_cmpge_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpge_epu8_mask.html">stdarch_x86::_mm512_cmpge_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpgt_epi16_mask.html">stdarch_x86::_mm512_cmpgt_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpgt_epi32_mask.html">stdarch_x86::_mm512_cmpgt_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpgt_epi64_mask.html">stdarch_x86::_mm512_cmpgt_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpgt_epi8_mask.html">stdarch_x86::_mm512_cmpgt_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpgt_epu16_mask.html">stdarch_x86::_mm512_cmpgt_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpgt_epu32_mask.html">stdarch_x86::_mm512_cmpgt_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpgt_epu64_mask.html">stdarch_x86::_mm512_cmpgt_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpgt_epu8_mask.html">stdarch_x86::_mm512_cmpgt_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmple_epi16_mask.html">stdarch_x86::_mm512_cmple_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmple_epi32_mask.html">stdarch_x86::_mm512_cmple_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmple_epi64_mask.html">stdarch_x86::_mm512_cmple_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmple_epi8_mask.html">stdarch_x86::_mm512_cmple_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmple_epu16_mask.html">stdarch_x86::_mm512_cmple_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmple_epu32_mask.html">stdarch_x86::_mm512_cmple_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmple_epu64_mask.html">stdarch_x86::_mm512_cmple_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmple_epu8_mask.html">stdarch_x86::_mm512_cmple_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmple_pd_mask.html">stdarch_x86::_mm512_cmple_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmple_ps_mask.html">stdarch_x86::_mm512_cmple_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmplt_epi16_mask.html">stdarch_x86::_mm512_cmplt_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmplt_epi32_mask.html">stdarch_x86::_mm512_cmplt_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmplt_epi64_mask.html">stdarch_x86::_mm512_cmplt_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmplt_epi8_mask.html">stdarch_x86::_mm512_cmplt_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmplt_epu16_mask.html">stdarch_x86::_mm512_cmplt_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmplt_epu32_mask.html">stdarch_x86::_mm512_cmplt_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmplt_epu64_mask.html">stdarch_x86::_mm512_cmplt_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmplt_epu8_mask.html">stdarch_x86::_mm512_cmplt_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmplt_pd_mask.html">stdarch_x86::_mm512_cmplt_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmplt_ps_mask.html">stdarch_x86::_mm512_cmplt_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpneq_epi16_mask.html">stdarch_x86::_mm512_cmpneq_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpneq_epi32_mask.html">stdarch_x86::_mm512_cmpneq_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpneq_epi64_mask.html">stdarch_x86::_mm512_cmpneq_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpneq_epi8_mask.html">stdarch_x86::_mm512_cmpneq_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpneq_epu16_mask.html">stdarch_x86::_mm512_cmpneq_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpneq_epu32_mask.html">stdarch_x86::_mm512_cmpneq_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpneq_epu64_mask.html">stdarch_x86::_mm512_cmpneq_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpneq_epu8_mask.html">stdarch_x86::_mm512_cmpneq_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpneq_pd_mask.html">stdarch_x86::_mm512_cmpneq_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpneq_ps_mask.html">stdarch_x86::_mm512_cmpneq_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpnle_pd_mask.html">stdarch_x86::_mm512_cmpnle_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpnle_ps_mask.html">stdarch_x86::_mm512_cmpnle_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpnlt_pd_mask.html">stdarch_x86::_mm512_cmpnlt_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpnlt_ps_mask.html">stdarch_x86::_mm512_cmpnlt_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpord_pd_mask.html">stdarch_x86::_mm512_cmpord_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpord_ps_mask.html">stdarch_x86::_mm512_cmpord_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpunord_pd_mask.html">stdarch_x86::_mm512_cmpunord_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmpunord_ps_mask.html">stdarch_x86::_mm512_cmpunord_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_cmul_pch.html">stdarch_x86::_mm512_cmul_pch</a></li><li><a href="stdarch_x86/fn._mm512_cmul_round_pch.html">stdarch_x86::_mm512_cmul_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_conflict_epi32.html">stdarch_x86::_mm512_conflict_epi32</a></li><li><a href="stdarch_x86/fn._mm512_conflict_epi64.html">stdarch_x86::_mm512_conflict_epi64</a></li><li><a href="stdarch_x86/fn._mm512_conj_pch.html">stdarch_x86::_mm512_conj_pch</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundepi16_ph.html">stdarch_x86::_mm512_cvt_roundepi16_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundepi32_ph.html">stdarch_x86::_mm512_cvt_roundepi32_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundepi32_ps.html">stdarch_x86::_mm512_cvt_roundepi32_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundepi64_pd.html">stdarch_x86::_mm512_cvt_roundepi64_pd</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundepi64_ph.html">stdarch_x86::_mm512_cvt_roundepi64_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundepi64_ps.html">stdarch_x86::_mm512_cvt_roundepi64_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundepu16_ph.html">stdarch_x86::_mm512_cvt_roundepu16_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundepu32_ph.html">stdarch_x86::_mm512_cvt_roundepu32_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundepu32_ps.html">stdarch_x86::_mm512_cvt_roundepu32_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundepu64_pd.html">stdarch_x86::_mm512_cvt_roundepu64_pd</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundepu64_ph.html">stdarch_x86::_mm512_cvt_roundepu64_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundepu64_ps.html">stdarch_x86::_mm512_cvt_roundepu64_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundpd_epi32.html">stdarch_x86::_mm512_cvt_roundpd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundpd_epi64.html">stdarch_x86::_mm512_cvt_roundpd_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundpd_epu32.html">stdarch_x86::_mm512_cvt_roundpd_epu32</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundpd_epu64.html">stdarch_x86::_mm512_cvt_roundpd_epu64</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundpd_ph.html">stdarch_x86::_mm512_cvt_roundpd_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundpd_ps.html">stdarch_x86::_mm512_cvt_roundpd_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundph_epi16.html">stdarch_x86::_mm512_cvt_roundph_epi16</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundph_epi32.html">stdarch_x86::_mm512_cvt_roundph_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundph_epi64.html">stdarch_x86::_mm512_cvt_roundph_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundph_epu16.html">stdarch_x86::_mm512_cvt_roundph_epu16</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundph_epu32.html">stdarch_x86::_mm512_cvt_roundph_epu32</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundph_epu64.html">stdarch_x86::_mm512_cvt_roundph_epu64</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundph_pd.html">stdarch_x86::_mm512_cvt_roundph_pd</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundph_ps.html">stdarch_x86::_mm512_cvt_roundph_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundps_epi32.html">stdarch_x86::_mm512_cvt_roundps_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundps_epi64.html">stdarch_x86::_mm512_cvt_roundps_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundps_epu32.html">stdarch_x86::_mm512_cvt_roundps_epu32</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundps_epu64.html">stdarch_x86::_mm512_cvt_roundps_epu64</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundps_pd.html">stdarch_x86::_mm512_cvt_roundps_pd</a></li><li><a href="stdarch_x86/fn._mm512_cvt_roundps_ph.html">stdarch_x86::_mm512_cvt_roundps_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi16_epi32.html">stdarch_x86::_mm512_cvtepi16_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi16_epi64.html">stdarch_x86::_mm512_cvtepi16_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi16_epi8.html">stdarch_x86::_mm512_cvtepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi16_ph.html">stdarch_x86::_mm512_cvtepi16_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi32_epi16.html">stdarch_x86::_mm512_cvtepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi32_epi64.html">stdarch_x86::_mm512_cvtepi32_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi32_epi8.html">stdarch_x86::_mm512_cvtepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi32_pd.html">stdarch_x86::_mm512_cvtepi32_pd</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi32_ph.html">stdarch_x86::_mm512_cvtepi32_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi32_ps.html">stdarch_x86::_mm512_cvtepi32_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi32lo_pd.html">stdarch_x86::_mm512_cvtepi32lo_pd</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi64_epi16.html">stdarch_x86::_mm512_cvtepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi64_epi32.html">stdarch_x86::_mm512_cvtepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi64_epi8.html">stdarch_x86::_mm512_cvtepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi64_pd.html">stdarch_x86::_mm512_cvtepi64_pd</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi64_ph.html">stdarch_x86::_mm512_cvtepi64_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi64_ps.html">stdarch_x86::_mm512_cvtepi64_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi8_epi16.html">stdarch_x86::_mm512_cvtepi8_epi16</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi8_epi32.html">stdarch_x86::_mm512_cvtepi8_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvtepi8_epi64.html">stdarch_x86::_mm512_cvtepi8_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu16_epi32.html">stdarch_x86::_mm512_cvtepu16_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu16_epi64.html">stdarch_x86::_mm512_cvtepu16_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu16_ph.html">stdarch_x86::_mm512_cvtepu16_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu32_epi64.html">stdarch_x86::_mm512_cvtepu32_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu32_pd.html">stdarch_x86::_mm512_cvtepu32_pd</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu32_ph.html">stdarch_x86::_mm512_cvtepu32_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu32_ps.html">stdarch_x86::_mm512_cvtepu32_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu32lo_pd.html">stdarch_x86::_mm512_cvtepu32lo_pd</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu64_pd.html">stdarch_x86::_mm512_cvtepu64_pd</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu64_ph.html">stdarch_x86::_mm512_cvtepu64_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu64_ps.html">stdarch_x86::_mm512_cvtepu64_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu8_epi16.html">stdarch_x86::_mm512_cvtepu8_epi16</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu8_epi32.html">stdarch_x86::_mm512_cvtepu8_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvtepu8_epi64.html">stdarch_x86::_mm512_cvtepu8_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvtne2ps_pbh.html">stdarch_x86::_mm512_cvtne2ps_pbh</a></li><li><a href="stdarch_x86/fn._mm512_cvtneps_pbh.html">stdarch_x86::_mm512_cvtneps_pbh</a></li><li><a href="stdarch_x86/fn._mm512_cvtpbh_ps.html">stdarch_x86::_mm512_cvtpbh_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvtpd_epi32.html">stdarch_x86::_mm512_cvtpd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvtpd_epi64.html">stdarch_x86::_mm512_cvtpd_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvtpd_epu32.html">stdarch_x86::_mm512_cvtpd_epu32</a></li><li><a href="stdarch_x86/fn._mm512_cvtpd_epu64.html">stdarch_x86::_mm512_cvtpd_epu64</a></li><li><a href="stdarch_x86/fn._mm512_cvtpd_ph.html">stdarch_x86::_mm512_cvtpd_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvtpd_ps.html">stdarch_x86::_mm512_cvtpd_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvtpd_pslo.html">stdarch_x86::_mm512_cvtpd_pslo</a></li><li><a href="stdarch_x86/fn._mm512_cvtph_epi16.html">stdarch_x86::_mm512_cvtph_epi16</a></li><li><a href="stdarch_x86/fn._mm512_cvtph_epi32.html">stdarch_x86::_mm512_cvtph_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvtph_epi64.html">stdarch_x86::_mm512_cvtph_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvtph_epu16.html">stdarch_x86::_mm512_cvtph_epu16</a></li><li><a href="stdarch_x86/fn._mm512_cvtph_epu32.html">stdarch_x86::_mm512_cvtph_epu32</a></li><li><a href="stdarch_x86/fn._mm512_cvtph_epu64.html">stdarch_x86::_mm512_cvtph_epu64</a></li><li><a href="stdarch_x86/fn._mm512_cvtph_pd.html">stdarch_x86::_mm512_cvtph_pd</a></li><li><a href="stdarch_x86/fn._mm512_cvtph_ps.html">stdarch_x86::_mm512_cvtph_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvtps_epi32.html">stdarch_x86::_mm512_cvtps_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvtps_epi64.html">stdarch_x86::_mm512_cvtps_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvtps_epu32.html">stdarch_x86::_mm512_cvtps_epu32</a></li><li><a href="stdarch_x86/fn._mm512_cvtps_epu64.html">stdarch_x86::_mm512_cvtps_epu64</a></li><li><a href="stdarch_x86/fn._mm512_cvtps_pd.html">stdarch_x86::_mm512_cvtps_pd</a></li><li><a href="stdarch_x86/fn._mm512_cvtps_ph.html">stdarch_x86::_mm512_cvtps_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvtpslo_pd.html">stdarch_x86::_mm512_cvtpslo_pd</a></li><li><a href="stdarch_x86/fn._mm512_cvtsd_f64.html">stdarch_x86::_mm512_cvtsd_f64</a></li><li><a href="stdarch_x86/fn._mm512_cvtsepi16_epi8.html">stdarch_x86::_mm512_cvtsepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm512_cvtsepi32_epi16.html">stdarch_x86::_mm512_cvtsepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm512_cvtsepi32_epi8.html">stdarch_x86::_mm512_cvtsepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm512_cvtsepi64_epi16.html">stdarch_x86::_mm512_cvtsepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm512_cvtsepi64_epi32.html">stdarch_x86::_mm512_cvtsepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvtsepi64_epi8.html">stdarch_x86::_mm512_cvtsepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_cvtsh_h.html">stdarch_x86::_mm512_cvtsh_h</a></li><li><a href="stdarch_x86/fn._mm512_cvtsi512_si32.html">stdarch_x86::_mm512_cvtsi512_si32</a></li><li><a href="stdarch_x86/fn._mm512_cvtss_f32.html">stdarch_x86::_mm512_cvtss_f32</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundpd_epi32.html">stdarch_x86::_mm512_cvtt_roundpd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundpd_epi64.html">stdarch_x86::_mm512_cvtt_roundpd_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundpd_epu32.html">stdarch_x86::_mm512_cvtt_roundpd_epu32</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundpd_epu64.html">stdarch_x86::_mm512_cvtt_roundpd_epu64</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundph_epi16.html">stdarch_x86::_mm512_cvtt_roundph_epi16</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundph_epi32.html">stdarch_x86::_mm512_cvtt_roundph_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundph_epi64.html">stdarch_x86::_mm512_cvtt_roundph_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundph_epu16.html">stdarch_x86::_mm512_cvtt_roundph_epu16</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundph_epu32.html">stdarch_x86::_mm512_cvtt_roundph_epu32</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundph_epu64.html">stdarch_x86::_mm512_cvtt_roundph_epu64</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundps_epi32.html">stdarch_x86::_mm512_cvtt_roundps_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundps_epi64.html">stdarch_x86::_mm512_cvtt_roundps_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundps_epu32.html">stdarch_x86::_mm512_cvtt_roundps_epu32</a></li><li><a href="stdarch_x86/fn._mm512_cvtt_roundps_epu64.html">stdarch_x86::_mm512_cvtt_roundps_epu64</a></li><li><a href="stdarch_x86/fn._mm512_cvttpd_epi32.html">stdarch_x86::_mm512_cvttpd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvttpd_epi64.html">stdarch_x86::_mm512_cvttpd_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvttpd_epu32.html">stdarch_x86::_mm512_cvttpd_epu32</a></li><li><a href="stdarch_x86/fn._mm512_cvttpd_epu64.html">stdarch_x86::_mm512_cvttpd_epu64</a></li><li><a href="stdarch_x86/fn._mm512_cvttph_epi16.html">stdarch_x86::_mm512_cvttph_epi16</a></li><li><a href="stdarch_x86/fn._mm512_cvttph_epi32.html">stdarch_x86::_mm512_cvttph_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvttph_epi64.html">stdarch_x86::_mm512_cvttph_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvttph_epu16.html">stdarch_x86::_mm512_cvttph_epu16</a></li><li><a href="stdarch_x86/fn._mm512_cvttph_epu32.html">stdarch_x86::_mm512_cvttph_epu32</a></li><li><a href="stdarch_x86/fn._mm512_cvttph_epu64.html">stdarch_x86::_mm512_cvttph_epu64</a></li><li><a href="stdarch_x86/fn._mm512_cvttps_epi32.html">stdarch_x86::_mm512_cvttps_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvttps_epi64.html">stdarch_x86::_mm512_cvttps_epi64</a></li><li><a href="stdarch_x86/fn._mm512_cvttps_epu32.html">stdarch_x86::_mm512_cvttps_epu32</a></li><li><a href="stdarch_x86/fn._mm512_cvttps_epu64.html">stdarch_x86::_mm512_cvttps_epu64</a></li><li><a href="stdarch_x86/fn._mm512_cvtusepi16_epi8.html">stdarch_x86::_mm512_cvtusepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm512_cvtusepi32_epi16.html">stdarch_x86::_mm512_cvtusepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm512_cvtusepi32_epi8.html">stdarch_x86::_mm512_cvtusepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm512_cvtusepi64_epi16.html">stdarch_x86::_mm512_cvtusepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm512_cvtusepi64_epi32.html">stdarch_x86::_mm512_cvtusepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm512_cvtusepi64_epi8.html">stdarch_x86::_mm512_cvtusepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_cvtx_roundph_ps.html">stdarch_x86::_mm512_cvtx_roundph_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvtx_roundps_ph.html">stdarch_x86::_mm512_cvtx_roundps_ph</a></li><li><a href="stdarch_x86/fn._mm512_cvtxph_ps.html">stdarch_x86::_mm512_cvtxph_ps</a></li><li><a href="stdarch_x86/fn._mm512_cvtxps_ph.html">stdarch_x86::_mm512_cvtxps_ph</a></li><li><a href="stdarch_x86/fn._mm512_dbsad_epu8.html">stdarch_x86::_mm512_dbsad_epu8</a></li><li><a href="stdarch_x86/fn._mm512_div_pd.html">stdarch_x86::_mm512_div_pd</a></li><li><a href="stdarch_x86/fn._mm512_div_ph.html">stdarch_x86::_mm512_div_ph</a></li><li><a href="stdarch_x86/fn._mm512_div_ps.html">stdarch_x86::_mm512_div_ps</a></li><li><a href="stdarch_x86/fn._mm512_div_round_pd.html">stdarch_x86::_mm512_div_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_div_round_ph.html">stdarch_x86::_mm512_div_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_div_round_ps.html">stdarch_x86::_mm512_div_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_dpbf16_ps.html">stdarch_x86::_mm512_dpbf16_ps</a></li><li><a href="stdarch_x86/fn._mm512_dpbusd_epi32.html">stdarch_x86::_mm512_dpbusd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_dpbusds_epi32.html">stdarch_x86::_mm512_dpbusds_epi32</a></li><li><a href="stdarch_x86/fn._mm512_dpwssd_epi32.html">stdarch_x86::_mm512_dpwssd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_dpwssds_epi32.html">stdarch_x86::_mm512_dpwssds_epi32</a></li><li><a href="stdarch_x86/fn._mm512_extractf32x4_ps.html">stdarch_x86::_mm512_extractf32x4_ps</a></li><li><a href="stdarch_x86/fn._mm512_extractf32x8_ps.html">stdarch_x86::_mm512_extractf32x8_ps</a></li><li><a href="stdarch_x86/fn._mm512_extractf64x2_pd.html">stdarch_x86::_mm512_extractf64x2_pd</a></li><li><a href="stdarch_x86/fn._mm512_extractf64x4_pd.html">stdarch_x86::_mm512_extractf64x4_pd</a></li><li><a href="stdarch_x86/fn._mm512_extracti32x4_epi32.html">stdarch_x86::_mm512_extracti32x4_epi32</a></li><li><a href="stdarch_x86/fn._mm512_extracti32x8_epi32.html">stdarch_x86::_mm512_extracti32x8_epi32</a></li><li><a href="stdarch_x86/fn._mm512_extracti64x2_epi64.html">stdarch_x86::_mm512_extracti64x2_epi64</a></li><li><a href="stdarch_x86/fn._mm512_extracti64x4_epi64.html">stdarch_x86::_mm512_extracti64x4_epi64</a></li><li><a href="stdarch_x86/fn._mm512_fcmadd_pch.html">stdarch_x86::_mm512_fcmadd_pch</a></li><li><a href="stdarch_x86/fn._mm512_fcmadd_round_pch.html">stdarch_x86::_mm512_fcmadd_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_fcmul_pch.html">stdarch_x86::_mm512_fcmul_pch</a></li><li><a href="stdarch_x86/fn._mm512_fcmul_round_pch.html">stdarch_x86::_mm512_fcmul_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_fixupimm_pd.html">stdarch_x86::_mm512_fixupimm_pd</a></li><li><a href="stdarch_x86/fn._mm512_fixupimm_ps.html">stdarch_x86::_mm512_fixupimm_ps</a></li><li><a href="stdarch_x86/fn._mm512_fixupimm_round_pd.html">stdarch_x86::_mm512_fixupimm_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_fixupimm_round_ps.html">stdarch_x86::_mm512_fixupimm_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_fmadd_pch.html">stdarch_x86::_mm512_fmadd_pch</a></li><li><a href="stdarch_x86/fn._mm512_fmadd_pd.html">stdarch_x86::_mm512_fmadd_pd</a></li><li><a href="stdarch_x86/fn._mm512_fmadd_ph.html">stdarch_x86::_mm512_fmadd_ph</a></li><li><a href="stdarch_x86/fn._mm512_fmadd_ps.html">stdarch_x86::_mm512_fmadd_ps</a></li><li><a href="stdarch_x86/fn._mm512_fmadd_round_pch.html">stdarch_x86::_mm512_fmadd_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_fmadd_round_pd.html">stdarch_x86::_mm512_fmadd_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_fmadd_round_ph.html">stdarch_x86::_mm512_fmadd_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_fmadd_round_ps.html">stdarch_x86::_mm512_fmadd_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_fmaddsub_pd.html">stdarch_x86::_mm512_fmaddsub_pd</a></li><li><a href="stdarch_x86/fn._mm512_fmaddsub_ph.html">stdarch_x86::_mm512_fmaddsub_ph</a></li><li><a href="stdarch_x86/fn._mm512_fmaddsub_ps.html">stdarch_x86::_mm512_fmaddsub_ps</a></li><li><a href="stdarch_x86/fn._mm512_fmaddsub_round_pd.html">stdarch_x86::_mm512_fmaddsub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_fmaddsub_round_ph.html">stdarch_x86::_mm512_fmaddsub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_fmaddsub_round_ps.html">stdarch_x86::_mm512_fmaddsub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_fmsub_pd.html">stdarch_x86::_mm512_fmsub_pd</a></li><li><a href="stdarch_x86/fn._mm512_fmsub_ph.html">stdarch_x86::_mm512_fmsub_ph</a></li><li><a href="stdarch_x86/fn._mm512_fmsub_ps.html">stdarch_x86::_mm512_fmsub_ps</a></li><li><a href="stdarch_x86/fn._mm512_fmsub_round_pd.html">stdarch_x86::_mm512_fmsub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_fmsub_round_ph.html">stdarch_x86::_mm512_fmsub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_fmsub_round_ps.html">stdarch_x86::_mm512_fmsub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_fmsubadd_pd.html">stdarch_x86::_mm512_fmsubadd_pd</a></li><li><a href="stdarch_x86/fn._mm512_fmsubadd_ph.html">stdarch_x86::_mm512_fmsubadd_ph</a></li><li><a href="stdarch_x86/fn._mm512_fmsubadd_ps.html">stdarch_x86::_mm512_fmsubadd_ps</a></li><li><a href="stdarch_x86/fn._mm512_fmsubadd_round_pd.html">stdarch_x86::_mm512_fmsubadd_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_fmsubadd_round_ph.html">stdarch_x86::_mm512_fmsubadd_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_fmsubadd_round_ps.html">stdarch_x86::_mm512_fmsubadd_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_fmul_pch.html">stdarch_x86::_mm512_fmul_pch</a></li><li><a href="stdarch_x86/fn._mm512_fmul_round_pch.html">stdarch_x86::_mm512_fmul_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_fnmadd_pd.html">stdarch_x86::_mm512_fnmadd_pd</a></li><li><a href="stdarch_x86/fn._mm512_fnmadd_ph.html">stdarch_x86::_mm512_fnmadd_ph</a></li><li><a href="stdarch_x86/fn._mm512_fnmadd_ps.html">stdarch_x86::_mm512_fnmadd_ps</a></li><li><a href="stdarch_x86/fn._mm512_fnmadd_round_pd.html">stdarch_x86::_mm512_fnmadd_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_fnmadd_round_ph.html">stdarch_x86::_mm512_fnmadd_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_fnmadd_round_ps.html">stdarch_x86::_mm512_fnmadd_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_fnmsub_pd.html">stdarch_x86::_mm512_fnmsub_pd</a></li><li><a href="stdarch_x86/fn._mm512_fnmsub_ph.html">stdarch_x86::_mm512_fnmsub_ph</a></li><li><a href="stdarch_x86/fn._mm512_fnmsub_ps.html">stdarch_x86::_mm512_fnmsub_ps</a></li><li><a href="stdarch_x86/fn._mm512_fnmsub_round_pd.html">stdarch_x86::_mm512_fnmsub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_fnmsub_round_ph.html">stdarch_x86::_mm512_fnmsub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_fnmsub_round_ps.html">stdarch_x86::_mm512_fnmsub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_fpclass_pd_mask.html">stdarch_x86::_mm512_fpclass_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_fpclass_ph_mask.html">stdarch_x86::_mm512_fpclass_ph_mask</a></li><li><a href="stdarch_x86/fn._mm512_fpclass_ps_mask.html">stdarch_x86::_mm512_fpclass_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_getexp_pd.html">stdarch_x86::_mm512_getexp_pd</a></li><li><a href="stdarch_x86/fn._mm512_getexp_ph.html">stdarch_x86::_mm512_getexp_ph</a></li><li><a href="stdarch_x86/fn._mm512_getexp_ps.html">stdarch_x86::_mm512_getexp_ps</a></li><li><a href="stdarch_x86/fn._mm512_getexp_round_pd.html">stdarch_x86::_mm512_getexp_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_getexp_round_ph.html">stdarch_x86::_mm512_getexp_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_getexp_round_ps.html">stdarch_x86::_mm512_getexp_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_getmant_pd.html">stdarch_x86::_mm512_getmant_pd</a></li><li><a href="stdarch_x86/fn._mm512_getmant_ph.html">stdarch_x86::_mm512_getmant_ph</a></li><li><a href="stdarch_x86/fn._mm512_getmant_ps.html">stdarch_x86::_mm512_getmant_ps</a></li><li><a href="stdarch_x86/fn._mm512_getmant_round_pd.html">stdarch_x86::_mm512_getmant_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_getmant_round_ph.html">stdarch_x86::_mm512_getmant_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_getmant_round_ps.html">stdarch_x86::_mm512_getmant_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_gf2p8affine_epi64_epi8.html">stdarch_x86::_mm512_gf2p8affine_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_gf2p8affineinv_epi64_epi8.html">stdarch_x86::_mm512_gf2p8affineinv_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_gf2p8mul_epi8.html">stdarch_x86::_mm512_gf2p8mul_epi8</a></li><li><a href="stdarch_x86/fn._mm512_i32gather_epi32.html">stdarch_x86::_mm512_i32gather_epi32</a></li><li><a href="stdarch_x86/fn._mm512_i32gather_epi64.html">stdarch_x86::_mm512_i32gather_epi64</a></li><li><a href="stdarch_x86/fn._mm512_i32gather_pd.html">stdarch_x86::_mm512_i32gather_pd</a></li><li><a href="stdarch_x86/fn._mm512_i32gather_ps.html">stdarch_x86::_mm512_i32gather_ps</a></li><li><a href="stdarch_x86/fn._mm512_i32logather_epi64.html">stdarch_x86::_mm512_i32logather_epi64</a></li><li><a href="stdarch_x86/fn._mm512_i32logather_pd.html">stdarch_x86::_mm512_i32logather_pd</a></li><li><a href="stdarch_x86/fn._mm512_i32loscatter_epi64.html">stdarch_x86::_mm512_i32loscatter_epi64</a></li><li><a href="stdarch_x86/fn._mm512_i32loscatter_pd.html">stdarch_x86::_mm512_i32loscatter_pd</a></li><li><a href="stdarch_x86/fn._mm512_i32scatter_epi32.html">stdarch_x86::_mm512_i32scatter_epi32</a></li><li><a href="stdarch_x86/fn._mm512_i32scatter_epi64.html">stdarch_x86::_mm512_i32scatter_epi64</a></li><li><a href="stdarch_x86/fn._mm512_i32scatter_pd.html">stdarch_x86::_mm512_i32scatter_pd</a></li><li><a href="stdarch_x86/fn._mm512_i32scatter_ps.html">stdarch_x86::_mm512_i32scatter_ps</a></li><li><a href="stdarch_x86/fn._mm512_i64gather_epi32.html">stdarch_x86::_mm512_i64gather_epi32</a></li><li><a href="stdarch_x86/fn._mm512_i64gather_epi64.html">stdarch_x86::_mm512_i64gather_epi64</a></li><li><a href="stdarch_x86/fn._mm512_i64gather_pd.html">stdarch_x86::_mm512_i64gather_pd</a></li><li><a href="stdarch_x86/fn._mm512_i64gather_ps.html">stdarch_x86::_mm512_i64gather_ps</a></li><li><a href="stdarch_x86/fn._mm512_i64scatter_epi32.html">stdarch_x86::_mm512_i64scatter_epi32</a></li><li><a href="stdarch_x86/fn._mm512_i64scatter_epi64.html">stdarch_x86::_mm512_i64scatter_epi64</a></li><li><a href="stdarch_x86/fn._mm512_i64scatter_pd.html">stdarch_x86::_mm512_i64scatter_pd</a></li><li><a href="stdarch_x86/fn._mm512_i64scatter_ps.html">stdarch_x86::_mm512_i64scatter_ps</a></li><li><a href="stdarch_x86/fn._mm512_insertf32x4.html">stdarch_x86::_mm512_insertf32x4</a></li><li><a href="stdarch_x86/fn._mm512_insertf32x8.html">stdarch_x86::_mm512_insertf32x8</a></li><li><a href="stdarch_x86/fn._mm512_insertf64x2.html">stdarch_x86::_mm512_insertf64x2</a></li><li><a href="stdarch_x86/fn._mm512_insertf64x4.html">stdarch_x86::_mm512_insertf64x4</a></li><li><a href="stdarch_x86/fn._mm512_inserti32x4.html">stdarch_x86::_mm512_inserti32x4</a></li><li><a href="stdarch_x86/fn._mm512_inserti32x8.html">stdarch_x86::_mm512_inserti32x8</a></li><li><a href="stdarch_x86/fn._mm512_inserti64x2.html">stdarch_x86::_mm512_inserti64x2</a></li><li><a href="stdarch_x86/fn._mm512_inserti64x4.html">stdarch_x86::_mm512_inserti64x4</a></li><li><a href="stdarch_x86/fn._mm512_int2mask.html">stdarch_x86::_mm512_int2mask</a></li><li><a href="stdarch_x86/fn._mm512_kand.html">stdarch_x86::_mm512_kand</a></li><li><a href="stdarch_x86/fn._mm512_kandn.html">stdarch_x86::_mm512_kandn</a></li><li><a href="stdarch_x86/fn._mm512_kmov.html">stdarch_x86::_mm512_kmov</a></li><li><a href="stdarch_x86/fn._mm512_knot.html">stdarch_x86::_mm512_knot</a></li><li><a href="stdarch_x86/fn._mm512_kor.html">stdarch_x86::_mm512_kor</a></li><li><a href="stdarch_x86/fn._mm512_kortestc.html">stdarch_x86::_mm512_kortestc</a></li><li><a href="stdarch_x86/fn._mm512_kortestz.html">stdarch_x86::_mm512_kortestz</a></li><li><a href="stdarch_x86/fn._mm512_kunpackb.html">stdarch_x86::_mm512_kunpackb</a></li><li><a href="stdarch_x86/fn._mm512_kunpackd.html">stdarch_x86::_mm512_kunpackd</a></li><li><a href="stdarch_x86/fn._mm512_kunpackw.html">stdarch_x86::_mm512_kunpackw</a></li><li><a href="stdarch_x86/fn._mm512_kxnor.html">stdarch_x86::_mm512_kxnor</a></li><li><a href="stdarch_x86/fn._mm512_kxor.html">stdarch_x86::_mm512_kxor</a></li><li><a href="stdarch_x86/fn._mm512_load_epi32.html">stdarch_x86::_mm512_load_epi32</a></li><li><a href="stdarch_x86/fn._mm512_load_epi64.html">stdarch_x86::_mm512_load_epi64</a></li><li><a href="stdarch_x86/fn._mm512_load_pd.html">stdarch_x86::_mm512_load_pd</a></li><li><a href="stdarch_x86/fn._mm512_load_ph.html">stdarch_x86::_mm512_load_ph</a></li><li><a href="stdarch_x86/fn._mm512_load_ps.html">stdarch_x86::_mm512_load_ps</a></li><li><a href="stdarch_x86/fn._mm512_load_si512.html">stdarch_x86::_mm512_load_si512</a></li><li><a href="stdarch_x86/fn._mm512_loadu_epi16.html">stdarch_x86::_mm512_loadu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_loadu_epi32.html">stdarch_x86::_mm512_loadu_epi32</a></li><li><a href="stdarch_x86/fn._mm512_loadu_epi64.html">stdarch_x86::_mm512_loadu_epi64</a></li><li><a href="stdarch_x86/fn._mm512_loadu_epi8.html">stdarch_x86::_mm512_loadu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_loadu_pd.html">stdarch_x86::_mm512_loadu_pd</a></li><li><a href="stdarch_x86/fn._mm512_loadu_ph.html">stdarch_x86::_mm512_loadu_ph</a></li><li><a href="stdarch_x86/fn._mm512_loadu_ps.html">stdarch_x86::_mm512_loadu_ps</a></li><li><a href="stdarch_x86/fn._mm512_loadu_si512.html">stdarch_x86::_mm512_loadu_si512</a></li><li><a href="stdarch_x86/fn._mm512_lzcnt_epi32.html">stdarch_x86::_mm512_lzcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm512_lzcnt_epi64.html">stdarch_x86::_mm512_lzcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm512_madd52hi_epu64.html">stdarch_x86::_mm512_madd52hi_epu64</a></li><li><a href="stdarch_x86/fn._mm512_madd52lo_epu64.html">stdarch_x86::_mm512_madd52lo_epu64</a></li><li><a href="stdarch_x86/fn._mm512_madd_epi16.html">stdarch_x86::_mm512_madd_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maddubs_epi16.html">stdarch_x86::_mm512_maddubs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask2_permutex2var_epi16.html">stdarch_x86::_mm512_mask2_permutex2var_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask2_permutex2var_epi32.html">stdarch_x86::_mm512_mask2_permutex2var_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask2_permutex2var_epi64.html">stdarch_x86::_mm512_mask2_permutex2var_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask2_permutex2var_epi8.html">stdarch_x86::_mm512_mask2_permutex2var_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask2_permutex2var_pd.html">stdarch_x86::_mm512_mask2_permutex2var_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask2_permutex2var_ps.html">stdarch_x86::_mm512_mask2_permutex2var_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask2int.html">stdarch_x86::_mm512_mask2int</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fcmadd_pch.html">stdarch_x86::_mm512_mask3_fcmadd_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fcmadd_round_pch.html">stdarch_x86::_mm512_mask3_fcmadd_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmadd_pch.html">stdarch_x86::_mm512_mask3_fmadd_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmadd_pd.html">stdarch_x86::_mm512_mask3_fmadd_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmadd_ph.html">stdarch_x86::_mm512_mask3_fmadd_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmadd_ps.html">stdarch_x86::_mm512_mask3_fmadd_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmadd_round_pch.html">stdarch_x86::_mm512_mask3_fmadd_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmadd_round_pd.html">stdarch_x86::_mm512_mask3_fmadd_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmadd_round_ph.html">stdarch_x86::_mm512_mask3_fmadd_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmadd_round_ps.html">stdarch_x86::_mm512_mask3_fmadd_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmaddsub_pd.html">stdarch_x86::_mm512_mask3_fmaddsub_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmaddsub_ph.html">stdarch_x86::_mm512_mask3_fmaddsub_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmaddsub_ps.html">stdarch_x86::_mm512_mask3_fmaddsub_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmaddsub_round_pd.html">stdarch_x86::_mm512_mask3_fmaddsub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmaddsub_round_ph.html">stdarch_x86::_mm512_mask3_fmaddsub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmaddsub_round_ps.html">stdarch_x86::_mm512_mask3_fmaddsub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmsub_pd.html">stdarch_x86::_mm512_mask3_fmsub_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmsub_ph.html">stdarch_x86::_mm512_mask3_fmsub_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmsub_ps.html">stdarch_x86::_mm512_mask3_fmsub_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmsub_round_pd.html">stdarch_x86::_mm512_mask3_fmsub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmsub_round_ph.html">stdarch_x86::_mm512_mask3_fmsub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmsub_round_ps.html">stdarch_x86::_mm512_mask3_fmsub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmsubadd_pd.html">stdarch_x86::_mm512_mask3_fmsubadd_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmsubadd_ph.html">stdarch_x86::_mm512_mask3_fmsubadd_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmsubadd_ps.html">stdarch_x86::_mm512_mask3_fmsubadd_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmsubadd_round_pd.html">stdarch_x86::_mm512_mask3_fmsubadd_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmsubadd_round_ph.html">stdarch_x86::_mm512_mask3_fmsubadd_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fmsubadd_round_ps.html">stdarch_x86::_mm512_mask3_fmsubadd_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fnmadd_pd.html">stdarch_x86::_mm512_mask3_fnmadd_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fnmadd_ph.html">stdarch_x86::_mm512_mask3_fnmadd_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fnmadd_ps.html">stdarch_x86::_mm512_mask3_fnmadd_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fnmadd_round_pd.html">stdarch_x86::_mm512_mask3_fnmadd_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fnmadd_round_ph.html">stdarch_x86::_mm512_mask3_fnmadd_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fnmadd_round_ps.html">stdarch_x86::_mm512_mask3_fnmadd_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fnmsub_pd.html">stdarch_x86::_mm512_mask3_fnmsub_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fnmsub_ph.html">stdarch_x86::_mm512_mask3_fnmsub_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fnmsub_ps.html">stdarch_x86::_mm512_mask3_fnmsub_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fnmsub_round_pd.html">stdarch_x86::_mm512_mask3_fnmsub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fnmsub_round_ph.html">stdarch_x86::_mm512_mask3_fnmsub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask3_fnmsub_round_ps.html">stdarch_x86::_mm512_mask3_fnmsub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_abs_epi16.html">stdarch_x86::_mm512_mask_abs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_abs_epi32.html">stdarch_x86::_mm512_mask_abs_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_abs_epi64.html">stdarch_x86::_mm512_mask_abs_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_abs_epi8.html">stdarch_x86::_mm512_mask_abs_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_abs_pd.html">stdarch_x86::_mm512_mask_abs_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_abs_ps.html">stdarch_x86::_mm512_mask_abs_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_add_epi16.html">stdarch_x86::_mm512_mask_add_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_add_epi32.html">stdarch_x86::_mm512_mask_add_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_add_epi64.html">stdarch_x86::_mm512_mask_add_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_add_epi8.html">stdarch_x86::_mm512_mask_add_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_add_pd.html">stdarch_x86::_mm512_mask_add_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_add_ph.html">stdarch_x86::_mm512_mask_add_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_add_ps.html">stdarch_x86::_mm512_mask_add_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_add_round_pd.html">stdarch_x86::_mm512_mask_add_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_add_round_ph.html">stdarch_x86::_mm512_mask_add_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_add_round_ps.html">stdarch_x86::_mm512_mask_add_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_adds_epi16.html">stdarch_x86::_mm512_mask_adds_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_adds_epi8.html">stdarch_x86::_mm512_mask_adds_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_adds_epu16.html">stdarch_x86::_mm512_mask_adds_epu16</a></li><li><a href="stdarch_x86/fn._mm512_mask_adds_epu8.html">stdarch_x86::_mm512_mask_adds_epu8</a></li><li><a href="stdarch_x86/fn._mm512_mask_alignr_epi32.html">stdarch_x86::_mm512_mask_alignr_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_alignr_epi64.html">stdarch_x86::_mm512_mask_alignr_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_alignr_epi8.html">stdarch_x86::_mm512_mask_alignr_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_and_epi32.html">stdarch_x86::_mm512_mask_and_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_and_epi64.html">stdarch_x86::_mm512_mask_and_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_and_pd.html">stdarch_x86::_mm512_mask_and_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_and_ps.html">stdarch_x86::_mm512_mask_and_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_andnot_epi32.html">stdarch_x86::_mm512_mask_andnot_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_andnot_epi64.html">stdarch_x86::_mm512_mask_andnot_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_andnot_pd.html">stdarch_x86::_mm512_mask_andnot_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_andnot_ps.html">stdarch_x86::_mm512_mask_andnot_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_avg_epu16.html">stdarch_x86::_mm512_mask_avg_epu16</a></li><li><a href="stdarch_x86/fn._mm512_mask_avg_epu8.html">stdarch_x86::_mm512_mask_avg_epu8</a></li><li><a href="stdarch_x86/fn._mm512_mask_bitshuffle_epi64_mask.html">stdarch_x86::_mm512_mask_bitshuffle_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_blend_epi16.html">stdarch_x86::_mm512_mask_blend_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_blend_epi32.html">stdarch_x86::_mm512_mask_blend_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_blend_epi64.html">stdarch_x86::_mm512_mask_blend_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_blend_epi8.html">stdarch_x86::_mm512_mask_blend_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_blend_pd.html">stdarch_x86::_mm512_mask_blend_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_blend_ph.html">stdarch_x86::_mm512_mask_blend_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_blend_ps.html">stdarch_x86::_mm512_mask_blend_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcast_f32x2.html">stdarch_x86::_mm512_mask_broadcast_f32x2</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcast_f32x4.html">stdarch_x86::_mm512_mask_broadcast_f32x4</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcast_f32x8.html">stdarch_x86::_mm512_mask_broadcast_f32x8</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcast_f64x2.html">stdarch_x86::_mm512_mask_broadcast_f64x2</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcast_f64x4.html">stdarch_x86::_mm512_mask_broadcast_f64x4</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcast_i32x2.html">stdarch_x86::_mm512_mask_broadcast_i32x2</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcast_i32x4.html">stdarch_x86::_mm512_mask_broadcast_i32x4</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcast_i32x8.html">stdarch_x86::_mm512_mask_broadcast_i32x8</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcast_i64x2.html">stdarch_x86::_mm512_mask_broadcast_i64x2</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcast_i64x4.html">stdarch_x86::_mm512_mask_broadcast_i64x4</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcastb_epi8.html">stdarch_x86::_mm512_mask_broadcastb_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcastd_epi32.html">stdarch_x86::_mm512_mask_broadcastd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcastq_epi64.html">stdarch_x86::_mm512_mask_broadcastq_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcastsd_pd.html">stdarch_x86::_mm512_mask_broadcastsd_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcastss_ps.html">stdarch_x86::_mm512_mask_broadcastss_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_broadcastw_epi16.html">stdarch_x86::_mm512_mask_broadcastw_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_epi16_mask.html">stdarch_x86::_mm512_mask_cmp_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_epi32_mask.html">stdarch_x86::_mm512_mask_cmp_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_epi64_mask.html">stdarch_x86::_mm512_mask_cmp_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_epi8_mask.html">stdarch_x86::_mm512_mask_cmp_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_epu16_mask.html">stdarch_x86::_mm512_mask_cmp_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_epu32_mask.html">stdarch_x86::_mm512_mask_cmp_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_epu64_mask.html">stdarch_x86::_mm512_mask_cmp_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_epu8_mask.html">stdarch_x86::_mm512_mask_cmp_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_pd_mask.html">stdarch_x86::_mm512_mask_cmp_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_ph_mask.html">stdarch_x86::_mm512_mask_cmp_ph_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_ps_mask.html">stdarch_x86::_mm512_mask_cmp_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_round_pd_mask.html">stdarch_x86::_mm512_mask_cmp_round_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_round_ph_mask.html">stdarch_x86::_mm512_mask_cmp_round_ph_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmp_round_ps_mask.html">stdarch_x86::_mm512_mask_cmp_round_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpeq_epi16_mask.html">stdarch_x86::_mm512_mask_cmpeq_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpeq_epi32_mask.html">stdarch_x86::_mm512_mask_cmpeq_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpeq_epi64_mask.html">stdarch_x86::_mm512_mask_cmpeq_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpeq_epi8_mask.html">stdarch_x86::_mm512_mask_cmpeq_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpeq_epu16_mask.html">stdarch_x86::_mm512_mask_cmpeq_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpeq_epu32_mask.html">stdarch_x86::_mm512_mask_cmpeq_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpeq_epu64_mask.html">stdarch_x86::_mm512_mask_cmpeq_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpeq_epu8_mask.html">stdarch_x86::_mm512_mask_cmpeq_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpeq_pd_mask.html">stdarch_x86::_mm512_mask_cmpeq_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpeq_ps_mask.html">stdarch_x86::_mm512_mask_cmpeq_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpge_epi16_mask.html">stdarch_x86::_mm512_mask_cmpge_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpge_epi32_mask.html">stdarch_x86::_mm512_mask_cmpge_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpge_epi64_mask.html">stdarch_x86::_mm512_mask_cmpge_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpge_epi8_mask.html">stdarch_x86::_mm512_mask_cmpge_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpge_epu16_mask.html">stdarch_x86::_mm512_mask_cmpge_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpge_epu32_mask.html">stdarch_x86::_mm512_mask_cmpge_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpge_epu64_mask.html">stdarch_x86::_mm512_mask_cmpge_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpge_epu8_mask.html">stdarch_x86::_mm512_mask_cmpge_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpgt_epi16_mask.html">stdarch_x86::_mm512_mask_cmpgt_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpgt_epi32_mask.html">stdarch_x86::_mm512_mask_cmpgt_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpgt_epi64_mask.html">stdarch_x86::_mm512_mask_cmpgt_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpgt_epi8_mask.html">stdarch_x86::_mm512_mask_cmpgt_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpgt_epu16_mask.html">stdarch_x86::_mm512_mask_cmpgt_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpgt_epu32_mask.html">stdarch_x86::_mm512_mask_cmpgt_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpgt_epu64_mask.html">stdarch_x86::_mm512_mask_cmpgt_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpgt_epu8_mask.html">stdarch_x86::_mm512_mask_cmpgt_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmple_epi16_mask.html">stdarch_x86::_mm512_mask_cmple_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmple_epi32_mask.html">stdarch_x86::_mm512_mask_cmple_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmple_epi64_mask.html">stdarch_x86::_mm512_mask_cmple_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmple_epi8_mask.html">stdarch_x86::_mm512_mask_cmple_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmple_epu16_mask.html">stdarch_x86::_mm512_mask_cmple_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmple_epu32_mask.html">stdarch_x86::_mm512_mask_cmple_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmple_epu64_mask.html">stdarch_x86::_mm512_mask_cmple_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmple_epu8_mask.html">stdarch_x86::_mm512_mask_cmple_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmple_pd_mask.html">stdarch_x86::_mm512_mask_cmple_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmple_ps_mask.html">stdarch_x86::_mm512_mask_cmple_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmplt_epi16_mask.html">stdarch_x86::_mm512_mask_cmplt_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmplt_epi32_mask.html">stdarch_x86::_mm512_mask_cmplt_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmplt_epi64_mask.html">stdarch_x86::_mm512_mask_cmplt_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmplt_epi8_mask.html">stdarch_x86::_mm512_mask_cmplt_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmplt_epu16_mask.html">stdarch_x86::_mm512_mask_cmplt_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmplt_epu32_mask.html">stdarch_x86::_mm512_mask_cmplt_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmplt_epu64_mask.html">stdarch_x86::_mm512_mask_cmplt_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmplt_epu8_mask.html">stdarch_x86::_mm512_mask_cmplt_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmplt_pd_mask.html">stdarch_x86::_mm512_mask_cmplt_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmplt_ps_mask.html">stdarch_x86::_mm512_mask_cmplt_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpneq_epi16_mask.html">stdarch_x86::_mm512_mask_cmpneq_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpneq_epi32_mask.html">stdarch_x86::_mm512_mask_cmpneq_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpneq_epi64_mask.html">stdarch_x86::_mm512_mask_cmpneq_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpneq_epi8_mask.html">stdarch_x86::_mm512_mask_cmpneq_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpneq_epu16_mask.html">stdarch_x86::_mm512_mask_cmpneq_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpneq_epu32_mask.html">stdarch_x86::_mm512_mask_cmpneq_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpneq_epu64_mask.html">stdarch_x86::_mm512_mask_cmpneq_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpneq_epu8_mask.html">stdarch_x86::_mm512_mask_cmpneq_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpneq_pd_mask.html">stdarch_x86::_mm512_mask_cmpneq_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpneq_ps_mask.html">stdarch_x86::_mm512_mask_cmpneq_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpnle_pd_mask.html">stdarch_x86::_mm512_mask_cmpnle_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpnle_ps_mask.html">stdarch_x86::_mm512_mask_cmpnle_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpnlt_pd_mask.html">stdarch_x86::_mm512_mask_cmpnlt_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpnlt_ps_mask.html">stdarch_x86::_mm512_mask_cmpnlt_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpord_pd_mask.html">stdarch_x86::_mm512_mask_cmpord_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpord_ps_mask.html">stdarch_x86::_mm512_mask_cmpord_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpunord_pd_mask.html">stdarch_x86::_mm512_mask_cmpunord_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmpunord_ps_mask.html">stdarch_x86::_mm512_mask_cmpunord_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmul_pch.html">stdarch_x86::_mm512_mask_cmul_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask_cmul_round_pch.html">stdarch_x86::_mm512_mask_cmul_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask_compress_epi16.html">stdarch_x86::_mm512_mask_compress_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_compress_epi32.html">stdarch_x86::_mm512_mask_compress_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_compress_epi64.html">stdarch_x86::_mm512_mask_compress_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_compress_epi8.html">stdarch_x86::_mm512_mask_compress_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_compress_pd.html">stdarch_x86::_mm512_mask_compress_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_compress_ps.html">stdarch_x86::_mm512_mask_compress_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_compressstoreu_epi16.html">stdarch_x86::_mm512_mask_compressstoreu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_compressstoreu_epi32.html">stdarch_x86::_mm512_mask_compressstoreu_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_compressstoreu_epi64.html">stdarch_x86::_mm512_mask_compressstoreu_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_compressstoreu_epi8.html">stdarch_x86::_mm512_mask_compressstoreu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_compressstoreu_pd.html">stdarch_x86::_mm512_mask_compressstoreu_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_compressstoreu_ps.html">stdarch_x86::_mm512_mask_compressstoreu_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_conflict_epi32.html">stdarch_x86::_mm512_mask_conflict_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_conflict_epi64.html">stdarch_x86::_mm512_mask_conflict_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_conj_pch.html">stdarch_x86::_mm512_mask_conj_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundepi16_ph.html">stdarch_x86::_mm512_mask_cvt_roundepi16_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundepi32_ph.html">stdarch_x86::_mm512_mask_cvt_roundepi32_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundepi32_ps.html">stdarch_x86::_mm512_mask_cvt_roundepi32_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundepi64_pd.html">stdarch_x86::_mm512_mask_cvt_roundepi64_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundepi64_ph.html">stdarch_x86::_mm512_mask_cvt_roundepi64_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundepi64_ps.html">stdarch_x86::_mm512_mask_cvt_roundepi64_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundepu16_ph.html">stdarch_x86::_mm512_mask_cvt_roundepu16_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundepu32_ph.html">stdarch_x86::_mm512_mask_cvt_roundepu32_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundepu32_ps.html">stdarch_x86::_mm512_mask_cvt_roundepu32_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundepu64_pd.html">stdarch_x86::_mm512_mask_cvt_roundepu64_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundepu64_ph.html">stdarch_x86::_mm512_mask_cvt_roundepu64_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundepu64_ps.html">stdarch_x86::_mm512_mask_cvt_roundepu64_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundpd_epi32.html">stdarch_x86::_mm512_mask_cvt_roundpd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundpd_epi64.html">stdarch_x86::_mm512_mask_cvt_roundpd_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundpd_epu32.html">stdarch_x86::_mm512_mask_cvt_roundpd_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundpd_epu64.html">stdarch_x86::_mm512_mask_cvt_roundpd_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundpd_ph.html">stdarch_x86::_mm512_mask_cvt_roundpd_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundpd_ps.html">stdarch_x86::_mm512_mask_cvt_roundpd_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundph_epi16.html">stdarch_x86::_mm512_mask_cvt_roundph_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundph_epi32.html">stdarch_x86::_mm512_mask_cvt_roundph_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundph_epi64.html">stdarch_x86::_mm512_mask_cvt_roundph_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundph_epu16.html">stdarch_x86::_mm512_mask_cvt_roundph_epu16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundph_epu32.html">stdarch_x86::_mm512_mask_cvt_roundph_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundph_epu64.html">stdarch_x86::_mm512_mask_cvt_roundph_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundph_pd.html">stdarch_x86::_mm512_mask_cvt_roundph_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundph_ps.html">stdarch_x86::_mm512_mask_cvt_roundph_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundps_epi32.html">stdarch_x86::_mm512_mask_cvt_roundps_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundps_epi64.html">stdarch_x86::_mm512_mask_cvt_roundps_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundps_epu32.html">stdarch_x86::_mm512_mask_cvt_roundps_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundps_epu64.html">stdarch_x86::_mm512_mask_cvt_roundps_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundps_pd.html">stdarch_x86::_mm512_mask_cvt_roundps_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvt_roundps_ph.html">stdarch_x86::_mm512_mask_cvt_roundps_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi16_epi32.html">stdarch_x86::_mm512_mask_cvtepi16_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi16_epi64.html">stdarch_x86::_mm512_mask_cvtepi16_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi16_epi8.html">stdarch_x86::_mm512_mask_cvtepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi16_ph.html">stdarch_x86::_mm512_mask_cvtepi16_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi16_storeu_epi8.html">stdarch_x86::_mm512_mask_cvtepi16_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi32_epi16.html">stdarch_x86::_mm512_mask_cvtepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi32_epi64.html">stdarch_x86::_mm512_mask_cvtepi32_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi32_epi8.html">stdarch_x86::_mm512_mask_cvtepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi32_pd.html">stdarch_x86::_mm512_mask_cvtepi32_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi32_ph.html">stdarch_x86::_mm512_mask_cvtepi32_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi32_ps.html">stdarch_x86::_mm512_mask_cvtepi32_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi32_storeu_epi16.html">stdarch_x86::_mm512_mask_cvtepi32_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi32_storeu_epi8.html">stdarch_x86::_mm512_mask_cvtepi32_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi32lo_pd.html">stdarch_x86::_mm512_mask_cvtepi32lo_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi64_epi16.html">stdarch_x86::_mm512_mask_cvtepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi64_epi32.html">stdarch_x86::_mm512_mask_cvtepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi64_epi8.html">stdarch_x86::_mm512_mask_cvtepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi64_pd.html">stdarch_x86::_mm512_mask_cvtepi64_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi64_ph.html">stdarch_x86::_mm512_mask_cvtepi64_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi64_ps.html">stdarch_x86::_mm512_mask_cvtepi64_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi64_storeu_epi16.html">stdarch_x86::_mm512_mask_cvtepi64_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi64_storeu_epi32.html">stdarch_x86::_mm512_mask_cvtepi64_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi64_storeu_epi8.html">stdarch_x86::_mm512_mask_cvtepi64_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi8_epi16.html">stdarch_x86::_mm512_mask_cvtepi8_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi8_epi32.html">stdarch_x86::_mm512_mask_cvtepi8_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepi8_epi64.html">stdarch_x86::_mm512_mask_cvtepi8_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu16_epi32.html">stdarch_x86::_mm512_mask_cvtepu16_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu16_epi64.html">stdarch_x86::_mm512_mask_cvtepu16_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu16_ph.html">stdarch_x86::_mm512_mask_cvtepu16_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu32_epi64.html">stdarch_x86::_mm512_mask_cvtepu32_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu32_pd.html">stdarch_x86::_mm512_mask_cvtepu32_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu32_ph.html">stdarch_x86::_mm512_mask_cvtepu32_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu32_ps.html">stdarch_x86::_mm512_mask_cvtepu32_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu32lo_pd.html">stdarch_x86::_mm512_mask_cvtepu32lo_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu64_pd.html">stdarch_x86::_mm512_mask_cvtepu64_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu64_ph.html">stdarch_x86::_mm512_mask_cvtepu64_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu64_ps.html">stdarch_x86::_mm512_mask_cvtepu64_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu8_epi16.html">stdarch_x86::_mm512_mask_cvtepu8_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu8_epi32.html">stdarch_x86::_mm512_mask_cvtepu8_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtepu8_epi64.html">stdarch_x86::_mm512_mask_cvtepu8_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtne2ps_pbh.html">stdarch_x86::_mm512_mask_cvtne2ps_pbh</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtneps_pbh.html">stdarch_x86::_mm512_mask_cvtneps_pbh</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtpbh_ps.html">stdarch_x86::_mm512_mask_cvtpbh_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtpd_epi32.html">stdarch_x86::_mm512_mask_cvtpd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtpd_epi64.html">stdarch_x86::_mm512_mask_cvtpd_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtpd_epu32.html">stdarch_x86::_mm512_mask_cvtpd_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtpd_epu64.html">stdarch_x86::_mm512_mask_cvtpd_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtpd_ph.html">stdarch_x86::_mm512_mask_cvtpd_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtpd_ps.html">stdarch_x86::_mm512_mask_cvtpd_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtpd_pslo.html">stdarch_x86::_mm512_mask_cvtpd_pslo</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtph_epi16.html">stdarch_x86::_mm512_mask_cvtph_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtph_epi32.html">stdarch_x86::_mm512_mask_cvtph_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtph_epi64.html">stdarch_x86::_mm512_mask_cvtph_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtph_epu16.html">stdarch_x86::_mm512_mask_cvtph_epu16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtph_epu32.html">stdarch_x86::_mm512_mask_cvtph_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtph_epu64.html">stdarch_x86::_mm512_mask_cvtph_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtph_pd.html">stdarch_x86::_mm512_mask_cvtph_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtph_ps.html">stdarch_x86::_mm512_mask_cvtph_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtps_epi32.html">stdarch_x86::_mm512_mask_cvtps_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtps_epi64.html">stdarch_x86::_mm512_mask_cvtps_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtps_epu32.html">stdarch_x86::_mm512_mask_cvtps_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtps_epu64.html">stdarch_x86::_mm512_mask_cvtps_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtps_pd.html">stdarch_x86::_mm512_mask_cvtps_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtps_ph.html">stdarch_x86::_mm512_mask_cvtps_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtpslo_pd.html">stdarch_x86::_mm512_mask_cvtpslo_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtsepi16_epi8.html">stdarch_x86::_mm512_mask_cvtsepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtsepi16_storeu_epi8.html">stdarch_x86::_mm512_mask_cvtsepi16_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtsepi32_epi16.html">stdarch_x86::_mm512_mask_cvtsepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtsepi32_epi8.html">stdarch_x86::_mm512_mask_cvtsepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtsepi32_storeu_epi16.html">stdarch_x86::_mm512_mask_cvtsepi32_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtsepi32_storeu_epi8.html">stdarch_x86::_mm512_mask_cvtsepi32_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtsepi64_epi16.html">stdarch_x86::_mm512_mask_cvtsepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtsepi64_epi32.html">stdarch_x86::_mm512_mask_cvtsepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtsepi64_epi8.html">stdarch_x86::_mm512_mask_cvtsepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtsepi64_storeu_epi16.html">stdarch_x86::_mm512_mask_cvtsepi64_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtsepi64_storeu_epi32.html">stdarch_x86::_mm512_mask_cvtsepi64_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtsepi64_storeu_epi8.html">stdarch_x86::_mm512_mask_cvtsepi64_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundpd_epi32.html">stdarch_x86::_mm512_mask_cvtt_roundpd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundpd_epi64.html">stdarch_x86::_mm512_mask_cvtt_roundpd_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundpd_epu32.html">stdarch_x86::_mm512_mask_cvtt_roundpd_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundpd_epu64.html">stdarch_x86::_mm512_mask_cvtt_roundpd_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundph_epi16.html">stdarch_x86::_mm512_mask_cvtt_roundph_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundph_epi32.html">stdarch_x86::_mm512_mask_cvtt_roundph_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundph_epi64.html">stdarch_x86::_mm512_mask_cvtt_roundph_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundph_epu16.html">stdarch_x86::_mm512_mask_cvtt_roundph_epu16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundph_epu32.html">stdarch_x86::_mm512_mask_cvtt_roundph_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundph_epu64.html">stdarch_x86::_mm512_mask_cvtt_roundph_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundps_epi32.html">stdarch_x86::_mm512_mask_cvtt_roundps_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundps_epi64.html">stdarch_x86::_mm512_mask_cvtt_roundps_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundps_epu32.html">stdarch_x86::_mm512_mask_cvtt_roundps_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtt_roundps_epu64.html">stdarch_x86::_mm512_mask_cvtt_roundps_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttpd_epi32.html">stdarch_x86::_mm512_mask_cvttpd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttpd_epi64.html">stdarch_x86::_mm512_mask_cvttpd_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttpd_epu32.html">stdarch_x86::_mm512_mask_cvttpd_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttpd_epu64.html">stdarch_x86::_mm512_mask_cvttpd_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttph_epi16.html">stdarch_x86::_mm512_mask_cvttph_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttph_epi32.html">stdarch_x86::_mm512_mask_cvttph_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttph_epi64.html">stdarch_x86::_mm512_mask_cvttph_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttph_epu16.html">stdarch_x86::_mm512_mask_cvttph_epu16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttph_epu32.html">stdarch_x86::_mm512_mask_cvttph_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttph_epu64.html">stdarch_x86::_mm512_mask_cvttph_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttps_epi32.html">stdarch_x86::_mm512_mask_cvttps_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttps_epi64.html">stdarch_x86::_mm512_mask_cvttps_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttps_epu32.html">stdarch_x86::_mm512_mask_cvttps_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvttps_epu64.html">stdarch_x86::_mm512_mask_cvttps_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtusepi16_epi8.html">stdarch_x86::_mm512_mask_cvtusepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtusepi16_storeu_epi8.html">stdarch_x86::_mm512_mask_cvtusepi16_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtusepi32_epi16.html">stdarch_x86::_mm512_mask_cvtusepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtusepi32_epi8.html">stdarch_x86::_mm512_mask_cvtusepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtusepi32_storeu_epi16.html">stdarch_x86::_mm512_mask_cvtusepi32_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtusepi32_storeu_epi8.html">stdarch_x86::_mm512_mask_cvtusepi32_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtusepi64_epi16.html">stdarch_x86::_mm512_mask_cvtusepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtusepi64_epi32.html">stdarch_x86::_mm512_mask_cvtusepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtusepi64_epi8.html">stdarch_x86::_mm512_mask_cvtusepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtusepi64_storeu_epi16.html">stdarch_x86::_mm512_mask_cvtusepi64_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtusepi64_storeu_epi32.html">stdarch_x86::_mm512_mask_cvtusepi64_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtusepi64_storeu_epi8.html">stdarch_x86::_mm512_mask_cvtusepi64_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtx_roundph_ps.html">stdarch_x86::_mm512_mask_cvtx_roundph_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtx_roundps_ph.html">stdarch_x86::_mm512_mask_cvtx_roundps_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtxph_ps.html">stdarch_x86::_mm512_mask_cvtxph_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_cvtxps_ph.html">stdarch_x86::_mm512_mask_cvtxps_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_dbsad_epu8.html">stdarch_x86::_mm512_mask_dbsad_epu8</a></li><li><a href="stdarch_x86/fn._mm512_mask_div_pd.html">stdarch_x86::_mm512_mask_div_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_div_ph.html">stdarch_x86::_mm512_mask_div_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_div_ps.html">stdarch_x86::_mm512_mask_div_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_div_round_pd.html">stdarch_x86::_mm512_mask_div_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_div_round_ph.html">stdarch_x86::_mm512_mask_div_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_div_round_ps.html">stdarch_x86::_mm512_mask_div_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_dpbf16_ps.html">stdarch_x86::_mm512_mask_dpbf16_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_dpbusd_epi32.html">stdarch_x86::_mm512_mask_dpbusd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_dpbusds_epi32.html">stdarch_x86::_mm512_mask_dpbusds_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_dpwssd_epi32.html">stdarch_x86::_mm512_mask_dpwssd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_dpwssds_epi32.html">stdarch_x86::_mm512_mask_dpwssds_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_expand_epi16.html">stdarch_x86::_mm512_mask_expand_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_expand_epi32.html">stdarch_x86::_mm512_mask_expand_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_expand_epi64.html">stdarch_x86::_mm512_mask_expand_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_expand_epi8.html">stdarch_x86::_mm512_mask_expand_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_expand_pd.html">stdarch_x86::_mm512_mask_expand_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_expand_ps.html">stdarch_x86::_mm512_mask_expand_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_expandloadu_epi16.html">stdarch_x86::_mm512_mask_expandloadu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_expandloadu_epi32.html">stdarch_x86::_mm512_mask_expandloadu_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_expandloadu_epi64.html">stdarch_x86::_mm512_mask_expandloadu_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_expandloadu_epi8.html">stdarch_x86::_mm512_mask_expandloadu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_expandloadu_pd.html">stdarch_x86::_mm512_mask_expandloadu_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_expandloadu_ps.html">stdarch_x86::_mm512_mask_expandloadu_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_extractf32x4_ps.html">stdarch_x86::_mm512_mask_extractf32x4_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_extractf32x8_ps.html">stdarch_x86::_mm512_mask_extractf32x8_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_extractf64x2_pd.html">stdarch_x86::_mm512_mask_extractf64x2_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_extractf64x4_pd.html">stdarch_x86::_mm512_mask_extractf64x4_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_extracti32x4_epi32.html">stdarch_x86::_mm512_mask_extracti32x4_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_extracti32x8_epi32.html">stdarch_x86::_mm512_mask_extracti32x8_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_extracti64x2_epi64.html">stdarch_x86::_mm512_mask_extracti64x2_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_extracti64x4_epi64.html">stdarch_x86::_mm512_mask_extracti64x4_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_fcmadd_pch.html">stdarch_x86::_mm512_mask_fcmadd_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask_fcmadd_round_pch.html">stdarch_x86::_mm512_mask_fcmadd_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask_fcmul_pch.html">stdarch_x86::_mm512_mask_fcmul_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask_fcmul_round_pch.html">stdarch_x86::_mm512_mask_fcmul_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask_fixupimm_pd.html">stdarch_x86::_mm512_mask_fixupimm_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fixupimm_ps.html">stdarch_x86::_mm512_mask_fixupimm_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fixupimm_round_pd.html">stdarch_x86::_mm512_mask_fixupimm_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fixupimm_round_ps.html">stdarch_x86::_mm512_mask_fixupimm_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmadd_pch.html">stdarch_x86::_mm512_mask_fmadd_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmadd_pd.html">stdarch_x86::_mm512_mask_fmadd_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmadd_ph.html">stdarch_x86::_mm512_mask_fmadd_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmadd_ps.html">stdarch_x86::_mm512_mask_fmadd_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmadd_round_pch.html">stdarch_x86::_mm512_mask_fmadd_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmadd_round_pd.html">stdarch_x86::_mm512_mask_fmadd_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmadd_round_ph.html">stdarch_x86::_mm512_mask_fmadd_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmadd_round_ps.html">stdarch_x86::_mm512_mask_fmadd_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmaddsub_pd.html">stdarch_x86::_mm512_mask_fmaddsub_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmaddsub_ph.html">stdarch_x86::_mm512_mask_fmaddsub_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmaddsub_ps.html">stdarch_x86::_mm512_mask_fmaddsub_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmaddsub_round_pd.html">stdarch_x86::_mm512_mask_fmaddsub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmaddsub_round_ph.html">stdarch_x86::_mm512_mask_fmaddsub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmaddsub_round_ps.html">stdarch_x86::_mm512_mask_fmaddsub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmsub_pd.html">stdarch_x86::_mm512_mask_fmsub_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmsub_ph.html">stdarch_x86::_mm512_mask_fmsub_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmsub_ps.html">stdarch_x86::_mm512_mask_fmsub_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmsub_round_pd.html">stdarch_x86::_mm512_mask_fmsub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmsub_round_ph.html">stdarch_x86::_mm512_mask_fmsub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmsub_round_ps.html">stdarch_x86::_mm512_mask_fmsub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmsubadd_pd.html">stdarch_x86::_mm512_mask_fmsubadd_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmsubadd_ph.html">stdarch_x86::_mm512_mask_fmsubadd_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmsubadd_ps.html">stdarch_x86::_mm512_mask_fmsubadd_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmsubadd_round_pd.html">stdarch_x86::_mm512_mask_fmsubadd_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmsubadd_round_ph.html">stdarch_x86::_mm512_mask_fmsubadd_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmsubadd_round_ps.html">stdarch_x86::_mm512_mask_fmsubadd_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmul_pch.html">stdarch_x86::_mm512_mask_fmul_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask_fmul_round_pch.html">stdarch_x86::_mm512_mask_fmul_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask_fnmadd_pd.html">stdarch_x86::_mm512_mask_fnmadd_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fnmadd_ph.html">stdarch_x86::_mm512_mask_fnmadd_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_fnmadd_ps.html">stdarch_x86::_mm512_mask_fnmadd_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fnmadd_round_pd.html">stdarch_x86::_mm512_mask_fnmadd_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fnmadd_round_ph.html">stdarch_x86::_mm512_mask_fnmadd_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_fnmadd_round_ps.html">stdarch_x86::_mm512_mask_fnmadd_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fnmsub_pd.html">stdarch_x86::_mm512_mask_fnmsub_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fnmsub_ph.html">stdarch_x86::_mm512_mask_fnmsub_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_fnmsub_ps.html">stdarch_x86::_mm512_mask_fnmsub_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fnmsub_round_pd.html">stdarch_x86::_mm512_mask_fnmsub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_fnmsub_round_ph.html">stdarch_x86::_mm512_mask_fnmsub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_fnmsub_round_ps.html">stdarch_x86::_mm512_mask_fnmsub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_fpclass_pd_mask.html">stdarch_x86::_mm512_mask_fpclass_pd_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_fpclass_ph_mask.html">stdarch_x86::_mm512_mask_fpclass_ph_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_fpclass_ps_mask.html">stdarch_x86::_mm512_mask_fpclass_ps_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_getexp_pd.html">stdarch_x86::_mm512_mask_getexp_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_getexp_ph.html">stdarch_x86::_mm512_mask_getexp_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_getexp_ps.html">stdarch_x86::_mm512_mask_getexp_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_getexp_round_pd.html">stdarch_x86::_mm512_mask_getexp_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_getexp_round_ph.html">stdarch_x86::_mm512_mask_getexp_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_getexp_round_ps.html">stdarch_x86::_mm512_mask_getexp_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_getmant_pd.html">stdarch_x86::_mm512_mask_getmant_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_getmant_ph.html">stdarch_x86::_mm512_mask_getmant_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_getmant_ps.html">stdarch_x86::_mm512_mask_getmant_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_getmant_round_pd.html">stdarch_x86::_mm512_mask_getmant_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_getmant_round_ph.html">stdarch_x86::_mm512_mask_getmant_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_getmant_round_ps.html">stdarch_x86::_mm512_mask_getmant_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_gf2p8affine_epi64_epi8.html">stdarch_x86::_mm512_mask_gf2p8affine_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_gf2p8affineinv_epi64_epi8.html">stdarch_x86::_mm512_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_gf2p8mul_epi8.html">stdarch_x86::_mm512_mask_gf2p8mul_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_i32gather_epi32.html">stdarch_x86::_mm512_mask_i32gather_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_i32gather_epi64.html">stdarch_x86::_mm512_mask_i32gather_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_i32gather_pd.html">stdarch_x86::_mm512_mask_i32gather_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_i32gather_ps.html">stdarch_x86::_mm512_mask_i32gather_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_i32logather_epi64.html">stdarch_x86::_mm512_mask_i32logather_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_i32logather_pd.html">stdarch_x86::_mm512_mask_i32logather_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_i32loscatter_epi64.html">stdarch_x86::_mm512_mask_i32loscatter_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_i32loscatter_pd.html">stdarch_x86::_mm512_mask_i32loscatter_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_i32scatter_epi32.html">stdarch_x86::_mm512_mask_i32scatter_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_i32scatter_epi64.html">stdarch_x86::_mm512_mask_i32scatter_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_i32scatter_pd.html">stdarch_x86::_mm512_mask_i32scatter_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_i32scatter_ps.html">stdarch_x86::_mm512_mask_i32scatter_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_i64gather_epi32.html">stdarch_x86::_mm512_mask_i64gather_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_i64gather_epi64.html">stdarch_x86::_mm512_mask_i64gather_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_i64gather_pd.html">stdarch_x86::_mm512_mask_i64gather_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_i64gather_ps.html">stdarch_x86::_mm512_mask_i64gather_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_i64scatter_epi32.html">stdarch_x86::_mm512_mask_i64scatter_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_i64scatter_epi64.html">stdarch_x86::_mm512_mask_i64scatter_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_i64scatter_pd.html">stdarch_x86::_mm512_mask_i64scatter_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_i64scatter_ps.html">stdarch_x86::_mm512_mask_i64scatter_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_insertf32x4.html">stdarch_x86::_mm512_mask_insertf32x4</a></li><li><a href="stdarch_x86/fn._mm512_mask_insertf32x8.html">stdarch_x86::_mm512_mask_insertf32x8</a></li><li><a href="stdarch_x86/fn._mm512_mask_insertf64x2.html">stdarch_x86::_mm512_mask_insertf64x2</a></li><li><a href="stdarch_x86/fn._mm512_mask_insertf64x4.html">stdarch_x86::_mm512_mask_insertf64x4</a></li><li><a href="stdarch_x86/fn._mm512_mask_inserti32x4.html">stdarch_x86::_mm512_mask_inserti32x4</a></li><li><a href="stdarch_x86/fn._mm512_mask_inserti32x8.html">stdarch_x86::_mm512_mask_inserti32x8</a></li><li><a href="stdarch_x86/fn._mm512_mask_inserti64x2.html">stdarch_x86::_mm512_mask_inserti64x2</a></li><li><a href="stdarch_x86/fn._mm512_mask_inserti64x4.html">stdarch_x86::_mm512_mask_inserti64x4</a></li><li><a href="stdarch_x86/fn._mm512_mask_load_epi32.html">stdarch_x86::_mm512_mask_load_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_load_epi64.html">stdarch_x86::_mm512_mask_load_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_load_pd.html">stdarch_x86::_mm512_mask_load_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_load_ps.html">stdarch_x86::_mm512_mask_load_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_loadu_epi16.html">stdarch_x86::_mm512_mask_loadu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_loadu_epi32.html">stdarch_x86::_mm512_mask_loadu_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_loadu_epi64.html">stdarch_x86::_mm512_mask_loadu_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_loadu_epi8.html">stdarch_x86::_mm512_mask_loadu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_loadu_pd.html">stdarch_x86::_mm512_mask_loadu_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_loadu_ps.html">stdarch_x86::_mm512_mask_loadu_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_lzcnt_epi32.html">stdarch_x86::_mm512_mask_lzcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_lzcnt_epi64.html">stdarch_x86::_mm512_mask_lzcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_madd52hi_epu64.html">stdarch_x86::_mm512_mask_madd52hi_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_madd52lo_epu64.html">stdarch_x86::_mm512_mask_madd52lo_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_madd_epi16.html">stdarch_x86::_mm512_mask_madd_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_maddubs_epi16.html">stdarch_x86::_mm512_mask_maddubs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_epi16.html">stdarch_x86::_mm512_mask_max_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_epi32.html">stdarch_x86::_mm512_mask_max_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_epi64.html">stdarch_x86::_mm512_mask_max_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_epi8.html">stdarch_x86::_mm512_mask_max_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_epu16.html">stdarch_x86::_mm512_mask_max_epu16</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_epu32.html">stdarch_x86::_mm512_mask_max_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_epu64.html">stdarch_x86::_mm512_mask_max_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_epu8.html">stdarch_x86::_mm512_mask_max_epu8</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_pd.html">stdarch_x86::_mm512_mask_max_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_ph.html">stdarch_x86::_mm512_mask_max_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_ps.html">stdarch_x86::_mm512_mask_max_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_round_pd.html">stdarch_x86::_mm512_mask_max_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_round_ph.html">stdarch_x86::_mm512_mask_max_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_max_round_ps.html">stdarch_x86::_mm512_mask_max_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_epi16.html">stdarch_x86::_mm512_mask_min_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_epi32.html">stdarch_x86::_mm512_mask_min_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_epi64.html">stdarch_x86::_mm512_mask_min_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_epi8.html">stdarch_x86::_mm512_mask_min_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_epu16.html">stdarch_x86::_mm512_mask_min_epu16</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_epu32.html">stdarch_x86::_mm512_mask_min_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_epu64.html">stdarch_x86::_mm512_mask_min_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_epu8.html">stdarch_x86::_mm512_mask_min_epu8</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_pd.html">stdarch_x86::_mm512_mask_min_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_ph.html">stdarch_x86::_mm512_mask_min_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_ps.html">stdarch_x86::_mm512_mask_min_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_round_pd.html">stdarch_x86::_mm512_mask_min_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_round_ph.html">stdarch_x86::_mm512_mask_min_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_min_round_ps.html">stdarch_x86::_mm512_mask_min_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_mov_epi16.html">stdarch_x86::_mm512_mask_mov_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_mov_epi32.html">stdarch_x86::_mm512_mask_mov_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_mov_epi64.html">stdarch_x86::_mm512_mask_mov_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_mov_epi8.html">stdarch_x86::_mm512_mask_mov_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_mov_pd.html">stdarch_x86::_mm512_mask_mov_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_mov_ps.html">stdarch_x86::_mm512_mask_mov_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_movedup_pd.html">stdarch_x86::_mm512_mask_movedup_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_movehdup_ps.html">stdarch_x86::_mm512_mask_movehdup_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_moveldup_ps.html">stdarch_x86::_mm512_mask_moveldup_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_mul_epi32.html">stdarch_x86::_mm512_mask_mul_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_mul_epu32.html">stdarch_x86::_mm512_mask_mul_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_mul_pch.html">stdarch_x86::_mm512_mask_mul_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask_mul_pd.html">stdarch_x86::_mm512_mask_mul_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_mul_ph.html">stdarch_x86::_mm512_mask_mul_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_mul_ps.html">stdarch_x86::_mm512_mask_mul_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_mul_round_pch.html">stdarch_x86::_mm512_mask_mul_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_mask_mul_round_pd.html">stdarch_x86::_mm512_mask_mul_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_mul_round_ph.html">stdarch_x86::_mm512_mask_mul_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_mul_round_ps.html">stdarch_x86::_mm512_mask_mul_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_mulhi_epi16.html">stdarch_x86::_mm512_mask_mulhi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_mulhi_epu16.html">stdarch_x86::_mm512_mask_mulhi_epu16</a></li><li><a href="stdarch_x86/fn._mm512_mask_mulhrs_epi16.html">stdarch_x86::_mm512_mask_mulhrs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_mullo_epi16.html">stdarch_x86::_mm512_mask_mullo_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_mullo_epi32.html">stdarch_x86::_mm512_mask_mullo_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_mullo_epi64.html">stdarch_x86::_mm512_mask_mullo_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_mullox_epi64.html">stdarch_x86::_mm512_mask_mullox_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_multishift_epi64_epi8.html">stdarch_x86::_mm512_mask_multishift_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_or_epi32.html">stdarch_x86::_mm512_mask_or_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_or_epi64.html">stdarch_x86::_mm512_mask_or_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_or_pd.html">stdarch_x86::_mm512_mask_or_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_or_ps.html">stdarch_x86::_mm512_mask_or_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_packs_epi16.html">stdarch_x86::_mm512_mask_packs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_packs_epi32.html">stdarch_x86::_mm512_mask_packs_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_packus_epi16.html">stdarch_x86::_mm512_mask_packus_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_packus_epi32.html">stdarch_x86::_mm512_mask_packus_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_permute_pd.html">stdarch_x86::_mm512_mask_permute_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_permute_ps.html">stdarch_x86::_mm512_mask_permute_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutevar_epi32.html">stdarch_x86::_mm512_mask_permutevar_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutevar_pd.html">stdarch_x86::_mm512_mask_permutevar_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutevar_ps.html">stdarch_x86::_mm512_mask_permutevar_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutex2var_epi16.html">stdarch_x86::_mm512_mask_permutex2var_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutex2var_epi32.html">stdarch_x86::_mm512_mask_permutex2var_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutex2var_epi64.html">stdarch_x86::_mm512_mask_permutex2var_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutex2var_epi8.html">stdarch_x86::_mm512_mask_permutex2var_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutex2var_pd.html">stdarch_x86::_mm512_mask_permutex2var_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutex2var_ps.html">stdarch_x86::_mm512_mask_permutex2var_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutex_epi64.html">stdarch_x86::_mm512_mask_permutex_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutex_pd.html">stdarch_x86::_mm512_mask_permutex_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutexvar_epi16.html">stdarch_x86::_mm512_mask_permutexvar_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutexvar_epi32.html">stdarch_x86::_mm512_mask_permutexvar_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutexvar_epi64.html">stdarch_x86::_mm512_mask_permutexvar_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutexvar_epi8.html">stdarch_x86::_mm512_mask_permutexvar_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutexvar_pd.html">stdarch_x86::_mm512_mask_permutexvar_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_permutexvar_ps.html">stdarch_x86::_mm512_mask_permutexvar_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_popcnt_epi16.html">stdarch_x86::_mm512_mask_popcnt_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_popcnt_epi32.html">stdarch_x86::_mm512_mask_popcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_popcnt_epi64.html">stdarch_x86::_mm512_mask_popcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_popcnt_epi8.html">stdarch_x86::_mm512_mask_popcnt_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_range_pd.html">stdarch_x86::_mm512_mask_range_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_range_ps.html">stdarch_x86::_mm512_mask_range_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_range_round_pd.html">stdarch_x86::_mm512_mask_range_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_range_round_ps.html">stdarch_x86::_mm512_mask_range_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_rcp14_pd.html">stdarch_x86::_mm512_mask_rcp14_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_rcp14_ps.html">stdarch_x86::_mm512_mask_rcp14_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_rcp_ph.html">stdarch_x86::_mm512_mask_rcp_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_add_epi32.html">stdarch_x86::_mm512_mask_reduce_add_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_add_epi64.html">stdarch_x86::_mm512_mask_reduce_add_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_add_pd.html">stdarch_x86::_mm512_mask_reduce_add_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_add_ps.html">stdarch_x86::_mm512_mask_reduce_add_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_and_epi32.html">stdarch_x86::_mm512_mask_reduce_and_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_and_epi64.html">stdarch_x86::_mm512_mask_reduce_and_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_max_epi32.html">stdarch_x86::_mm512_mask_reduce_max_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_max_epi64.html">stdarch_x86::_mm512_mask_reduce_max_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_max_epu32.html">stdarch_x86::_mm512_mask_reduce_max_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_max_epu64.html">stdarch_x86::_mm512_mask_reduce_max_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_max_pd.html">stdarch_x86::_mm512_mask_reduce_max_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_max_ps.html">stdarch_x86::_mm512_mask_reduce_max_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_min_epi32.html">stdarch_x86::_mm512_mask_reduce_min_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_min_epi64.html">stdarch_x86::_mm512_mask_reduce_min_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_min_epu32.html">stdarch_x86::_mm512_mask_reduce_min_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_min_epu64.html">stdarch_x86::_mm512_mask_reduce_min_epu64</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_min_pd.html">stdarch_x86::_mm512_mask_reduce_min_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_min_ps.html">stdarch_x86::_mm512_mask_reduce_min_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_mul_epi32.html">stdarch_x86::_mm512_mask_reduce_mul_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_mul_epi64.html">stdarch_x86::_mm512_mask_reduce_mul_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_mul_pd.html">stdarch_x86::_mm512_mask_reduce_mul_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_mul_ps.html">stdarch_x86::_mm512_mask_reduce_mul_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_or_epi32.html">stdarch_x86::_mm512_mask_reduce_or_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_or_epi64.html">stdarch_x86::_mm512_mask_reduce_or_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_pd.html">stdarch_x86::_mm512_mask_reduce_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_ph.html">stdarch_x86::_mm512_mask_reduce_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_ps.html">stdarch_x86::_mm512_mask_reduce_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_round_pd.html">stdarch_x86::_mm512_mask_reduce_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_round_ph.html">stdarch_x86::_mm512_mask_reduce_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_reduce_round_ps.html">stdarch_x86::_mm512_mask_reduce_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_rol_epi32.html">stdarch_x86::_mm512_mask_rol_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_rol_epi64.html">stdarch_x86::_mm512_mask_rol_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_rolv_epi32.html">stdarch_x86::_mm512_mask_rolv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_rolv_epi64.html">stdarch_x86::_mm512_mask_rolv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_ror_epi32.html">stdarch_x86::_mm512_mask_ror_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_ror_epi64.html">stdarch_x86::_mm512_mask_ror_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_rorv_epi32.html">stdarch_x86::_mm512_mask_rorv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_rorv_epi64.html">stdarch_x86::_mm512_mask_rorv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_roundscale_pd.html">stdarch_x86::_mm512_mask_roundscale_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_roundscale_ph.html">stdarch_x86::_mm512_mask_roundscale_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_roundscale_ps.html">stdarch_x86::_mm512_mask_roundscale_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_roundscale_round_pd.html">stdarch_x86::_mm512_mask_roundscale_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_roundscale_round_ph.html">stdarch_x86::_mm512_mask_roundscale_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_roundscale_round_ps.html">stdarch_x86::_mm512_mask_roundscale_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_rsqrt14_pd.html">stdarch_x86::_mm512_mask_rsqrt14_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_rsqrt14_ps.html">stdarch_x86::_mm512_mask_rsqrt14_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_rsqrt_ph.html">stdarch_x86::_mm512_mask_rsqrt_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_scalef_pd.html">stdarch_x86::_mm512_mask_scalef_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_scalef_ph.html">stdarch_x86::_mm512_mask_scalef_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_scalef_ps.html">stdarch_x86::_mm512_mask_scalef_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_scalef_round_pd.html">stdarch_x86::_mm512_mask_scalef_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_scalef_round_ph.html">stdarch_x86::_mm512_mask_scalef_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_scalef_round_ps.html">stdarch_x86::_mm512_mask_scalef_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_set1_epi16.html">stdarch_x86::_mm512_mask_set1_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_set1_epi32.html">stdarch_x86::_mm512_mask_set1_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_set1_epi64.html">stdarch_x86::_mm512_mask_set1_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_set1_epi8.html">stdarch_x86::_mm512_mask_set1_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_shldi_epi16.html">stdarch_x86::_mm512_mask_shldi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_shldi_epi32.html">stdarch_x86::_mm512_mask_shldi_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_shldi_epi64.html">stdarch_x86::_mm512_mask_shldi_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_shldv_epi16.html">stdarch_x86::_mm512_mask_shldv_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_shldv_epi32.html">stdarch_x86::_mm512_mask_shldv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_shldv_epi64.html">stdarch_x86::_mm512_mask_shldv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_shrdi_epi16.html">stdarch_x86::_mm512_mask_shrdi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_shrdi_epi32.html">stdarch_x86::_mm512_mask_shrdi_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_shrdi_epi64.html">stdarch_x86::_mm512_mask_shrdi_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_shrdv_epi16.html">stdarch_x86::_mm512_mask_shrdv_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_shrdv_epi32.html">stdarch_x86::_mm512_mask_shrdv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_shrdv_epi64.html">stdarch_x86::_mm512_mask_shrdv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_shuffle_epi32.html">stdarch_x86::_mm512_mask_shuffle_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_shuffle_epi8.html">stdarch_x86::_mm512_mask_shuffle_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_shuffle_f32x4.html">stdarch_x86::_mm512_mask_shuffle_f32x4</a></li><li><a href="stdarch_x86/fn._mm512_mask_shuffle_f64x2.html">stdarch_x86::_mm512_mask_shuffle_f64x2</a></li><li><a href="stdarch_x86/fn._mm512_mask_shuffle_i32x4.html">stdarch_x86::_mm512_mask_shuffle_i32x4</a></li><li><a href="stdarch_x86/fn._mm512_mask_shuffle_i64x2.html">stdarch_x86::_mm512_mask_shuffle_i64x2</a></li><li><a href="stdarch_x86/fn._mm512_mask_shuffle_pd.html">stdarch_x86::_mm512_mask_shuffle_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_shuffle_ps.html">stdarch_x86::_mm512_mask_shuffle_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_shufflehi_epi16.html">stdarch_x86::_mm512_mask_shufflehi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_shufflelo_epi16.html">stdarch_x86::_mm512_mask_shufflelo_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_sll_epi16.html">stdarch_x86::_mm512_mask_sll_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_sll_epi32.html">stdarch_x86::_mm512_mask_sll_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_sll_epi64.html">stdarch_x86::_mm512_mask_sll_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_slli_epi16.html">stdarch_x86::_mm512_mask_slli_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_slli_epi32.html">stdarch_x86::_mm512_mask_slli_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_slli_epi64.html">stdarch_x86::_mm512_mask_slli_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_sllv_epi16.html">stdarch_x86::_mm512_mask_sllv_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_sllv_epi32.html">stdarch_x86::_mm512_mask_sllv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_sllv_epi64.html">stdarch_x86::_mm512_mask_sllv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_sqrt_pd.html">stdarch_x86::_mm512_mask_sqrt_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_sqrt_ph.html">stdarch_x86::_mm512_mask_sqrt_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_sqrt_ps.html">stdarch_x86::_mm512_mask_sqrt_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_sqrt_round_pd.html">stdarch_x86::_mm512_mask_sqrt_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_sqrt_round_ph.html">stdarch_x86::_mm512_mask_sqrt_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_sqrt_round_ps.html">stdarch_x86::_mm512_mask_sqrt_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_sra_epi16.html">stdarch_x86::_mm512_mask_sra_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_sra_epi32.html">stdarch_x86::_mm512_mask_sra_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_sra_epi64.html">stdarch_x86::_mm512_mask_sra_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_srai_epi16.html">stdarch_x86::_mm512_mask_srai_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_srai_epi32.html">stdarch_x86::_mm512_mask_srai_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_srai_epi64.html">stdarch_x86::_mm512_mask_srai_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_srav_epi16.html">stdarch_x86::_mm512_mask_srav_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_srav_epi32.html">stdarch_x86::_mm512_mask_srav_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_srav_epi64.html">stdarch_x86::_mm512_mask_srav_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_srl_epi16.html">stdarch_x86::_mm512_mask_srl_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_srl_epi32.html">stdarch_x86::_mm512_mask_srl_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_srl_epi64.html">stdarch_x86::_mm512_mask_srl_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_srli_epi16.html">stdarch_x86::_mm512_mask_srli_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_srli_epi32.html">stdarch_x86::_mm512_mask_srli_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_srli_epi64.html">stdarch_x86::_mm512_mask_srli_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_srlv_epi16.html">stdarch_x86::_mm512_mask_srlv_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_srlv_epi32.html">stdarch_x86::_mm512_mask_srlv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_srlv_epi64.html">stdarch_x86::_mm512_mask_srlv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_store_epi32.html">stdarch_x86::_mm512_mask_store_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_store_epi64.html">stdarch_x86::_mm512_mask_store_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_store_pd.html">stdarch_x86::_mm512_mask_store_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_store_ps.html">stdarch_x86::_mm512_mask_store_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_storeu_epi16.html">stdarch_x86::_mm512_mask_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_storeu_epi32.html">stdarch_x86::_mm512_mask_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_storeu_epi64.html">stdarch_x86::_mm512_mask_storeu_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_storeu_epi8.html">stdarch_x86::_mm512_mask_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_storeu_pd.html">stdarch_x86::_mm512_mask_storeu_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_storeu_ps.html">stdarch_x86::_mm512_mask_storeu_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_sub_epi16.html">stdarch_x86::_mm512_mask_sub_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_sub_epi32.html">stdarch_x86::_mm512_mask_sub_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_sub_epi64.html">stdarch_x86::_mm512_mask_sub_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_sub_epi8.html">stdarch_x86::_mm512_mask_sub_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_sub_pd.html">stdarch_x86::_mm512_mask_sub_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_sub_ph.html">stdarch_x86::_mm512_mask_sub_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_sub_ps.html">stdarch_x86::_mm512_mask_sub_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_sub_round_pd.html">stdarch_x86::_mm512_mask_sub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_sub_round_ph.html">stdarch_x86::_mm512_mask_sub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mask_sub_round_ps.html">stdarch_x86::_mm512_mask_sub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_subs_epi16.html">stdarch_x86::_mm512_mask_subs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_subs_epi8.html">stdarch_x86::_mm512_mask_subs_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_subs_epu16.html">stdarch_x86::_mm512_mask_subs_epu16</a></li><li><a href="stdarch_x86/fn._mm512_mask_subs_epu8.html">stdarch_x86::_mm512_mask_subs_epu8</a></li><li><a href="stdarch_x86/fn._mm512_mask_ternarylogic_epi32.html">stdarch_x86::_mm512_mask_ternarylogic_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_ternarylogic_epi64.html">stdarch_x86::_mm512_mask_ternarylogic_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_test_epi16_mask.html">stdarch_x86::_mm512_mask_test_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_test_epi32_mask.html">stdarch_x86::_mm512_mask_test_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_test_epi64_mask.html">stdarch_x86::_mm512_mask_test_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_test_epi8_mask.html">stdarch_x86::_mm512_mask_test_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_testn_epi16_mask.html">stdarch_x86::_mm512_mask_testn_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_testn_epi32_mask.html">stdarch_x86::_mm512_mask_testn_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_testn_epi64_mask.html">stdarch_x86::_mm512_mask_testn_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_testn_epi8_mask.html">stdarch_x86::_mm512_mask_testn_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_mask_unpackhi_epi16.html">stdarch_x86::_mm512_mask_unpackhi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_unpackhi_epi32.html">stdarch_x86::_mm512_mask_unpackhi_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_unpackhi_epi64.html">stdarch_x86::_mm512_mask_unpackhi_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_unpackhi_epi8.html">stdarch_x86::_mm512_mask_unpackhi_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_unpackhi_pd.html">stdarch_x86::_mm512_mask_unpackhi_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_unpackhi_ps.html">stdarch_x86::_mm512_mask_unpackhi_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_unpacklo_epi16.html">stdarch_x86::_mm512_mask_unpacklo_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mask_unpacklo_epi32.html">stdarch_x86::_mm512_mask_unpacklo_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_unpacklo_epi64.html">stdarch_x86::_mm512_mask_unpacklo_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_unpacklo_epi8.html">stdarch_x86::_mm512_mask_unpacklo_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mask_unpacklo_pd.html">stdarch_x86::_mm512_mask_unpacklo_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_unpacklo_ps.html">stdarch_x86::_mm512_mask_unpacklo_ps</a></li><li><a href="stdarch_x86/fn._mm512_mask_xor_epi32.html">stdarch_x86::_mm512_mask_xor_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mask_xor_epi64.html">stdarch_x86::_mm512_mask_xor_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mask_xor_pd.html">stdarch_x86::_mm512_mask_xor_pd</a></li><li><a href="stdarch_x86/fn._mm512_mask_xor_ps.html">stdarch_x86::_mm512_mask_xor_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_abs_epi16.html">stdarch_x86::_mm512_maskz_abs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_abs_epi32.html">stdarch_x86::_mm512_maskz_abs_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_abs_epi64.html">stdarch_x86::_mm512_maskz_abs_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_abs_epi8.html">stdarch_x86::_mm512_maskz_abs_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_add_epi16.html">stdarch_x86::_mm512_maskz_add_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_add_epi32.html">stdarch_x86::_mm512_maskz_add_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_add_epi64.html">stdarch_x86::_mm512_maskz_add_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_add_epi8.html">stdarch_x86::_mm512_maskz_add_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_add_pd.html">stdarch_x86::_mm512_maskz_add_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_add_ph.html">stdarch_x86::_mm512_maskz_add_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_add_ps.html">stdarch_x86::_mm512_maskz_add_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_add_round_pd.html">stdarch_x86::_mm512_maskz_add_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_add_round_ph.html">stdarch_x86::_mm512_maskz_add_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_add_round_ps.html">stdarch_x86::_mm512_maskz_add_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_adds_epi16.html">stdarch_x86::_mm512_maskz_adds_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_adds_epi8.html">stdarch_x86::_mm512_maskz_adds_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_adds_epu16.html">stdarch_x86::_mm512_maskz_adds_epu16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_adds_epu8.html">stdarch_x86::_mm512_maskz_adds_epu8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_alignr_epi32.html">stdarch_x86::_mm512_maskz_alignr_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_alignr_epi64.html">stdarch_x86::_mm512_maskz_alignr_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_alignr_epi8.html">stdarch_x86::_mm512_maskz_alignr_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_and_epi32.html">stdarch_x86::_mm512_maskz_and_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_and_epi64.html">stdarch_x86::_mm512_maskz_and_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_and_pd.html">stdarch_x86::_mm512_maskz_and_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_and_ps.html">stdarch_x86::_mm512_maskz_and_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_andnot_epi32.html">stdarch_x86::_mm512_maskz_andnot_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_andnot_epi64.html">stdarch_x86::_mm512_maskz_andnot_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_andnot_pd.html">stdarch_x86::_mm512_maskz_andnot_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_andnot_ps.html">stdarch_x86::_mm512_maskz_andnot_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_avg_epu16.html">stdarch_x86::_mm512_maskz_avg_epu16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_avg_epu8.html">stdarch_x86::_mm512_maskz_avg_epu8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcast_f32x2.html">stdarch_x86::_mm512_maskz_broadcast_f32x2</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcast_f32x4.html">stdarch_x86::_mm512_maskz_broadcast_f32x4</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcast_f32x8.html">stdarch_x86::_mm512_maskz_broadcast_f32x8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcast_f64x2.html">stdarch_x86::_mm512_maskz_broadcast_f64x2</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcast_f64x4.html">stdarch_x86::_mm512_maskz_broadcast_f64x4</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcast_i32x2.html">stdarch_x86::_mm512_maskz_broadcast_i32x2</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcast_i32x4.html">stdarch_x86::_mm512_maskz_broadcast_i32x4</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcast_i32x8.html">stdarch_x86::_mm512_maskz_broadcast_i32x8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcast_i64x2.html">stdarch_x86::_mm512_maskz_broadcast_i64x2</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcast_i64x4.html">stdarch_x86::_mm512_maskz_broadcast_i64x4</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcastb_epi8.html">stdarch_x86::_mm512_maskz_broadcastb_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcastd_epi32.html">stdarch_x86::_mm512_maskz_broadcastd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcastq_epi64.html">stdarch_x86::_mm512_maskz_broadcastq_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcastsd_pd.html">stdarch_x86::_mm512_maskz_broadcastsd_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcastss_ps.html">stdarch_x86::_mm512_maskz_broadcastss_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_broadcastw_epi16.html">stdarch_x86::_mm512_maskz_broadcastw_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cmul_pch.html">stdarch_x86::_mm512_maskz_cmul_pch</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cmul_round_pch.html">stdarch_x86::_mm512_maskz_cmul_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_maskz_compress_epi16.html">stdarch_x86::_mm512_maskz_compress_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_compress_epi32.html">stdarch_x86::_mm512_maskz_compress_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_compress_epi64.html">stdarch_x86::_mm512_maskz_compress_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_compress_epi8.html">stdarch_x86::_mm512_maskz_compress_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_compress_pd.html">stdarch_x86::_mm512_maskz_compress_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_compress_ps.html">stdarch_x86::_mm512_maskz_compress_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_conflict_epi32.html">stdarch_x86::_mm512_maskz_conflict_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_conflict_epi64.html">stdarch_x86::_mm512_maskz_conflict_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_conj_pch.html">stdarch_x86::_mm512_maskz_conj_pch</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundepi16_ph.html">stdarch_x86::_mm512_maskz_cvt_roundepi16_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundepi32_ph.html">stdarch_x86::_mm512_maskz_cvt_roundepi32_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundepi32_ps.html">stdarch_x86::_mm512_maskz_cvt_roundepi32_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundepi64_pd.html">stdarch_x86::_mm512_maskz_cvt_roundepi64_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundepi64_ph.html">stdarch_x86::_mm512_maskz_cvt_roundepi64_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundepi64_ps.html">stdarch_x86::_mm512_maskz_cvt_roundepi64_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundepu16_ph.html">stdarch_x86::_mm512_maskz_cvt_roundepu16_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundepu32_ph.html">stdarch_x86::_mm512_maskz_cvt_roundepu32_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundepu32_ps.html">stdarch_x86::_mm512_maskz_cvt_roundepu32_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundepu64_pd.html">stdarch_x86::_mm512_maskz_cvt_roundepu64_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundepu64_ph.html">stdarch_x86::_mm512_maskz_cvt_roundepu64_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundepu64_ps.html">stdarch_x86::_mm512_maskz_cvt_roundepu64_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundpd_epi32.html">stdarch_x86::_mm512_maskz_cvt_roundpd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundpd_epi64.html">stdarch_x86::_mm512_maskz_cvt_roundpd_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundpd_epu32.html">stdarch_x86::_mm512_maskz_cvt_roundpd_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundpd_epu64.html">stdarch_x86::_mm512_maskz_cvt_roundpd_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundpd_ph.html">stdarch_x86::_mm512_maskz_cvt_roundpd_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundpd_ps.html">stdarch_x86::_mm512_maskz_cvt_roundpd_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundph_epi16.html">stdarch_x86::_mm512_maskz_cvt_roundph_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundph_epi32.html">stdarch_x86::_mm512_maskz_cvt_roundph_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundph_epi64.html">stdarch_x86::_mm512_maskz_cvt_roundph_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundph_epu16.html">stdarch_x86::_mm512_maskz_cvt_roundph_epu16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundph_epu32.html">stdarch_x86::_mm512_maskz_cvt_roundph_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundph_epu64.html">stdarch_x86::_mm512_maskz_cvt_roundph_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundph_pd.html">stdarch_x86::_mm512_maskz_cvt_roundph_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundph_ps.html">stdarch_x86::_mm512_maskz_cvt_roundph_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundps_epi32.html">stdarch_x86::_mm512_maskz_cvt_roundps_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundps_epi64.html">stdarch_x86::_mm512_maskz_cvt_roundps_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundps_epu32.html">stdarch_x86::_mm512_maskz_cvt_roundps_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundps_epu64.html">stdarch_x86::_mm512_maskz_cvt_roundps_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundps_pd.html">stdarch_x86::_mm512_maskz_cvt_roundps_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvt_roundps_ph.html">stdarch_x86::_mm512_maskz_cvt_roundps_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi16_epi32.html">stdarch_x86::_mm512_maskz_cvtepi16_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi16_epi64.html">stdarch_x86::_mm512_maskz_cvtepi16_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi16_epi8.html">stdarch_x86::_mm512_maskz_cvtepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi16_ph.html">stdarch_x86::_mm512_maskz_cvtepi16_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi32_epi16.html">stdarch_x86::_mm512_maskz_cvtepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi32_epi64.html">stdarch_x86::_mm512_maskz_cvtepi32_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi32_epi8.html">stdarch_x86::_mm512_maskz_cvtepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi32_pd.html">stdarch_x86::_mm512_maskz_cvtepi32_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi32_ph.html">stdarch_x86::_mm512_maskz_cvtepi32_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi32_ps.html">stdarch_x86::_mm512_maskz_cvtepi32_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi64_epi16.html">stdarch_x86::_mm512_maskz_cvtepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi64_epi32.html">stdarch_x86::_mm512_maskz_cvtepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi64_epi8.html">stdarch_x86::_mm512_maskz_cvtepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi64_pd.html">stdarch_x86::_mm512_maskz_cvtepi64_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi64_ph.html">stdarch_x86::_mm512_maskz_cvtepi64_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi64_ps.html">stdarch_x86::_mm512_maskz_cvtepi64_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi8_epi16.html">stdarch_x86::_mm512_maskz_cvtepi8_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi8_epi32.html">stdarch_x86::_mm512_maskz_cvtepi8_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepi8_epi64.html">stdarch_x86::_mm512_maskz_cvtepi8_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepu16_epi32.html">stdarch_x86::_mm512_maskz_cvtepu16_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepu16_epi64.html">stdarch_x86::_mm512_maskz_cvtepu16_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepu16_ph.html">stdarch_x86::_mm512_maskz_cvtepu16_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepu32_epi64.html">stdarch_x86::_mm512_maskz_cvtepu32_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepu32_pd.html">stdarch_x86::_mm512_maskz_cvtepu32_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepu32_ph.html">stdarch_x86::_mm512_maskz_cvtepu32_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepu32_ps.html">stdarch_x86::_mm512_maskz_cvtepu32_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepu64_pd.html">stdarch_x86::_mm512_maskz_cvtepu64_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepu64_ph.html">stdarch_x86::_mm512_maskz_cvtepu64_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepu64_ps.html">stdarch_x86::_mm512_maskz_cvtepu64_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepu8_epi16.html">stdarch_x86::_mm512_maskz_cvtepu8_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepu8_epi32.html">stdarch_x86::_mm512_maskz_cvtepu8_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtepu8_epi64.html">stdarch_x86::_mm512_maskz_cvtepu8_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtne2ps_pbh.html">stdarch_x86::_mm512_maskz_cvtne2ps_pbh</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtneps_pbh.html">stdarch_x86::_mm512_maskz_cvtneps_pbh</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtpbh_ps.html">stdarch_x86::_mm512_maskz_cvtpbh_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtpd_epi32.html">stdarch_x86::_mm512_maskz_cvtpd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtpd_epi64.html">stdarch_x86::_mm512_maskz_cvtpd_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtpd_epu32.html">stdarch_x86::_mm512_maskz_cvtpd_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtpd_epu64.html">stdarch_x86::_mm512_maskz_cvtpd_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtpd_ph.html">stdarch_x86::_mm512_maskz_cvtpd_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtpd_ps.html">stdarch_x86::_mm512_maskz_cvtpd_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtph_epi16.html">stdarch_x86::_mm512_maskz_cvtph_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtph_epi32.html">stdarch_x86::_mm512_maskz_cvtph_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtph_epi64.html">stdarch_x86::_mm512_maskz_cvtph_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtph_epu16.html">stdarch_x86::_mm512_maskz_cvtph_epu16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtph_epu32.html">stdarch_x86::_mm512_maskz_cvtph_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtph_epu64.html">stdarch_x86::_mm512_maskz_cvtph_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtph_pd.html">stdarch_x86::_mm512_maskz_cvtph_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtph_ps.html">stdarch_x86::_mm512_maskz_cvtph_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtps_epi32.html">stdarch_x86::_mm512_maskz_cvtps_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtps_epi64.html">stdarch_x86::_mm512_maskz_cvtps_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtps_epu32.html">stdarch_x86::_mm512_maskz_cvtps_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtps_epu64.html">stdarch_x86::_mm512_maskz_cvtps_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtps_pd.html">stdarch_x86::_mm512_maskz_cvtps_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtps_ph.html">stdarch_x86::_mm512_maskz_cvtps_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtsepi16_epi8.html">stdarch_x86::_mm512_maskz_cvtsepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtsepi32_epi16.html">stdarch_x86::_mm512_maskz_cvtsepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtsepi32_epi8.html">stdarch_x86::_mm512_maskz_cvtsepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtsepi64_epi16.html">stdarch_x86::_mm512_maskz_cvtsepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtsepi64_epi32.html">stdarch_x86::_mm512_maskz_cvtsepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtsepi64_epi8.html">stdarch_x86::_mm512_maskz_cvtsepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundpd_epi32.html">stdarch_x86::_mm512_maskz_cvtt_roundpd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundpd_epi64.html">stdarch_x86::_mm512_maskz_cvtt_roundpd_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundpd_epu32.html">stdarch_x86::_mm512_maskz_cvtt_roundpd_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundpd_epu64.html">stdarch_x86::_mm512_maskz_cvtt_roundpd_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundph_epi16.html">stdarch_x86::_mm512_maskz_cvtt_roundph_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundph_epi32.html">stdarch_x86::_mm512_maskz_cvtt_roundph_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundph_epi64.html">stdarch_x86::_mm512_maskz_cvtt_roundph_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundph_epu16.html">stdarch_x86::_mm512_maskz_cvtt_roundph_epu16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundph_epu32.html">stdarch_x86::_mm512_maskz_cvtt_roundph_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundph_epu64.html">stdarch_x86::_mm512_maskz_cvtt_roundph_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundps_epi32.html">stdarch_x86::_mm512_maskz_cvtt_roundps_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundps_epi64.html">stdarch_x86::_mm512_maskz_cvtt_roundps_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundps_epu32.html">stdarch_x86::_mm512_maskz_cvtt_roundps_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtt_roundps_epu64.html">stdarch_x86::_mm512_maskz_cvtt_roundps_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttpd_epi32.html">stdarch_x86::_mm512_maskz_cvttpd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttpd_epi64.html">stdarch_x86::_mm512_maskz_cvttpd_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttpd_epu32.html">stdarch_x86::_mm512_maskz_cvttpd_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttpd_epu64.html">stdarch_x86::_mm512_maskz_cvttpd_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttph_epi16.html">stdarch_x86::_mm512_maskz_cvttph_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttph_epi32.html">stdarch_x86::_mm512_maskz_cvttph_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttph_epi64.html">stdarch_x86::_mm512_maskz_cvttph_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttph_epu16.html">stdarch_x86::_mm512_maskz_cvttph_epu16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttph_epu32.html">stdarch_x86::_mm512_maskz_cvttph_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttph_epu64.html">stdarch_x86::_mm512_maskz_cvttph_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttps_epi32.html">stdarch_x86::_mm512_maskz_cvttps_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttps_epi64.html">stdarch_x86::_mm512_maskz_cvttps_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttps_epu32.html">stdarch_x86::_mm512_maskz_cvttps_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvttps_epu64.html">stdarch_x86::_mm512_maskz_cvttps_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtusepi16_epi8.html">stdarch_x86::_mm512_maskz_cvtusepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtusepi32_epi16.html">stdarch_x86::_mm512_maskz_cvtusepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtusepi32_epi8.html">stdarch_x86::_mm512_maskz_cvtusepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtusepi64_epi16.html">stdarch_x86::_mm512_maskz_cvtusepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtusepi64_epi32.html">stdarch_x86::_mm512_maskz_cvtusepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtusepi64_epi8.html">stdarch_x86::_mm512_maskz_cvtusepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtx_roundph_ps.html">stdarch_x86::_mm512_maskz_cvtx_roundph_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtx_roundps_ph.html">stdarch_x86::_mm512_maskz_cvtx_roundps_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtxph_ps.html">stdarch_x86::_mm512_maskz_cvtxph_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_cvtxps_ph.html">stdarch_x86::_mm512_maskz_cvtxps_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_dbsad_epu8.html">stdarch_x86::_mm512_maskz_dbsad_epu8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_div_pd.html">stdarch_x86::_mm512_maskz_div_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_div_ph.html">stdarch_x86::_mm512_maskz_div_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_div_ps.html">stdarch_x86::_mm512_maskz_div_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_div_round_pd.html">stdarch_x86::_mm512_maskz_div_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_div_round_ph.html">stdarch_x86::_mm512_maskz_div_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_div_round_ps.html">stdarch_x86::_mm512_maskz_div_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_dpbf16_ps.html">stdarch_x86::_mm512_maskz_dpbf16_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_dpbusd_epi32.html">stdarch_x86::_mm512_maskz_dpbusd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_dpbusds_epi32.html">stdarch_x86::_mm512_maskz_dpbusds_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_dpwssd_epi32.html">stdarch_x86::_mm512_maskz_dpwssd_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_dpwssds_epi32.html">stdarch_x86::_mm512_maskz_dpwssds_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_expand_epi16.html">stdarch_x86::_mm512_maskz_expand_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_expand_epi32.html">stdarch_x86::_mm512_maskz_expand_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_expand_epi64.html">stdarch_x86::_mm512_maskz_expand_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_expand_epi8.html">stdarch_x86::_mm512_maskz_expand_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_expand_pd.html">stdarch_x86::_mm512_maskz_expand_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_expand_ps.html">stdarch_x86::_mm512_maskz_expand_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_expandloadu_epi16.html">stdarch_x86::_mm512_maskz_expandloadu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_expandloadu_epi32.html">stdarch_x86::_mm512_maskz_expandloadu_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_expandloadu_epi64.html">stdarch_x86::_mm512_maskz_expandloadu_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_expandloadu_epi8.html">stdarch_x86::_mm512_maskz_expandloadu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_expandloadu_pd.html">stdarch_x86::_mm512_maskz_expandloadu_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_expandloadu_ps.html">stdarch_x86::_mm512_maskz_expandloadu_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_extractf32x4_ps.html">stdarch_x86::_mm512_maskz_extractf32x4_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_extractf32x8_ps.html">stdarch_x86::_mm512_maskz_extractf32x8_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_extractf64x2_pd.html">stdarch_x86::_mm512_maskz_extractf64x2_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_extractf64x4_pd.html">stdarch_x86::_mm512_maskz_extractf64x4_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_extracti32x4_epi32.html">stdarch_x86::_mm512_maskz_extracti32x4_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_extracti32x8_epi32.html">stdarch_x86::_mm512_maskz_extracti32x8_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_extracti64x2_epi64.html">stdarch_x86::_mm512_maskz_extracti64x2_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_extracti64x4_epi64.html">stdarch_x86::_mm512_maskz_extracti64x4_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fcmadd_pch.html">stdarch_x86::_mm512_maskz_fcmadd_pch</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fcmadd_round_pch.html">stdarch_x86::_mm512_maskz_fcmadd_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fcmul_pch.html">stdarch_x86::_mm512_maskz_fcmul_pch</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fcmul_round_pch.html">stdarch_x86::_mm512_maskz_fcmul_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fixupimm_pd.html">stdarch_x86::_mm512_maskz_fixupimm_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fixupimm_ps.html">stdarch_x86::_mm512_maskz_fixupimm_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fixupimm_round_pd.html">stdarch_x86::_mm512_maskz_fixupimm_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fixupimm_round_ps.html">stdarch_x86::_mm512_maskz_fixupimm_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmadd_pch.html">stdarch_x86::_mm512_maskz_fmadd_pch</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmadd_pd.html">stdarch_x86::_mm512_maskz_fmadd_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmadd_ph.html">stdarch_x86::_mm512_maskz_fmadd_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmadd_ps.html">stdarch_x86::_mm512_maskz_fmadd_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmadd_round_pch.html">stdarch_x86::_mm512_maskz_fmadd_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmadd_round_pd.html">stdarch_x86::_mm512_maskz_fmadd_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmadd_round_ph.html">stdarch_x86::_mm512_maskz_fmadd_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmadd_round_ps.html">stdarch_x86::_mm512_maskz_fmadd_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmaddsub_pd.html">stdarch_x86::_mm512_maskz_fmaddsub_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmaddsub_ph.html">stdarch_x86::_mm512_maskz_fmaddsub_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmaddsub_ps.html">stdarch_x86::_mm512_maskz_fmaddsub_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmaddsub_round_pd.html">stdarch_x86::_mm512_maskz_fmaddsub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmaddsub_round_ph.html">stdarch_x86::_mm512_maskz_fmaddsub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmaddsub_round_ps.html">stdarch_x86::_mm512_maskz_fmaddsub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmsub_pd.html">stdarch_x86::_mm512_maskz_fmsub_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmsub_ph.html">stdarch_x86::_mm512_maskz_fmsub_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmsub_ps.html">stdarch_x86::_mm512_maskz_fmsub_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmsub_round_pd.html">stdarch_x86::_mm512_maskz_fmsub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmsub_round_ph.html">stdarch_x86::_mm512_maskz_fmsub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmsub_round_ps.html">stdarch_x86::_mm512_maskz_fmsub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmsubadd_pd.html">stdarch_x86::_mm512_maskz_fmsubadd_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmsubadd_ph.html">stdarch_x86::_mm512_maskz_fmsubadd_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmsubadd_ps.html">stdarch_x86::_mm512_maskz_fmsubadd_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmsubadd_round_pd.html">stdarch_x86::_mm512_maskz_fmsubadd_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmsubadd_round_ph.html">stdarch_x86::_mm512_maskz_fmsubadd_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmsubadd_round_ps.html">stdarch_x86::_mm512_maskz_fmsubadd_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmul_pch.html">stdarch_x86::_mm512_maskz_fmul_pch</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fmul_round_pch.html">stdarch_x86::_mm512_maskz_fmul_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fnmadd_pd.html">stdarch_x86::_mm512_maskz_fnmadd_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fnmadd_ph.html">stdarch_x86::_mm512_maskz_fnmadd_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fnmadd_ps.html">stdarch_x86::_mm512_maskz_fnmadd_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fnmadd_round_pd.html">stdarch_x86::_mm512_maskz_fnmadd_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fnmadd_round_ph.html">stdarch_x86::_mm512_maskz_fnmadd_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fnmadd_round_ps.html">stdarch_x86::_mm512_maskz_fnmadd_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fnmsub_pd.html">stdarch_x86::_mm512_maskz_fnmsub_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fnmsub_ph.html">stdarch_x86::_mm512_maskz_fnmsub_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fnmsub_ps.html">stdarch_x86::_mm512_maskz_fnmsub_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fnmsub_round_pd.html">stdarch_x86::_mm512_maskz_fnmsub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fnmsub_round_ph.html">stdarch_x86::_mm512_maskz_fnmsub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_fnmsub_round_ps.html">stdarch_x86::_mm512_maskz_fnmsub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_getexp_pd.html">stdarch_x86::_mm512_maskz_getexp_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_getexp_ph.html">stdarch_x86::_mm512_maskz_getexp_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_getexp_ps.html">stdarch_x86::_mm512_maskz_getexp_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_getexp_round_pd.html">stdarch_x86::_mm512_maskz_getexp_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_getexp_round_ph.html">stdarch_x86::_mm512_maskz_getexp_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_getexp_round_ps.html">stdarch_x86::_mm512_maskz_getexp_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_getmant_pd.html">stdarch_x86::_mm512_maskz_getmant_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_getmant_ph.html">stdarch_x86::_mm512_maskz_getmant_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_getmant_ps.html">stdarch_x86::_mm512_maskz_getmant_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_getmant_round_pd.html">stdarch_x86::_mm512_maskz_getmant_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_getmant_round_ph.html">stdarch_x86::_mm512_maskz_getmant_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_getmant_round_ps.html">stdarch_x86::_mm512_maskz_getmant_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_gf2p8affine_epi64_epi8.html">stdarch_x86::_mm512_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_gf2p8affineinv_epi64_epi8.html">stdarch_x86::_mm512_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_gf2p8mul_epi8.html">stdarch_x86::_mm512_maskz_gf2p8mul_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_insertf32x4.html">stdarch_x86::_mm512_maskz_insertf32x4</a></li><li><a href="stdarch_x86/fn._mm512_maskz_insertf32x8.html">stdarch_x86::_mm512_maskz_insertf32x8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_insertf64x2.html">stdarch_x86::_mm512_maskz_insertf64x2</a></li><li><a href="stdarch_x86/fn._mm512_maskz_insertf64x4.html">stdarch_x86::_mm512_maskz_insertf64x4</a></li><li><a href="stdarch_x86/fn._mm512_maskz_inserti32x4.html">stdarch_x86::_mm512_maskz_inserti32x4</a></li><li><a href="stdarch_x86/fn._mm512_maskz_inserti32x8.html">stdarch_x86::_mm512_maskz_inserti32x8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_inserti64x2.html">stdarch_x86::_mm512_maskz_inserti64x2</a></li><li><a href="stdarch_x86/fn._mm512_maskz_inserti64x4.html">stdarch_x86::_mm512_maskz_inserti64x4</a></li><li><a href="stdarch_x86/fn._mm512_maskz_load_epi32.html">stdarch_x86::_mm512_maskz_load_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_load_epi64.html">stdarch_x86::_mm512_maskz_load_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_load_pd.html">stdarch_x86::_mm512_maskz_load_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_load_ps.html">stdarch_x86::_mm512_maskz_load_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_loadu_epi16.html">stdarch_x86::_mm512_maskz_loadu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_loadu_epi32.html">stdarch_x86::_mm512_maskz_loadu_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_loadu_epi64.html">stdarch_x86::_mm512_maskz_loadu_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_loadu_epi8.html">stdarch_x86::_mm512_maskz_loadu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_loadu_pd.html">stdarch_x86::_mm512_maskz_loadu_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_loadu_ps.html">stdarch_x86::_mm512_maskz_loadu_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_lzcnt_epi32.html">stdarch_x86::_mm512_maskz_lzcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_lzcnt_epi64.html">stdarch_x86::_mm512_maskz_lzcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_madd52hi_epu64.html">stdarch_x86::_mm512_maskz_madd52hi_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_madd52lo_epu64.html">stdarch_x86::_mm512_maskz_madd52lo_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_madd_epi16.html">stdarch_x86::_mm512_maskz_madd_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_maddubs_epi16.html">stdarch_x86::_mm512_maskz_maddubs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_epi16.html">stdarch_x86::_mm512_maskz_max_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_epi32.html">stdarch_x86::_mm512_maskz_max_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_epi64.html">stdarch_x86::_mm512_maskz_max_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_epi8.html">stdarch_x86::_mm512_maskz_max_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_epu16.html">stdarch_x86::_mm512_maskz_max_epu16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_epu32.html">stdarch_x86::_mm512_maskz_max_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_epu64.html">stdarch_x86::_mm512_maskz_max_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_epu8.html">stdarch_x86::_mm512_maskz_max_epu8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_pd.html">stdarch_x86::_mm512_maskz_max_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_ph.html">stdarch_x86::_mm512_maskz_max_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_ps.html">stdarch_x86::_mm512_maskz_max_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_round_pd.html">stdarch_x86::_mm512_maskz_max_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_round_ph.html">stdarch_x86::_mm512_maskz_max_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_max_round_ps.html">stdarch_x86::_mm512_maskz_max_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_epi16.html">stdarch_x86::_mm512_maskz_min_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_epi32.html">stdarch_x86::_mm512_maskz_min_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_epi64.html">stdarch_x86::_mm512_maskz_min_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_epi8.html">stdarch_x86::_mm512_maskz_min_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_epu16.html">stdarch_x86::_mm512_maskz_min_epu16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_epu32.html">stdarch_x86::_mm512_maskz_min_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_epu64.html">stdarch_x86::_mm512_maskz_min_epu64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_epu8.html">stdarch_x86::_mm512_maskz_min_epu8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_pd.html">stdarch_x86::_mm512_maskz_min_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_ph.html">stdarch_x86::_mm512_maskz_min_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_ps.html">stdarch_x86::_mm512_maskz_min_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_round_pd.html">stdarch_x86::_mm512_maskz_min_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_round_ph.html">stdarch_x86::_mm512_maskz_min_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_min_round_ps.html">stdarch_x86::_mm512_maskz_min_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mov_epi16.html">stdarch_x86::_mm512_maskz_mov_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mov_epi32.html">stdarch_x86::_mm512_maskz_mov_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mov_epi64.html">stdarch_x86::_mm512_maskz_mov_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mov_epi8.html">stdarch_x86::_mm512_maskz_mov_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mov_pd.html">stdarch_x86::_mm512_maskz_mov_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mov_ps.html">stdarch_x86::_mm512_maskz_mov_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_movedup_pd.html">stdarch_x86::_mm512_maskz_movedup_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_movehdup_ps.html">stdarch_x86::_mm512_maskz_movehdup_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_moveldup_ps.html">stdarch_x86::_mm512_maskz_moveldup_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mul_epi32.html">stdarch_x86::_mm512_maskz_mul_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mul_epu32.html">stdarch_x86::_mm512_maskz_mul_epu32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mul_pch.html">stdarch_x86::_mm512_maskz_mul_pch</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mul_pd.html">stdarch_x86::_mm512_maskz_mul_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mul_ph.html">stdarch_x86::_mm512_maskz_mul_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mul_ps.html">stdarch_x86::_mm512_maskz_mul_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mul_round_pch.html">stdarch_x86::_mm512_maskz_mul_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mul_round_pd.html">stdarch_x86::_mm512_maskz_mul_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mul_round_ph.html">stdarch_x86::_mm512_maskz_mul_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mul_round_ps.html">stdarch_x86::_mm512_maskz_mul_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mulhi_epi16.html">stdarch_x86::_mm512_maskz_mulhi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mulhi_epu16.html">stdarch_x86::_mm512_maskz_mulhi_epu16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mulhrs_epi16.html">stdarch_x86::_mm512_maskz_mulhrs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mullo_epi16.html">stdarch_x86::_mm512_maskz_mullo_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mullo_epi32.html">stdarch_x86::_mm512_maskz_mullo_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_mullo_epi64.html">stdarch_x86::_mm512_maskz_mullo_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_multishift_epi64_epi8.html">stdarch_x86::_mm512_maskz_multishift_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_or_epi32.html">stdarch_x86::_mm512_maskz_or_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_or_epi64.html">stdarch_x86::_mm512_maskz_or_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_or_pd.html">stdarch_x86::_mm512_maskz_or_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_or_ps.html">stdarch_x86::_mm512_maskz_or_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_packs_epi16.html">stdarch_x86::_mm512_maskz_packs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_packs_epi32.html">stdarch_x86::_mm512_maskz_packs_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_packus_epi16.html">stdarch_x86::_mm512_maskz_packus_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_packus_epi32.html">stdarch_x86::_mm512_maskz_packus_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permute_pd.html">stdarch_x86::_mm512_maskz_permute_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permute_ps.html">stdarch_x86::_mm512_maskz_permute_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutevar_pd.html">stdarch_x86::_mm512_maskz_permutevar_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutevar_ps.html">stdarch_x86::_mm512_maskz_permutevar_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutex2var_epi16.html">stdarch_x86::_mm512_maskz_permutex2var_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutex2var_epi32.html">stdarch_x86::_mm512_maskz_permutex2var_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutex2var_epi64.html">stdarch_x86::_mm512_maskz_permutex2var_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutex2var_epi8.html">stdarch_x86::_mm512_maskz_permutex2var_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutex2var_pd.html">stdarch_x86::_mm512_maskz_permutex2var_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutex2var_ps.html">stdarch_x86::_mm512_maskz_permutex2var_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutex_epi64.html">stdarch_x86::_mm512_maskz_permutex_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutex_pd.html">stdarch_x86::_mm512_maskz_permutex_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutexvar_epi16.html">stdarch_x86::_mm512_maskz_permutexvar_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutexvar_epi32.html">stdarch_x86::_mm512_maskz_permutexvar_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutexvar_epi64.html">stdarch_x86::_mm512_maskz_permutexvar_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutexvar_epi8.html">stdarch_x86::_mm512_maskz_permutexvar_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutexvar_pd.html">stdarch_x86::_mm512_maskz_permutexvar_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_permutexvar_ps.html">stdarch_x86::_mm512_maskz_permutexvar_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_popcnt_epi16.html">stdarch_x86::_mm512_maskz_popcnt_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_popcnt_epi32.html">stdarch_x86::_mm512_maskz_popcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_popcnt_epi64.html">stdarch_x86::_mm512_maskz_popcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_popcnt_epi8.html">stdarch_x86::_mm512_maskz_popcnt_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_range_pd.html">stdarch_x86::_mm512_maskz_range_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_range_ps.html">stdarch_x86::_mm512_maskz_range_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_range_round_pd.html">stdarch_x86::_mm512_maskz_range_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_range_round_ps.html">stdarch_x86::_mm512_maskz_range_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_rcp14_pd.html">stdarch_x86::_mm512_maskz_rcp14_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_rcp14_ps.html">stdarch_x86::_mm512_maskz_rcp14_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_rcp_ph.html">stdarch_x86::_mm512_maskz_rcp_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_reduce_pd.html">stdarch_x86::_mm512_maskz_reduce_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_reduce_ph.html">stdarch_x86::_mm512_maskz_reduce_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_reduce_ps.html">stdarch_x86::_mm512_maskz_reduce_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_reduce_round_pd.html">stdarch_x86::_mm512_maskz_reduce_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_reduce_round_ph.html">stdarch_x86::_mm512_maskz_reduce_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_reduce_round_ps.html">stdarch_x86::_mm512_maskz_reduce_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_rol_epi32.html">stdarch_x86::_mm512_maskz_rol_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_rol_epi64.html">stdarch_x86::_mm512_maskz_rol_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_rolv_epi32.html">stdarch_x86::_mm512_maskz_rolv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_rolv_epi64.html">stdarch_x86::_mm512_maskz_rolv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_ror_epi32.html">stdarch_x86::_mm512_maskz_ror_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_ror_epi64.html">stdarch_x86::_mm512_maskz_ror_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_rorv_epi32.html">stdarch_x86::_mm512_maskz_rorv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_rorv_epi64.html">stdarch_x86::_mm512_maskz_rorv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_roundscale_pd.html">stdarch_x86::_mm512_maskz_roundscale_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_roundscale_ph.html">stdarch_x86::_mm512_maskz_roundscale_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_roundscale_ps.html">stdarch_x86::_mm512_maskz_roundscale_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_roundscale_round_pd.html">stdarch_x86::_mm512_maskz_roundscale_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_roundscale_round_ph.html">stdarch_x86::_mm512_maskz_roundscale_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_roundscale_round_ps.html">stdarch_x86::_mm512_maskz_roundscale_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_rsqrt14_pd.html">stdarch_x86::_mm512_maskz_rsqrt14_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_rsqrt14_ps.html">stdarch_x86::_mm512_maskz_rsqrt14_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_rsqrt_ph.html">stdarch_x86::_mm512_maskz_rsqrt_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_scalef_pd.html">stdarch_x86::_mm512_maskz_scalef_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_scalef_ph.html">stdarch_x86::_mm512_maskz_scalef_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_scalef_ps.html">stdarch_x86::_mm512_maskz_scalef_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_scalef_round_pd.html">stdarch_x86::_mm512_maskz_scalef_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_scalef_round_ph.html">stdarch_x86::_mm512_maskz_scalef_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_scalef_round_ps.html">stdarch_x86::_mm512_maskz_scalef_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_set1_epi16.html">stdarch_x86::_mm512_maskz_set1_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_set1_epi32.html">stdarch_x86::_mm512_maskz_set1_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_set1_epi64.html">stdarch_x86::_mm512_maskz_set1_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_set1_epi8.html">stdarch_x86::_mm512_maskz_set1_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shldi_epi16.html">stdarch_x86::_mm512_maskz_shldi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shldi_epi32.html">stdarch_x86::_mm512_maskz_shldi_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shldi_epi64.html">stdarch_x86::_mm512_maskz_shldi_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shldv_epi16.html">stdarch_x86::_mm512_maskz_shldv_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shldv_epi32.html">stdarch_x86::_mm512_maskz_shldv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shldv_epi64.html">stdarch_x86::_mm512_maskz_shldv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shrdi_epi16.html">stdarch_x86::_mm512_maskz_shrdi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shrdi_epi32.html">stdarch_x86::_mm512_maskz_shrdi_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shrdi_epi64.html">stdarch_x86::_mm512_maskz_shrdi_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shrdv_epi16.html">stdarch_x86::_mm512_maskz_shrdv_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shrdv_epi32.html">stdarch_x86::_mm512_maskz_shrdv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shrdv_epi64.html">stdarch_x86::_mm512_maskz_shrdv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shuffle_epi32.html">stdarch_x86::_mm512_maskz_shuffle_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shuffle_epi8.html">stdarch_x86::_mm512_maskz_shuffle_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shuffle_f32x4.html">stdarch_x86::_mm512_maskz_shuffle_f32x4</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shuffle_f64x2.html">stdarch_x86::_mm512_maskz_shuffle_f64x2</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shuffle_i32x4.html">stdarch_x86::_mm512_maskz_shuffle_i32x4</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shuffle_i64x2.html">stdarch_x86::_mm512_maskz_shuffle_i64x2</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shuffle_pd.html">stdarch_x86::_mm512_maskz_shuffle_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shuffle_ps.html">stdarch_x86::_mm512_maskz_shuffle_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shufflehi_epi16.html">stdarch_x86::_mm512_maskz_shufflehi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_shufflelo_epi16.html">stdarch_x86::_mm512_maskz_shufflelo_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sll_epi16.html">stdarch_x86::_mm512_maskz_sll_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sll_epi32.html">stdarch_x86::_mm512_maskz_sll_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sll_epi64.html">stdarch_x86::_mm512_maskz_sll_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_slli_epi16.html">stdarch_x86::_mm512_maskz_slli_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_slli_epi32.html">stdarch_x86::_mm512_maskz_slli_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_slli_epi64.html">stdarch_x86::_mm512_maskz_slli_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sllv_epi16.html">stdarch_x86::_mm512_maskz_sllv_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sllv_epi32.html">stdarch_x86::_mm512_maskz_sllv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sllv_epi64.html">stdarch_x86::_mm512_maskz_sllv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sqrt_pd.html">stdarch_x86::_mm512_maskz_sqrt_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sqrt_ph.html">stdarch_x86::_mm512_maskz_sqrt_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sqrt_ps.html">stdarch_x86::_mm512_maskz_sqrt_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sqrt_round_pd.html">stdarch_x86::_mm512_maskz_sqrt_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sqrt_round_ph.html">stdarch_x86::_mm512_maskz_sqrt_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sqrt_round_ps.html">stdarch_x86::_mm512_maskz_sqrt_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sra_epi16.html">stdarch_x86::_mm512_maskz_sra_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sra_epi32.html">stdarch_x86::_mm512_maskz_sra_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sra_epi64.html">stdarch_x86::_mm512_maskz_sra_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srai_epi16.html">stdarch_x86::_mm512_maskz_srai_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srai_epi32.html">stdarch_x86::_mm512_maskz_srai_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srai_epi64.html">stdarch_x86::_mm512_maskz_srai_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srav_epi16.html">stdarch_x86::_mm512_maskz_srav_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srav_epi32.html">stdarch_x86::_mm512_maskz_srav_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srav_epi64.html">stdarch_x86::_mm512_maskz_srav_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srl_epi16.html">stdarch_x86::_mm512_maskz_srl_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srl_epi32.html">stdarch_x86::_mm512_maskz_srl_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srl_epi64.html">stdarch_x86::_mm512_maskz_srl_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srli_epi16.html">stdarch_x86::_mm512_maskz_srli_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srli_epi32.html">stdarch_x86::_mm512_maskz_srli_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srli_epi64.html">stdarch_x86::_mm512_maskz_srli_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srlv_epi16.html">stdarch_x86::_mm512_maskz_srlv_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srlv_epi32.html">stdarch_x86::_mm512_maskz_srlv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_srlv_epi64.html">stdarch_x86::_mm512_maskz_srlv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sub_epi16.html">stdarch_x86::_mm512_maskz_sub_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sub_epi32.html">stdarch_x86::_mm512_maskz_sub_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sub_epi64.html">stdarch_x86::_mm512_maskz_sub_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sub_epi8.html">stdarch_x86::_mm512_maskz_sub_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sub_pd.html">stdarch_x86::_mm512_maskz_sub_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sub_ph.html">stdarch_x86::_mm512_maskz_sub_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sub_ps.html">stdarch_x86::_mm512_maskz_sub_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sub_round_pd.html">stdarch_x86::_mm512_maskz_sub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sub_round_ph.html">stdarch_x86::_mm512_maskz_sub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_maskz_sub_round_ps.html">stdarch_x86::_mm512_maskz_sub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_subs_epi16.html">stdarch_x86::_mm512_maskz_subs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_subs_epi8.html">stdarch_x86::_mm512_maskz_subs_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_subs_epu16.html">stdarch_x86::_mm512_maskz_subs_epu16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_subs_epu8.html">stdarch_x86::_mm512_maskz_subs_epu8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_ternarylogic_epi32.html">stdarch_x86::_mm512_maskz_ternarylogic_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_ternarylogic_epi64.html">stdarch_x86::_mm512_maskz_ternarylogic_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_unpackhi_epi16.html">stdarch_x86::_mm512_maskz_unpackhi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_unpackhi_epi32.html">stdarch_x86::_mm512_maskz_unpackhi_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_unpackhi_epi64.html">stdarch_x86::_mm512_maskz_unpackhi_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_unpackhi_epi8.html">stdarch_x86::_mm512_maskz_unpackhi_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_unpackhi_pd.html">stdarch_x86::_mm512_maskz_unpackhi_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_unpackhi_ps.html">stdarch_x86::_mm512_maskz_unpackhi_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_unpacklo_epi16.html">stdarch_x86::_mm512_maskz_unpacklo_epi16</a></li><li><a href="stdarch_x86/fn._mm512_maskz_unpacklo_epi32.html">stdarch_x86::_mm512_maskz_unpacklo_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_unpacklo_epi64.html">stdarch_x86::_mm512_maskz_unpacklo_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_unpacklo_epi8.html">stdarch_x86::_mm512_maskz_unpacklo_epi8</a></li><li><a href="stdarch_x86/fn._mm512_maskz_unpacklo_pd.html">stdarch_x86::_mm512_maskz_unpacklo_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_unpacklo_ps.html">stdarch_x86::_mm512_maskz_unpacklo_ps</a></li><li><a href="stdarch_x86/fn._mm512_maskz_xor_epi32.html">stdarch_x86::_mm512_maskz_xor_epi32</a></li><li><a href="stdarch_x86/fn._mm512_maskz_xor_epi64.html">stdarch_x86::_mm512_maskz_xor_epi64</a></li><li><a href="stdarch_x86/fn._mm512_maskz_xor_pd.html">stdarch_x86::_mm512_maskz_xor_pd</a></li><li><a href="stdarch_x86/fn._mm512_maskz_xor_ps.html">stdarch_x86::_mm512_maskz_xor_ps</a></li><li><a href="stdarch_x86/fn._mm512_max_epi16.html">stdarch_x86::_mm512_max_epi16</a></li><li><a href="stdarch_x86/fn._mm512_max_epi32.html">stdarch_x86::_mm512_max_epi32</a></li><li><a href="stdarch_x86/fn._mm512_max_epi64.html">stdarch_x86::_mm512_max_epi64</a></li><li><a href="stdarch_x86/fn._mm512_max_epi8.html">stdarch_x86::_mm512_max_epi8</a></li><li><a href="stdarch_x86/fn._mm512_max_epu16.html">stdarch_x86::_mm512_max_epu16</a></li><li><a href="stdarch_x86/fn._mm512_max_epu32.html">stdarch_x86::_mm512_max_epu32</a></li><li><a href="stdarch_x86/fn._mm512_max_epu64.html">stdarch_x86::_mm512_max_epu64</a></li><li><a href="stdarch_x86/fn._mm512_max_epu8.html">stdarch_x86::_mm512_max_epu8</a></li><li><a href="stdarch_x86/fn._mm512_max_pd.html">stdarch_x86::_mm512_max_pd</a></li><li><a href="stdarch_x86/fn._mm512_max_ph.html">stdarch_x86::_mm512_max_ph</a></li><li><a href="stdarch_x86/fn._mm512_max_ps.html">stdarch_x86::_mm512_max_ps</a></li><li><a href="stdarch_x86/fn._mm512_max_round_pd.html">stdarch_x86::_mm512_max_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_max_round_ph.html">stdarch_x86::_mm512_max_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_max_round_ps.html">stdarch_x86::_mm512_max_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_min_epi16.html">stdarch_x86::_mm512_min_epi16</a></li><li><a href="stdarch_x86/fn._mm512_min_epi32.html">stdarch_x86::_mm512_min_epi32</a></li><li><a href="stdarch_x86/fn._mm512_min_epi64.html">stdarch_x86::_mm512_min_epi64</a></li><li><a href="stdarch_x86/fn._mm512_min_epi8.html">stdarch_x86::_mm512_min_epi8</a></li><li><a href="stdarch_x86/fn._mm512_min_epu16.html">stdarch_x86::_mm512_min_epu16</a></li><li><a href="stdarch_x86/fn._mm512_min_epu32.html">stdarch_x86::_mm512_min_epu32</a></li><li><a href="stdarch_x86/fn._mm512_min_epu64.html">stdarch_x86::_mm512_min_epu64</a></li><li><a href="stdarch_x86/fn._mm512_min_epu8.html">stdarch_x86::_mm512_min_epu8</a></li><li><a href="stdarch_x86/fn._mm512_min_pd.html">stdarch_x86::_mm512_min_pd</a></li><li><a href="stdarch_x86/fn._mm512_min_ph.html">stdarch_x86::_mm512_min_ph</a></li><li><a href="stdarch_x86/fn._mm512_min_ps.html">stdarch_x86::_mm512_min_ps</a></li><li><a href="stdarch_x86/fn._mm512_min_round_pd.html">stdarch_x86::_mm512_min_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_min_round_ph.html">stdarch_x86::_mm512_min_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_min_round_ps.html">stdarch_x86::_mm512_min_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_movedup_pd.html">stdarch_x86::_mm512_movedup_pd</a></li><li><a href="stdarch_x86/fn._mm512_movehdup_ps.html">stdarch_x86::_mm512_movehdup_ps</a></li><li><a href="stdarch_x86/fn._mm512_moveldup_ps.html">stdarch_x86::_mm512_moveldup_ps</a></li><li><a href="stdarch_x86/fn._mm512_movepi16_mask.html">stdarch_x86::_mm512_movepi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_movepi32_mask.html">stdarch_x86::_mm512_movepi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_movepi64_mask.html">stdarch_x86::_mm512_movepi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_movepi8_mask.html">stdarch_x86::_mm512_movepi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_movm_epi16.html">stdarch_x86::_mm512_movm_epi16</a></li><li><a href="stdarch_x86/fn._mm512_movm_epi32.html">stdarch_x86::_mm512_movm_epi32</a></li><li><a href="stdarch_x86/fn._mm512_movm_epi64.html">stdarch_x86::_mm512_movm_epi64</a></li><li><a href="stdarch_x86/fn._mm512_movm_epi8.html">stdarch_x86::_mm512_movm_epi8</a></li><li><a href="stdarch_x86/fn._mm512_mul_epi32.html">stdarch_x86::_mm512_mul_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mul_epu32.html">stdarch_x86::_mm512_mul_epu32</a></li><li><a href="stdarch_x86/fn._mm512_mul_pch.html">stdarch_x86::_mm512_mul_pch</a></li><li><a href="stdarch_x86/fn._mm512_mul_pd.html">stdarch_x86::_mm512_mul_pd</a></li><li><a href="stdarch_x86/fn._mm512_mul_ph.html">stdarch_x86::_mm512_mul_ph</a></li><li><a href="stdarch_x86/fn._mm512_mul_ps.html">stdarch_x86::_mm512_mul_ps</a></li><li><a href="stdarch_x86/fn._mm512_mul_round_pch.html">stdarch_x86::_mm512_mul_round_pch</a></li><li><a href="stdarch_x86/fn._mm512_mul_round_pd.html">stdarch_x86::_mm512_mul_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_mul_round_ph.html">stdarch_x86::_mm512_mul_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_mul_round_ps.html">stdarch_x86::_mm512_mul_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_mulhi_epi16.html">stdarch_x86::_mm512_mulhi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mulhi_epu16.html">stdarch_x86::_mm512_mulhi_epu16</a></li><li><a href="stdarch_x86/fn._mm512_mulhrs_epi16.html">stdarch_x86::_mm512_mulhrs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mullo_epi16.html">stdarch_x86::_mm512_mullo_epi16</a></li><li><a href="stdarch_x86/fn._mm512_mullo_epi32.html">stdarch_x86::_mm512_mullo_epi32</a></li><li><a href="stdarch_x86/fn._mm512_mullo_epi64.html">stdarch_x86::_mm512_mullo_epi64</a></li><li><a href="stdarch_x86/fn._mm512_mullox_epi64.html">stdarch_x86::_mm512_mullox_epi64</a></li><li><a href="stdarch_x86/fn._mm512_multishift_epi64_epi8.html">stdarch_x86::_mm512_multishift_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm512_or_epi32.html">stdarch_x86::_mm512_or_epi32</a></li><li><a href="stdarch_x86/fn._mm512_or_epi64.html">stdarch_x86::_mm512_or_epi64</a></li><li><a href="stdarch_x86/fn._mm512_or_pd.html">stdarch_x86::_mm512_or_pd</a></li><li><a href="stdarch_x86/fn._mm512_or_ps.html">stdarch_x86::_mm512_or_ps</a></li><li><a href="stdarch_x86/fn._mm512_or_si512.html">stdarch_x86::_mm512_or_si512</a></li><li><a href="stdarch_x86/fn._mm512_packs_epi16.html">stdarch_x86::_mm512_packs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_packs_epi32.html">stdarch_x86::_mm512_packs_epi32</a></li><li><a href="stdarch_x86/fn._mm512_packus_epi16.html">stdarch_x86::_mm512_packus_epi16</a></li><li><a href="stdarch_x86/fn._mm512_packus_epi32.html">stdarch_x86::_mm512_packus_epi32</a></li><li><a href="stdarch_x86/fn._mm512_permute_pd.html">stdarch_x86::_mm512_permute_pd</a></li><li><a href="stdarch_x86/fn._mm512_permute_ps.html">stdarch_x86::_mm512_permute_ps</a></li><li><a href="stdarch_x86/fn._mm512_permutevar_epi32.html">stdarch_x86::_mm512_permutevar_epi32</a></li><li><a href="stdarch_x86/fn._mm512_permutevar_pd.html">stdarch_x86::_mm512_permutevar_pd</a></li><li><a href="stdarch_x86/fn._mm512_permutevar_ps.html">stdarch_x86::_mm512_permutevar_ps</a></li><li><a href="stdarch_x86/fn._mm512_permutex2var_epi16.html">stdarch_x86::_mm512_permutex2var_epi16</a></li><li><a href="stdarch_x86/fn._mm512_permutex2var_epi32.html">stdarch_x86::_mm512_permutex2var_epi32</a></li><li><a href="stdarch_x86/fn._mm512_permutex2var_epi64.html">stdarch_x86::_mm512_permutex2var_epi64</a></li><li><a href="stdarch_x86/fn._mm512_permutex2var_epi8.html">stdarch_x86::_mm512_permutex2var_epi8</a></li><li><a href="stdarch_x86/fn._mm512_permutex2var_pd.html">stdarch_x86::_mm512_permutex2var_pd</a></li><li><a href="stdarch_x86/fn._mm512_permutex2var_ph.html">stdarch_x86::_mm512_permutex2var_ph</a></li><li><a href="stdarch_x86/fn._mm512_permutex2var_ps.html">stdarch_x86::_mm512_permutex2var_ps</a></li><li><a href="stdarch_x86/fn._mm512_permutex_epi64.html">stdarch_x86::_mm512_permutex_epi64</a></li><li><a href="stdarch_x86/fn._mm512_permutex_pd.html">stdarch_x86::_mm512_permutex_pd</a></li><li><a href="stdarch_x86/fn._mm512_permutexvar_epi16.html">stdarch_x86::_mm512_permutexvar_epi16</a></li><li><a href="stdarch_x86/fn._mm512_permutexvar_epi32.html">stdarch_x86::_mm512_permutexvar_epi32</a></li><li><a href="stdarch_x86/fn._mm512_permutexvar_epi64.html">stdarch_x86::_mm512_permutexvar_epi64</a></li><li><a href="stdarch_x86/fn._mm512_permutexvar_epi8.html">stdarch_x86::_mm512_permutexvar_epi8</a></li><li><a href="stdarch_x86/fn._mm512_permutexvar_pd.html">stdarch_x86::_mm512_permutexvar_pd</a></li><li><a href="stdarch_x86/fn._mm512_permutexvar_ph.html">stdarch_x86::_mm512_permutexvar_ph</a></li><li><a href="stdarch_x86/fn._mm512_permutexvar_ps.html">stdarch_x86::_mm512_permutexvar_ps</a></li><li><a href="stdarch_x86/fn._mm512_popcnt_epi16.html">stdarch_x86::_mm512_popcnt_epi16</a></li><li><a href="stdarch_x86/fn._mm512_popcnt_epi32.html">stdarch_x86::_mm512_popcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm512_popcnt_epi64.html">stdarch_x86::_mm512_popcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm512_popcnt_epi8.html">stdarch_x86::_mm512_popcnt_epi8</a></li><li><a href="stdarch_x86/fn._mm512_range_pd.html">stdarch_x86::_mm512_range_pd</a></li><li><a href="stdarch_x86/fn._mm512_range_ps.html">stdarch_x86::_mm512_range_ps</a></li><li><a href="stdarch_x86/fn._mm512_range_round_pd.html">stdarch_x86::_mm512_range_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_range_round_ps.html">stdarch_x86::_mm512_range_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_rcp14_pd.html">stdarch_x86::_mm512_rcp14_pd</a></li><li><a href="stdarch_x86/fn._mm512_rcp14_ps.html">stdarch_x86::_mm512_rcp14_ps</a></li><li><a href="stdarch_x86/fn._mm512_rcp_ph.html">stdarch_x86::_mm512_rcp_ph</a></li><li><a href="stdarch_x86/fn._mm512_reduce_add_epi32.html">stdarch_x86::_mm512_reduce_add_epi32</a></li><li><a href="stdarch_x86/fn._mm512_reduce_add_epi64.html">stdarch_x86::_mm512_reduce_add_epi64</a></li><li><a href="stdarch_x86/fn._mm512_reduce_add_pd.html">stdarch_x86::_mm512_reduce_add_pd</a></li><li><a href="stdarch_x86/fn._mm512_reduce_add_ph.html">stdarch_x86::_mm512_reduce_add_ph</a></li><li><a href="stdarch_x86/fn._mm512_reduce_add_ps.html">stdarch_x86::_mm512_reduce_add_ps</a></li><li><a href="stdarch_x86/fn._mm512_reduce_and_epi32.html">stdarch_x86::_mm512_reduce_and_epi32</a></li><li><a href="stdarch_x86/fn._mm512_reduce_and_epi64.html">stdarch_x86::_mm512_reduce_and_epi64</a></li><li><a href="stdarch_x86/fn._mm512_reduce_max_epi32.html">stdarch_x86::_mm512_reduce_max_epi32</a></li><li><a href="stdarch_x86/fn._mm512_reduce_max_epi64.html">stdarch_x86::_mm512_reduce_max_epi64</a></li><li><a href="stdarch_x86/fn._mm512_reduce_max_epu32.html">stdarch_x86::_mm512_reduce_max_epu32</a></li><li><a href="stdarch_x86/fn._mm512_reduce_max_epu64.html">stdarch_x86::_mm512_reduce_max_epu64</a></li><li><a href="stdarch_x86/fn._mm512_reduce_max_pd.html">stdarch_x86::_mm512_reduce_max_pd</a></li><li><a href="stdarch_x86/fn._mm512_reduce_max_ph.html">stdarch_x86::_mm512_reduce_max_ph</a></li><li><a href="stdarch_x86/fn._mm512_reduce_max_ps.html">stdarch_x86::_mm512_reduce_max_ps</a></li><li><a href="stdarch_x86/fn._mm512_reduce_min_epi32.html">stdarch_x86::_mm512_reduce_min_epi32</a></li><li><a href="stdarch_x86/fn._mm512_reduce_min_epi64.html">stdarch_x86::_mm512_reduce_min_epi64</a></li><li><a href="stdarch_x86/fn._mm512_reduce_min_epu32.html">stdarch_x86::_mm512_reduce_min_epu32</a></li><li><a href="stdarch_x86/fn._mm512_reduce_min_epu64.html">stdarch_x86::_mm512_reduce_min_epu64</a></li><li><a href="stdarch_x86/fn._mm512_reduce_min_pd.html">stdarch_x86::_mm512_reduce_min_pd</a></li><li><a href="stdarch_x86/fn._mm512_reduce_min_ph.html">stdarch_x86::_mm512_reduce_min_ph</a></li><li><a href="stdarch_x86/fn._mm512_reduce_min_ps.html">stdarch_x86::_mm512_reduce_min_ps</a></li><li><a href="stdarch_x86/fn._mm512_reduce_mul_epi32.html">stdarch_x86::_mm512_reduce_mul_epi32</a></li><li><a href="stdarch_x86/fn._mm512_reduce_mul_epi64.html">stdarch_x86::_mm512_reduce_mul_epi64</a></li><li><a href="stdarch_x86/fn._mm512_reduce_mul_pd.html">stdarch_x86::_mm512_reduce_mul_pd</a></li><li><a href="stdarch_x86/fn._mm512_reduce_mul_ph.html">stdarch_x86::_mm512_reduce_mul_ph</a></li><li><a href="stdarch_x86/fn._mm512_reduce_mul_ps.html">stdarch_x86::_mm512_reduce_mul_ps</a></li><li><a href="stdarch_x86/fn._mm512_reduce_or_epi32.html">stdarch_x86::_mm512_reduce_or_epi32</a></li><li><a href="stdarch_x86/fn._mm512_reduce_or_epi64.html">stdarch_x86::_mm512_reduce_or_epi64</a></li><li><a href="stdarch_x86/fn._mm512_reduce_pd.html">stdarch_x86::_mm512_reduce_pd</a></li><li><a href="stdarch_x86/fn._mm512_reduce_ph.html">stdarch_x86::_mm512_reduce_ph</a></li><li><a href="stdarch_x86/fn._mm512_reduce_ps.html">stdarch_x86::_mm512_reduce_ps</a></li><li><a href="stdarch_x86/fn._mm512_reduce_round_pd.html">stdarch_x86::_mm512_reduce_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_reduce_round_ph.html">stdarch_x86::_mm512_reduce_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_reduce_round_ps.html">stdarch_x86::_mm512_reduce_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_rol_epi32.html">stdarch_x86::_mm512_rol_epi32</a></li><li><a href="stdarch_x86/fn._mm512_rol_epi64.html">stdarch_x86::_mm512_rol_epi64</a></li><li><a href="stdarch_x86/fn._mm512_rolv_epi32.html">stdarch_x86::_mm512_rolv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_rolv_epi64.html">stdarch_x86::_mm512_rolv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_ror_epi32.html">stdarch_x86::_mm512_ror_epi32</a></li><li><a href="stdarch_x86/fn._mm512_ror_epi64.html">stdarch_x86::_mm512_ror_epi64</a></li><li><a href="stdarch_x86/fn._mm512_rorv_epi32.html">stdarch_x86::_mm512_rorv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_rorv_epi64.html">stdarch_x86::_mm512_rorv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_roundscale_pd.html">stdarch_x86::_mm512_roundscale_pd</a></li><li><a href="stdarch_x86/fn._mm512_roundscale_ph.html">stdarch_x86::_mm512_roundscale_ph</a></li><li><a href="stdarch_x86/fn._mm512_roundscale_ps.html">stdarch_x86::_mm512_roundscale_ps</a></li><li><a href="stdarch_x86/fn._mm512_roundscale_round_pd.html">stdarch_x86::_mm512_roundscale_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_roundscale_round_ph.html">stdarch_x86::_mm512_roundscale_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_roundscale_round_ps.html">stdarch_x86::_mm512_roundscale_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_rsqrt14_pd.html">stdarch_x86::_mm512_rsqrt14_pd</a></li><li><a href="stdarch_x86/fn._mm512_rsqrt14_ps.html">stdarch_x86::_mm512_rsqrt14_ps</a></li><li><a href="stdarch_x86/fn._mm512_rsqrt_ph.html">stdarch_x86::_mm512_rsqrt_ph</a></li><li><a href="stdarch_x86/fn._mm512_sad_epu8.html">stdarch_x86::_mm512_sad_epu8</a></li><li><a href="stdarch_x86/fn._mm512_scalef_pd.html">stdarch_x86::_mm512_scalef_pd</a></li><li><a href="stdarch_x86/fn._mm512_scalef_ph.html">stdarch_x86::_mm512_scalef_ph</a></li><li><a href="stdarch_x86/fn._mm512_scalef_ps.html">stdarch_x86::_mm512_scalef_ps</a></li><li><a href="stdarch_x86/fn._mm512_scalef_round_pd.html">stdarch_x86::_mm512_scalef_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_scalef_round_ph.html">stdarch_x86::_mm512_scalef_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_scalef_round_ps.html">stdarch_x86::_mm512_scalef_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_set1_epi16.html">stdarch_x86::_mm512_set1_epi16</a></li><li><a href="stdarch_x86/fn._mm512_set1_epi32.html">stdarch_x86::_mm512_set1_epi32</a></li><li><a href="stdarch_x86/fn._mm512_set1_epi64.html">stdarch_x86::_mm512_set1_epi64</a></li><li><a href="stdarch_x86/fn._mm512_set1_epi8.html">stdarch_x86::_mm512_set1_epi8</a></li><li><a href="stdarch_x86/fn._mm512_set1_pd.html">stdarch_x86::_mm512_set1_pd</a></li><li><a href="stdarch_x86/fn._mm512_set1_ph.html">stdarch_x86::_mm512_set1_ph</a></li><li><a href="stdarch_x86/fn._mm512_set1_ps.html">stdarch_x86::_mm512_set1_ps</a></li><li><a href="stdarch_x86/fn._mm512_set4_epi32.html">stdarch_x86::_mm512_set4_epi32</a></li><li><a href="stdarch_x86/fn._mm512_set4_epi64.html">stdarch_x86::_mm512_set4_epi64</a></li><li><a href="stdarch_x86/fn._mm512_set4_pd.html">stdarch_x86::_mm512_set4_pd</a></li><li><a href="stdarch_x86/fn._mm512_set4_ps.html">stdarch_x86::_mm512_set4_ps</a></li><li><a href="stdarch_x86/fn._mm512_set_epi16.html">stdarch_x86::_mm512_set_epi16</a></li><li><a href="stdarch_x86/fn._mm512_set_epi32.html">stdarch_x86::_mm512_set_epi32</a></li><li><a href="stdarch_x86/fn._mm512_set_epi64.html">stdarch_x86::_mm512_set_epi64</a></li><li><a href="stdarch_x86/fn._mm512_set_epi8.html">stdarch_x86::_mm512_set_epi8</a></li><li><a href="stdarch_x86/fn._mm512_set_pd.html">stdarch_x86::_mm512_set_pd</a></li><li><a href="stdarch_x86/fn._mm512_set_ph.html">stdarch_x86::_mm512_set_ph</a></li><li><a href="stdarch_x86/fn._mm512_set_ps.html">stdarch_x86::_mm512_set_ps</a></li><li><a href="stdarch_x86/fn._mm512_setr4_epi32.html">stdarch_x86::_mm512_setr4_epi32</a></li><li><a href="stdarch_x86/fn._mm512_setr4_epi64.html">stdarch_x86::_mm512_setr4_epi64</a></li><li><a href="stdarch_x86/fn._mm512_setr4_pd.html">stdarch_x86::_mm512_setr4_pd</a></li><li><a href="stdarch_x86/fn._mm512_setr4_ps.html">stdarch_x86::_mm512_setr4_ps</a></li><li><a href="stdarch_x86/fn._mm512_setr_epi32.html">stdarch_x86::_mm512_setr_epi32</a></li><li><a href="stdarch_x86/fn._mm512_setr_epi64.html">stdarch_x86::_mm512_setr_epi64</a></li><li><a href="stdarch_x86/fn._mm512_setr_pd.html">stdarch_x86::_mm512_setr_pd</a></li><li><a href="stdarch_x86/fn._mm512_setr_ph.html">stdarch_x86::_mm512_setr_ph</a></li><li><a href="stdarch_x86/fn._mm512_setr_ps.html">stdarch_x86::_mm512_setr_ps</a></li><li><a href="stdarch_x86/fn._mm512_setzero.html">stdarch_x86::_mm512_setzero</a></li><li><a href="stdarch_x86/fn._mm512_setzero_epi32.html">stdarch_x86::_mm512_setzero_epi32</a></li><li><a href="stdarch_x86/fn._mm512_setzero_pd.html">stdarch_x86::_mm512_setzero_pd</a></li><li><a href="stdarch_x86/fn._mm512_setzero_ph.html">stdarch_x86::_mm512_setzero_ph</a></li><li><a href="stdarch_x86/fn._mm512_setzero_ps.html">stdarch_x86::_mm512_setzero_ps</a></li><li><a href="stdarch_x86/fn._mm512_setzero_si512.html">stdarch_x86::_mm512_setzero_si512</a></li><li><a href="stdarch_x86/fn._mm512_shldi_epi16.html">stdarch_x86::_mm512_shldi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_shldi_epi32.html">stdarch_x86::_mm512_shldi_epi32</a></li><li><a href="stdarch_x86/fn._mm512_shldi_epi64.html">stdarch_x86::_mm512_shldi_epi64</a></li><li><a href="stdarch_x86/fn._mm512_shldv_epi16.html">stdarch_x86::_mm512_shldv_epi16</a></li><li><a href="stdarch_x86/fn._mm512_shldv_epi32.html">stdarch_x86::_mm512_shldv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_shldv_epi64.html">stdarch_x86::_mm512_shldv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_shrdi_epi16.html">stdarch_x86::_mm512_shrdi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_shrdi_epi32.html">stdarch_x86::_mm512_shrdi_epi32</a></li><li><a href="stdarch_x86/fn._mm512_shrdi_epi64.html">stdarch_x86::_mm512_shrdi_epi64</a></li><li><a href="stdarch_x86/fn._mm512_shrdv_epi16.html">stdarch_x86::_mm512_shrdv_epi16</a></li><li><a href="stdarch_x86/fn._mm512_shrdv_epi32.html">stdarch_x86::_mm512_shrdv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_shrdv_epi64.html">stdarch_x86::_mm512_shrdv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_shuffle_epi32.html">stdarch_x86::_mm512_shuffle_epi32</a></li><li><a href="stdarch_x86/fn._mm512_shuffle_epi8.html">stdarch_x86::_mm512_shuffle_epi8</a></li><li><a href="stdarch_x86/fn._mm512_shuffle_f32x4.html">stdarch_x86::_mm512_shuffle_f32x4</a></li><li><a href="stdarch_x86/fn._mm512_shuffle_f64x2.html">stdarch_x86::_mm512_shuffle_f64x2</a></li><li><a href="stdarch_x86/fn._mm512_shuffle_i32x4.html">stdarch_x86::_mm512_shuffle_i32x4</a></li><li><a href="stdarch_x86/fn._mm512_shuffle_i64x2.html">stdarch_x86::_mm512_shuffle_i64x2</a></li><li><a href="stdarch_x86/fn._mm512_shuffle_pd.html">stdarch_x86::_mm512_shuffle_pd</a></li><li><a href="stdarch_x86/fn._mm512_shuffle_ps.html">stdarch_x86::_mm512_shuffle_ps</a></li><li><a href="stdarch_x86/fn._mm512_shufflehi_epi16.html">stdarch_x86::_mm512_shufflehi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_shufflelo_epi16.html">stdarch_x86::_mm512_shufflelo_epi16</a></li><li><a href="stdarch_x86/fn._mm512_sll_epi16.html">stdarch_x86::_mm512_sll_epi16</a></li><li><a href="stdarch_x86/fn._mm512_sll_epi32.html">stdarch_x86::_mm512_sll_epi32</a></li><li><a href="stdarch_x86/fn._mm512_sll_epi64.html">stdarch_x86::_mm512_sll_epi64</a></li><li><a href="stdarch_x86/fn._mm512_slli_epi16.html">stdarch_x86::_mm512_slli_epi16</a></li><li><a href="stdarch_x86/fn._mm512_slli_epi32.html">stdarch_x86::_mm512_slli_epi32</a></li><li><a href="stdarch_x86/fn._mm512_slli_epi64.html">stdarch_x86::_mm512_slli_epi64</a></li><li><a href="stdarch_x86/fn._mm512_sllv_epi16.html">stdarch_x86::_mm512_sllv_epi16</a></li><li><a href="stdarch_x86/fn._mm512_sllv_epi32.html">stdarch_x86::_mm512_sllv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_sllv_epi64.html">stdarch_x86::_mm512_sllv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_sqrt_pd.html">stdarch_x86::_mm512_sqrt_pd</a></li><li><a href="stdarch_x86/fn._mm512_sqrt_ph.html">stdarch_x86::_mm512_sqrt_ph</a></li><li><a href="stdarch_x86/fn._mm512_sqrt_ps.html">stdarch_x86::_mm512_sqrt_ps</a></li><li><a href="stdarch_x86/fn._mm512_sqrt_round_pd.html">stdarch_x86::_mm512_sqrt_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_sqrt_round_ph.html">stdarch_x86::_mm512_sqrt_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_sqrt_round_ps.html">stdarch_x86::_mm512_sqrt_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_sra_epi16.html">stdarch_x86::_mm512_sra_epi16</a></li><li><a href="stdarch_x86/fn._mm512_sra_epi32.html">stdarch_x86::_mm512_sra_epi32</a></li><li><a href="stdarch_x86/fn._mm512_sra_epi64.html">stdarch_x86::_mm512_sra_epi64</a></li><li><a href="stdarch_x86/fn._mm512_srai_epi16.html">stdarch_x86::_mm512_srai_epi16</a></li><li><a href="stdarch_x86/fn._mm512_srai_epi32.html">stdarch_x86::_mm512_srai_epi32</a></li><li><a href="stdarch_x86/fn._mm512_srai_epi64.html">stdarch_x86::_mm512_srai_epi64</a></li><li><a href="stdarch_x86/fn._mm512_srav_epi16.html">stdarch_x86::_mm512_srav_epi16</a></li><li><a href="stdarch_x86/fn._mm512_srav_epi32.html">stdarch_x86::_mm512_srav_epi32</a></li><li><a href="stdarch_x86/fn._mm512_srav_epi64.html">stdarch_x86::_mm512_srav_epi64</a></li><li><a href="stdarch_x86/fn._mm512_srl_epi16.html">stdarch_x86::_mm512_srl_epi16</a></li><li><a href="stdarch_x86/fn._mm512_srl_epi32.html">stdarch_x86::_mm512_srl_epi32</a></li><li><a href="stdarch_x86/fn._mm512_srl_epi64.html">stdarch_x86::_mm512_srl_epi64</a></li><li><a href="stdarch_x86/fn._mm512_srli_epi16.html">stdarch_x86::_mm512_srli_epi16</a></li><li><a href="stdarch_x86/fn._mm512_srli_epi32.html">stdarch_x86::_mm512_srli_epi32</a></li><li><a href="stdarch_x86/fn._mm512_srli_epi64.html">stdarch_x86::_mm512_srli_epi64</a></li><li><a href="stdarch_x86/fn._mm512_srlv_epi16.html">stdarch_x86::_mm512_srlv_epi16</a></li><li><a href="stdarch_x86/fn._mm512_srlv_epi32.html">stdarch_x86::_mm512_srlv_epi32</a></li><li><a href="stdarch_x86/fn._mm512_srlv_epi64.html">stdarch_x86::_mm512_srlv_epi64</a></li><li><a href="stdarch_x86/fn._mm512_store_epi32.html">stdarch_x86::_mm512_store_epi32</a></li><li><a href="stdarch_x86/fn._mm512_store_epi64.html">stdarch_x86::_mm512_store_epi64</a></li><li><a href="stdarch_x86/fn._mm512_store_pd.html">stdarch_x86::_mm512_store_pd</a></li><li><a href="stdarch_x86/fn._mm512_store_ph.html">stdarch_x86::_mm512_store_ph</a></li><li><a href="stdarch_x86/fn._mm512_store_ps.html">stdarch_x86::_mm512_store_ps</a></li><li><a href="stdarch_x86/fn._mm512_store_si512.html">stdarch_x86::_mm512_store_si512</a></li><li><a href="stdarch_x86/fn._mm512_storeu_epi16.html">stdarch_x86::_mm512_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm512_storeu_epi32.html">stdarch_x86::_mm512_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm512_storeu_epi64.html">stdarch_x86::_mm512_storeu_epi64</a></li><li><a href="stdarch_x86/fn._mm512_storeu_epi8.html">stdarch_x86::_mm512_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm512_storeu_pd.html">stdarch_x86::_mm512_storeu_pd</a></li><li><a href="stdarch_x86/fn._mm512_storeu_ph.html">stdarch_x86::_mm512_storeu_ph</a></li><li><a href="stdarch_x86/fn._mm512_storeu_ps.html">stdarch_x86::_mm512_storeu_ps</a></li><li><a href="stdarch_x86/fn._mm512_storeu_si512.html">stdarch_x86::_mm512_storeu_si512</a></li><li><a href="stdarch_x86/fn._mm512_stream_load_si512.html">stdarch_x86::_mm512_stream_load_si512</a></li><li><a href="stdarch_x86/fn._mm512_stream_pd.html">stdarch_x86::_mm512_stream_pd</a></li><li><a href="stdarch_x86/fn._mm512_stream_ps.html">stdarch_x86::_mm512_stream_ps</a></li><li><a href="stdarch_x86/fn._mm512_stream_si512.html">stdarch_x86::_mm512_stream_si512</a></li><li><a href="stdarch_x86/fn._mm512_sub_epi16.html">stdarch_x86::_mm512_sub_epi16</a></li><li><a href="stdarch_x86/fn._mm512_sub_epi32.html">stdarch_x86::_mm512_sub_epi32</a></li><li><a href="stdarch_x86/fn._mm512_sub_epi64.html">stdarch_x86::_mm512_sub_epi64</a></li><li><a href="stdarch_x86/fn._mm512_sub_epi8.html">stdarch_x86::_mm512_sub_epi8</a></li><li><a href="stdarch_x86/fn._mm512_sub_pd.html">stdarch_x86::_mm512_sub_pd</a></li><li><a href="stdarch_x86/fn._mm512_sub_ph.html">stdarch_x86::_mm512_sub_ph</a></li><li><a href="stdarch_x86/fn._mm512_sub_ps.html">stdarch_x86::_mm512_sub_ps</a></li><li><a href="stdarch_x86/fn._mm512_sub_round_pd.html">stdarch_x86::_mm512_sub_round_pd</a></li><li><a href="stdarch_x86/fn._mm512_sub_round_ph.html">stdarch_x86::_mm512_sub_round_ph</a></li><li><a href="stdarch_x86/fn._mm512_sub_round_ps.html">stdarch_x86::_mm512_sub_round_ps</a></li><li><a href="stdarch_x86/fn._mm512_subs_epi16.html">stdarch_x86::_mm512_subs_epi16</a></li><li><a href="stdarch_x86/fn._mm512_subs_epi8.html">stdarch_x86::_mm512_subs_epi8</a></li><li><a href="stdarch_x86/fn._mm512_subs_epu16.html">stdarch_x86::_mm512_subs_epu16</a></li><li><a href="stdarch_x86/fn._mm512_subs_epu8.html">stdarch_x86::_mm512_subs_epu8</a></li><li><a href="stdarch_x86/fn._mm512_ternarylogic_epi32.html">stdarch_x86::_mm512_ternarylogic_epi32</a></li><li><a href="stdarch_x86/fn._mm512_ternarylogic_epi64.html">stdarch_x86::_mm512_ternarylogic_epi64</a></li><li><a href="stdarch_x86/fn._mm512_test_epi16_mask.html">stdarch_x86::_mm512_test_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_test_epi32_mask.html">stdarch_x86::_mm512_test_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_test_epi64_mask.html">stdarch_x86::_mm512_test_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_test_epi8_mask.html">stdarch_x86::_mm512_test_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_testn_epi16_mask.html">stdarch_x86::_mm512_testn_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm512_testn_epi32_mask.html">stdarch_x86::_mm512_testn_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm512_testn_epi64_mask.html">stdarch_x86::_mm512_testn_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm512_testn_epi8_mask.html">stdarch_x86::_mm512_testn_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm512_undefined.html">stdarch_x86::_mm512_undefined</a></li><li><a href="stdarch_x86/fn._mm512_undefined_epi32.html">stdarch_x86::_mm512_undefined_epi32</a></li><li><a href="stdarch_x86/fn._mm512_undefined_pd.html">stdarch_x86::_mm512_undefined_pd</a></li><li><a href="stdarch_x86/fn._mm512_undefined_ph.html">stdarch_x86::_mm512_undefined_ph</a></li><li><a href="stdarch_x86/fn._mm512_undefined_ps.html">stdarch_x86::_mm512_undefined_ps</a></li><li><a href="stdarch_x86/fn._mm512_unpackhi_epi16.html">stdarch_x86::_mm512_unpackhi_epi16</a></li><li><a href="stdarch_x86/fn._mm512_unpackhi_epi32.html">stdarch_x86::_mm512_unpackhi_epi32</a></li><li><a href="stdarch_x86/fn._mm512_unpackhi_epi64.html">stdarch_x86::_mm512_unpackhi_epi64</a></li><li><a href="stdarch_x86/fn._mm512_unpackhi_epi8.html">stdarch_x86::_mm512_unpackhi_epi8</a></li><li><a href="stdarch_x86/fn._mm512_unpackhi_pd.html">stdarch_x86::_mm512_unpackhi_pd</a></li><li><a href="stdarch_x86/fn._mm512_unpackhi_ps.html">stdarch_x86::_mm512_unpackhi_ps</a></li><li><a href="stdarch_x86/fn._mm512_unpacklo_epi16.html">stdarch_x86::_mm512_unpacklo_epi16</a></li><li><a href="stdarch_x86/fn._mm512_unpacklo_epi32.html">stdarch_x86::_mm512_unpacklo_epi32</a></li><li><a href="stdarch_x86/fn._mm512_unpacklo_epi64.html">stdarch_x86::_mm512_unpacklo_epi64</a></li><li><a href="stdarch_x86/fn._mm512_unpacklo_epi8.html">stdarch_x86::_mm512_unpacklo_epi8</a></li><li><a href="stdarch_x86/fn._mm512_unpacklo_pd.html">stdarch_x86::_mm512_unpacklo_pd</a></li><li><a href="stdarch_x86/fn._mm512_unpacklo_ps.html">stdarch_x86::_mm512_unpacklo_ps</a></li><li><a href="stdarch_x86/fn._mm512_xor_epi32.html">stdarch_x86::_mm512_xor_epi32</a></li><li><a href="stdarch_x86/fn._mm512_xor_epi64.html">stdarch_x86::_mm512_xor_epi64</a></li><li><a href="stdarch_x86/fn._mm512_xor_pd.html">stdarch_x86::_mm512_xor_pd</a></li><li><a href="stdarch_x86/fn._mm512_xor_ps.html">stdarch_x86::_mm512_xor_ps</a></li><li><a href="stdarch_x86/fn._mm512_xor_si512.html">stdarch_x86::_mm512_xor_si512</a></li><li><a href="stdarch_x86/fn._mm512_zextpd128_pd512.html">stdarch_x86::_mm512_zextpd128_pd512</a></li><li><a href="stdarch_x86/fn._mm512_zextpd256_pd512.html">stdarch_x86::_mm512_zextpd256_pd512</a></li><li><a href="stdarch_x86/fn._mm512_zextph128_ph512.html">stdarch_x86::_mm512_zextph128_ph512</a></li><li><a href="stdarch_x86/fn._mm512_zextph256_ph512.html">stdarch_x86::_mm512_zextph256_ph512</a></li><li><a href="stdarch_x86/fn._mm512_zextps128_ps512.html">stdarch_x86::_mm512_zextps128_ps512</a></li><li><a href="stdarch_x86/fn._mm512_zextps256_ps512.html">stdarch_x86::_mm512_zextps256_ps512</a></li><li><a href="stdarch_x86/fn._mm512_zextsi128_si512.html">stdarch_x86::_mm512_zextsi128_si512</a></li><li><a href="stdarch_x86/fn._mm512_zextsi256_si512.html">stdarch_x86::_mm512_zextsi256_si512</a></li><li><a href="stdarch_x86/fn._mm_abs_epi16.html">stdarch_x86::_mm_abs_epi16</a></li><li><a href="stdarch_x86/fn._mm_abs_epi32.html">stdarch_x86::_mm_abs_epi32</a></li><li><a href="stdarch_x86/fn._mm_abs_epi64.html">stdarch_x86::_mm_abs_epi64</a></li><li><a href="stdarch_x86/fn._mm_abs_epi8.html">stdarch_x86::_mm_abs_epi8</a></li><li><a href="stdarch_x86/fn._mm_abs_ph.html">stdarch_x86::_mm_abs_ph</a></li><li><a href="stdarch_x86/fn._mm_add_epi16.html">stdarch_x86::_mm_add_epi16</a></li><li><a href="stdarch_x86/fn._mm_add_epi32.html">stdarch_x86::_mm_add_epi32</a></li><li><a href="stdarch_x86/fn._mm_add_epi64.html">stdarch_x86::_mm_add_epi64</a></li><li><a href="stdarch_x86/fn._mm_add_epi8.html">stdarch_x86::_mm_add_epi8</a></li><li><a href="stdarch_x86/fn._mm_add_pd.html">stdarch_x86::_mm_add_pd</a></li><li><a href="stdarch_x86/fn._mm_add_ph.html">stdarch_x86::_mm_add_ph</a></li><li><a href="stdarch_x86/fn._mm_add_ps.html">stdarch_x86::_mm_add_ps</a></li><li><a href="stdarch_x86/fn._mm_add_round_sd.html">stdarch_x86::_mm_add_round_sd</a></li><li><a href="stdarch_x86/fn._mm_add_round_sh.html">stdarch_x86::_mm_add_round_sh</a></li><li><a href="stdarch_x86/fn._mm_add_round_ss.html">stdarch_x86::_mm_add_round_ss</a></li><li><a href="stdarch_x86/fn._mm_add_sd.html">stdarch_x86::_mm_add_sd</a></li><li><a href="stdarch_x86/fn._mm_add_sh.html">stdarch_x86::_mm_add_sh</a></li><li><a href="stdarch_x86/fn._mm_add_ss.html">stdarch_x86::_mm_add_ss</a></li><li><a href="stdarch_x86/fn._mm_adds_epi16.html">stdarch_x86::_mm_adds_epi16</a></li><li><a href="stdarch_x86/fn._mm_adds_epi8.html">stdarch_x86::_mm_adds_epi8</a></li><li><a href="stdarch_x86/fn._mm_adds_epu16.html">stdarch_x86::_mm_adds_epu16</a></li><li><a href="stdarch_x86/fn._mm_adds_epu8.html">stdarch_x86::_mm_adds_epu8</a></li><li><a href="stdarch_x86/fn._mm_addsub_pd.html">stdarch_x86::_mm_addsub_pd</a></li><li><a href="stdarch_x86/fn._mm_addsub_ps.html">stdarch_x86::_mm_addsub_ps</a></li><li><a href="stdarch_x86/fn._mm_aesdec128kl_u8.html">stdarch_x86::_mm_aesdec128kl_u8</a></li><li><a href="stdarch_x86/fn._mm_aesdec256kl_u8.html">stdarch_x86::_mm_aesdec256kl_u8</a></li><li><a href="stdarch_x86/fn._mm_aesdec_si128.html">stdarch_x86::_mm_aesdec_si128</a></li><li><a href="stdarch_x86/fn._mm_aesdeclast_si128.html">stdarch_x86::_mm_aesdeclast_si128</a></li><li><a href="stdarch_x86/fn._mm_aesdecwide128kl_u8.html">stdarch_x86::_mm_aesdecwide128kl_u8</a></li><li><a href="stdarch_x86/fn._mm_aesdecwide256kl_u8.html">stdarch_x86::_mm_aesdecwide256kl_u8</a></li><li><a href="stdarch_x86/fn._mm_aesenc128kl_u8.html">stdarch_x86::_mm_aesenc128kl_u8</a></li><li><a href="stdarch_x86/fn._mm_aesenc256kl_u8.html">stdarch_x86::_mm_aesenc256kl_u8</a></li><li><a href="stdarch_x86/fn._mm_aesenc_si128.html">stdarch_x86::_mm_aesenc_si128</a></li><li><a href="stdarch_x86/fn._mm_aesenclast_si128.html">stdarch_x86::_mm_aesenclast_si128</a></li><li><a href="stdarch_x86/fn._mm_aesencwide128kl_u8.html">stdarch_x86::_mm_aesencwide128kl_u8</a></li><li><a href="stdarch_x86/fn._mm_aesencwide256kl_u8.html">stdarch_x86::_mm_aesencwide256kl_u8</a></li><li><a href="stdarch_x86/fn._mm_aesimc_si128.html">stdarch_x86::_mm_aesimc_si128</a></li><li><a href="stdarch_x86/fn._mm_aeskeygenassist_si128.html">stdarch_x86::_mm_aeskeygenassist_si128</a></li><li><a href="stdarch_x86/fn._mm_alignr_epi32.html">stdarch_x86::_mm_alignr_epi32</a></li><li><a href="stdarch_x86/fn._mm_alignr_epi64.html">stdarch_x86::_mm_alignr_epi64</a></li><li><a href="stdarch_x86/fn._mm_alignr_epi8.html">stdarch_x86::_mm_alignr_epi8</a></li><li><a href="stdarch_x86/fn._mm_and_pd.html">stdarch_x86::_mm_and_pd</a></li><li><a href="stdarch_x86/fn._mm_and_ps.html">stdarch_x86::_mm_and_ps</a></li><li><a href="stdarch_x86/fn._mm_and_si128.html">stdarch_x86::_mm_and_si128</a></li><li><a href="stdarch_x86/fn._mm_andnot_pd.html">stdarch_x86::_mm_andnot_pd</a></li><li><a href="stdarch_x86/fn._mm_andnot_ps.html">stdarch_x86::_mm_andnot_ps</a></li><li><a href="stdarch_x86/fn._mm_andnot_si128.html">stdarch_x86::_mm_andnot_si128</a></li><li><a href="stdarch_x86/fn._mm_avg_epu16.html">stdarch_x86::_mm_avg_epu16</a></li><li><a href="stdarch_x86/fn._mm_avg_epu8.html">stdarch_x86::_mm_avg_epu8</a></li><li><a href="stdarch_x86/fn._mm_bcstnebf16_ps.html">stdarch_x86::_mm_bcstnebf16_ps</a></li><li><a href="stdarch_x86/fn._mm_bcstnesh_ps.html">stdarch_x86::_mm_bcstnesh_ps</a></li><li><a href="stdarch_x86/fn._mm_bitshuffle_epi64_mask.html">stdarch_x86::_mm_bitshuffle_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_blend_epi16.html">stdarch_x86::_mm_blend_epi16</a></li><li><a href="stdarch_x86/fn._mm_blend_epi32.html">stdarch_x86::_mm_blend_epi32</a></li><li><a href="stdarch_x86/fn._mm_blend_pd.html">stdarch_x86::_mm_blend_pd</a></li><li><a href="stdarch_x86/fn._mm_blend_ps.html">stdarch_x86::_mm_blend_ps</a></li><li><a href="stdarch_x86/fn._mm_blendv_epi8.html">stdarch_x86::_mm_blendv_epi8</a></li><li><a href="stdarch_x86/fn._mm_blendv_pd.html">stdarch_x86::_mm_blendv_pd</a></li><li><a href="stdarch_x86/fn._mm_blendv_ps.html">stdarch_x86::_mm_blendv_ps</a></li><li><a href="stdarch_x86/fn._mm_broadcast_i32x2.html">stdarch_x86::_mm_broadcast_i32x2</a></li><li><a href="stdarch_x86/fn._mm_broadcast_ss.html">stdarch_x86::_mm_broadcast_ss</a></li><li><a href="stdarch_x86/fn._mm_broadcastb_epi8.html">stdarch_x86::_mm_broadcastb_epi8</a></li><li><a href="stdarch_x86/fn._mm_broadcastd_epi32.html">stdarch_x86::_mm_broadcastd_epi32</a></li><li><a href="stdarch_x86/fn._mm_broadcastmb_epi64.html">stdarch_x86::_mm_broadcastmb_epi64</a></li><li><a href="stdarch_x86/fn._mm_broadcastmw_epi32.html">stdarch_x86::_mm_broadcastmw_epi32</a></li><li><a href="stdarch_x86/fn._mm_broadcastq_epi64.html">stdarch_x86::_mm_broadcastq_epi64</a></li><li><a href="stdarch_x86/fn._mm_broadcastsd_pd.html">stdarch_x86::_mm_broadcastsd_pd</a></li><li><a href="stdarch_x86/fn._mm_broadcastsi128_si256.html">stdarch_x86::_mm_broadcastsi128_si256</a></li><li><a href="stdarch_x86/fn._mm_broadcastss_ps.html">stdarch_x86::_mm_broadcastss_ps</a></li><li><a href="stdarch_x86/fn._mm_broadcastw_epi16.html">stdarch_x86::_mm_broadcastw_epi16</a></li><li><a href="stdarch_x86/fn._mm_bslli_si128.html">stdarch_x86::_mm_bslli_si128</a></li><li><a href="stdarch_x86/fn._mm_bsrli_si128.html">stdarch_x86::_mm_bsrli_si128</a></li><li><a href="stdarch_x86/fn._mm_castpd_ph.html">stdarch_x86::_mm_castpd_ph</a></li><li><a href="stdarch_x86/fn._mm_castpd_ps.html">stdarch_x86::_mm_castpd_ps</a></li><li><a href="stdarch_x86/fn._mm_castpd_si128.html">stdarch_x86::_mm_castpd_si128</a></li><li><a href="stdarch_x86/fn._mm_castph_pd.html">stdarch_x86::_mm_castph_pd</a></li><li><a href="stdarch_x86/fn._mm_castph_ps.html">stdarch_x86::_mm_castph_ps</a></li><li><a href="stdarch_x86/fn._mm_castph_si128.html">stdarch_x86::_mm_castph_si128</a></li><li><a href="stdarch_x86/fn._mm_castps_pd.html">stdarch_x86::_mm_castps_pd</a></li><li><a href="stdarch_x86/fn._mm_castps_ph.html">stdarch_x86::_mm_castps_ph</a></li><li><a href="stdarch_x86/fn._mm_castps_si128.html">stdarch_x86::_mm_castps_si128</a></li><li><a href="stdarch_x86/fn._mm_castsi128_pd.html">stdarch_x86::_mm_castsi128_pd</a></li><li><a href="stdarch_x86/fn._mm_castsi128_ph.html">stdarch_x86::_mm_castsi128_ph</a></li><li><a href="stdarch_x86/fn._mm_castsi128_ps.html">stdarch_x86::_mm_castsi128_ps</a></li><li><a href="stdarch_x86/fn._mm_ceil_pd.html">stdarch_x86::_mm_ceil_pd</a></li><li><a href="stdarch_x86/fn._mm_ceil_ps.html">stdarch_x86::_mm_ceil_ps</a></li><li><a href="stdarch_x86/fn._mm_ceil_sd.html">stdarch_x86::_mm_ceil_sd</a></li><li><a href="stdarch_x86/fn._mm_ceil_ss.html">stdarch_x86::_mm_ceil_ss</a></li><li><a href="stdarch_x86/fn._mm_clflush.html">stdarch_x86::_mm_clflush</a></li><li><a href="stdarch_x86/fn._mm_clmulepi64_si128.html">stdarch_x86::_mm_clmulepi64_si128</a></li><li><a href="stdarch_x86/fn._mm_cmp_epi16_mask.html">stdarch_x86::_mm_cmp_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_epi32_mask.html">stdarch_x86::_mm_cmp_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_epi64_mask.html">stdarch_x86::_mm_cmp_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_epi8_mask.html">stdarch_x86::_mm_cmp_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_epu16_mask.html">stdarch_x86::_mm_cmp_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_epu32_mask.html">stdarch_x86::_mm_cmp_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_epu64_mask.html">stdarch_x86::_mm_cmp_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_epu8_mask.html">stdarch_x86::_mm_cmp_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_pd.html">stdarch_x86::_mm_cmp_pd</a></li><li><a href="stdarch_x86/fn._mm_cmp_pd_mask.html">stdarch_x86::_mm_cmp_pd_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_ph_mask.html">stdarch_x86::_mm_cmp_ph_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_ps.html">stdarch_x86::_mm_cmp_ps</a></li><li><a href="stdarch_x86/fn._mm_cmp_ps_mask.html">stdarch_x86::_mm_cmp_ps_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_round_sd_mask.html">stdarch_x86::_mm_cmp_round_sd_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_round_sh_mask.html">stdarch_x86::_mm_cmp_round_sh_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_round_ss_mask.html">stdarch_x86::_mm_cmp_round_ss_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_sd.html">stdarch_x86::_mm_cmp_sd</a></li><li><a href="stdarch_x86/fn._mm_cmp_sd_mask.html">stdarch_x86::_mm_cmp_sd_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_sh_mask.html">stdarch_x86::_mm_cmp_sh_mask</a></li><li><a href="stdarch_x86/fn._mm_cmp_ss.html">stdarch_x86::_mm_cmp_ss</a></li><li><a href="stdarch_x86/fn._mm_cmp_ss_mask.html">stdarch_x86::_mm_cmp_ss_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_epi16.html">stdarch_x86::_mm_cmpeq_epi16</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_epi16_mask.html">stdarch_x86::_mm_cmpeq_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_epi32.html">stdarch_x86::_mm_cmpeq_epi32</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_epi32_mask.html">stdarch_x86::_mm_cmpeq_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_epi64.html">stdarch_x86::_mm_cmpeq_epi64</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_epi64_mask.html">stdarch_x86::_mm_cmpeq_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_epi8.html">stdarch_x86::_mm_cmpeq_epi8</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_epi8_mask.html">stdarch_x86::_mm_cmpeq_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_epu16_mask.html">stdarch_x86::_mm_cmpeq_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_epu32_mask.html">stdarch_x86::_mm_cmpeq_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_epu64_mask.html">stdarch_x86::_mm_cmpeq_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_epu8_mask.html">stdarch_x86::_mm_cmpeq_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_pd.html">stdarch_x86::_mm_cmpeq_pd</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_ps.html">stdarch_x86::_mm_cmpeq_ps</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_sd.html">stdarch_x86::_mm_cmpeq_sd</a></li><li><a href="stdarch_x86/fn._mm_cmpeq_ss.html">stdarch_x86::_mm_cmpeq_ss</a></li><li><a href="stdarch_x86/fn._mm_cmpestra.html">stdarch_x86::_mm_cmpestra</a></li><li><a href="stdarch_x86/fn._mm_cmpestrc.html">stdarch_x86::_mm_cmpestrc</a></li><li><a href="stdarch_x86/fn._mm_cmpestri.html">stdarch_x86::_mm_cmpestri</a></li><li><a href="stdarch_x86/fn._mm_cmpestrm.html">stdarch_x86::_mm_cmpestrm</a></li><li><a href="stdarch_x86/fn._mm_cmpestro.html">stdarch_x86::_mm_cmpestro</a></li><li><a href="stdarch_x86/fn._mm_cmpestrs.html">stdarch_x86::_mm_cmpestrs</a></li><li><a href="stdarch_x86/fn._mm_cmpestrz.html">stdarch_x86::_mm_cmpestrz</a></li><li><a href="stdarch_x86/fn._mm_cmpge_epi16_mask.html">stdarch_x86::_mm_cmpge_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpge_epi32_mask.html">stdarch_x86::_mm_cmpge_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpge_epi64_mask.html">stdarch_x86::_mm_cmpge_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpge_epi8_mask.html">stdarch_x86::_mm_cmpge_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpge_epu16_mask.html">stdarch_x86::_mm_cmpge_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpge_epu32_mask.html">stdarch_x86::_mm_cmpge_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpge_epu64_mask.html">stdarch_x86::_mm_cmpge_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpge_epu8_mask.html">stdarch_x86::_mm_cmpge_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpge_pd.html">stdarch_x86::_mm_cmpge_pd</a></li><li><a href="stdarch_x86/fn._mm_cmpge_ps.html">stdarch_x86::_mm_cmpge_ps</a></li><li><a href="stdarch_x86/fn._mm_cmpge_sd.html">stdarch_x86::_mm_cmpge_sd</a></li><li><a href="stdarch_x86/fn._mm_cmpge_ss.html">stdarch_x86::_mm_cmpge_ss</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_epi16.html">stdarch_x86::_mm_cmpgt_epi16</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_epi16_mask.html">stdarch_x86::_mm_cmpgt_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_epi32.html">stdarch_x86::_mm_cmpgt_epi32</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_epi32_mask.html">stdarch_x86::_mm_cmpgt_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_epi64.html">stdarch_x86::_mm_cmpgt_epi64</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_epi64_mask.html">stdarch_x86::_mm_cmpgt_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_epi8.html">stdarch_x86::_mm_cmpgt_epi8</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_epi8_mask.html">stdarch_x86::_mm_cmpgt_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_epu16_mask.html">stdarch_x86::_mm_cmpgt_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_epu32_mask.html">stdarch_x86::_mm_cmpgt_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_epu64_mask.html">stdarch_x86::_mm_cmpgt_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_epu8_mask.html">stdarch_x86::_mm_cmpgt_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_pd.html">stdarch_x86::_mm_cmpgt_pd</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_ps.html">stdarch_x86::_mm_cmpgt_ps</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_sd.html">stdarch_x86::_mm_cmpgt_sd</a></li><li><a href="stdarch_x86/fn._mm_cmpgt_ss.html">stdarch_x86::_mm_cmpgt_ss</a></li><li><a href="stdarch_x86/fn._mm_cmpistra.html">stdarch_x86::_mm_cmpistra</a></li><li><a href="stdarch_x86/fn._mm_cmpistrc.html">stdarch_x86::_mm_cmpistrc</a></li><li><a href="stdarch_x86/fn._mm_cmpistri.html">stdarch_x86::_mm_cmpistri</a></li><li><a href="stdarch_x86/fn._mm_cmpistrm.html">stdarch_x86::_mm_cmpistrm</a></li><li><a href="stdarch_x86/fn._mm_cmpistro.html">stdarch_x86::_mm_cmpistro</a></li><li><a href="stdarch_x86/fn._mm_cmpistrs.html">stdarch_x86::_mm_cmpistrs</a></li><li><a href="stdarch_x86/fn._mm_cmpistrz.html">stdarch_x86::_mm_cmpistrz</a></li><li><a href="stdarch_x86/fn._mm_cmple_epi16_mask.html">stdarch_x86::_mm_cmple_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmple_epi32_mask.html">stdarch_x86::_mm_cmple_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmple_epi64_mask.html">stdarch_x86::_mm_cmple_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmple_epi8_mask.html">stdarch_x86::_mm_cmple_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmple_epu16_mask.html">stdarch_x86::_mm_cmple_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmple_epu32_mask.html">stdarch_x86::_mm_cmple_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmple_epu64_mask.html">stdarch_x86::_mm_cmple_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmple_epu8_mask.html">stdarch_x86::_mm_cmple_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmple_pd.html">stdarch_x86::_mm_cmple_pd</a></li><li><a href="stdarch_x86/fn._mm_cmple_ps.html">stdarch_x86::_mm_cmple_ps</a></li><li><a href="stdarch_x86/fn._mm_cmple_sd.html">stdarch_x86::_mm_cmple_sd</a></li><li><a href="stdarch_x86/fn._mm_cmple_ss.html">stdarch_x86::_mm_cmple_ss</a></li><li><a href="stdarch_x86/fn._mm_cmplt_epi16.html">stdarch_x86::_mm_cmplt_epi16</a></li><li><a href="stdarch_x86/fn._mm_cmplt_epi16_mask.html">stdarch_x86::_mm_cmplt_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmplt_epi32.html">stdarch_x86::_mm_cmplt_epi32</a></li><li><a href="stdarch_x86/fn._mm_cmplt_epi32_mask.html">stdarch_x86::_mm_cmplt_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmplt_epi64_mask.html">stdarch_x86::_mm_cmplt_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmplt_epi8.html">stdarch_x86::_mm_cmplt_epi8</a></li><li><a href="stdarch_x86/fn._mm_cmplt_epi8_mask.html">stdarch_x86::_mm_cmplt_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmplt_epu16_mask.html">stdarch_x86::_mm_cmplt_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmplt_epu32_mask.html">stdarch_x86::_mm_cmplt_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmplt_epu64_mask.html">stdarch_x86::_mm_cmplt_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmplt_epu8_mask.html">stdarch_x86::_mm_cmplt_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmplt_pd.html">stdarch_x86::_mm_cmplt_pd</a></li><li><a href="stdarch_x86/fn._mm_cmplt_ps.html">stdarch_x86::_mm_cmplt_ps</a></li><li><a href="stdarch_x86/fn._mm_cmplt_sd.html">stdarch_x86::_mm_cmplt_sd</a></li><li><a href="stdarch_x86/fn._mm_cmplt_ss.html">stdarch_x86::_mm_cmplt_ss</a></li><li><a href="stdarch_x86/fn._mm_cmpneq_epi16_mask.html">stdarch_x86::_mm_cmpneq_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpneq_epi32_mask.html">stdarch_x86::_mm_cmpneq_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpneq_epi64_mask.html">stdarch_x86::_mm_cmpneq_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpneq_epi8_mask.html">stdarch_x86::_mm_cmpneq_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpneq_epu16_mask.html">stdarch_x86::_mm_cmpneq_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpneq_epu32_mask.html">stdarch_x86::_mm_cmpneq_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpneq_epu64_mask.html">stdarch_x86::_mm_cmpneq_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpneq_epu8_mask.html">stdarch_x86::_mm_cmpneq_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_cmpneq_pd.html">stdarch_x86::_mm_cmpneq_pd</a></li><li><a href="stdarch_x86/fn._mm_cmpneq_ps.html">stdarch_x86::_mm_cmpneq_ps</a></li><li><a href="stdarch_x86/fn._mm_cmpneq_sd.html">stdarch_x86::_mm_cmpneq_sd</a></li><li><a href="stdarch_x86/fn._mm_cmpneq_ss.html">stdarch_x86::_mm_cmpneq_ss</a></li><li><a href="stdarch_x86/fn._mm_cmpnge_pd.html">stdarch_x86::_mm_cmpnge_pd</a></li><li><a href="stdarch_x86/fn._mm_cmpnge_ps.html">stdarch_x86::_mm_cmpnge_ps</a></li><li><a href="stdarch_x86/fn._mm_cmpnge_sd.html">stdarch_x86::_mm_cmpnge_sd</a></li><li><a href="stdarch_x86/fn._mm_cmpnge_ss.html">stdarch_x86::_mm_cmpnge_ss</a></li><li><a href="stdarch_x86/fn._mm_cmpngt_pd.html">stdarch_x86::_mm_cmpngt_pd</a></li><li><a href="stdarch_x86/fn._mm_cmpngt_ps.html">stdarch_x86::_mm_cmpngt_ps</a></li><li><a href="stdarch_x86/fn._mm_cmpngt_sd.html">stdarch_x86::_mm_cmpngt_sd</a></li><li><a href="stdarch_x86/fn._mm_cmpngt_ss.html">stdarch_x86::_mm_cmpngt_ss</a></li><li><a href="stdarch_x86/fn._mm_cmpnle_pd.html">stdarch_x86::_mm_cmpnle_pd</a></li><li><a href="stdarch_x86/fn._mm_cmpnle_ps.html">stdarch_x86::_mm_cmpnle_ps</a></li><li><a href="stdarch_x86/fn._mm_cmpnle_sd.html">stdarch_x86::_mm_cmpnle_sd</a></li><li><a href="stdarch_x86/fn._mm_cmpnle_ss.html">stdarch_x86::_mm_cmpnle_ss</a></li><li><a href="stdarch_x86/fn._mm_cmpnlt_pd.html">stdarch_x86::_mm_cmpnlt_pd</a></li><li><a href="stdarch_x86/fn._mm_cmpnlt_ps.html">stdarch_x86::_mm_cmpnlt_ps</a></li><li><a href="stdarch_x86/fn._mm_cmpnlt_sd.html">stdarch_x86::_mm_cmpnlt_sd</a></li><li><a href="stdarch_x86/fn._mm_cmpnlt_ss.html">stdarch_x86::_mm_cmpnlt_ss</a></li><li><a href="stdarch_x86/fn._mm_cmpord_pd.html">stdarch_x86::_mm_cmpord_pd</a></li><li><a href="stdarch_x86/fn._mm_cmpord_ps.html">stdarch_x86::_mm_cmpord_ps</a></li><li><a href="stdarch_x86/fn._mm_cmpord_sd.html">stdarch_x86::_mm_cmpord_sd</a></li><li><a href="stdarch_x86/fn._mm_cmpord_ss.html">stdarch_x86::_mm_cmpord_ss</a></li><li><a href="stdarch_x86/fn._mm_cmpunord_pd.html">stdarch_x86::_mm_cmpunord_pd</a></li><li><a href="stdarch_x86/fn._mm_cmpunord_ps.html">stdarch_x86::_mm_cmpunord_ps</a></li><li><a href="stdarch_x86/fn._mm_cmpunord_sd.html">stdarch_x86::_mm_cmpunord_sd</a></li><li><a href="stdarch_x86/fn._mm_cmpunord_ss.html">stdarch_x86::_mm_cmpunord_ss</a></li><li><a href="stdarch_x86/fn._mm_cmul_pch.html">stdarch_x86::_mm_cmul_pch</a></li><li><a href="stdarch_x86/fn._mm_cmul_round_sch.html">stdarch_x86::_mm_cmul_round_sch</a></li><li><a href="stdarch_x86/fn._mm_cmul_sch.html">stdarch_x86::_mm_cmul_sch</a></li><li><a href="stdarch_x86/fn._mm_comi_round_sd.html">stdarch_x86::_mm_comi_round_sd</a></li><li><a href="stdarch_x86/fn._mm_comi_round_sh.html">stdarch_x86::_mm_comi_round_sh</a></li><li><a href="stdarch_x86/fn._mm_comi_round_ss.html">stdarch_x86::_mm_comi_round_ss</a></li><li><a href="stdarch_x86/fn._mm_comi_sh.html">stdarch_x86::_mm_comi_sh</a></li><li><a href="stdarch_x86/fn._mm_comieq_sd.html">stdarch_x86::_mm_comieq_sd</a></li><li><a href="stdarch_x86/fn._mm_comieq_sh.html">stdarch_x86::_mm_comieq_sh</a></li><li><a href="stdarch_x86/fn._mm_comieq_ss.html">stdarch_x86::_mm_comieq_ss</a></li><li><a href="stdarch_x86/fn._mm_comige_sd.html">stdarch_x86::_mm_comige_sd</a></li><li><a href="stdarch_x86/fn._mm_comige_sh.html">stdarch_x86::_mm_comige_sh</a></li><li><a href="stdarch_x86/fn._mm_comige_ss.html">stdarch_x86::_mm_comige_ss</a></li><li><a href="stdarch_x86/fn._mm_comigt_sd.html">stdarch_x86::_mm_comigt_sd</a></li><li><a href="stdarch_x86/fn._mm_comigt_sh.html">stdarch_x86::_mm_comigt_sh</a></li><li><a href="stdarch_x86/fn._mm_comigt_ss.html">stdarch_x86::_mm_comigt_ss</a></li><li><a href="stdarch_x86/fn._mm_comile_sd.html">stdarch_x86::_mm_comile_sd</a></li><li><a href="stdarch_x86/fn._mm_comile_sh.html">stdarch_x86::_mm_comile_sh</a></li><li><a href="stdarch_x86/fn._mm_comile_ss.html">stdarch_x86::_mm_comile_ss</a></li><li><a href="stdarch_x86/fn._mm_comilt_sd.html">stdarch_x86::_mm_comilt_sd</a></li><li><a href="stdarch_x86/fn._mm_comilt_sh.html">stdarch_x86::_mm_comilt_sh</a></li><li><a href="stdarch_x86/fn._mm_comilt_ss.html">stdarch_x86::_mm_comilt_ss</a></li><li><a href="stdarch_x86/fn._mm_comineq_sd.html">stdarch_x86::_mm_comineq_sd</a></li><li><a href="stdarch_x86/fn._mm_comineq_sh.html">stdarch_x86::_mm_comineq_sh</a></li><li><a href="stdarch_x86/fn._mm_comineq_ss.html">stdarch_x86::_mm_comineq_ss</a></li><li><a href="stdarch_x86/fn._mm_conflict_epi32.html">stdarch_x86::_mm_conflict_epi32</a></li><li><a href="stdarch_x86/fn._mm_conflict_epi64.html">stdarch_x86::_mm_conflict_epi64</a></li><li><a href="stdarch_x86/fn._mm_conj_pch.html">stdarch_x86::_mm_conj_pch</a></li><li><a href="stdarch_x86/fn._mm_crc32_u16.html">stdarch_x86::_mm_crc32_u16</a></li><li><a href="stdarch_x86/fn._mm_crc32_u32.html">stdarch_x86::_mm_crc32_u32</a></li><li><a href="stdarch_x86/fn._mm_crc32_u64.html">stdarch_x86::_mm_crc32_u64</a></li><li><a href="stdarch_x86/fn._mm_crc32_u8.html">stdarch_x86::_mm_crc32_u8</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundi32_sh.html">stdarch_x86::_mm_cvt_roundi32_sh</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundi32_ss.html">stdarch_x86::_mm_cvt_roundi32_ss</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundi64_sd.html">stdarch_x86::_mm_cvt_roundi64_sd</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundi64_sh.html">stdarch_x86::_mm_cvt_roundi64_sh</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundi64_ss.html">stdarch_x86::_mm_cvt_roundi64_ss</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsd_i32.html">stdarch_x86::_mm_cvt_roundsd_i32</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsd_i64.html">stdarch_x86::_mm_cvt_roundsd_i64</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsd_sh.html">stdarch_x86::_mm_cvt_roundsd_sh</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsd_si32.html">stdarch_x86::_mm_cvt_roundsd_si32</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsd_si64.html">stdarch_x86::_mm_cvt_roundsd_si64</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsd_ss.html">stdarch_x86::_mm_cvt_roundsd_ss</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsd_u32.html">stdarch_x86::_mm_cvt_roundsd_u32</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsd_u64.html">stdarch_x86::_mm_cvt_roundsd_u64</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsh_i32.html">stdarch_x86::_mm_cvt_roundsh_i32</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsh_i64.html">stdarch_x86::_mm_cvt_roundsh_i64</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsh_sd.html">stdarch_x86::_mm_cvt_roundsh_sd</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsh_ss.html">stdarch_x86::_mm_cvt_roundsh_ss</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsh_u32.html">stdarch_x86::_mm_cvt_roundsh_u32</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsh_u64.html">stdarch_x86::_mm_cvt_roundsh_u64</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsi32_ss.html">stdarch_x86::_mm_cvt_roundsi32_ss</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsi64_sd.html">stdarch_x86::_mm_cvt_roundsi64_sd</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundsi64_ss.html">stdarch_x86::_mm_cvt_roundsi64_ss</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundss_i32.html">stdarch_x86::_mm_cvt_roundss_i32</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundss_i64.html">stdarch_x86::_mm_cvt_roundss_i64</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundss_sd.html">stdarch_x86::_mm_cvt_roundss_sd</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundss_sh.html">stdarch_x86::_mm_cvt_roundss_sh</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundss_si32.html">stdarch_x86::_mm_cvt_roundss_si32</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundss_si64.html">stdarch_x86::_mm_cvt_roundss_si64</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundss_u32.html">stdarch_x86::_mm_cvt_roundss_u32</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundss_u64.html">stdarch_x86::_mm_cvt_roundss_u64</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundu32_sh.html">stdarch_x86::_mm_cvt_roundu32_sh</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundu32_ss.html">stdarch_x86::_mm_cvt_roundu32_ss</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundu64_sd.html">stdarch_x86::_mm_cvt_roundu64_sd</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundu64_sh.html">stdarch_x86::_mm_cvt_roundu64_sh</a></li><li><a href="stdarch_x86/fn._mm_cvt_roundu64_ss.html">stdarch_x86::_mm_cvt_roundu64_ss</a></li><li><a href="stdarch_x86/fn._mm_cvt_si2ss.html">stdarch_x86::_mm_cvt_si2ss</a></li><li><a href="stdarch_x86/fn._mm_cvt_ss2si.html">stdarch_x86::_mm_cvt_ss2si</a></li><li><a href="stdarch_x86/fn._mm_cvtepi16_epi32.html">stdarch_x86::_mm_cvtepi16_epi32</a></li><li><a href="stdarch_x86/fn._mm_cvtepi16_epi64.html">stdarch_x86::_mm_cvtepi16_epi64</a></li><li><a href="stdarch_x86/fn._mm_cvtepi16_epi8.html">stdarch_x86::_mm_cvtepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm_cvtepi16_ph.html">stdarch_x86::_mm_cvtepi16_ph</a></li><li><a href="stdarch_x86/fn._mm_cvtepi32_epi16.html">stdarch_x86::_mm_cvtepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm_cvtepi32_epi64.html">stdarch_x86::_mm_cvtepi32_epi64</a></li><li><a href="stdarch_x86/fn._mm_cvtepi32_epi8.html">stdarch_x86::_mm_cvtepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm_cvtepi32_pd.html">stdarch_x86::_mm_cvtepi32_pd</a></li><li><a href="stdarch_x86/fn._mm_cvtepi32_ph.html">stdarch_x86::_mm_cvtepi32_ph</a></li><li><a href="stdarch_x86/fn._mm_cvtepi32_ps.html">stdarch_x86::_mm_cvtepi32_ps</a></li><li><a href="stdarch_x86/fn._mm_cvtepi64_epi16.html">stdarch_x86::_mm_cvtepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm_cvtepi64_epi32.html">stdarch_x86::_mm_cvtepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm_cvtepi64_epi8.html">stdarch_x86::_mm_cvtepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_cvtepi64_pd.html">stdarch_x86::_mm_cvtepi64_pd</a></li><li><a href="stdarch_x86/fn._mm_cvtepi64_ph.html">stdarch_x86::_mm_cvtepi64_ph</a></li><li><a href="stdarch_x86/fn._mm_cvtepi64_ps.html">stdarch_x86::_mm_cvtepi64_ps</a></li><li><a href="stdarch_x86/fn._mm_cvtepi8_epi16.html">stdarch_x86::_mm_cvtepi8_epi16</a></li><li><a href="stdarch_x86/fn._mm_cvtepi8_epi32.html">stdarch_x86::_mm_cvtepi8_epi32</a></li><li><a href="stdarch_x86/fn._mm_cvtepi8_epi64.html">stdarch_x86::_mm_cvtepi8_epi64</a></li><li><a href="stdarch_x86/fn._mm_cvtepu16_epi32.html">stdarch_x86::_mm_cvtepu16_epi32</a></li><li><a href="stdarch_x86/fn._mm_cvtepu16_epi64.html">stdarch_x86::_mm_cvtepu16_epi64</a></li><li><a href="stdarch_x86/fn._mm_cvtepu16_ph.html">stdarch_x86::_mm_cvtepu16_ph</a></li><li><a href="stdarch_x86/fn._mm_cvtepu32_epi64.html">stdarch_x86::_mm_cvtepu32_epi64</a></li><li><a href="stdarch_x86/fn._mm_cvtepu32_pd.html">stdarch_x86::_mm_cvtepu32_pd</a></li><li><a href="stdarch_x86/fn._mm_cvtepu32_ph.html">stdarch_x86::_mm_cvtepu32_ph</a></li><li><a href="stdarch_x86/fn._mm_cvtepu64_pd.html">stdarch_x86::_mm_cvtepu64_pd</a></li><li><a href="stdarch_x86/fn._mm_cvtepu64_ph.html">stdarch_x86::_mm_cvtepu64_ph</a></li><li><a href="stdarch_x86/fn._mm_cvtepu64_ps.html">stdarch_x86::_mm_cvtepu64_ps</a></li><li><a href="stdarch_x86/fn._mm_cvtepu8_epi16.html">stdarch_x86::_mm_cvtepu8_epi16</a></li><li><a href="stdarch_x86/fn._mm_cvtepu8_epi32.html">stdarch_x86::_mm_cvtepu8_epi32</a></li><li><a href="stdarch_x86/fn._mm_cvtepu8_epi64.html">stdarch_x86::_mm_cvtepu8_epi64</a></li><li><a href="stdarch_x86/fn._mm_cvti32_sd.html">stdarch_x86::_mm_cvti32_sd</a></li><li><a href="stdarch_x86/fn._mm_cvti32_sh.html">stdarch_x86::_mm_cvti32_sh</a></li><li><a href="stdarch_x86/fn._mm_cvti32_ss.html">stdarch_x86::_mm_cvti32_ss</a></li><li><a href="stdarch_x86/fn._mm_cvti64_sd.html">stdarch_x86::_mm_cvti64_sd</a></li><li><a href="stdarch_x86/fn._mm_cvti64_sh.html">stdarch_x86::_mm_cvti64_sh</a></li><li><a href="stdarch_x86/fn._mm_cvti64_ss.html">stdarch_x86::_mm_cvti64_ss</a></li><li><a href="stdarch_x86/fn._mm_cvtne2ps_pbh.html">stdarch_x86::_mm_cvtne2ps_pbh</a></li><li><a href="stdarch_x86/fn._mm_cvtneebf16_ps.html">stdarch_x86::_mm_cvtneebf16_ps</a></li><li><a href="stdarch_x86/fn._mm_cvtneeph_ps.html">stdarch_x86::_mm_cvtneeph_ps</a></li><li><a href="stdarch_x86/fn._mm_cvtneobf16_ps.html">stdarch_x86::_mm_cvtneobf16_ps</a></li><li><a href="stdarch_x86/fn._mm_cvtneoph_ps.html">stdarch_x86::_mm_cvtneoph_ps</a></li><li><a href="stdarch_x86/fn._mm_cvtneps_avx_pbh.html">stdarch_x86::_mm_cvtneps_avx_pbh</a></li><li><a href="stdarch_x86/fn._mm_cvtneps_pbh.html">stdarch_x86::_mm_cvtneps_pbh</a></li><li><a href="stdarch_x86/fn._mm_cvtness_sbh.html">stdarch_x86::_mm_cvtness_sbh</a></li><li><a href="stdarch_x86/fn._mm_cvtpbh_ps.html">stdarch_x86::_mm_cvtpbh_ps</a></li><li><a href="stdarch_x86/fn._mm_cvtpd_epi32.html">stdarch_x86::_mm_cvtpd_epi32</a></li><li><a href="stdarch_x86/fn._mm_cvtpd_epi64.html">stdarch_x86::_mm_cvtpd_epi64</a></li><li><a href="stdarch_x86/fn._mm_cvtpd_epu32.html">stdarch_x86::_mm_cvtpd_epu32</a></li><li><a href="stdarch_x86/fn._mm_cvtpd_epu64.html">stdarch_x86::_mm_cvtpd_epu64</a></li><li><a href="stdarch_x86/fn._mm_cvtpd_ph.html">stdarch_x86::_mm_cvtpd_ph</a></li><li><a href="stdarch_x86/fn._mm_cvtpd_ps.html">stdarch_x86::_mm_cvtpd_ps</a></li><li><a href="stdarch_x86/fn._mm_cvtph_epi16.html">stdarch_x86::_mm_cvtph_epi16</a></li><li><a href="stdarch_x86/fn._mm_cvtph_epi32.html">stdarch_x86::_mm_cvtph_epi32</a></li><li><a href="stdarch_x86/fn._mm_cvtph_epi64.html">stdarch_x86::_mm_cvtph_epi64</a></li><li><a href="stdarch_x86/fn._mm_cvtph_epu16.html">stdarch_x86::_mm_cvtph_epu16</a></li><li><a href="stdarch_x86/fn._mm_cvtph_epu32.html">stdarch_x86::_mm_cvtph_epu32</a></li><li><a href="stdarch_x86/fn._mm_cvtph_epu64.html">stdarch_x86::_mm_cvtph_epu64</a></li><li><a href="stdarch_x86/fn._mm_cvtph_pd.html">stdarch_x86::_mm_cvtph_pd</a></li><li><a href="stdarch_x86/fn._mm_cvtph_ps.html">stdarch_x86::_mm_cvtph_ps</a></li><li><a href="stdarch_x86/fn._mm_cvtps_epi32.html">stdarch_x86::_mm_cvtps_epi32</a></li><li><a href="stdarch_x86/fn._mm_cvtps_epi64.html">stdarch_x86::_mm_cvtps_epi64</a></li><li><a href="stdarch_x86/fn._mm_cvtps_epu32.html">stdarch_x86::_mm_cvtps_epu32</a></li><li><a href="stdarch_x86/fn._mm_cvtps_epu64.html">stdarch_x86::_mm_cvtps_epu64</a></li><li><a href="stdarch_x86/fn._mm_cvtps_pd.html">stdarch_x86::_mm_cvtps_pd</a></li><li><a href="stdarch_x86/fn._mm_cvtps_ph.html">stdarch_x86::_mm_cvtps_ph</a></li><li><a href="stdarch_x86/fn._mm_cvtsbh_ss.html">stdarch_x86::_mm_cvtsbh_ss</a></li><li><a href="stdarch_x86/fn._mm_cvtsd_f64.html">stdarch_x86::_mm_cvtsd_f64</a></li><li><a href="stdarch_x86/fn._mm_cvtsd_i32.html">stdarch_x86::_mm_cvtsd_i32</a></li><li><a href="stdarch_x86/fn._mm_cvtsd_i64.html">stdarch_x86::_mm_cvtsd_i64</a></li><li><a href="stdarch_x86/fn._mm_cvtsd_sh.html">stdarch_x86::_mm_cvtsd_sh</a></li><li><a href="stdarch_x86/fn._mm_cvtsd_si32.html">stdarch_x86::_mm_cvtsd_si32</a></li><li><a href="stdarch_x86/fn._mm_cvtsd_si64.html">stdarch_x86::_mm_cvtsd_si64</a></li><li><a href="stdarch_x86/fn._mm_cvtsd_si64x.html">stdarch_x86::_mm_cvtsd_si64x</a></li><li><a href="stdarch_x86/fn._mm_cvtsd_ss.html">stdarch_x86::_mm_cvtsd_ss</a></li><li><a href="stdarch_x86/fn._mm_cvtsd_u32.html">stdarch_x86::_mm_cvtsd_u32</a></li><li><a href="stdarch_x86/fn._mm_cvtsd_u64.html">stdarch_x86::_mm_cvtsd_u64</a></li><li><a href="stdarch_x86/fn._mm_cvtsepi16_epi8.html">stdarch_x86::_mm_cvtsepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm_cvtsepi32_epi16.html">stdarch_x86::_mm_cvtsepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm_cvtsepi32_epi8.html">stdarch_x86::_mm_cvtsepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm_cvtsepi64_epi16.html">stdarch_x86::_mm_cvtsepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm_cvtsepi64_epi32.html">stdarch_x86::_mm_cvtsepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm_cvtsepi64_epi8.html">stdarch_x86::_mm_cvtsepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_cvtsh_h.html">stdarch_x86::_mm_cvtsh_h</a></li><li><a href="stdarch_x86/fn._mm_cvtsh_i32.html">stdarch_x86::_mm_cvtsh_i32</a></li><li><a href="stdarch_x86/fn._mm_cvtsh_i64.html">stdarch_x86::_mm_cvtsh_i64</a></li><li><a href="stdarch_x86/fn._mm_cvtsh_sd.html">stdarch_x86::_mm_cvtsh_sd</a></li><li><a href="stdarch_x86/fn._mm_cvtsh_ss.html">stdarch_x86::_mm_cvtsh_ss</a></li><li><a href="stdarch_x86/fn._mm_cvtsh_u32.html">stdarch_x86::_mm_cvtsh_u32</a></li><li><a href="stdarch_x86/fn._mm_cvtsh_u64.html">stdarch_x86::_mm_cvtsh_u64</a></li><li><a href="stdarch_x86/fn._mm_cvtsi128_si16.html">stdarch_x86::_mm_cvtsi128_si16</a></li><li><a href="stdarch_x86/fn._mm_cvtsi128_si32.html">stdarch_x86::_mm_cvtsi128_si32</a></li><li><a href="stdarch_x86/fn._mm_cvtsi128_si64.html">stdarch_x86::_mm_cvtsi128_si64</a></li><li><a href="stdarch_x86/fn._mm_cvtsi128_si64x.html">stdarch_x86::_mm_cvtsi128_si64x</a></li><li><a href="stdarch_x86/fn._mm_cvtsi16_si128.html">stdarch_x86::_mm_cvtsi16_si128</a></li><li><a href="stdarch_x86/fn._mm_cvtsi32_sd.html">stdarch_x86::_mm_cvtsi32_sd</a></li><li><a href="stdarch_x86/fn._mm_cvtsi32_si128.html">stdarch_x86::_mm_cvtsi32_si128</a></li><li><a href="stdarch_x86/fn._mm_cvtsi32_ss.html">stdarch_x86::_mm_cvtsi32_ss</a></li><li><a href="stdarch_x86/fn._mm_cvtsi64_sd.html">stdarch_x86::_mm_cvtsi64_sd</a></li><li><a href="stdarch_x86/fn._mm_cvtsi64_si128.html">stdarch_x86::_mm_cvtsi64_si128</a></li><li><a href="stdarch_x86/fn._mm_cvtsi64_ss.html">stdarch_x86::_mm_cvtsi64_ss</a></li><li><a href="stdarch_x86/fn._mm_cvtsi64x_sd.html">stdarch_x86::_mm_cvtsi64x_sd</a></li><li><a href="stdarch_x86/fn._mm_cvtsi64x_si128.html">stdarch_x86::_mm_cvtsi64x_si128</a></li><li><a href="stdarch_x86/fn._mm_cvtss_f32.html">stdarch_x86::_mm_cvtss_f32</a></li><li><a href="stdarch_x86/fn._mm_cvtss_i32.html">stdarch_x86::_mm_cvtss_i32</a></li><li><a href="stdarch_x86/fn._mm_cvtss_i64.html">stdarch_x86::_mm_cvtss_i64</a></li><li><a href="stdarch_x86/fn._mm_cvtss_sd.html">stdarch_x86::_mm_cvtss_sd</a></li><li><a href="stdarch_x86/fn._mm_cvtss_sh.html">stdarch_x86::_mm_cvtss_sh</a></li><li><a href="stdarch_x86/fn._mm_cvtss_si32.html">stdarch_x86::_mm_cvtss_si32</a></li><li><a href="stdarch_x86/fn._mm_cvtss_si64.html">stdarch_x86::_mm_cvtss_si64</a></li><li><a href="stdarch_x86/fn._mm_cvtss_u32.html">stdarch_x86::_mm_cvtss_u32</a></li><li><a href="stdarch_x86/fn._mm_cvtss_u64.html">stdarch_x86::_mm_cvtss_u64</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundsd_i32.html">stdarch_x86::_mm_cvtt_roundsd_i32</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundsd_i64.html">stdarch_x86::_mm_cvtt_roundsd_i64</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundsd_si32.html">stdarch_x86::_mm_cvtt_roundsd_si32</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundsd_si64.html">stdarch_x86::_mm_cvtt_roundsd_si64</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundsd_u32.html">stdarch_x86::_mm_cvtt_roundsd_u32</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundsd_u64.html">stdarch_x86::_mm_cvtt_roundsd_u64</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundsh_i32.html">stdarch_x86::_mm_cvtt_roundsh_i32</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundsh_i64.html">stdarch_x86::_mm_cvtt_roundsh_i64</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundsh_u32.html">stdarch_x86::_mm_cvtt_roundsh_u32</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundsh_u64.html">stdarch_x86::_mm_cvtt_roundsh_u64</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundss_i32.html">stdarch_x86::_mm_cvtt_roundss_i32</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundss_i64.html">stdarch_x86::_mm_cvtt_roundss_i64</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundss_si32.html">stdarch_x86::_mm_cvtt_roundss_si32</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundss_si64.html">stdarch_x86::_mm_cvtt_roundss_si64</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundss_u32.html">stdarch_x86::_mm_cvtt_roundss_u32</a></li><li><a href="stdarch_x86/fn._mm_cvtt_roundss_u64.html">stdarch_x86::_mm_cvtt_roundss_u64</a></li><li><a href="stdarch_x86/fn._mm_cvtt_ss2si.html">stdarch_x86::_mm_cvtt_ss2si</a></li><li><a href="stdarch_x86/fn._mm_cvttpd_epi32.html">stdarch_x86::_mm_cvttpd_epi32</a></li><li><a href="stdarch_x86/fn._mm_cvttpd_epi64.html">stdarch_x86::_mm_cvttpd_epi64</a></li><li><a href="stdarch_x86/fn._mm_cvttpd_epu32.html">stdarch_x86::_mm_cvttpd_epu32</a></li><li><a href="stdarch_x86/fn._mm_cvttpd_epu64.html">stdarch_x86::_mm_cvttpd_epu64</a></li><li><a href="stdarch_x86/fn._mm_cvttph_epi16.html">stdarch_x86::_mm_cvttph_epi16</a></li><li><a href="stdarch_x86/fn._mm_cvttph_epi32.html">stdarch_x86::_mm_cvttph_epi32</a></li><li><a href="stdarch_x86/fn._mm_cvttph_epi64.html">stdarch_x86::_mm_cvttph_epi64</a></li><li><a href="stdarch_x86/fn._mm_cvttph_epu16.html">stdarch_x86::_mm_cvttph_epu16</a></li><li><a href="stdarch_x86/fn._mm_cvttph_epu32.html">stdarch_x86::_mm_cvttph_epu32</a></li><li><a href="stdarch_x86/fn._mm_cvttph_epu64.html">stdarch_x86::_mm_cvttph_epu64</a></li><li><a href="stdarch_x86/fn._mm_cvttps_epi32.html">stdarch_x86::_mm_cvttps_epi32</a></li><li><a href="stdarch_x86/fn._mm_cvttps_epi64.html">stdarch_x86::_mm_cvttps_epi64</a></li><li><a href="stdarch_x86/fn._mm_cvttps_epu32.html">stdarch_x86::_mm_cvttps_epu32</a></li><li><a href="stdarch_x86/fn._mm_cvttps_epu64.html">stdarch_x86::_mm_cvttps_epu64</a></li><li><a href="stdarch_x86/fn._mm_cvttsd_i32.html">stdarch_x86::_mm_cvttsd_i32</a></li><li><a href="stdarch_x86/fn._mm_cvttsd_i64.html">stdarch_x86::_mm_cvttsd_i64</a></li><li><a href="stdarch_x86/fn._mm_cvttsd_si32.html">stdarch_x86::_mm_cvttsd_si32</a></li><li><a href="stdarch_x86/fn._mm_cvttsd_si64.html">stdarch_x86::_mm_cvttsd_si64</a></li><li><a href="stdarch_x86/fn._mm_cvttsd_si64x.html">stdarch_x86::_mm_cvttsd_si64x</a></li><li><a href="stdarch_x86/fn._mm_cvttsd_u32.html">stdarch_x86::_mm_cvttsd_u32</a></li><li><a href="stdarch_x86/fn._mm_cvttsd_u64.html">stdarch_x86::_mm_cvttsd_u64</a></li><li><a href="stdarch_x86/fn._mm_cvttsh_i32.html">stdarch_x86::_mm_cvttsh_i32</a></li><li><a href="stdarch_x86/fn._mm_cvttsh_i64.html">stdarch_x86::_mm_cvttsh_i64</a></li><li><a href="stdarch_x86/fn._mm_cvttsh_u32.html">stdarch_x86::_mm_cvttsh_u32</a></li><li><a href="stdarch_x86/fn._mm_cvttsh_u64.html">stdarch_x86::_mm_cvttsh_u64</a></li><li><a href="stdarch_x86/fn._mm_cvttss_i32.html">stdarch_x86::_mm_cvttss_i32</a></li><li><a href="stdarch_x86/fn._mm_cvttss_i64.html">stdarch_x86::_mm_cvttss_i64</a></li><li><a href="stdarch_x86/fn._mm_cvttss_si32.html">stdarch_x86::_mm_cvttss_si32</a></li><li><a href="stdarch_x86/fn._mm_cvttss_si64.html">stdarch_x86::_mm_cvttss_si64</a></li><li><a href="stdarch_x86/fn._mm_cvttss_u32.html">stdarch_x86::_mm_cvttss_u32</a></li><li><a href="stdarch_x86/fn._mm_cvttss_u64.html">stdarch_x86::_mm_cvttss_u64</a></li><li><a href="stdarch_x86/fn._mm_cvtu32_sd.html">stdarch_x86::_mm_cvtu32_sd</a></li><li><a href="stdarch_x86/fn._mm_cvtu32_sh.html">stdarch_x86::_mm_cvtu32_sh</a></li><li><a href="stdarch_x86/fn._mm_cvtu32_ss.html">stdarch_x86::_mm_cvtu32_ss</a></li><li><a href="stdarch_x86/fn._mm_cvtu64_sd.html">stdarch_x86::_mm_cvtu64_sd</a></li><li><a href="stdarch_x86/fn._mm_cvtu64_sh.html">stdarch_x86::_mm_cvtu64_sh</a></li><li><a href="stdarch_x86/fn._mm_cvtu64_ss.html">stdarch_x86::_mm_cvtu64_ss</a></li><li><a href="stdarch_x86/fn._mm_cvtusepi16_epi8.html">stdarch_x86::_mm_cvtusepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm_cvtusepi32_epi16.html">stdarch_x86::_mm_cvtusepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm_cvtusepi32_epi8.html">stdarch_x86::_mm_cvtusepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm_cvtusepi64_epi16.html">stdarch_x86::_mm_cvtusepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm_cvtusepi64_epi32.html">stdarch_x86::_mm_cvtusepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm_cvtusepi64_epi8.html">stdarch_x86::_mm_cvtusepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_cvtxph_ps.html">stdarch_x86::_mm_cvtxph_ps</a></li><li><a href="stdarch_x86/fn._mm_cvtxps_ph.html">stdarch_x86::_mm_cvtxps_ph</a></li><li><a href="stdarch_x86/fn._mm_dbsad_epu8.html">stdarch_x86::_mm_dbsad_epu8</a></li><li><a href="stdarch_x86/fn._mm_div_pd.html">stdarch_x86::_mm_div_pd</a></li><li><a href="stdarch_x86/fn._mm_div_ph.html">stdarch_x86::_mm_div_ph</a></li><li><a href="stdarch_x86/fn._mm_div_ps.html">stdarch_x86::_mm_div_ps</a></li><li><a href="stdarch_x86/fn._mm_div_round_sd.html">stdarch_x86::_mm_div_round_sd</a></li><li><a href="stdarch_x86/fn._mm_div_round_sh.html">stdarch_x86::_mm_div_round_sh</a></li><li><a href="stdarch_x86/fn._mm_div_round_ss.html">stdarch_x86::_mm_div_round_ss</a></li><li><a href="stdarch_x86/fn._mm_div_sd.html">stdarch_x86::_mm_div_sd</a></li><li><a href="stdarch_x86/fn._mm_div_sh.html">stdarch_x86::_mm_div_sh</a></li><li><a href="stdarch_x86/fn._mm_div_ss.html">stdarch_x86::_mm_div_ss</a></li><li><a href="stdarch_x86/fn._mm_dp_pd.html">stdarch_x86::_mm_dp_pd</a></li><li><a href="stdarch_x86/fn._mm_dp_ps.html">stdarch_x86::_mm_dp_ps</a></li><li><a href="stdarch_x86/fn._mm_dpbf16_ps.html">stdarch_x86::_mm_dpbf16_ps</a></li><li><a href="stdarch_x86/fn._mm_dpbssd_epi32.html">stdarch_x86::_mm_dpbssd_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpbssds_epi32.html">stdarch_x86::_mm_dpbssds_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpbsud_epi32.html">stdarch_x86::_mm_dpbsud_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpbsuds_epi32.html">stdarch_x86::_mm_dpbsuds_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpbusd_avx_epi32.html">stdarch_x86::_mm_dpbusd_avx_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpbusd_epi32.html">stdarch_x86::_mm_dpbusd_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpbusds_avx_epi32.html">stdarch_x86::_mm_dpbusds_avx_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpbusds_epi32.html">stdarch_x86::_mm_dpbusds_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpbuud_epi32.html">stdarch_x86::_mm_dpbuud_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpbuuds_epi32.html">stdarch_x86::_mm_dpbuuds_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpwssd_avx_epi32.html">stdarch_x86::_mm_dpwssd_avx_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpwssd_epi32.html">stdarch_x86::_mm_dpwssd_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpwssds_avx_epi32.html">stdarch_x86::_mm_dpwssds_avx_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpwssds_epi32.html">stdarch_x86::_mm_dpwssds_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpwsud_epi32.html">stdarch_x86::_mm_dpwsud_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpwsuds_epi32.html">stdarch_x86::_mm_dpwsuds_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpwusd_epi32.html">stdarch_x86::_mm_dpwusd_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpwusds_epi32.html">stdarch_x86::_mm_dpwusds_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpwuud_epi32.html">stdarch_x86::_mm_dpwuud_epi32</a></li><li><a href="stdarch_x86/fn._mm_dpwuuds_epi32.html">stdarch_x86::_mm_dpwuuds_epi32</a></li><li><a href="stdarch_x86/fn._mm_encodekey128_u32.html">stdarch_x86::_mm_encodekey128_u32</a></li><li><a href="stdarch_x86/fn._mm_encodekey256_u32.html">stdarch_x86::_mm_encodekey256_u32</a></li><li><a href="stdarch_x86/fn._mm_extract_epi16.html">stdarch_x86::_mm_extract_epi16</a></li><li><a href="stdarch_x86/fn._mm_extract_epi32.html">stdarch_x86::_mm_extract_epi32</a></li><li><a href="stdarch_x86/fn._mm_extract_epi64.html">stdarch_x86::_mm_extract_epi64</a></li><li><a href="stdarch_x86/fn._mm_extract_epi8.html">stdarch_x86::_mm_extract_epi8</a></li><li><a href="stdarch_x86/fn._mm_extract_ps.html">stdarch_x86::_mm_extract_ps</a></li><li><a href="stdarch_x86/fn._mm_extract_si64.html">stdarch_x86::_mm_extract_si64</a></li><li><a href="stdarch_x86/fn._mm_extracti_si64.html">stdarch_x86::_mm_extracti_si64</a></li><li><a href="stdarch_x86/fn._mm_fcmadd_pch.html">stdarch_x86::_mm_fcmadd_pch</a></li><li><a href="stdarch_x86/fn._mm_fcmadd_round_sch.html">stdarch_x86::_mm_fcmadd_round_sch</a></li><li><a href="stdarch_x86/fn._mm_fcmadd_sch.html">stdarch_x86::_mm_fcmadd_sch</a></li><li><a href="stdarch_x86/fn._mm_fcmul_pch.html">stdarch_x86::_mm_fcmul_pch</a></li><li><a href="stdarch_x86/fn._mm_fcmul_round_sch.html">stdarch_x86::_mm_fcmul_round_sch</a></li><li><a href="stdarch_x86/fn._mm_fcmul_sch.html">stdarch_x86::_mm_fcmul_sch</a></li><li><a href="stdarch_x86/fn._mm_fixupimm_pd.html">stdarch_x86::_mm_fixupimm_pd</a></li><li><a href="stdarch_x86/fn._mm_fixupimm_ps.html">stdarch_x86::_mm_fixupimm_ps</a></li><li><a href="stdarch_x86/fn._mm_fixupimm_round_sd.html">stdarch_x86::_mm_fixupimm_round_sd</a></li><li><a href="stdarch_x86/fn._mm_fixupimm_round_ss.html">stdarch_x86::_mm_fixupimm_round_ss</a></li><li><a href="stdarch_x86/fn._mm_fixupimm_sd.html">stdarch_x86::_mm_fixupimm_sd</a></li><li><a href="stdarch_x86/fn._mm_fixupimm_ss.html">stdarch_x86::_mm_fixupimm_ss</a></li><li><a href="stdarch_x86/fn._mm_floor_pd.html">stdarch_x86::_mm_floor_pd</a></li><li><a href="stdarch_x86/fn._mm_floor_ps.html">stdarch_x86::_mm_floor_ps</a></li><li><a href="stdarch_x86/fn._mm_floor_sd.html">stdarch_x86::_mm_floor_sd</a></li><li><a href="stdarch_x86/fn._mm_floor_ss.html">stdarch_x86::_mm_floor_ss</a></li><li><a href="stdarch_x86/fn._mm_fmadd_pch.html">stdarch_x86::_mm_fmadd_pch</a></li><li><a href="stdarch_x86/fn._mm_fmadd_pd.html">stdarch_x86::_mm_fmadd_pd</a></li><li><a href="stdarch_x86/fn._mm_fmadd_ph.html">stdarch_x86::_mm_fmadd_ph</a></li><li><a href="stdarch_x86/fn._mm_fmadd_ps.html">stdarch_x86::_mm_fmadd_ps</a></li><li><a href="stdarch_x86/fn._mm_fmadd_round_sch.html">stdarch_x86::_mm_fmadd_round_sch</a></li><li><a href="stdarch_x86/fn._mm_fmadd_round_sd.html">stdarch_x86::_mm_fmadd_round_sd</a></li><li><a href="stdarch_x86/fn._mm_fmadd_round_sh.html">stdarch_x86::_mm_fmadd_round_sh</a></li><li><a href="stdarch_x86/fn._mm_fmadd_round_ss.html">stdarch_x86::_mm_fmadd_round_ss</a></li><li><a href="stdarch_x86/fn._mm_fmadd_sch.html">stdarch_x86::_mm_fmadd_sch</a></li><li><a href="stdarch_x86/fn._mm_fmadd_sd.html">stdarch_x86::_mm_fmadd_sd</a></li><li><a href="stdarch_x86/fn._mm_fmadd_sh.html">stdarch_x86::_mm_fmadd_sh</a></li><li><a href="stdarch_x86/fn._mm_fmadd_ss.html">stdarch_x86::_mm_fmadd_ss</a></li><li><a href="stdarch_x86/fn._mm_fmaddsub_pd.html">stdarch_x86::_mm_fmaddsub_pd</a></li><li><a href="stdarch_x86/fn._mm_fmaddsub_ph.html">stdarch_x86::_mm_fmaddsub_ph</a></li><li><a href="stdarch_x86/fn._mm_fmaddsub_ps.html">stdarch_x86::_mm_fmaddsub_ps</a></li><li><a href="stdarch_x86/fn._mm_fmsub_pd.html">stdarch_x86::_mm_fmsub_pd</a></li><li><a href="stdarch_x86/fn._mm_fmsub_ph.html">stdarch_x86::_mm_fmsub_ph</a></li><li><a href="stdarch_x86/fn._mm_fmsub_ps.html">stdarch_x86::_mm_fmsub_ps</a></li><li><a href="stdarch_x86/fn._mm_fmsub_round_sd.html">stdarch_x86::_mm_fmsub_round_sd</a></li><li><a href="stdarch_x86/fn._mm_fmsub_round_sh.html">stdarch_x86::_mm_fmsub_round_sh</a></li><li><a href="stdarch_x86/fn._mm_fmsub_round_ss.html">stdarch_x86::_mm_fmsub_round_ss</a></li><li><a href="stdarch_x86/fn._mm_fmsub_sd.html">stdarch_x86::_mm_fmsub_sd</a></li><li><a href="stdarch_x86/fn._mm_fmsub_sh.html">stdarch_x86::_mm_fmsub_sh</a></li><li><a href="stdarch_x86/fn._mm_fmsub_ss.html">stdarch_x86::_mm_fmsub_ss</a></li><li><a href="stdarch_x86/fn._mm_fmsubadd_pd.html">stdarch_x86::_mm_fmsubadd_pd</a></li><li><a href="stdarch_x86/fn._mm_fmsubadd_ph.html">stdarch_x86::_mm_fmsubadd_ph</a></li><li><a href="stdarch_x86/fn._mm_fmsubadd_ps.html">stdarch_x86::_mm_fmsubadd_ps</a></li><li><a href="stdarch_x86/fn._mm_fmul_pch.html">stdarch_x86::_mm_fmul_pch</a></li><li><a href="stdarch_x86/fn._mm_fmul_round_sch.html">stdarch_x86::_mm_fmul_round_sch</a></li><li><a href="stdarch_x86/fn._mm_fmul_sch.html">stdarch_x86::_mm_fmul_sch</a></li><li><a href="stdarch_x86/fn._mm_fnmadd_pd.html">stdarch_x86::_mm_fnmadd_pd</a></li><li><a href="stdarch_x86/fn._mm_fnmadd_ph.html">stdarch_x86::_mm_fnmadd_ph</a></li><li><a href="stdarch_x86/fn._mm_fnmadd_ps.html">stdarch_x86::_mm_fnmadd_ps</a></li><li><a href="stdarch_x86/fn._mm_fnmadd_round_sd.html">stdarch_x86::_mm_fnmadd_round_sd</a></li><li><a href="stdarch_x86/fn._mm_fnmadd_round_sh.html">stdarch_x86::_mm_fnmadd_round_sh</a></li><li><a href="stdarch_x86/fn._mm_fnmadd_round_ss.html">stdarch_x86::_mm_fnmadd_round_ss</a></li><li><a href="stdarch_x86/fn._mm_fnmadd_sd.html">stdarch_x86::_mm_fnmadd_sd</a></li><li><a href="stdarch_x86/fn._mm_fnmadd_sh.html">stdarch_x86::_mm_fnmadd_sh</a></li><li><a href="stdarch_x86/fn._mm_fnmadd_ss.html">stdarch_x86::_mm_fnmadd_ss</a></li><li><a href="stdarch_x86/fn._mm_fnmsub_pd.html">stdarch_x86::_mm_fnmsub_pd</a></li><li><a href="stdarch_x86/fn._mm_fnmsub_ph.html">stdarch_x86::_mm_fnmsub_ph</a></li><li><a href="stdarch_x86/fn._mm_fnmsub_ps.html">stdarch_x86::_mm_fnmsub_ps</a></li><li><a href="stdarch_x86/fn._mm_fnmsub_round_sd.html">stdarch_x86::_mm_fnmsub_round_sd</a></li><li><a href="stdarch_x86/fn._mm_fnmsub_round_sh.html">stdarch_x86::_mm_fnmsub_round_sh</a></li><li><a href="stdarch_x86/fn._mm_fnmsub_round_ss.html">stdarch_x86::_mm_fnmsub_round_ss</a></li><li><a href="stdarch_x86/fn._mm_fnmsub_sd.html">stdarch_x86::_mm_fnmsub_sd</a></li><li><a href="stdarch_x86/fn._mm_fnmsub_sh.html">stdarch_x86::_mm_fnmsub_sh</a></li><li><a href="stdarch_x86/fn._mm_fnmsub_ss.html">stdarch_x86::_mm_fnmsub_ss</a></li><li><a href="stdarch_x86/fn._mm_fpclass_pd_mask.html">stdarch_x86::_mm_fpclass_pd_mask</a></li><li><a href="stdarch_x86/fn._mm_fpclass_ph_mask.html">stdarch_x86::_mm_fpclass_ph_mask</a></li><li><a href="stdarch_x86/fn._mm_fpclass_ps_mask.html">stdarch_x86::_mm_fpclass_ps_mask</a></li><li><a href="stdarch_x86/fn._mm_fpclass_sd_mask.html">stdarch_x86::_mm_fpclass_sd_mask</a></li><li><a href="stdarch_x86/fn._mm_fpclass_sh_mask.html">stdarch_x86::_mm_fpclass_sh_mask</a></li><li><a href="stdarch_x86/fn._mm_fpclass_ss_mask.html">stdarch_x86::_mm_fpclass_ss_mask</a></li><li><a href="stdarch_x86/fn._mm_getcsr.html">stdarch_x86::_mm_getcsr</a></li><li><a href="stdarch_x86/fn._mm_getexp_pd.html">stdarch_x86::_mm_getexp_pd</a></li><li><a href="stdarch_x86/fn._mm_getexp_ph.html">stdarch_x86::_mm_getexp_ph</a></li><li><a href="stdarch_x86/fn._mm_getexp_ps.html">stdarch_x86::_mm_getexp_ps</a></li><li><a href="stdarch_x86/fn._mm_getexp_round_sd.html">stdarch_x86::_mm_getexp_round_sd</a></li><li><a href="stdarch_x86/fn._mm_getexp_round_sh.html">stdarch_x86::_mm_getexp_round_sh</a></li><li><a href="stdarch_x86/fn._mm_getexp_round_ss.html">stdarch_x86::_mm_getexp_round_ss</a></li><li><a href="stdarch_x86/fn._mm_getexp_sd.html">stdarch_x86::_mm_getexp_sd</a></li><li><a href="stdarch_x86/fn._mm_getexp_sh.html">stdarch_x86::_mm_getexp_sh</a></li><li><a href="stdarch_x86/fn._mm_getexp_ss.html">stdarch_x86::_mm_getexp_ss</a></li><li><a href="stdarch_x86/fn._mm_getmant_pd.html">stdarch_x86::_mm_getmant_pd</a></li><li><a href="stdarch_x86/fn._mm_getmant_ph.html">stdarch_x86::_mm_getmant_ph</a></li><li><a href="stdarch_x86/fn._mm_getmant_ps.html">stdarch_x86::_mm_getmant_ps</a></li><li><a href="stdarch_x86/fn._mm_getmant_round_sd.html">stdarch_x86::_mm_getmant_round_sd</a></li><li><a href="stdarch_x86/fn._mm_getmant_round_sh.html">stdarch_x86::_mm_getmant_round_sh</a></li><li><a href="stdarch_x86/fn._mm_getmant_round_ss.html">stdarch_x86::_mm_getmant_round_ss</a></li><li><a href="stdarch_x86/fn._mm_getmant_sd.html">stdarch_x86::_mm_getmant_sd</a></li><li><a href="stdarch_x86/fn._mm_getmant_sh.html">stdarch_x86::_mm_getmant_sh</a></li><li><a href="stdarch_x86/fn._mm_getmant_ss.html">stdarch_x86::_mm_getmant_ss</a></li><li><a href="stdarch_x86/fn._mm_gf2p8affine_epi64_epi8.html">stdarch_x86::_mm_gf2p8affine_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_gf2p8affineinv_epi64_epi8.html">stdarch_x86::_mm_gf2p8affineinv_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_gf2p8mul_epi8.html">stdarch_x86::_mm_gf2p8mul_epi8</a></li><li><a href="stdarch_x86/fn._mm_hadd_epi16.html">stdarch_x86::_mm_hadd_epi16</a></li><li><a href="stdarch_x86/fn._mm_hadd_epi32.html">stdarch_x86::_mm_hadd_epi32</a></li><li><a href="stdarch_x86/fn._mm_hadd_pd.html">stdarch_x86::_mm_hadd_pd</a></li><li><a href="stdarch_x86/fn._mm_hadd_ps.html">stdarch_x86::_mm_hadd_ps</a></li><li><a href="stdarch_x86/fn._mm_hadds_epi16.html">stdarch_x86::_mm_hadds_epi16</a></li><li><a href="stdarch_x86/fn._mm_hsub_epi16.html">stdarch_x86::_mm_hsub_epi16</a></li><li><a href="stdarch_x86/fn._mm_hsub_epi32.html">stdarch_x86::_mm_hsub_epi32</a></li><li><a href="stdarch_x86/fn._mm_hsub_pd.html">stdarch_x86::_mm_hsub_pd</a></li><li><a href="stdarch_x86/fn._mm_hsub_ps.html">stdarch_x86::_mm_hsub_ps</a></li><li><a href="stdarch_x86/fn._mm_hsubs_epi16.html">stdarch_x86::_mm_hsubs_epi16</a></li><li><a href="stdarch_x86/fn._mm_i32gather_epi32.html">stdarch_x86::_mm_i32gather_epi32</a></li><li><a href="stdarch_x86/fn._mm_i32gather_epi64.html">stdarch_x86::_mm_i32gather_epi64</a></li><li><a href="stdarch_x86/fn._mm_i32gather_pd.html">stdarch_x86::_mm_i32gather_pd</a></li><li><a href="stdarch_x86/fn._mm_i32gather_ps.html">stdarch_x86::_mm_i32gather_ps</a></li><li><a href="stdarch_x86/fn._mm_i32scatter_epi32.html">stdarch_x86::_mm_i32scatter_epi32</a></li><li><a href="stdarch_x86/fn._mm_i32scatter_epi64.html">stdarch_x86::_mm_i32scatter_epi64</a></li><li><a href="stdarch_x86/fn._mm_i32scatter_pd.html">stdarch_x86::_mm_i32scatter_pd</a></li><li><a href="stdarch_x86/fn._mm_i32scatter_ps.html">stdarch_x86::_mm_i32scatter_ps</a></li><li><a href="stdarch_x86/fn._mm_i64gather_epi32.html">stdarch_x86::_mm_i64gather_epi32</a></li><li><a href="stdarch_x86/fn._mm_i64gather_epi64.html">stdarch_x86::_mm_i64gather_epi64</a></li><li><a href="stdarch_x86/fn._mm_i64gather_pd.html">stdarch_x86::_mm_i64gather_pd</a></li><li><a href="stdarch_x86/fn._mm_i64gather_ps.html">stdarch_x86::_mm_i64gather_ps</a></li><li><a href="stdarch_x86/fn._mm_i64scatter_epi32.html">stdarch_x86::_mm_i64scatter_epi32</a></li><li><a href="stdarch_x86/fn._mm_i64scatter_epi64.html">stdarch_x86::_mm_i64scatter_epi64</a></li><li><a href="stdarch_x86/fn._mm_i64scatter_pd.html">stdarch_x86::_mm_i64scatter_pd</a></li><li><a href="stdarch_x86/fn._mm_i64scatter_ps.html">stdarch_x86::_mm_i64scatter_ps</a></li><li><a href="stdarch_x86/fn._mm_insert_epi16.html">stdarch_x86::_mm_insert_epi16</a></li><li><a href="stdarch_x86/fn._mm_insert_epi32.html">stdarch_x86::_mm_insert_epi32</a></li><li><a href="stdarch_x86/fn._mm_insert_epi64.html">stdarch_x86::_mm_insert_epi64</a></li><li><a href="stdarch_x86/fn._mm_insert_epi8.html">stdarch_x86::_mm_insert_epi8</a></li><li><a href="stdarch_x86/fn._mm_insert_ps.html">stdarch_x86::_mm_insert_ps</a></li><li><a href="stdarch_x86/fn._mm_insert_si64.html">stdarch_x86::_mm_insert_si64</a></li><li><a href="stdarch_x86/fn._mm_inserti_si64.html">stdarch_x86::_mm_inserti_si64</a></li><li><a href="stdarch_x86/fn._mm_lddqu_si128.html">stdarch_x86::_mm_lddqu_si128</a></li><li><a href="stdarch_x86/fn._mm_lfence.html">stdarch_x86::_mm_lfence</a></li><li><a href="stdarch_x86/fn._mm_load1_pd.html">stdarch_x86::_mm_load1_pd</a></li><li><a href="stdarch_x86/fn._mm_load1_ps.html">stdarch_x86::_mm_load1_ps</a></li><li><a href="stdarch_x86/fn._mm_load_epi32.html">stdarch_x86::_mm_load_epi32</a></li><li><a href="stdarch_x86/fn._mm_load_epi64.html">stdarch_x86::_mm_load_epi64</a></li><li><a href="stdarch_x86/fn._mm_load_pd.html">stdarch_x86::_mm_load_pd</a></li><li><a href="stdarch_x86/fn._mm_load_pd1.html">stdarch_x86::_mm_load_pd1</a></li><li><a href="stdarch_x86/fn._mm_load_ph.html">stdarch_x86::_mm_load_ph</a></li><li><a href="stdarch_x86/fn._mm_load_ps.html">stdarch_x86::_mm_load_ps</a></li><li><a href="stdarch_x86/fn._mm_load_ps1.html">stdarch_x86::_mm_load_ps1</a></li><li><a href="stdarch_x86/fn._mm_load_sd.html">stdarch_x86::_mm_load_sd</a></li><li><a href="stdarch_x86/fn._mm_load_sh.html">stdarch_x86::_mm_load_sh</a></li><li><a href="stdarch_x86/fn._mm_load_si128.html">stdarch_x86::_mm_load_si128</a></li><li><a href="stdarch_x86/fn._mm_load_ss.html">stdarch_x86::_mm_load_ss</a></li><li><a href="stdarch_x86/fn._mm_loaddup_pd.html">stdarch_x86::_mm_loaddup_pd</a></li><li><a href="stdarch_x86/fn._mm_loadh_pd.html">stdarch_x86::_mm_loadh_pd</a></li><li><a href="stdarch_x86/fn._mm_loadiwkey.html">stdarch_x86::_mm_loadiwkey</a></li><li><a href="stdarch_x86/fn._mm_loadl_epi64.html">stdarch_x86::_mm_loadl_epi64</a></li><li><a href="stdarch_x86/fn._mm_loadl_pd.html">stdarch_x86::_mm_loadl_pd</a></li><li><a href="stdarch_x86/fn._mm_loadr_pd.html">stdarch_x86::_mm_loadr_pd</a></li><li><a href="stdarch_x86/fn._mm_loadr_ps.html">stdarch_x86::_mm_loadr_ps</a></li><li><a href="stdarch_x86/fn._mm_loadu_epi16.html">stdarch_x86::_mm_loadu_epi16</a></li><li><a href="stdarch_x86/fn._mm_loadu_epi32.html">stdarch_x86::_mm_loadu_epi32</a></li><li><a href="stdarch_x86/fn._mm_loadu_epi64.html">stdarch_x86::_mm_loadu_epi64</a></li><li><a href="stdarch_x86/fn._mm_loadu_epi8.html">stdarch_x86::_mm_loadu_epi8</a></li><li><a href="stdarch_x86/fn._mm_loadu_pd.html">stdarch_x86::_mm_loadu_pd</a></li><li><a href="stdarch_x86/fn._mm_loadu_ph.html">stdarch_x86::_mm_loadu_ph</a></li><li><a href="stdarch_x86/fn._mm_loadu_ps.html">stdarch_x86::_mm_loadu_ps</a></li><li><a href="stdarch_x86/fn._mm_loadu_si128.html">stdarch_x86::_mm_loadu_si128</a></li><li><a href="stdarch_x86/fn._mm_loadu_si16.html">stdarch_x86::_mm_loadu_si16</a></li><li><a href="stdarch_x86/fn._mm_loadu_si32.html">stdarch_x86::_mm_loadu_si32</a></li><li><a href="stdarch_x86/fn._mm_loadu_si64.html">stdarch_x86::_mm_loadu_si64</a></li><li><a href="stdarch_x86/fn._mm_lzcnt_epi32.html">stdarch_x86::_mm_lzcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm_lzcnt_epi64.html">stdarch_x86::_mm_lzcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm_madd52hi_avx_epu64.html">stdarch_x86::_mm_madd52hi_avx_epu64</a></li><li><a href="stdarch_x86/fn._mm_madd52hi_epu64.html">stdarch_x86::_mm_madd52hi_epu64</a></li><li><a href="stdarch_x86/fn._mm_madd52lo_avx_epu64.html">stdarch_x86::_mm_madd52lo_avx_epu64</a></li><li><a href="stdarch_x86/fn._mm_madd52lo_epu64.html">stdarch_x86::_mm_madd52lo_epu64</a></li><li><a href="stdarch_x86/fn._mm_madd_epi16.html">stdarch_x86::_mm_madd_epi16</a></li><li><a href="stdarch_x86/fn._mm_maddubs_epi16.html">stdarch_x86::_mm_maddubs_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask2_permutex2var_epi16.html">stdarch_x86::_mm_mask2_permutex2var_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask2_permutex2var_epi32.html">stdarch_x86::_mm_mask2_permutex2var_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask2_permutex2var_epi64.html">stdarch_x86::_mm_mask2_permutex2var_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask2_permutex2var_epi8.html">stdarch_x86::_mm_mask2_permutex2var_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask2_permutex2var_pd.html">stdarch_x86::_mm_mask2_permutex2var_pd</a></li><li><a href="stdarch_x86/fn._mm_mask2_permutex2var_ps.html">stdarch_x86::_mm_mask2_permutex2var_ps</a></li><li><a href="stdarch_x86/fn._mm_mask3_fcmadd_pch.html">stdarch_x86::_mm_mask3_fcmadd_pch</a></li><li><a href="stdarch_x86/fn._mm_mask3_fcmadd_round_sch.html">stdarch_x86::_mm_mask3_fcmadd_round_sch</a></li><li><a href="stdarch_x86/fn._mm_mask3_fcmadd_sch.html">stdarch_x86::_mm_mask3_fcmadd_sch</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmadd_pch.html">stdarch_x86::_mm_mask3_fmadd_pch</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmadd_pd.html">stdarch_x86::_mm_mask3_fmadd_pd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmadd_ph.html">stdarch_x86::_mm_mask3_fmadd_ph</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmadd_ps.html">stdarch_x86::_mm_mask3_fmadd_ps</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmadd_round_sch.html">stdarch_x86::_mm_mask3_fmadd_round_sch</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmadd_round_sd.html">stdarch_x86::_mm_mask3_fmadd_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmadd_round_sh.html">stdarch_x86::_mm_mask3_fmadd_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmadd_round_ss.html">stdarch_x86::_mm_mask3_fmadd_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmadd_sch.html">stdarch_x86::_mm_mask3_fmadd_sch</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmadd_sd.html">stdarch_x86::_mm_mask3_fmadd_sd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmadd_sh.html">stdarch_x86::_mm_mask3_fmadd_sh</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmadd_ss.html">stdarch_x86::_mm_mask3_fmadd_ss</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmaddsub_pd.html">stdarch_x86::_mm_mask3_fmaddsub_pd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmaddsub_ph.html">stdarch_x86::_mm_mask3_fmaddsub_ph</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmaddsub_ps.html">stdarch_x86::_mm_mask3_fmaddsub_ps</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmsub_pd.html">stdarch_x86::_mm_mask3_fmsub_pd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmsub_ph.html">stdarch_x86::_mm_mask3_fmsub_ph</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmsub_ps.html">stdarch_x86::_mm_mask3_fmsub_ps</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmsub_round_sd.html">stdarch_x86::_mm_mask3_fmsub_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmsub_round_sh.html">stdarch_x86::_mm_mask3_fmsub_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmsub_round_ss.html">stdarch_x86::_mm_mask3_fmsub_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmsub_sd.html">stdarch_x86::_mm_mask3_fmsub_sd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmsub_sh.html">stdarch_x86::_mm_mask3_fmsub_sh</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmsub_ss.html">stdarch_x86::_mm_mask3_fmsub_ss</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmsubadd_pd.html">stdarch_x86::_mm_mask3_fmsubadd_pd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmsubadd_ph.html">stdarch_x86::_mm_mask3_fmsubadd_ph</a></li><li><a href="stdarch_x86/fn._mm_mask3_fmsubadd_ps.html">stdarch_x86::_mm_mask3_fmsubadd_ps</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmadd_pd.html">stdarch_x86::_mm_mask3_fnmadd_pd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmadd_ph.html">stdarch_x86::_mm_mask3_fnmadd_ph</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmadd_ps.html">stdarch_x86::_mm_mask3_fnmadd_ps</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmadd_round_sd.html">stdarch_x86::_mm_mask3_fnmadd_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmadd_round_sh.html">stdarch_x86::_mm_mask3_fnmadd_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmadd_round_ss.html">stdarch_x86::_mm_mask3_fnmadd_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmadd_sd.html">stdarch_x86::_mm_mask3_fnmadd_sd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmadd_sh.html">stdarch_x86::_mm_mask3_fnmadd_sh</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmadd_ss.html">stdarch_x86::_mm_mask3_fnmadd_ss</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmsub_pd.html">stdarch_x86::_mm_mask3_fnmsub_pd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmsub_ph.html">stdarch_x86::_mm_mask3_fnmsub_ph</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmsub_ps.html">stdarch_x86::_mm_mask3_fnmsub_ps</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmsub_round_sd.html">stdarch_x86::_mm_mask3_fnmsub_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmsub_round_sh.html">stdarch_x86::_mm_mask3_fnmsub_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmsub_round_ss.html">stdarch_x86::_mm_mask3_fnmsub_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmsub_sd.html">stdarch_x86::_mm_mask3_fnmsub_sd</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmsub_sh.html">stdarch_x86::_mm_mask3_fnmsub_sh</a></li><li><a href="stdarch_x86/fn._mm_mask3_fnmsub_ss.html">stdarch_x86::_mm_mask3_fnmsub_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_abs_epi16.html">stdarch_x86::_mm_mask_abs_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_abs_epi32.html">stdarch_x86::_mm_mask_abs_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_abs_epi64.html">stdarch_x86::_mm_mask_abs_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_abs_epi8.html">stdarch_x86::_mm_mask_abs_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_add_epi16.html">stdarch_x86::_mm_mask_add_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_add_epi32.html">stdarch_x86::_mm_mask_add_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_add_epi64.html">stdarch_x86::_mm_mask_add_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_add_epi8.html">stdarch_x86::_mm_mask_add_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_add_pd.html">stdarch_x86::_mm_mask_add_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_add_ph.html">stdarch_x86::_mm_mask_add_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_add_ps.html">stdarch_x86::_mm_mask_add_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_add_round_sd.html">stdarch_x86::_mm_mask_add_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_add_round_sh.html">stdarch_x86::_mm_mask_add_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_add_round_ss.html">stdarch_x86::_mm_mask_add_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_add_sd.html">stdarch_x86::_mm_mask_add_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_add_sh.html">stdarch_x86::_mm_mask_add_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_add_ss.html">stdarch_x86::_mm_mask_add_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_adds_epi16.html">stdarch_x86::_mm_mask_adds_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_adds_epi8.html">stdarch_x86::_mm_mask_adds_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_adds_epu16.html">stdarch_x86::_mm_mask_adds_epu16</a></li><li><a href="stdarch_x86/fn._mm_mask_adds_epu8.html">stdarch_x86::_mm_mask_adds_epu8</a></li><li><a href="stdarch_x86/fn._mm_mask_alignr_epi32.html">stdarch_x86::_mm_mask_alignr_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_alignr_epi64.html">stdarch_x86::_mm_mask_alignr_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_alignr_epi8.html">stdarch_x86::_mm_mask_alignr_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_and_epi32.html">stdarch_x86::_mm_mask_and_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_and_epi64.html">stdarch_x86::_mm_mask_and_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_and_pd.html">stdarch_x86::_mm_mask_and_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_and_ps.html">stdarch_x86::_mm_mask_and_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_andnot_epi32.html">stdarch_x86::_mm_mask_andnot_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_andnot_epi64.html">stdarch_x86::_mm_mask_andnot_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_andnot_pd.html">stdarch_x86::_mm_mask_andnot_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_andnot_ps.html">stdarch_x86::_mm_mask_andnot_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_avg_epu16.html">stdarch_x86::_mm_mask_avg_epu16</a></li><li><a href="stdarch_x86/fn._mm_mask_avg_epu8.html">stdarch_x86::_mm_mask_avg_epu8</a></li><li><a href="stdarch_x86/fn._mm_mask_bitshuffle_epi64_mask.html">stdarch_x86::_mm_mask_bitshuffle_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_blend_epi16.html">stdarch_x86::_mm_mask_blend_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_blend_epi32.html">stdarch_x86::_mm_mask_blend_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_blend_epi64.html">stdarch_x86::_mm_mask_blend_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_blend_epi8.html">stdarch_x86::_mm_mask_blend_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_blend_pd.html">stdarch_x86::_mm_mask_blend_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_blend_ph.html">stdarch_x86::_mm_mask_blend_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_blend_ps.html">stdarch_x86::_mm_mask_blend_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_broadcast_i32x2.html">stdarch_x86::_mm_mask_broadcast_i32x2</a></li><li><a href="stdarch_x86/fn._mm_mask_broadcastb_epi8.html">stdarch_x86::_mm_mask_broadcastb_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_broadcastd_epi32.html">stdarch_x86::_mm_mask_broadcastd_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_broadcastq_epi64.html">stdarch_x86::_mm_mask_broadcastq_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_broadcastss_ps.html">stdarch_x86::_mm_mask_broadcastss_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_broadcastw_epi16.html">stdarch_x86::_mm_mask_broadcastw_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_epi16_mask.html">stdarch_x86::_mm_mask_cmp_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_epi32_mask.html">stdarch_x86::_mm_mask_cmp_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_epi64_mask.html">stdarch_x86::_mm_mask_cmp_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_epi8_mask.html">stdarch_x86::_mm_mask_cmp_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_epu16_mask.html">stdarch_x86::_mm_mask_cmp_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_epu32_mask.html">stdarch_x86::_mm_mask_cmp_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_epu64_mask.html">stdarch_x86::_mm_mask_cmp_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_epu8_mask.html">stdarch_x86::_mm_mask_cmp_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_pd_mask.html">stdarch_x86::_mm_mask_cmp_pd_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_ph_mask.html">stdarch_x86::_mm_mask_cmp_ph_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_ps_mask.html">stdarch_x86::_mm_mask_cmp_ps_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_round_sd_mask.html">stdarch_x86::_mm_mask_cmp_round_sd_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_round_sh_mask.html">stdarch_x86::_mm_mask_cmp_round_sh_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_round_ss_mask.html">stdarch_x86::_mm_mask_cmp_round_ss_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_sd_mask.html">stdarch_x86::_mm_mask_cmp_sd_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_sh_mask.html">stdarch_x86::_mm_mask_cmp_sh_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmp_ss_mask.html">stdarch_x86::_mm_mask_cmp_ss_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpeq_epi16_mask.html">stdarch_x86::_mm_mask_cmpeq_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpeq_epi32_mask.html">stdarch_x86::_mm_mask_cmpeq_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpeq_epi64_mask.html">stdarch_x86::_mm_mask_cmpeq_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpeq_epi8_mask.html">stdarch_x86::_mm_mask_cmpeq_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpeq_epu16_mask.html">stdarch_x86::_mm_mask_cmpeq_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpeq_epu32_mask.html">stdarch_x86::_mm_mask_cmpeq_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpeq_epu64_mask.html">stdarch_x86::_mm_mask_cmpeq_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpeq_epu8_mask.html">stdarch_x86::_mm_mask_cmpeq_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpge_epi16_mask.html">stdarch_x86::_mm_mask_cmpge_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpge_epi32_mask.html">stdarch_x86::_mm_mask_cmpge_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpge_epi64_mask.html">stdarch_x86::_mm_mask_cmpge_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpge_epi8_mask.html">stdarch_x86::_mm_mask_cmpge_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpge_epu16_mask.html">stdarch_x86::_mm_mask_cmpge_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpge_epu32_mask.html">stdarch_x86::_mm_mask_cmpge_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpge_epu64_mask.html">stdarch_x86::_mm_mask_cmpge_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpge_epu8_mask.html">stdarch_x86::_mm_mask_cmpge_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpgt_epi16_mask.html">stdarch_x86::_mm_mask_cmpgt_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpgt_epi32_mask.html">stdarch_x86::_mm_mask_cmpgt_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpgt_epi64_mask.html">stdarch_x86::_mm_mask_cmpgt_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpgt_epi8_mask.html">stdarch_x86::_mm_mask_cmpgt_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpgt_epu16_mask.html">stdarch_x86::_mm_mask_cmpgt_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpgt_epu32_mask.html">stdarch_x86::_mm_mask_cmpgt_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpgt_epu64_mask.html">stdarch_x86::_mm_mask_cmpgt_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpgt_epu8_mask.html">stdarch_x86::_mm_mask_cmpgt_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmple_epi16_mask.html">stdarch_x86::_mm_mask_cmple_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmple_epi32_mask.html">stdarch_x86::_mm_mask_cmple_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmple_epi64_mask.html">stdarch_x86::_mm_mask_cmple_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmple_epi8_mask.html">stdarch_x86::_mm_mask_cmple_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmple_epu16_mask.html">stdarch_x86::_mm_mask_cmple_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmple_epu32_mask.html">stdarch_x86::_mm_mask_cmple_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmple_epu64_mask.html">stdarch_x86::_mm_mask_cmple_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmple_epu8_mask.html">stdarch_x86::_mm_mask_cmple_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmplt_epi16_mask.html">stdarch_x86::_mm_mask_cmplt_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmplt_epi32_mask.html">stdarch_x86::_mm_mask_cmplt_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmplt_epi64_mask.html">stdarch_x86::_mm_mask_cmplt_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmplt_epi8_mask.html">stdarch_x86::_mm_mask_cmplt_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmplt_epu16_mask.html">stdarch_x86::_mm_mask_cmplt_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmplt_epu32_mask.html">stdarch_x86::_mm_mask_cmplt_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmplt_epu64_mask.html">stdarch_x86::_mm_mask_cmplt_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmplt_epu8_mask.html">stdarch_x86::_mm_mask_cmplt_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpneq_epi16_mask.html">stdarch_x86::_mm_mask_cmpneq_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpneq_epi32_mask.html">stdarch_x86::_mm_mask_cmpneq_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpneq_epi64_mask.html">stdarch_x86::_mm_mask_cmpneq_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpneq_epi8_mask.html">stdarch_x86::_mm_mask_cmpneq_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpneq_epu16_mask.html">stdarch_x86::_mm_mask_cmpneq_epu16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpneq_epu32_mask.html">stdarch_x86::_mm_mask_cmpneq_epu32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpneq_epu64_mask.html">stdarch_x86::_mm_mask_cmpneq_epu64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmpneq_epu8_mask.html">stdarch_x86::_mm_mask_cmpneq_epu8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_cmul_pch.html">stdarch_x86::_mm_mask_cmul_pch</a></li><li><a href="stdarch_x86/fn._mm_mask_cmul_round_sch.html">stdarch_x86::_mm_mask_cmul_round_sch</a></li><li><a href="stdarch_x86/fn._mm_mask_cmul_sch.html">stdarch_x86::_mm_mask_cmul_sch</a></li><li><a href="stdarch_x86/fn._mm_mask_compress_epi16.html">stdarch_x86::_mm_mask_compress_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_compress_epi32.html">stdarch_x86::_mm_mask_compress_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_compress_epi64.html">stdarch_x86::_mm_mask_compress_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_compress_epi8.html">stdarch_x86::_mm_mask_compress_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_compress_pd.html">stdarch_x86::_mm_mask_compress_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_compress_ps.html">stdarch_x86::_mm_mask_compress_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_compressstoreu_epi16.html">stdarch_x86::_mm_mask_compressstoreu_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_compressstoreu_epi32.html">stdarch_x86::_mm_mask_compressstoreu_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_compressstoreu_epi64.html">stdarch_x86::_mm_mask_compressstoreu_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_compressstoreu_epi8.html">stdarch_x86::_mm_mask_compressstoreu_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_compressstoreu_pd.html">stdarch_x86::_mm_mask_compressstoreu_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_compressstoreu_ps.html">stdarch_x86::_mm_mask_compressstoreu_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_conflict_epi32.html">stdarch_x86::_mm_mask_conflict_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_conflict_epi64.html">stdarch_x86::_mm_mask_conflict_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_conj_pch.html">stdarch_x86::_mm_mask_conj_pch</a></li><li><a href="stdarch_x86/fn._mm_mask_cvt_roundps_ph.html">stdarch_x86::_mm_mask_cvt_roundps_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_cvt_roundsd_sh.html">stdarch_x86::_mm_mask_cvt_roundsd_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_cvt_roundsd_ss.html">stdarch_x86::_mm_mask_cvt_roundsd_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_cvt_roundsh_sd.html">stdarch_x86::_mm_mask_cvt_roundsh_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_cvt_roundsh_ss.html">stdarch_x86::_mm_mask_cvt_roundsh_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_cvt_roundss_sd.html">stdarch_x86::_mm_mask_cvt_roundss_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_cvt_roundss_sh.html">stdarch_x86::_mm_mask_cvt_roundss_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi16_epi32.html">stdarch_x86::_mm_mask_cvtepi16_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi16_epi64.html">stdarch_x86::_mm_mask_cvtepi16_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi16_epi8.html">stdarch_x86::_mm_mask_cvtepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi16_ph.html">stdarch_x86::_mm_mask_cvtepi16_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi16_storeu_epi8.html">stdarch_x86::_mm_mask_cvtepi16_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi32_epi16.html">stdarch_x86::_mm_mask_cvtepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi32_epi64.html">stdarch_x86::_mm_mask_cvtepi32_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi32_epi8.html">stdarch_x86::_mm_mask_cvtepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi32_pd.html">stdarch_x86::_mm_mask_cvtepi32_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi32_ph.html">stdarch_x86::_mm_mask_cvtepi32_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi32_ps.html">stdarch_x86::_mm_mask_cvtepi32_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi32_storeu_epi16.html">stdarch_x86::_mm_mask_cvtepi32_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi32_storeu_epi8.html">stdarch_x86::_mm_mask_cvtepi32_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi64_epi16.html">stdarch_x86::_mm_mask_cvtepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi64_epi32.html">stdarch_x86::_mm_mask_cvtepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi64_epi8.html">stdarch_x86::_mm_mask_cvtepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi64_pd.html">stdarch_x86::_mm_mask_cvtepi64_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi64_ph.html">stdarch_x86::_mm_mask_cvtepi64_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi64_ps.html">stdarch_x86::_mm_mask_cvtepi64_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi64_storeu_epi16.html">stdarch_x86::_mm_mask_cvtepi64_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi64_storeu_epi32.html">stdarch_x86::_mm_mask_cvtepi64_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi64_storeu_epi8.html">stdarch_x86::_mm_mask_cvtepi64_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi8_epi16.html">stdarch_x86::_mm_mask_cvtepi8_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi8_epi32.html">stdarch_x86::_mm_mask_cvtepi8_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepi8_epi64.html">stdarch_x86::_mm_mask_cvtepi8_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepu16_epi32.html">stdarch_x86::_mm_mask_cvtepu16_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepu16_epi64.html">stdarch_x86::_mm_mask_cvtepu16_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepu16_ph.html">stdarch_x86::_mm_mask_cvtepu16_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepu32_epi64.html">stdarch_x86::_mm_mask_cvtepu32_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepu32_pd.html">stdarch_x86::_mm_mask_cvtepu32_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepu32_ph.html">stdarch_x86::_mm_mask_cvtepu32_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepu64_pd.html">stdarch_x86::_mm_mask_cvtepu64_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepu64_ph.html">stdarch_x86::_mm_mask_cvtepu64_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepu64_ps.html">stdarch_x86::_mm_mask_cvtepu64_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepu8_epi16.html">stdarch_x86::_mm_mask_cvtepu8_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepu8_epi32.html">stdarch_x86::_mm_mask_cvtepu8_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtepu8_epi64.html">stdarch_x86::_mm_mask_cvtepu8_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtne2ps_pbh.html">stdarch_x86::_mm_mask_cvtne2ps_pbh</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtneps_pbh.html">stdarch_x86::_mm_mask_cvtneps_pbh</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtpbh_ps.html">stdarch_x86::_mm_mask_cvtpbh_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtpd_epi32.html">stdarch_x86::_mm_mask_cvtpd_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtpd_epi64.html">stdarch_x86::_mm_mask_cvtpd_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtpd_epu32.html">stdarch_x86::_mm_mask_cvtpd_epu32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtpd_epu64.html">stdarch_x86::_mm_mask_cvtpd_epu64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtpd_ph.html">stdarch_x86::_mm_mask_cvtpd_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtpd_ps.html">stdarch_x86::_mm_mask_cvtpd_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtph_epi16.html">stdarch_x86::_mm_mask_cvtph_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtph_epi32.html">stdarch_x86::_mm_mask_cvtph_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtph_epi64.html">stdarch_x86::_mm_mask_cvtph_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtph_epu16.html">stdarch_x86::_mm_mask_cvtph_epu16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtph_epu32.html">stdarch_x86::_mm_mask_cvtph_epu32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtph_epu64.html">stdarch_x86::_mm_mask_cvtph_epu64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtph_pd.html">stdarch_x86::_mm_mask_cvtph_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtph_ps.html">stdarch_x86::_mm_mask_cvtph_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtps_epi32.html">stdarch_x86::_mm_mask_cvtps_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtps_epi64.html">stdarch_x86::_mm_mask_cvtps_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtps_epu32.html">stdarch_x86::_mm_mask_cvtps_epu32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtps_epu64.html">stdarch_x86::_mm_mask_cvtps_epu64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtps_ph.html">stdarch_x86::_mm_mask_cvtps_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsd_sh.html">stdarch_x86::_mm_mask_cvtsd_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsd_ss.html">stdarch_x86::_mm_mask_cvtsd_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsepi16_epi8.html">stdarch_x86::_mm_mask_cvtsepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsepi16_storeu_epi8.html">stdarch_x86::_mm_mask_cvtsepi16_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsepi32_epi16.html">stdarch_x86::_mm_mask_cvtsepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsepi32_epi8.html">stdarch_x86::_mm_mask_cvtsepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsepi32_storeu_epi16.html">stdarch_x86::_mm_mask_cvtsepi32_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsepi32_storeu_epi8.html">stdarch_x86::_mm_mask_cvtsepi32_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsepi64_epi16.html">stdarch_x86::_mm_mask_cvtsepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsepi64_epi32.html">stdarch_x86::_mm_mask_cvtsepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsepi64_epi8.html">stdarch_x86::_mm_mask_cvtsepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsepi64_storeu_epi16.html">stdarch_x86::_mm_mask_cvtsepi64_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsepi64_storeu_epi32.html">stdarch_x86::_mm_mask_cvtsepi64_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsepi64_storeu_epi8.html">stdarch_x86::_mm_mask_cvtsepi64_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsh_sd.html">stdarch_x86::_mm_mask_cvtsh_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtsh_ss.html">stdarch_x86::_mm_mask_cvtsh_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtss_sd.html">stdarch_x86::_mm_mask_cvtss_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtss_sh.html">stdarch_x86::_mm_mask_cvtss_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttpd_epi32.html">stdarch_x86::_mm_mask_cvttpd_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttpd_epi64.html">stdarch_x86::_mm_mask_cvttpd_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttpd_epu32.html">stdarch_x86::_mm_mask_cvttpd_epu32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttpd_epu64.html">stdarch_x86::_mm_mask_cvttpd_epu64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttph_epi16.html">stdarch_x86::_mm_mask_cvttph_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttph_epi32.html">stdarch_x86::_mm_mask_cvttph_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttph_epi64.html">stdarch_x86::_mm_mask_cvttph_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttph_epu16.html">stdarch_x86::_mm_mask_cvttph_epu16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttph_epu32.html">stdarch_x86::_mm_mask_cvttph_epu32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttph_epu64.html">stdarch_x86::_mm_mask_cvttph_epu64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttps_epi32.html">stdarch_x86::_mm_mask_cvttps_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttps_epi64.html">stdarch_x86::_mm_mask_cvttps_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttps_epu32.html">stdarch_x86::_mm_mask_cvttps_epu32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvttps_epu64.html">stdarch_x86::_mm_mask_cvttps_epu64</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtusepi16_epi8.html">stdarch_x86::_mm_mask_cvtusepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtusepi16_storeu_epi8.html">stdarch_x86::_mm_mask_cvtusepi16_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtusepi32_epi16.html">stdarch_x86::_mm_mask_cvtusepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtusepi32_epi8.html">stdarch_x86::_mm_mask_cvtusepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtusepi32_storeu_epi16.html">stdarch_x86::_mm_mask_cvtusepi32_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtusepi32_storeu_epi8.html">stdarch_x86::_mm_mask_cvtusepi32_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtusepi64_epi16.html">stdarch_x86::_mm_mask_cvtusepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtusepi64_epi32.html">stdarch_x86::_mm_mask_cvtusepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtusepi64_epi8.html">stdarch_x86::_mm_mask_cvtusepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtusepi64_storeu_epi16.html">stdarch_x86::_mm_mask_cvtusepi64_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtusepi64_storeu_epi32.html">stdarch_x86::_mm_mask_cvtusepi64_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtusepi64_storeu_epi8.html">stdarch_x86::_mm_mask_cvtusepi64_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtxph_ps.html">stdarch_x86::_mm_mask_cvtxph_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_cvtxps_ph.html">stdarch_x86::_mm_mask_cvtxps_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_dbsad_epu8.html">stdarch_x86::_mm_mask_dbsad_epu8</a></li><li><a href="stdarch_x86/fn._mm_mask_div_pd.html">stdarch_x86::_mm_mask_div_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_div_ph.html">stdarch_x86::_mm_mask_div_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_div_ps.html">stdarch_x86::_mm_mask_div_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_div_round_sd.html">stdarch_x86::_mm_mask_div_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_div_round_sh.html">stdarch_x86::_mm_mask_div_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_div_round_ss.html">stdarch_x86::_mm_mask_div_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_div_sd.html">stdarch_x86::_mm_mask_div_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_div_sh.html">stdarch_x86::_mm_mask_div_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_div_ss.html">stdarch_x86::_mm_mask_div_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_dpbf16_ps.html">stdarch_x86::_mm_mask_dpbf16_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_dpbusd_epi32.html">stdarch_x86::_mm_mask_dpbusd_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_dpbusds_epi32.html">stdarch_x86::_mm_mask_dpbusds_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_dpwssd_epi32.html">stdarch_x86::_mm_mask_dpwssd_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_dpwssds_epi32.html">stdarch_x86::_mm_mask_dpwssds_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_expand_epi16.html">stdarch_x86::_mm_mask_expand_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_expand_epi32.html">stdarch_x86::_mm_mask_expand_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_expand_epi64.html">stdarch_x86::_mm_mask_expand_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_expand_epi8.html">stdarch_x86::_mm_mask_expand_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_expand_pd.html">stdarch_x86::_mm_mask_expand_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_expand_ps.html">stdarch_x86::_mm_mask_expand_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_expandloadu_epi16.html">stdarch_x86::_mm_mask_expandloadu_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_expandloadu_epi32.html">stdarch_x86::_mm_mask_expandloadu_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_expandloadu_epi64.html">stdarch_x86::_mm_mask_expandloadu_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_expandloadu_epi8.html">stdarch_x86::_mm_mask_expandloadu_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_expandloadu_pd.html">stdarch_x86::_mm_mask_expandloadu_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_expandloadu_ps.html">stdarch_x86::_mm_mask_expandloadu_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_fcmadd_pch.html">stdarch_x86::_mm_mask_fcmadd_pch</a></li><li><a href="stdarch_x86/fn._mm_mask_fcmadd_round_sch.html">stdarch_x86::_mm_mask_fcmadd_round_sch</a></li><li><a href="stdarch_x86/fn._mm_mask_fcmadd_sch.html">stdarch_x86::_mm_mask_fcmadd_sch</a></li><li><a href="stdarch_x86/fn._mm_mask_fcmul_pch.html">stdarch_x86::_mm_mask_fcmul_pch</a></li><li><a href="stdarch_x86/fn._mm_mask_fcmul_round_sch.html">stdarch_x86::_mm_mask_fcmul_round_sch</a></li><li><a href="stdarch_x86/fn._mm_mask_fcmul_sch.html">stdarch_x86::_mm_mask_fcmul_sch</a></li><li><a href="stdarch_x86/fn._mm_mask_fixupimm_pd.html">stdarch_x86::_mm_mask_fixupimm_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_fixupimm_ps.html">stdarch_x86::_mm_mask_fixupimm_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_fixupimm_round_sd.html">stdarch_x86::_mm_mask_fixupimm_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_fixupimm_round_ss.html">stdarch_x86::_mm_mask_fixupimm_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_fixupimm_sd.html">stdarch_x86::_mm_mask_fixupimm_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_fixupimm_ss.html">stdarch_x86::_mm_mask_fixupimm_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_fmadd_pch.html">stdarch_x86::_mm_mask_fmadd_pch</a></li><li><a href="stdarch_x86/fn._mm_mask_fmadd_pd.html">stdarch_x86::_mm_mask_fmadd_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_fmadd_ph.html">stdarch_x86::_mm_mask_fmadd_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_fmadd_ps.html">stdarch_x86::_mm_mask_fmadd_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_fmadd_round_sch.html">stdarch_x86::_mm_mask_fmadd_round_sch</a></li><li><a href="stdarch_x86/fn._mm_mask_fmadd_round_sd.html">stdarch_x86::_mm_mask_fmadd_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_fmadd_round_sh.html">stdarch_x86::_mm_mask_fmadd_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_fmadd_round_ss.html">stdarch_x86::_mm_mask_fmadd_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_fmadd_sch.html">stdarch_x86::_mm_mask_fmadd_sch</a></li><li><a href="stdarch_x86/fn._mm_mask_fmadd_sd.html">stdarch_x86::_mm_mask_fmadd_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_fmadd_sh.html">stdarch_x86::_mm_mask_fmadd_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_fmadd_ss.html">stdarch_x86::_mm_mask_fmadd_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_fmaddsub_pd.html">stdarch_x86::_mm_mask_fmaddsub_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_fmaddsub_ph.html">stdarch_x86::_mm_mask_fmaddsub_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_fmaddsub_ps.html">stdarch_x86::_mm_mask_fmaddsub_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_fmsub_pd.html">stdarch_x86::_mm_mask_fmsub_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_fmsub_ph.html">stdarch_x86::_mm_mask_fmsub_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_fmsub_ps.html">stdarch_x86::_mm_mask_fmsub_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_fmsub_round_sd.html">stdarch_x86::_mm_mask_fmsub_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_fmsub_round_sh.html">stdarch_x86::_mm_mask_fmsub_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_fmsub_round_ss.html">stdarch_x86::_mm_mask_fmsub_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_fmsub_sd.html">stdarch_x86::_mm_mask_fmsub_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_fmsub_sh.html">stdarch_x86::_mm_mask_fmsub_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_fmsub_ss.html">stdarch_x86::_mm_mask_fmsub_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_fmsubadd_pd.html">stdarch_x86::_mm_mask_fmsubadd_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_fmsubadd_ph.html">stdarch_x86::_mm_mask_fmsubadd_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_fmsubadd_ps.html">stdarch_x86::_mm_mask_fmsubadd_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_fmul_pch.html">stdarch_x86::_mm_mask_fmul_pch</a></li><li><a href="stdarch_x86/fn._mm_mask_fmul_round_sch.html">stdarch_x86::_mm_mask_fmul_round_sch</a></li><li><a href="stdarch_x86/fn._mm_mask_fmul_sch.html">stdarch_x86::_mm_mask_fmul_sch</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmadd_pd.html">stdarch_x86::_mm_mask_fnmadd_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmadd_ph.html">stdarch_x86::_mm_mask_fnmadd_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmadd_ps.html">stdarch_x86::_mm_mask_fnmadd_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmadd_round_sd.html">stdarch_x86::_mm_mask_fnmadd_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmadd_round_sh.html">stdarch_x86::_mm_mask_fnmadd_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmadd_round_ss.html">stdarch_x86::_mm_mask_fnmadd_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmadd_sd.html">stdarch_x86::_mm_mask_fnmadd_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmadd_sh.html">stdarch_x86::_mm_mask_fnmadd_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmadd_ss.html">stdarch_x86::_mm_mask_fnmadd_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmsub_pd.html">stdarch_x86::_mm_mask_fnmsub_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmsub_ph.html">stdarch_x86::_mm_mask_fnmsub_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmsub_ps.html">stdarch_x86::_mm_mask_fnmsub_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmsub_round_sd.html">stdarch_x86::_mm_mask_fnmsub_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmsub_round_sh.html">stdarch_x86::_mm_mask_fnmsub_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmsub_round_ss.html">stdarch_x86::_mm_mask_fnmsub_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmsub_sd.html">stdarch_x86::_mm_mask_fnmsub_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmsub_sh.html">stdarch_x86::_mm_mask_fnmsub_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_fnmsub_ss.html">stdarch_x86::_mm_mask_fnmsub_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_fpclass_pd_mask.html">stdarch_x86::_mm_mask_fpclass_pd_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_fpclass_ph_mask.html">stdarch_x86::_mm_mask_fpclass_ph_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_fpclass_ps_mask.html">stdarch_x86::_mm_mask_fpclass_ps_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_fpclass_sd_mask.html">stdarch_x86::_mm_mask_fpclass_sd_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_fpclass_sh_mask.html">stdarch_x86::_mm_mask_fpclass_sh_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_fpclass_ss_mask.html">stdarch_x86::_mm_mask_fpclass_ss_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_getexp_pd.html">stdarch_x86::_mm_mask_getexp_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_getexp_ph.html">stdarch_x86::_mm_mask_getexp_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_getexp_ps.html">stdarch_x86::_mm_mask_getexp_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_getexp_round_sd.html">stdarch_x86::_mm_mask_getexp_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_getexp_round_sh.html">stdarch_x86::_mm_mask_getexp_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_getexp_round_ss.html">stdarch_x86::_mm_mask_getexp_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_getexp_sd.html">stdarch_x86::_mm_mask_getexp_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_getexp_sh.html">stdarch_x86::_mm_mask_getexp_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_getexp_ss.html">stdarch_x86::_mm_mask_getexp_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_getmant_pd.html">stdarch_x86::_mm_mask_getmant_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_getmant_ph.html">stdarch_x86::_mm_mask_getmant_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_getmant_ps.html">stdarch_x86::_mm_mask_getmant_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_getmant_round_sd.html">stdarch_x86::_mm_mask_getmant_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_getmant_round_sh.html">stdarch_x86::_mm_mask_getmant_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_getmant_round_ss.html">stdarch_x86::_mm_mask_getmant_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_getmant_sd.html">stdarch_x86::_mm_mask_getmant_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_getmant_sh.html">stdarch_x86::_mm_mask_getmant_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_getmant_ss.html">stdarch_x86::_mm_mask_getmant_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_gf2p8affine_epi64_epi8.html">stdarch_x86::_mm_mask_gf2p8affine_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_gf2p8affineinv_epi64_epi8.html">stdarch_x86::_mm_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_gf2p8mul_epi8.html">stdarch_x86::_mm_mask_gf2p8mul_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_i32gather_epi32.html">stdarch_x86::_mm_mask_i32gather_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_i32gather_epi64.html">stdarch_x86::_mm_mask_i32gather_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_i32gather_pd.html">stdarch_x86::_mm_mask_i32gather_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_i32gather_ps.html">stdarch_x86::_mm_mask_i32gather_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_i32scatter_epi32.html">stdarch_x86::_mm_mask_i32scatter_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_i32scatter_epi64.html">stdarch_x86::_mm_mask_i32scatter_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_i32scatter_pd.html">stdarch_x86::_mm_mask_i32scatter_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_i32scatter_ps.html">stdarch_x86::_mm_mask_i32scatter_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_i64gather_epi32.html">stdarch_x86::_mm_mask_i64gather_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_i64gather_epi64.html">stdarch_x86::_mm_mask_i64gather_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_i64gather_pd.html">stdarch_x86::_mm_mask_i64gather_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_i64gather_ps.html">stdarch_x86::_mm_mask_i64gather_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_i64scatter_epi32.html">stdarch_x86::_mm_mask_i64scatter_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_i64scatter_epi64.html">stdarch_x86::_mm_mask_i64scatter_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_i64scatter_pd.html">stdarch_x86::_mm_mask_i64scatter_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_i64scatter_ps.html">stdarch_x86::_mm_mask_i64scatter_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_load_epi32.html">stdarch_x86::_mm_mask_load_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_load_epi64.html">stdarch_x86::_mm_mask_load_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_load_pd.html">stdarch_x86::_mm_mask_load_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_load_ps.html">stdarch_x86::_mm_mask_load_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_load_sd.html">stdarch_x86::_mm_mask_load_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_load_sh.html">stdarch_x86::_mm_mask_load_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_load_ss.html">stdarch_x86::_mm_mask_load_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_loadu_epi16.html">stdarch_x86::_mm_mask_loadu_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_loadu_epi32.html">stdarch_x86::_mm_mask_loadu_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_loadu_epi64.html">stdarch_x86::_mm_mask_loadu_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_loadu_epi8.html">stdarch_x86::_mm_mask_loadu_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_loadu_pd.html">stdarch_x86::_mm_mask_loadu_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_loadu_ps.html">stdarch_x86::_mm_mask_loadu_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_lzcnt_epi32.html">stdarch_x86::_mm_mask_lzcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_lzcnt_epi64.html">stdarch_x86::_mm_mask_lzcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_madd52hi_epu64.html">stdarch_x86::_mm_mask_madd52hi_epu64</a></li><li><a href="stdarch_x86/fn._mm_mask_madd52lo_epu64.html">stdarch_x86::_mm_mask_madd52lo_epu64</a></li><li><a href="stdarch_x86/fn._mm_mask_madd_epi16.html">stdarch_x86::_mm_mask_madd_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_maddubs_epi16.html">stdarch_x86::_mm_mask_maddubs_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_max_epi16.html">stdarch_x86::_mm_mask_max_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_max_epi32.html">stdarch_x86::_mm_mask_max_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_max_epi64.html">stdarch_x86::_mm_mask_max_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_max_epi8.html">stdarch_x86::_mm_mask_max_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_max_epu16.html">stdarch_x86::_mm_mask_max_epu16</a></li><li><a href="stdarch_x86/fn._mm_mask_max_epu32.html">stdarch_x86::_mm_mask_max_epu32</a></li><li><a href="stdarch_x86/fn._mm_mask_max_epu64.html">stdarch_x86::_mm_mask_max_epu64</a></li><li><a href="stdarch_x86/fn._mm_mask_max_epu8.html">stdarch_x86::_mm_mask_max_epu8</a></li><li><a href="stdarch_x86/fn._mm_mask_max_pd.html">stdarch_x86::_mm_mask_max_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_max_ph.html">stdarch_x86::_mm_mask_max_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_max_ps.html">stdarch_x86::_mm_mask_max_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_max_round_sd.html">stdarch_x86::_mm_mask_max_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_max_round_sh.html">stdarch_x86::_mm_mask_max_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_max_round_ss.html">stdarch_x86::_mm_mask_max_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_max_sd.html">stdarch_x86::_mm_mask_max_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_max_sh.html">stdarch_x86::_mm_mask_max_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_max_ss.html">stdarch_x86::_mm_mask_max_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_min_epi16.html">stdarch_x86::_mm_mask_min_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_min_epi32.html">stdarch_x86::_mm_mask_min_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_min_epi64.html">stdarch_x86::_mm_mask_min_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_min_epi8.html">stdarch_x86::_mm_mask_min_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_min_epu16.html">stdarch_x86::_mm_mask_min_epu16</a></li><li><a href="stdarch_x86/fn._mm_mask_min_epu32.html">stdarch_x86::_mm_mask_min_epu32</a></li><li><a href="stdarch_x86/fn._mm_mask_min_epu64.html">stdarch_x86::_mm_mask_min_epu64</a></li><li><a href="stdarch_x86/fn._mm_mask_min_epu8.html">stdarch_x86::_mm_mask_min_epu8</a></li><li><a href="stdarch_x86/fn._mm_mask_min_pd.html">stdarch_x86::_mm_mask_min_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_min_ph.html">stdarch_x86::_mm_mask_min_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_min_ps.html">stdarch_x86::_mm_mask_min_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_min_round_sd.html">stdarch_x86::_mm_mask_min_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_min_round_sh.html">stdarch_x86::_mm_mask_min_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_min_round_ss.html">stdarch_x86::_mm_mask_min_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_min_sd.html">stdarch_x86::_mm_mask_min_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_min_sh.html">stdarch_x86::_mm_mask_min_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_min_ss.html">stdarch_x86::_mm_mask_min_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_mov_epi16.html">stdarch_x86::_mm_mask_mov_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_mov_epi32.html">stdarch_x86::_mm_mask_mov_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_mov_epi64.html">stdarch_x86::_mm_mask_mov_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_mov_epi8.html">stdarch_x86::_mm_mask_mov_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_mov_pd.html">stdarch_x86::_mm_mask_mov_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_mov_ps.html">stdarch_x86::_mm_mask_mov_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_move_sd.html">stdarch_x86::_mm_mask_move_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_move_sh.html">stdarch_x86::_mm_mask_move_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_move_ss.html">stdarch_x86::_mm_mask_move_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_movedup_pd.html">stdarch_x86::_mm_mask_movedup_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_movehdup_ps.html">stdarch_x86::_mm_mask_movehdup_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_moveldup_ps.html">stdarch_x86::_mm_mask_moveldup_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_epi32.html">stdarch_x86::_mm_mask_mul_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_epu32.html">stdarch_x86::_mm_mask_mul_epu32</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_pch.html">stdarch_x86::_mm_mask_mul_pch</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_pd.html">stdarch_x86::_mm_mask_mul_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_ph.html">stdarch_x86::_mm_mask_mul_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_ps.html">stdarch_x86::_mm_mask_mul_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_round_sch.html">stdarch_x86::_mm_mask_mul_round_sch</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_round_sd.html">stdarch_x86::_mm_mask_mul_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_round_sh.html">stdarch_x86::_mm_mask_mul_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_round_ss.html">stdarch_x86::_mm_mask_mul_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_sch.html">stdarch_x86::_mm_mask_mul_sch</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_sd.html">stdarch_x86::_mm_mask_mul_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_sh.html">stdarch_x86::_mm_mask_mul_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_mul_ss.html">stdarch_x86::_mm_mask_mul_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_mulhi_epi16.html">stdarch_x86::_mm_mask_mulhi_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_mulhi_epu16.html">stdarch_x86::_mm_mask_mulhi_epu16</a></li><li><a href="stdarch_x86/fn._mm_mask_mulhrs_epi16.html">stdarch_x86::_mm_mask_mulhrs_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_mullo_epi16.html">stdarch_x86::_mm_mask_mullo_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_mullo_epi32.html">stdarch_x86::_mm_mask_mullo_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_mullo_epi64.html">stdarch_x86::_mm_mask_mullo_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_multishift_epi64_epi8.html">stdarch_x86::_mm_mask_multishift_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_or_epi32.html">stdarch_x86::_mm_mask_or_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_or_epi64.html">stdarch_x86::_mm_mask_or_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_or_pd.html">stdarch_x86::_mm_mask_or_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_or_ps.html">stdarch_x86::_mm_mask_or_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_packs_epi16.html">stdarch_x86::_mm_mask_packs_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_packs_epi32.html">stdarch_x86::_mm_mask_packs_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_packus_epi16.html">stdarch_x86::_mm_mask_packus_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_packus_epi32.html">stdarch_x86::_mm_mask_packus_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_permute_pd.html">stdarch_x86::_mm_mask_permute_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_permute_ps.html">stdarch_x86::_mm_mask_permute_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_permutevar_pd.html">stdarch_x86::_mm_mask_permutevar_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_permutevar_ps.html">stdarch_x86::_mm_mask_permutevar_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_permutex2var_epi16.html">stdarch_x86::_mm_mask_permutex2var_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_permutex2var_epi32.html">stdarch_x86::_mm_mask_permutex2var_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_permutex2var_epi64.html">stdarch_x86::_mm_mask_permutex2var_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_permutex2var_epi8.html">stdarch_x86::_mm_mask_permutex2var_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_permutex2var_pd.html">stdarch_x86::_mm_mask_permutex2var_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_permutex2var_ps.html">stdarch_x86::_mm_mask_permutex2var_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_permutexvar_epi16.html">stdarch_x86::_mm_mask_permutexvar_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_permutexvar_epi8.html">stdarch_x86::_mm_mask_permutexvar_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_popcnt_epi16.html">stdarch_x86::_mm_mask_popcnt_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_popcnt_epi32.html">stdarch_x86::_mm_mask_popcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_popcnt_epi64.html">stdarch_x86::_mm_mask_popcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_popcnt_epi8.html">stdarch_x86::_mm_mask_popcnt_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_range_pd.html">stdarch_x86::_mm_mask_range_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_range_ps.html">stdarch_x86::_mm_mask_range_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_range_round_sd.html">stdarch_x86::_mm_mask_range_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_range_round_ss.html">stdarch_x86::_mm_mask_range_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_range_sd.html">stdarch_x86::_mm_mask_range_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_range_ss.html">stdarch_x86::_mm_mask_range_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_rcp14_pd.html">stdarch_x86::_mm_mask_rcp14_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_rcp14_ps.html">stdarch_x86::_mm_mask_rcp14_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_rcp14_sd.html">stdarch_x86::_mm_mask_rcp14_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_rcp14_ss.html">stdarch_x86::_mm_mask_rcp14_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_rcp_ph.html">stdarch_x86::_mm_mask_rcp_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_rcp_sh.html">stdarch_x86::_mm_mask_rcp_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_add_epi16.html">stdarch_x86::_mm_mask_reduce_add_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_add_epi8.html">stdarch_x86::_mm_mask_reduce_add_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_and_epi16.html">stdarch_x86::_mm_mask_reduce_and_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_and_epi8.html">stdarch_x86::_mm_mask_reduce_and_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_max_epi16.html">stdarch_x86::_mm_mask_reduce_max_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_max_epi8.html">stdarch_x86::_mm_mask_reduce_max_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_max_epu16.html">stdarch_x86::_mm_mask_reduce_max_epu16</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_max_epu8.html">stdarch_x86::_mm_mask_reduce_max_epu8</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_min_epi16.html">stdarch_x86::_mm_mask_reduce_min_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_min_epi8.html">stdarch_x86::_mm_mask_reduce_min_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_min_epu16.html">stdarch_x86::_mm_mask_reduce_min_epu16</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_min_epu8.html">stdarch_x86::_mm_mask_reduce_min_epu8</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_mul_epi16.html">stdarch_x86::_mm_mask_reduce_mul_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_mul_epi8.html">stdarch_x86::_mm_mask_reduce_mul_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_or_epi16.html">stdarch_x86::_mm_mask_reduce_or_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_or_epi8.html">stdarch_x86::_mm_mask_reduce_or_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_pd.html">stdarch_x86::_mm_mask_reduce_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_ph.html">stdarch_x86::_mm_mask_reduce_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_ps.html">stdarch_x86::_mm_mask_reduce_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_round_sd.html">stdarch_x86::_mm_mask_reduce_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_round_sh.html">stdarch_x86::_mm_mask_reduce_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_round_ss.html">stdarch_x86::_mm_mask_reduce_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_sd.html">stdarch_x86::_mm_mask_reduce_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_sh.html">stdarch_x86::_mm_mask_reduce_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_reduce_ss.html">stdarch_x86::_mm_mask_reduce_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_rol_epi32.html">stdarch_x86::_mm_mask_rol_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_rol_epi64.html">stdarch_x86::_mm_mask_rol_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_rolv_epi32.html">stdarch_x86::_mm_mask_rolv_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_rolv_epi64.html">stdarch_x86::_mm_mask_rolv_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_ror_epi32.html">stdarch_x86::_mm_mask_ror_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_ror_epi64.html">stdarch_x86::_mm_mask_ror_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_rorv_epi32.html">stdarch_x86::_mm_mask_rorv_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_rorv_epi64.html">stdarch_x86::_mm_mask_rorv_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_roundscale_pd.html">stdarch_x86::_mm_mask_roundscale_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_roundscale_ph.html">stdarch_x86::_mm_mask_roundscale_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_roundscale_ps.html">stdarch_x86::_mm_mask_roundscale_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_roundscale_round_sd.html">stdarch_x86::_mm_mask_roundscale_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_roundscale_round_sh.html">stdarch_x86::_mm_mask_roundscale_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_roundscale_round_ss.html">stdarch_x86::_mm_mask_roundscale_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_roundscale_sd.html">stdarch_x86::_mm_mask_roundscale_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_roundscale_sh.html">stdarch_x86::_mm_mask_roundscale_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_roundscale_ss.html">stdarch_x86::_mm_mask_roundscale_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_rsqrt14_pd.html">stdarch_x86::_mm_mask_rsqrt14_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_rsqrt14_ps.html">stdarch_x86::_mm_mask_rsqrt14_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_rsqrt14_sd.html">stdarch_x86::_mm_mask_rsqrt14_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_rsqrt14_ss.html">stdarch_x86::_mm_mask_rsqrt14_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_rsqrt_ph.html">stdarch_x86::_mm_mask_rsqrt_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_rsqrt_sh.html">stdarch_x86::_mm_mask_rsqrt_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_scalef_pd.html">stdarch_x86::_mm_mask_scalef_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_scalef_ph.html">stdarch_x86::_mm_mask_scalef_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_scalef_ps.html">stdarch_x86::_mm_mask_scalef_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_scalef_round_sd.html">stdarch_x86::_mm_mask_scalef_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_scalef_round_sh.html">stdarch_x86::_mm_mask_scalef_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_scalef_round_ss.html">stdarch_x86::_mm_mask_scalef_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_scalef_sd.html">stdarch_x86::_mm_mask_scalef_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_scalef_sh.html">stdarch_x86::_mm_mask_scalef_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_scalef_ss.html">stdarch_x86::_mm_mask_scalef_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_set1_epi16.html">stdarch_x86::_mm_mask_set1_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_set1_epi32.html">stdarch_x86::_mm_mask_set1_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_set1_epi64.html">stdarch_x86::_mm_mask_set1_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_set1_epi8.html">stdarch_x86::_mm_mask_set1_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_shldi_epi16.html">stdarch_x86::_mm_mask_shldi_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_shldi_epi32.html">stdarch_x86::_mm_mask_shldi_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_shldi_epi64.html">stdarch_x86::_mm_mask_shldi_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_shldv_epi16.html">stdarch_x86::_mm_mask_shldv_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_shldv_epi32.html">stdarch_x86::_mm_mask_shldv_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_shldv_epi64.html">stdarch_x86::_mm_mask_shldv_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_shrdi_epi16.html">stdarch_x86::_mm_mask_shrdi_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_shrdi_epi32.html">stdarch_x86::_mm_mask_shrdi_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_shrdi_epi64.html">stdarch_x86::_mm_mask_shrdi_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_shrdv_epi16.html">stdarch_x86::_mm_mask_shrdv_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_shrdv_epi32.html">stdarch_x86::_mm_mask_shrdv_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_shrdv_epi64.html">stdarch_x86::_mm_mask_shrdv_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_shuffle_epi32.html">stdarch_x86::_mm_mask_shuffle_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_shuffle_epi8.html">stdarch_x86::_mm_mask_shuffle_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_shuffle_pd.html">stdarch_x86::_mm_mask_shuffle_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_shuffle_ps.html">stdarch_x86::_mm_mask_shuffle_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_shufflehi_epi16.html">stdarch_x86::_mm_mask_shufflehi_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_shufflelo_epi16.html">stdarch_x86::_mm_mask_shufflelo_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_sll_epi16.html">stdarch_x86::_mm_mask_sll_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_sll_epi32.html">stdarch_x86::_mm_mask_sll_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_sll_epi64.html">stdarch_x86::_mm_mask_sll_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_slli_epi16.html">stdarch_x86::_mm_mask_slli_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_slli_epi32.html">stdarch_x86::_mm_mask_slli_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_slli_epi64.html">stdarch_x86::_mm_mask_slli_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_sllv_epi16.html">stdarch_x86::_mm_mask_sllv_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_sllv_epi32.html">stdarch_x86::_mm_mask_sllv_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_sllv_epi64.html">stdarch_x86::_mm_mask_sllv_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_sqrt_pd.html">stdarch_x86::_mm_mask_sqrt_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_sqrt_ph.html">stdarch_x86::_mm_mask_sqrt_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_sqrt_ps.html">stdarch_x86::_mm_mask_sqrt_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_sqrt_round_sd.html">stdarch_x86::_mm_mask_sqrt_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_sqrt_round_sh.html">stdarch_x86::_mm_mask_sqrt_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_sqrt_round_ss.html">stdarch_x86::_mm_mask_sqrt_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_sqrt_sd.html">stdarch_x86::_mm_mask_sqrt_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_sqrt_sh.html">stdarch_x86::_mm_mask_sqrt_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_sqrt_ss.html">stdarch_x86::_mm_mask_sqrt_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_sra_epi16.html">stdarch_x86::_mm_mask_sra_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_sra_epi32.html">stdarch_x86::_mm_mask_sra_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_sra_epi64.html">stdarch_x86::_mm_mask_sra_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_srai_epi16.html">stdarch_x86::_mm_mask_srai_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_srai_epi32.html">stdarch_x86::_mm_mask_srai_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_srai_epi64.html">stdarch_x86::_mm_mask_srai_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_srav_epi16.html">stdarch_x86::_mm_mask_srav_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_srav_epi32.html">stdarch_x86::_mm_mask_srav_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_srav_epi64.html">stdarch_x86::_mm_mask_srav_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_srl_epi16.html">stdarch_x86::_mm_mask_srl_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_srl_epi32.html">stdarch_x86::_mm_mask_srl_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_srl_epi64.html">stdarch_x86::_mm_mask_srl_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_srli_epi16.html">stdarch_x86::_mm_mask_srli_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_srli_epi32.html">stdarch_x86::_mm_mask_srli_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_srli_epi64.html">stdarch_x86::_mm_mask_srli_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_srlv_epi16.html">stdarch_x86::_mm_mask_srlv_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_srlv_epi32.html">stdarch_x86::_mm_mask_srlv_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_srlv_epi64.html">stdarch_x86::_mm_mask_srlv_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_store_epi32.html">stdarch_x86::_mm_mask_store_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_store_epi64.html">stdarch_x86::_mm_mask_store_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_store_pd.html">stdarch_x86::_mm_mask_store_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_store_ps.html">stdarch_x86::_mm_mask_store_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_store_sd.html">stdarch_x86::_mm_mask_store_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_store_sh.html">stdarch_x86::_mm_mask_store_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_store_ss.html">stdarch_x86::_mm_mask_store_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_storeu_epi16.html">stdarch_x86::_mm_mask_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_storeu_epi32.html">stdarch_x86::_mm_mask_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_storeu_epi64.html">stdarch_x86::_mm_mask_storeu_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_storeu_epi8.html">stdarch_x86::_mm_mask_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_storeu_pd.html">stdarch_x86::_mm_mask_storeu_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_storeu_ps.html">stdarch_x86::_mm_mask_storeu_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_sub_epi16.html">stdarch_x86::_mm_mask_sub_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_sub_epi32.html">stdarch_x86::_mm_mask_sub_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_sub_epi64.html">stdarch_x86::_mm_mask_sub_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_sub_epi8.html">stdarch_x86::_mm_mask_sub_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_sub_pd.html">stdarch_x86::_mm_mask_sub_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_sub_ph.html">stdarch_x86::_mm_mask_sub_ph</a></li><li><a href="stdarch_x86/fn._mm_mask_sub_ps.html">stdarch_x86::_mm_mask_sub_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_sub_round_sd.html">stdarch_x86::_mm_mask_sub_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_sub_round_sh.html">stdarch_x86::_mm_mask_sub_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_sub_round_ss.html">stdarch_x86::_mm_mask_sub_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_sub_sd.html">stdarch_x86::_mm_mask_sub_sd</a></li><li><a href="stdarch_x86/fn._mm_mask_sub_sh.html">stdarch_x86::_mm_mask_sub_sh</a></li><li><a href="stdarch_x86/fn._mm_mask_sub_ss.html">stdarch_x86::_mm_mask_sub_ss</a></li><li><a href="stdarch_x86/fn._mm_mask_subs_epi16.html">stdarch_x86::_mm_mask_subs_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_subs_epi8.html">stdarch_x86::_mm_mask_subs_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_subs_epu16.html">stdarch_x86::_mm_mask_subs_epu16</a></li><li><a href="stdarch_x86/fn._mm_mask_subs_epu8.html">stdarch_x86::_mm_mask_subs_epu8</a></li><li><a href="stdarch_x86/fn._mm_mask_ternarylogic_epi32.html">stdarch_x86::_mm_mask_ternarylogic_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_ternarylogic_epi64.html">stdarch_x86::_mm_mask_ternarylogic_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_test_epi16_mask.html">stdarch_x86::_mm_mask_test_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_test_epi32_mask.html">stdarch_x86::_mm_mask_test_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_test_epi64_mask.html">stdarch_x86::_mm_mask_test_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_test_epi8_mask.html">stdarch_x86::_mm_mask_test_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_testn_epi16_mask.html">stdarch_x86::_mm_mask_testn_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_testn_epi32_mask.html">stdarch_x86::_mm_mask_testn_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_testn_epi64_mask.html">stdarch_x86::_mm_mask_testn_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_testn_epi8_mask.html">stdarch_x86::_mm_mask_testn_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_mask_unpackhi_epi16.html">stdarch_x86::_mm_mask_unpackhi_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_unpackhi_epi32.html">stdarch_x86::_mm_mask_unpackhi_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_unpackhi_epi64.html">stdarch_x86::_mm_mask_unpackhi_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_unpackhi_epi8.html">stdarch_x86::_mm_mask_unpackhi_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_unpackhi_pd.html">stdarch_x86::_mm_mask_unpackhi_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_unpackhi_ps.html">stdarch_x86::_mm_mask_unpackhi_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_unpacklo_epi16.html">stdarch_x86::_mm_mask_unpacklo_epi16</a></li><li><a href="stdarch_x86/fn._mm_mask_unpacklo_epi32.html">stdarch_x86::_mm_mask_unpacklo_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_unpacklo_epi64.html">stdarch_x86::_mm_mask_unpacklo_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_unpacklo_epi8.html">stdarch_x86::_mm_mask_unpacklo_epi8</a></li><li><a href="stdarch_x86/fn._mm_mask_unpacklo_pd.html">stdarch_x86::_mm_mask_unpacklo_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_unpacklo_ps.html">stdarch_x86::_mm_mask_unpacklo_ps</a></li><li><a href="stdarch_x86/fn._mm_mask_xor_epi32.html">stdarch_x86::_mm_mask_xor_epi32</a></li><li><a href="stdarch_x86/fn._mm_mask_xor_epi64.html">stdarch_x86::_mm_mask_xor_epi64</a></li><li><a href="stdarch_x86/fn._mm_mask_xor_pd.html">stdarch_x86::_mm_mask_xor_pd</a></li><li><a href="stdarch_x86/fn._mm_mask_xor_ps.html">stdarch_x86::_mm_mask_xor_ps</a></li><li><a href="stdarch_x86/fn._mm_maskload_epi32.html">stdarch_x86::_mm_maskload_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskload_epi64.html">stdarch_x86::_mm_maskload_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskload_pd.html">stdarch_x86::_mm_maskload_pd</a></li><li><a href="stdarch_x86/fn._mm_maskload_ps.html">stdarch_x86::_mm_maskload_ps</a></li><li><a href="stdarch_x86/fn._mm_maskmoveu_si128.html">stdarch_x86::_mm_maskmoveu_si128</a></li><li><a href="stdarch_x86/fn._mm_maskstore_epi32.html">stdarch_x86::_mm_maskstore_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskstore_epi64.html">stdarch_x86::_mm_maskstore_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskstore_pd.html">stdarch_x86::_mm_maskstore_pd</a></li><li><a href="stdarch_x86/fn._mm_maskstore_ps.html">stdarch_x86::_mm_maskstore_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_abs_epi16.html">stdarch_x86::_mm_maskz_abs_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_abs_epi32.html">stdarch_x86::_mm_maskz_abs_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_abs_epi64.html">stdarch_x86::_mm_maskz_abs_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_abs_epi8.html">stdarch_x86::_mm_maskz_abs_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_add_epi16.html">stdarch_x86::_mm_maskz_add_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_add_epi32.html">stdarch_x86::_mm_maskz_add_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_add_epi64.html">stdarch_x86::_mm_maskz_add_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_add_epi8.html">stdarch_x86::_mm_maskz_add_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_add_pd.html">stdarch_x86::_mm_maskz_add_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_add_ph.html">stdarch_x86::_mm_maskz_add_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_add_ps.html">stdarch_x86::_mm_maskz_add_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_add_round_sd.html">stdarch_x86::_mm_maskz_add_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_add_round_sh.html">stdarch_x86::_mm_maskz_add_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_add_round_ss.html">stdarch_x86::_mm_maskz_add_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_add_sd.html">stdarch_x86::_mm_maskz_add_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_add_sh.html">stdarch_x86::_mm_maskz_add_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_add_ss.html">stdarch_x86::_mm_maskz_add_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_adds_epi16.html">stdarch_x86::_mm_maskz_adds_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_adds_epi8.html">stdarch_x86::_mm_maskz_adds_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_adds_epu16.html">stdarch_x86::_mm_maskz_adds_epu16</a></li><li><a href="stdarch_x86/fn._mm_maskz_adds_epu8.html">stdarch_x86::_mm_maskz_adds_epu8</a></li><li><a href="stdarch_x86/fn._mm_maskz_alignr_epi32.html">stdarch_x86::_mm_maskz_alignr_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_alignr_epi64.html">stdarch_x86::_mm_maskz_alignr_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_alignr_epi8.html">stdarch_x86::_mm_maskz_alignr_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_and_epi32.html">stdarch_x86::_mm_maskz_and_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_and_epi64.html">stdarch_x86::_mm_maskz_and_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_and_pd.html">stdarch_x86::_mm_maskz_and_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_and_ps.html">stdarch_x86::_mm_maskz_and_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_andnot_epi32.html">stdarch_x86::_mm_maskz_andnot_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_andnot_epi64.html">stdarch_x86::_mm_maskz_andnot_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_andnot_pd.html">stdarch_x86::_mm_maskz_andnot_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_andnot_ps.html">stdarch_x86::_mm_maskz_andnot_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_avg_epu16.html">stdarch_x86::_mm_maskz_avg_epu16</a></li><li><a href="stdarch_x86/fn._mm_maskz_avg_epu8.html">stdarch_x86::_mm_maskz_avg_epu8</a></li><li><a href="stdarch_x86/fn._mm_maskz_broadcast_i32x2.html">stdarch_x86::_mm_maskz_broadcast_i32x2</a></li><li><a href="stdarch_x86/fn._mm_maskz_broadcastb_epi8.html">stdarch_x86::_mm_maskz_broadcastb_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_broadcastd_epi32.html">stdarch_x86::_mm_maskz_broadcastd_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_broadcastq_epi64.html">stdarch_x86::_mm_maskz_broadcastq_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_broadcastss_ps.html">stdarch_x86::_mm_maskz_broadcastss_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_broadcastw_epi16.html">stdarch_x86::_mm_maskz_broadcastw_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_cmul_pch.html">stdarch_x86::_mm_maskz_cmul_pch</a></li><li><a href="stdarch_x86/fn._mm_maskz_cmul_round_sch.html">stdarch_x86::_mm_maskz_cmul_round_sch</a></li><li><a href="stdarch_x86/fn._mm_maskz_cmul_sch.html">stdarch_x86::_mm_maskz_cmul_sch</a></li><li><a href="stdarch_x86/fn._mm_maskz_compress_epi16.html">stdarch_x86::_mm_maskz_compress_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_compress_epi32.html">stdarch_x86::_mm_maskz_compress_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_compress_epi64.html">stdarch_x86::_mm_maskz_compress_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_compress_epi8.html">stdarch_x86::_mm_maskz_compress_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_compress_pd.html">stdarch_x86::_mm_maskz_compress_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_compress_ps.html">stdarch_x86::_mm_maskz_compress_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_conflict_epi32.html">stdarch_x86::_mm_maskz_conflict_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_conflict_epi64.html">stdarch_x86::_mm_maskz_conflict_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_conj_pch.html">stdarch_x86::_mm_maskz_conj_pch</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvt_roundps_ph.html">stdarch_x86::_mm_maskz_cvt_roundps_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvt_roundsd_sh.html">stdarch_x86::_mm_maskz_cvt_roundsd_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvt_roundsd_ss.html">stdarch_x86::_mm_maskz_cvt_roundsd_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvt_roundsh_sd.html">stdarch_x86::_mm_maskz_cvt_roundsh_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvt_roundsh_ss.html">stdarch_x86::_mm_maskz_cvt_roundsh_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvt_roundss_sd.html">stdarch_x86::_mm_maskz_cvt_roundss_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvt_roundss_sh.html">stdarch_x86::_mm_maskz_cvt_roundss_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi16_epi32.html">stdarch_x86::_mm_maskz_cvtepi16_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi16_epi64.html">stdarch_x86::_mm_maskz_cvtepi16_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi16_epi8.html">stdarch_x86::_mm_maskz_cvtepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi16_ph.html">stdarch_x86::_mm_maskz_cvtepi16_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi32_epi16.html">stdarch_x86::_mm_maskz_cvtepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi32_epi64.html">stdarch_x86::_mm_maskz_cvtepi32_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi32_epi8.html">stdarch_x86::_mm_maskz_cvtepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi32_pd.html">stdarch_x86::_mm_maskz_cvtepi32_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi32_ph.html">stdarch_x86::_mm_maskz_cvtepi32_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi32_ps.html">stdarch_x86::_mm_maskz_cvtepi32_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi64_epi16.html">stdarch_x86::_mm_maskz_cvtepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi64_epi32.html">stdarch_x86::_mm_maskz_cvtepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi64_epi8.html">stdarch_x86::_mm_maskz_cvtepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi64_pd.html">stdarch_x86::_mm_maskz_cvtepi64_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi64_ph.html">stdarch_x86::_mm_maskz_cvtepi64_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi64_ps.html">stdarch_x86::_mm_maskz_cvtepi64_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi8_epi16.html">stdarch_x86::_mm_maskz_cvtepi8_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi8_epi32.html">stdarch_x86::_mm_maskz_cvtepi8_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepi8_epi64.html">stdarch_x86::_mm_maskz_cvtepi8_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepu16_epi32.html">stdarch_x86::_mm_maskz_cvtepu16_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepu16_epi64.html">stdarch_x86::_mm_maskz_cvtepu16_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepu16_ph.html">stdarch_x86::_mm_maskz_cvtepu16_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepu32_epi64.html">stdarch_x86::_mm_maskz_cvtepu32_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepu32_pd.html">stdarch_x86::_mm_maskz_cvtepu32_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepu32_ph.html">stdarch_x86::_mm_maskz_cvtepu32_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepu64_pd.html">stdarch_x86::_mm_maskz_cvtepu64_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepu64_ph.html">stdarch_x86::_mm_maskz_cvtepu64_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepu64_ps.html">stdarch_x86::_mm_maskz_cvtepu64_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepu8_epi16.html">stdarch_x86::_mm_maskz_cvtepu8_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepu8_epi32.html">stdarch_x86::_mm_maskz_cvtepu8_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtepu8_epi64.html">stdarch_x86::_mm_maskz_cvtepu8_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtne2ps_pbh.html">stdarch_x86::_mm_maskz_cvtne2ps_pbh</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtneps_pbh.html">stdarch_x86::_mm_maskz_cvtneps_pbh</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtpbh_ps.html">stdarch_x86::_mm_maskz_cvtpbh_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtpd_epi32.html">stdarch_x86::_mm_maskz_cvtpd_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtpd_epi64.html">stdarch_x86::_mm_maskz_cvtpd_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtpd_epu32.html">stdarch_x86::_mm_maskz_cvtpd_epu32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtpd_epu64.html">stdarch_x86::_mm_maskz_cvtpd_epu64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtpd_ph.html">stdarch_x86::_mm_maskz_cvtpd_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtpd_ps.html">stdarch_x86::_mm_maskz_cvtpd_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtph_epi16.html">stdarch_x86::_mm_maskz_cvtph_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtph_epi32.html">stdarch_x86::_mm_maskz_cvtph_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtph_epi64.html">stdarch_x86::_mm_maskz_cvtph_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtph_epu16.html">stdarch_x86::_mm_maskz_cvtph_epu16</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtph_epu32.html">stdarch_x86::_mm_maskz_cvtph_epu32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtph_epu64.html">stdarch_x86::_mm_maskz_cvtph_epu64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtph_pd.html">stdarch_x86::_mm_maskz_cvtph_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtph_ps.html">stdarch_x86::_mm_maskz_cvtph_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtps_epi32.html">stdarch_x86::_mm_maskz_cvtps_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtps_epi64.html">stdarch_x86::_mm_maskz_cvtps_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtps_epu32.html">stdarch_x86::_mm_maskz_cvtps_epu32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtps_epu64.html">stdarch_x86::_mm_maskz_cvtps_epu64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtps_ph.html">stdarch_x86::_mm_maskz_cvtps_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtsd_sh.html">stdarch_x86::_mm_maskz_cvtsd_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtsd_ss.html">stdarch_x86::_mm_maskz_cvtsd_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtsepi16_epi8.html">stdarch_x86::_mm_maskz_cvtsepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtsepi32_epi16.html">stdarch_x86::_mm_maskz_cvtsepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtsepi32_epi8.html">stdarch_x86::_mm_maskz_cvtsepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtsepi64_epi16.html">stdarch_x86::_mm_maskz_cvtsepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtsepi64_epi32.html">stdarch_x86::_mm_maskz_cvtsepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtsepi64_epi8.html">stdarch_x86::_mm_maskz_cvtsepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtsh_sd.html">stdarch_x86::_mm_maskz_cvtsh_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtsh_ss.html">stdarch_x86::_mm_maskz_cvtsh_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtss_sd.html">stdarch_x86::_mm_maskz_cvtss_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtss_sh.html">stdarch_x86::_mm_maskz_cvtss_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttpd_epi32.html">stdarch_x86::_mm_maskz_cvttpd_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttpd_epi64.html">stdarch_x86::_mm_maskz_cvttpd_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttpd_epu32.html">stdarch_x86::_mm_maskz_cvttpd_epu32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttpd_epu64.html">stdarch_x86::_mm_maskz_cvttpd_epu64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttph_epi16.html">stdarch_x86::_mm_maskz_cvttph_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttph_epi32.html">stdarch_x86::_mm_maskz_cvttph_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttph_epi64.html">stdarch_x86::_mm_maskz_cvttph_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttph_epu16.html">stdarch_x86::_mm_maskz_cvttph_epu16</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttph_epu32.html">stdarch_x86::_mm_maskz_cvttph_epu32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttph_epu64.html">stdarch_x86::_mm_maskz_cvttph_epu64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttps_epi32.html">stdarch_x86::_mm_maskz_cvttps_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttps_epi64.html">stdarch_x86::_mm_maskz_cvttps_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttps_epu32.html">stdarch_x86::_mm_maskz_cvttps_epu32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvttps_epu64.html">stdarch_x86::_mm_maskz_cvttps_epu64</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtusepi16_epi8.html">stdarch_x86::_mm_maskz_cvtusepi16_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtusepi32_epi16.html">stdarch_x86::_mm_maskz_cvtusepi32_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtusepi32_epi8.html">stdarch_x86::_mm_maskz_cvtusepi32_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtusepi64_epi16.html">stdarch_x86::_mm_maskz_cvtusepi64_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtusepi64_epi32.html">stdarch_x86::_mm_maskz_cvtusepi64_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtusepi64_epi8.html">stdarch_x86::_mm_maskz_cvtusepi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtxph_ps.html">stdarch_x86::_mm_maskz_cvtxph_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_cvtxps_ph.html">stdarch_x86::_mm_maskz_cvtxps_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_dbsad_epu8.html">stdarch_x86::_mm_maskz_dbsad_epu8</a></li><li><a href="stdarch_x86/fn._mm_maskz_div_pd.html">stdarch_x86::_mm_maskz_div_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_div_ph.html">stdarch_x86::_mm_maskz_div_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_div_ps.html">stdarch_x86::_mm_maskz_div_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_div_round_sd.html">stdarch_x86::_mm_maskz_div_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_div_round_sh.html">stdarch_x86::_mm_maskz_div_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_div_round_ss.html">stdarch_x86::_mm_maskz_div_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_div_sd.html">stdarch_x86::_mm_maskz_div_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_div_sh.html">stdarch_x86::_mm_maskz_div_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_div_ss.html">stdarch_x86::_mm_maskz_div_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_dpbf16_ps.html">stdarch_x86::_mm_maskz_dpbf16_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_dpbusd_epi32.html">stdarch_x86::_mm_maskz_dpbusd_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_dpbusds_epi32.html">stdarch_x86::_mm_maskz_dpbusds_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_dpwssd_epi32.html">stdarch_x86::_mm_maskz_dpwssd_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_dpwssds_epi32.html">stdarch_x86::_mm_maskz_dpwssds_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_expand_epi16.html">stdarch_x86::_mm_maskz_expand_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_expand_epi32.html">stdarch_x86::_mm_maskz_expand_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_expand_epi64.html">stdarch_x86::_mm_maskz_expand_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_expand_epi8.html">stdarch_x86::_mm_maskz_expand_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_expand_pd.html">stdarch_x86::_mm_maskz_expand_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_expand_ps.html">stdarch_x86::_mm_maskz_expand_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_expandloadu_epi16.html">stdarch_x86::_mm_maskz_expandloadu_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_expandloadu_epi32.html">stdarch_x86::_mm_maskz_expandloadu_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_expandloadu_epi64.html">stdarch_x86::_mm_maskz_expandloadu_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_expandloadu_epi8.html">stdarch_x86::_mm_maskz_expandloadu_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_expandloadu_pd.html">stdarch_x86::_mm_maskz_expandloadu_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_expandloadu_ps.html">stdarch_x86::_mm_maskz_expandloadu_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_fcmadd_pch.html">stdarch_x86::_mm_maskz_fcmadd_pch</a></li><li><a href="stdarch_x86/fn._mm_maskz_fcmadd_round_sch.html">stdarch_x86::_mm_maskz_fcmadd_round_sch</a></li><li><a href="stdarch_x86/fn._mm_maskz_fcmadd_sch.html">stdarch_x86::_mm_maskz_fcmadd_sch</a></li><li><a href="stdarch_x86/fn._mm_maskz_fcmul_pch.html">stdarch_x86::_mm_maskz_fcmul_pch</a></li><li><a href="stdarch_x86/fn._mm_maskz_fcmul_round_sch.html">stdarch_x86::_mm_maskz_fcmul_round_sch</a></li><li><a href="stdarch_x86/fn._mm_maskz_fcmul_sch.html">stdarch_x86::_mm_maskz_fcmul_sch</a></li><li><a href="stdarch_x86/fn._mm_maskz_fixupimm_pd.html">stdarch_x86::_mm_maskz_fixupimm_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fixupimm_ps.html">stdarch_x86::_mm_maskz_fixupimm_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_fixupimm_round_sd.html">stdarch_x86::_mm_maskz_fixupimm_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fixupimm_round_ss.html">stdarch_x86::_mm_maskz_fixupimm_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_fixupimm_sd.html">stdarch_x86::_mm_maskz_fixupimm_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fixupimm_ss.html">stdarch_x86::_mm_maskz_fixupimm_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmadd_pch.html">stdarch_x86::_mm_maskz_fmadd_pch</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmadd_pd.html">stdarch_x86::_mm_maskz_fmadd_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmadd_ph.html">stdarch_x86::_mm_maskz_fmadd_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmadd_ps.html">stdarch_x86::_mm_maskz_fmadd_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmadd_round_sch.html">stdarch_x86::_mm_maskz_fmadd_round_sch</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmadd_round_sd.html">stdarch_x86::_mm_maskz_fmadd_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmadd_round_sh.html">stdarch_x86::_mm_maskz_fmadd_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmadd_round_ss.html">stdarch_x86::_mm_maskz_fmadd_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmadd_sch.html">stdarch_x86::_mm_maskz_fmadd_sch</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmadd_sd.html">stdarch_x86::_mm_maskz_fmadd_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmadd_sh.html">stdarch_x86::_mm_maskz_fmadd_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmadd_ss.html">stdarch_x86::_mm_maskz_fmadd_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmaddsub_pd.html">stdarch_x86::_mm_maskz_fmaddsub_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmaddsub_ph.html">stdarch_x86::_mm_maskz_fmaddsub_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmaddsub_ps.html">stdarch_x86::_mm_maskz_fmaddsub_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmsub_pd.html">stdarch_x86::_mm_maskz_fmsub_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmsub_ph.html">stdarch_x86::_mm_maskz_fmsub_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmsub_ps.html">stdarch_x86::_mm_maskz_fmsub_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmsub_round_sd.html">stdarch_x86::_mm_maskz_fmsub_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmsub_round_sh.html">stdarch_x86::_mm_maskz_fmsub_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmsub_round_ss.html">stdarch_x86::_mm_maskz_fmsub_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmsub_sd.html">stdarch_x86::_mm_maskz_fmsub_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmsub_sh.html">stdarch_x86::_mm_maskz_fmsub_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmsub_ss.html">stdarch_x86::_mm_maskz_fmsub_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmsubadd_pd.html">stdarch_x86::_mm_maskz_fmsubadd_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmsubadd_ph.html">stdarch_x86::_mm_maskz_fmsubadd_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmsubadd_ps.html">stdarch_x86::_mm_maskz_fmsubadd_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmul_pch.html">stdarch_x86::_mm_maskz_fmul_pch</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmul_round_sch.html">stdarch_x86::_mm_maskz_fmul_round_sch</a></li><li><a href="stdarch_x86/fn._mm_maskz_fmul_sch.html">stdarch_x86::_mm_maskz_fmul_sch</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmadd_pd.html">stdarch_x86::_mm_maskz_fnmadd_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmadd_ph.html">stdarch_x86::_mm_maskz_fnmadd_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmadd_ps.html">stdarch_x86::_mm_maskz_fnmadd_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmadd_round_sd.html">stdarch_x86::_mm_maskz_fnmadd_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmadd_round_sh.html">stdarch_x86::_mm_maskz_fnmadd_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmadd_round_ss.html">stdarch_x86::_mm_maskz_fnmadd_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmadd_sd.html">stdarch_x86::_mm_maskz_fnmadd_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmadd_sh.html">stdarch_x86::_mm_maskz_fnmadd_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmadd_ss.html">stdarch_x86::_mm_maskz_fnmadd_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmsub_pd.html">stdarch_x86::_mm_maskz_fnmsub_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmsub_ph.html">stdarch_x86::_mm_maskz_fnmsub_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmsub_ps.html">stdarch_x86::_mm_maskz_fnmsub_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmsub_round_sd.html">stdarch_x86::_mm_maskz_fnmsub_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmsub_round_sh.html">stdarch_x86::_mm_maskz_fnmsub_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmsub_round_ss.html">stdarch_x86::_mm_maskz_fnmsub_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmsub_sd.html">stdarch_x86::_mm_maskz_fnmsub_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmsub_sh.html">stdarch_x86::_mm_maskz_fnmsub_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_fnmsub_ss.html">stdarch_x86::_mm_maskz_fnmsub_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_getexp_pd.html">stdarch_x86::_mm_maskz_getexp_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_getexp_ph.html">stdarch_x86::_mm_maskz_getexp_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_getexp_ps.html">stdarch_x86::_mm_maskz_getexp_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_getexp_round_sd.html">stdarch_x86::_mm_maskz_getexp_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_getexp_round_sh.html">stdarch_x86::_mm_maskz_getexp_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_getexp_round_ss.html">stdarch_x86::_mm_maskz_getexp_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_getexp_sd.html">stdarch_x86::_mm_maskz_getexp_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_getexp_sh.html">stdarch_x86::_mm_maskz_getexp_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_getexp_ss.html">stdarch_x86::_mm_maskz_getexp_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_getmant_pd.html">stdarch_x86::_mm_maskz_getmant_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_getmant_ph.html">stdarch_x86::_mm_maskz_getmant_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_getmant_ps.html">stdarch_x86::_mm_maskz_getmant_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_getmant_round_sd.html">stdarch_x86::_mm_maskz_getmant_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_getmant_round_sh.html">stdarch_x86::_mm_maskz_getmant_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_getmant_round_ss.html">stdarch_x86::_mm_maskz_getmant_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_getmant_sd.html">stdarch_x86::_mm_maskz_getmant_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_getmant_sh.html">stdarch_x86::_mm_maskz_getmant_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_getmant_ss.html">stdarch_x86::_mm_maskz_getmant_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_gf2p8affine_epi64_epi8.html">stdarch_x86::_mm_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_gf2p8affineinv_epi64_epi8.html">stdarch_x86::_mm_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_gf2p8mul_epi8.html">stdarch_x86::_mm_maskz_gf2p8mul_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_load_epi32.html">stdarch_x86::_mm_maskz_load_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_load_epi64.html">stdarch_x86::_mm_maskz_load_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_load_pd.html">stdarch_x86::_mm_maskz_load_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_load_ps.html">stdarch_x86::_mm_maskz_load_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_load_sd.html">stdarch_x86::_mm_maskz_load_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_load_sh.html">stdarch_x86::_mm_maskz_load_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_load_ss.html">stdarch_x86::_mm_maskz_load_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_loadu_epi16.html">stdarch_x86::_mm_maskz_loadu_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_loadu_epi32.html">stdarch_x86::_mm_maskz_loadu_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_loadu_epi64.html">stdarch_x86::_mm_maskz_loadu_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_loadu_epi8.html">stdarch_x86::_mm_maskz_loadu_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_loadu_pd.html">stdarch_x86::_mm_maskz_loadu_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_loadu_ps.html">stdarch_x86::_mm_maskz_loadu_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_lzcnt_epi32.html">stdarch_x86::_mm_maskz_lzcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_lzcnt_epi64.html">stdarch_x86::_mm_maskz_lzcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_madd52hi_epu64.html">stdarch_x86::_mm_maskz_madd52hi_epu64</a></li><li><a href="stdarch_x86/fn._mm_maskz_madd52lo_epu64.html">stdarch_x86::_mm_maskz_madd52lo_epu64</a></li><li><a href="stdarch_x86/fn._mm_maskz_madd_epi16.html">stdarch_x86::_mm_maskz_madd_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_maddubs_epi16.html">stdarch_x86::_mm_maskz_maddubs_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_epi16.html">stdarch_x86::_mm_maskz_max_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_epi32.html">stdarch_x86::_mm_maskz_max_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_epi64.html">stdarch_x86::_mm_maskz_max_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_epi8.html">stdarch_x86::_mm_maskz_max_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_epu16.html">stdarch_x86::_mm_maskz_max_epu16</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_epu32.html">stdarch_x86::_mm_maskz_max_epu32</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_epu64.html">stdarch_x86::_mm_maskz_max_epu64</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_epu8.html">stdarch_x86::_mm_maskz_max_epu8</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_pd.html">stdarch_x86::_mm_maskz_max_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_ph.html">stdarch_x86::_mm_maskz_max_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_ps.html">stdarch_x86::_mm_maskz_max_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_round_sd.html">stdarch_x86::_mm_maskz_max_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_round_sh.html">stdarch_x86::_mm_maskz_max_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_round_ss.html">stdarch_x86::_mm_maskz_max_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_sd.html">stdarch_x86::_mm_maskz_max_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_sh.html">stdarch_x86::_mm_maskz_max_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_max_ss.html">stdarch_x86::_mm_maskz_max_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_epi16.html">stdarch_x86::_mm_maskz_min_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_epi32.html">stdarch_x86::_mm_maskz_min_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_epi64.html">stdarch_x86::_mm_maskz_min_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_epi8.html">stdarch_x86::_mm_maskz_min_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_epu16.html">stdarch_x86::_mm_maskz_min_epu16</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_epu32.html">stdarch_x86::_mm_maskz_min_epu32</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_epu64.html">stdarch_x86::_mm_maskz_min_epu64</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_epu8.html">stdarch_x86::_mm_maskz_min_epu8</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_pd.html">stdarch_x86::_mm_maskz_min_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_ph.html">stdarch_x86::_mm_maskz_min_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_ps.html">stdarch_x86::_mm_maskz_min_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_round_sd.html">stdarch_x86::_mm_maskz_min_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_round_sh.html">stdarch_x86::_mm_maskz_min_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_round_ss.html">stdarch_x86::_mm_maskz_min_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_sd.html">stdarch_x86::_mm_maskz_min_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_sh.html">stdarch_x86::_mm_maskz_min_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_min_ss.html">stdarch_x86::_mm_maskz_min_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_mov_epi16.html">stdarch_x86::_mm_maskz_mov_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_mov_epi32.html">stdarch_x86::_mm_maskz_mov_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_mov_epi64.html">stdarch_x86::_mm_maskz_mov_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_mov_epi8.html">stdarch_x86::_mm_maskz_mov_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_mov_pd.html">stdarch_x86::_mm_maskz_mov_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_mov_ps.html">stdarch_x86::_mm_maskz_mov_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_move_sd.html">stdarch_x86::_mm_maskz_move_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_move_sh.html">stdarch_x86::_mm_maskz_move_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_move_ss.html">stdarch_x86::_mm_maskz_move_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_movedup_pd.html">stdarch_x86::_mm_maskz_movedup_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_movehdup_ps.html">stdarch_x86::_mm_maskz_movehdup_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_moveldup_ps.html">stdarch_x86::_mm_maskz_moveldup_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_epi32.html">stdarch_x86::_mm_maskz_mul_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_epu32.html">stdarch_x86::_mm_maskz_mul_epu32</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_pch.html">stdarch_x86::_mm_maskz_mul_pch</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_pd.html">stdarch_x86::_mm_maskz_mul_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_ph.html">stdarch_x86::_mm_maskz_mul_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_ps.html">stdarch_x86::_mm_maskz_mul_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_round_sch.html">stdarch_x86::_mm_maskz_mul_round_sch</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_round_sd.html">stdarch_x86::_mm_maskz_mul_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_round_sh.html">stdarch_x86::_mm_maskz_mul_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_round_ss.html">stdarch_x86::_mm_maskz_mul_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_sch.html">stdarch_x86::_mm_maskz_mul_sch</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_sd.html">stdarch_x86::_mm_maskz_mul_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_sh.html">stdarch_x86::_mm_maskz_mul_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_mul_ss.html">stdarch_x86::_mm_maskz_mul_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_mulhi_epi16.html">stdarch_x86::_mm_maskz_mulhi_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_mulhi_epu16.html">stdarch_x86::_mm_maskz_mulhi_epu16</a></li><li><a href="stdarch_x86/fn._mm_maskz_mulhrs_epi16.html">stdarch_x86::_mm_maskz_mulhrs_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_mullo_epi16.html">stdarch_x86::_mm_maskz_mullo_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_mullo_epi32.html">stdarch_x86::_mm_maskz_mullo_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_mullo_epi64.html">stdarch_x86::_mm_maskz_mullo_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_multishift_epi64_epi8.html">stdarch_x86::_mm_maskz_multishift_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_or_epi32.html">stdarch_x86::_mm_maskz_or_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_or_epi64.html">stdarch_x86::_mm_maskz_or_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_or_pd.html">stdarch_x86::_mm_maskz_or_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_or_ps.html">stdarch_x86::_mm_maskz_or_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_packs_epi16.html">stdarch_x86::_mm_maskz_packs_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_packs_epi32.html">stdarch_x86::_mm_maskz_packs_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_packus_epi16.html">stdarch_x86::_mm_maskz_packus_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_packus_epi32.html">stdarch_x86::_mm_maskz_packus_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_permute_pd.html">stdarch_x86::_mm_maskz_permute_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_permute_ps.html">stdarch_x86::_mm_maskz_permute_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_permutevar_pd.html">stdarch_x86::_mm_maskz_permutevar_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_permutevar_ps.html">stdarch_x86::_mm_maskz_permutevar_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_permutex2var_epi16.html">stdarch_x86::_mm_maskz_permutex2var_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_permutex2var_epi32.html">stdarch_x86::_mm_maskz_permutex2var_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_permutex2var_epi64.html">stdarch_x86::_mm_maskz_permutex2var_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_permutex2var_epi8.html">stdarch_x86::_mm_maskz_permutex2var_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_permutex2var_pd.html">stdarch_x86::_mm_maskz_permutex2var_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_permutex2var_ps.html">stdarch_x86::_mm_maskz_permutex2var_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_permutexvar_epi16.html">stdarch_x86::_mm_maskz_permutexvar_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_permutexvar_epi8.html">stdarch_x86::_mm_maskz_permutexvar_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_popcnt_epi16.html">stdarch_x86::_mm_maskz_popcnt_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_popcnt_epi32.html">stdarch_x86::_mm_maskz_popcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_popcnt_epi64.html">stdarch_x86::_mm_maskz_popcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_popcnt_epi8.html">stdarch_x86::_mm_maskz_popcnt_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_range_pd.html">stdarch_x86::_mm_maskz_range_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_range_ps.html">stdarch_x86::_mm_maskz_range_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_range_round_sd.html">stdarch_x86::_mm_maskz_range_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_range_round_ss.html">stdarch_x86::_mm_maskz_range_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_range_sd.html">stdarch_x86::_mm_maskz_range_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_range_ss.html">stdarch_x86::_mm_maskz_range_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_rcp14_pd.html">stdarch_x86::_mm_maskz_rcp14_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_rcp14_ps.html">stdarch_x86::_mm_maskz_rcp14_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_rcp14_sd.html">stdarch_x86::_mm_maskz_rcp14_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_rcp14_ss.html">stdarch_x86::_mm_maskz_rcp14_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_rcp_ph.html">stdarch_x86::_mm_maskz_rcp_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_rcp_sh.html">stdarch_x86::_mm_maskz_rcp_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_reduce_pd.html">stdarch_x86::_mm_maskz_reduce_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_reduce_ph.html">stdarch_x86::_mm_maskz_reduce_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_reduce_ps.html">stdarch_x86::_mm_maskz_reduce_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_reduce_round_sd.html">stdarch_x86::_mm_maskz_reduce_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_reduce_round_sh.html">stdarch_x86::_mm_maskz_reduce_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_reduce_round_ss.html">stdarch_x86::_mm_maskz_reduce_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_reduce_sd.html">stdarch_x86::_mm_maskz_reduce_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_reduce_sh.html">stdarch_x86::_mm_maskz_reduce_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_reduce_ss.html">stdarch_x86::_mm_maskz_reduce_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_rol_epi32.html">stdarch_x86::_mm_maskz_rol_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_rol_epi64.html">stdarch_x86::_mm_maskz_rol_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_rolv_epi32.html">stdarch_x86::_mm_maskz_rolv_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_rolv_epi64.html">stdarch_x86::_mm_maskz_rolv_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_ror_epi32.html">stdarch_x86::_mm_maskz_ror_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_ror_epi64.html">stdarch_x86::_mm_maskz_ror_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_rorv_epi32.html">stdarch_x86::_mm_maskz_rorv_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_rorv_epi64.html">stdarch_x86::_mm_maskz_rorv_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_roundscale_pd.html">stdarch_x86::_mm_maskz_roundscale_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_roundscale_ph.html">stdarch_x86::_mm_maskz_roundscale_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_roundscale_ps.html">stdarch_x86::_mm_maskz_roundscale_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_roundscale_round_sd.html">stdarch_x86::_mm_maskz_roundscale_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_roundscale_round_sh.html">stdarch_x86::_mm_maskz_roundscale_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_roundscale_round_ss.html">stdarch_x86::_mm_maskz_roundscale_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_roundscale_sd.html">stdarch_x86::_mm_maskz_roundscale_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_roundscale_sh.html">stdarch_x86::_mm_maskz_roundscale_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_roundscale_ss.html">stdarch_x86::_mm_maskz_roundscale_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_rsqrt14_pd.html">stdarch_x86::_mm_maskz_rsqrt14_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_rsqrt14_ps.html">stdarch_x86::_mm_maskz_rsqrt14_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_rsqrt14_sd.html">stdarch_x86::_mm_maskz_rsqrt14_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_rsqrt14_ss.html">stdarch_x86::_mm_maskz_rsqrt14_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_rsqrt_ph.html">stdarch_x86::_mm_maskz_rsqrt_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_rsqrt_sh.html">stdarch_x86::_mm_maskz_rsqrt_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_scalef_pd.html">stdarch_x86::_mm_maskz_scalef_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_scalef_ph.html">stdarch_x86::_mm_maskz_scalef_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_scalef_ps.html">stdarch_x86::_mm_maskz_scalef_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_scalef_round_sd.html">stdarch_x86::_mm_maskz_scalef_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_scalef_round_sh.html">stdarch_x86::_mm_maskz_scalef_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_scalef_round_ss.html">stdarch_x86::_mm_maskz_scalef_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_scalef_sd.html">stdarch_x86::_mm_maskz_scalef_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_scalef_sh.html">stdarch_x86::_mm_maskz_scalef_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_scalef_ss.html">stdarch_x86::_mm_maskz_scalef_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_set1_epi16.html">stdarch_x86::_mm_maskz_set1_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_set1_epi32.html">stdarch_x86::_mm_maskz_set1_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_set1_epi64.html">stdarch_x86::_mm_maskz_set1_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_set1_epi8.html">stdarch_x86::_mm_maskz_set1_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_shldi_epi16.html">stdarch_x86::_mm_maskz_shldi_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_shldi_epi32.html">stdarch_x86::_mm_maskz_shldi_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_shldi_epi64.html">stdarch_x86::_mm_maskz_shldi_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_shldv_epi16.html">stdarch_x86::_mm_maskz_shldv_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_shldv_epi32.html">stdarch_x86::_mm_maskz_shldv_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_shldv_epi64.html">stdarch_x86::_mm_maskz_shldv_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_shrdi_epi16.html">stdarch_x86::_mm_maskz_shrdi_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_shrdi_epi32.html">stdarch_x86::_mm_maskz_shrdi_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_shrdi_epi64.html">stdarch_x86::_mm_maskz_shrdi_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_shrdv_epi16.html">stdarch_x86::_mm_maskz_shrdv_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_shrdv_epi32.html">stdarch_x86::_mm_maskz_shrdv_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_shrdv_epi64.html">stdarch_x86::_mm_maskz_shrdv_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_shuffle_epi32.html">stdarch_x86::_mm_maskz_shuffle_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_shuffle_epi8.html">stdarch_x86::_mm_maskz_shuffle_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_shuffle_pd.html">stdarch_x86::_mm_maskz_shuffle_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_shuffle_ps.html">stdarch_x86::_mm_maskz_shuffle_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_shufflehi_epi16.html">stdarch_x86::_mm_maskz_shufflehi_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_shufflelo_epi16.html">stdarch_x86::_mm_maskz_shufflelo_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_sll_epi16.html">stdarch_x86::_mm_maskz_sll_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_sll_epi32.html">stdarch_x86::_mm_maskz_sll_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_sll_epi64.html">stdarch_x86::_mm_maskz_sll_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_slli_epi16.html">stdarch_x86::_mm_maskz_slli_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_slli_epi32.html">stdarch_x86::_mm_maskz_slli_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_slli_epi64.html">stdarch_x86::_mm_maskz_slli_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_sllv_epi16.html">stdarch_x86::_mm_maskz_sllv_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_sllv_epi32.html">stdarch_x86::_mm_maskz_sllv_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_sllv_epi64.html">stdarch_x86::_mm_maskz_sllv_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_sqrt_pd.html">stdarch_x86::_mm_maskz_sqrt_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_sqrt_ph.html">stdarch_x86::_mm_maskz_sqrt_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_sqrt_ps.html">stdarch_x86::_mm_maskz_sqrt_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_sqrt_round_sd.html">stdarch_x86::_mm_maskz_sqrt_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_sqrt_round_sh.html">stdarch_x86::_mm_maskz_sqrt_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_sqrt_round_ss.html">stdarch_x86::_mm_maskz_sqrt_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_sqrt_sd.html">stdarch_x86::_mm_maskz_sqrt_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_sqrt_sh.html">stdarch_x86::_mm_maskz_sqrt_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_sqrt_ss.html">stdarch_x86::_mm_maskz_sqrt_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_sra_epi16.html">stdarch_x86::_mm_maskz_sra_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_sra_epi32.html">stdarch_x86::_mm_maskz_sra_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_sra_epi64.html">stdarch_x86::_mm_maskz_sra_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_srai_epi16.html">stdarch_x86::_mm_maskz_srai_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_srai_epi32.html">stdarch_x86::_mm_maskz_srai_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_srai_epi64.html">stdarch_x86::_mm_maskz_srai_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_srav_epi16.html">stdarch_x86::_mm_maskz_srav_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_srav_epi32.html">stdarch_x86::_mm_maskz_srav_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_srav_epi64.html">stdarch_x86::_mm_maskz_srav_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_srl_epi16.html">stdarch_x86::_mm_maskz_srl_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_srl_epi32.html">stdarch_x86::_mm_maskz_srl_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_srl_epi64.html">stdarch_x86::_mm_maskz_srl_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_srli_epi16.html">stdarch_x86::_mm_maskz_srli_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_srli_epi32.html">stdarch_x86::_mm_maskz_srli_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_srli_epi64.html">stdarch_x86::_mm_maskz_srli_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_srlv_epi16.html">stdarch_x86::_mm_maskz_srlv_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_srlv_epi32.html">stdarch_x86::_mm_maskz_srlv_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_srlv_epi64.html">stdarch_x86::_mm_maskz_srlv_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_sub_epi16.html">stdarch_x86::_mm_maskz_sub_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_sub_epi32.html">stdarch_x86::_mm_maskz_sub_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_sub_epi64.html">stdarch_x86::_mm_maskz_sub_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_sub_epi8.html">stdarch_x86::_mm_maskz_sub_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_sub_pd.html">stdarch_x86::_mm_maskz_sub_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_sub_ph.html">stdarch_x86::_mm_maskz_sub_ph</a></li><li><a href="stdarch_x86/fn._mm_maskz_sub_ps.html">stdarch_x86::_mm_maskz_sub_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_sub_round_sd.html">stdarch_x86::_mm_maskz_sub_round_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_sub_round_sh.html">stdarch_x86::_mm_maskz_sub_round_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_sub_round_ss.html">stdarch_x86::_mm_maskz_sub_round_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_sub_sd.html">stdarch_x86::_mm_maskz_sub_sd</a></li><li><a href="stdarch_x86/fn._mm_maskz_sub_sh.html">stdarch_x86::_mm_maskz_sub_sh</a></li><li><a href="stdarch_x86/fn._mm_maskz_sub_ss.html">stdarch_x86::_mm_maskz_sub_ss</a></li><li><a href="stdarch_x86/fn._mm_maskz_subs_epi16.html">stdarch_x86::_mm_maskz_subs_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_subs_epi8.html">stdarch_x86::_mm_maskz_subs_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_subs_epu16.html">stdarch_x86::_mm_maskz_subs_epu16</a></li><li><a href="stdarch_x86/fn._mm_maskz_subs_epu8.html">stdarch_x86::_mm_maskz_subs_epu8</a></li><li><a href="stdarch_x86/fn._mm_maskz_ternarylogic_epi32.html">stdarch_x86::_mm_maskz_ternarylogic_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_ternarylogic_epi64.html">stdarch_x86::_mm_maskz_ternarylogic_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_unpackhi_epi16.html">stdarch_x86::_mm_maskz_unpackhi_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_unpackhi_epi32.html">stdarch_x86::_mm_maskz_unpackhi_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_unpackhi_epi64.html">stdarch_x86::_mm_maskz_unpackhi_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_unpackhi_epi8.html">stdarch_x86::_mm_maskz_unpackhi_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_unpackhi_pd.html">stdarch_x86::_mm_maskz_unpackhi_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_unpackhi_ps.html">stdarch_x86::_mm_maskz_unpackhi_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_unpacklo_epi16.html">stdarch_x86::_mm_maskz_unpacklo_epi16</a></li><li><a href="stdarch_x86/fn._mm_maskz_unpacklo_epi32.html">stdarch_x86::_mm_maskz_unpacklo_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_unpacklo_epi64.html">stdarch_x86::_mm_maskz_unpacklo_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_unpacklo_epi8.html">stdarch_x86::_mm_maskz_unpacklo_epi8</a></li><li><a href="stdarch_x86/fn._mm_maskz_unpacklo_pd.html">stdarch_x86::_mm_maskz_unpacklo_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_unpacklo_ps.html">stdarch_x86::_mm_maskz_unpacklo_ps</a></li><li><a href="stdarch_x86/fn._mm_maskz_xor_epi32.html">stdarch_x86::_mm_maskz_xor_epi32</a></li><li><a href="stdarch_x86/fn._mm_maskz_xor_epi64.html">stdarch_x86::_mm_maskz_xor_epi64</a></li><li><a href="stdarch_x86/fn._mm_maskz_xor_pd.html">stdarch_x86::_mm_maskz_xor_pd</a></li><li><a href="stdarch_x86/fn._mm_maskz_xor_ps.html">stdarch_x86::_mm_maskz_xor_ps</a></li><li><a href="stdarch_x86/fn._mm_max_epi16.html">stdarch_x86::_mm_max_epi16</a></li><li><a href="stdarch_x86/fn._mm_max_epi32.html">stdarch_x86::_mm_max_epi32</a></li><li><a href="stdarch_x86/fn._mm_max_epi64.html">stdarch_x86::_mm_max_epi64</a></li><li><a href="stdarch_x86/fn._mm_max_epi8.html">stdarch_x86::_mm_max_epi8</a></li><li><a href="stdarch_x86/fn._mm_max_epu16.html">stdarch_x86::_mm_max_epu16</a></li><li><a href="stdarch_x86/fn._mm_max_epu32.html">stdarch_x86::_mm_max_epu32</a></li><li><a href="stdarch_x86/fn._mm_max_epu64.html">stdarch_x86::_mm_max_epu64</a></li><li><a href="stdarch_x86/fn._mm_max_epu8.html">stdarch_x86::_mm_max_epu8</a></li><li><a href="stdarch_x86/fn._mm_max_pd.html">stdarch_x86::_mm_max_pd</a></li><li><a href="stdarch_x86/fn._mm_max_ph.html">stdarch_x86::_mm_max_ph</a></li><li><a href="stdarch_x86/fn._mm_max_ps.html">stdarch_x86::_mm_max_ps</a></li><li><a href="stdarch_x86/fn._mm_max_round_sd.html">stdarch_x86::_mm_max_round_sd</a></li><li><a href="stdarch_x86/fn._mm_max_round_sh.html">stdarch_x86::_mm_max_round_sh</a></li><li><a href="stdarch_x86/fn._mm_max_round_ss.html">stdarch_x86::_mm_max_round_ss</a></li><li><a href="stdarch_x86/fn._mm_max_sd.html">stdarch_x86::_mm_max_sd</a></li><li><a href="stdarch_x86/fn._mm_max_sh.html">stdarch_x86::_mm_max_sh</a></li><li><a href="stdarch_x86/fn._mm_max_ss.html">stdarch_x86::_mm_max_ss</a></li><li><a href="stdarch_x86/fn._mm_mfence.html">stdarch_x86::_mm_mfence</a></li><li><a href="stdarch_x86/fn._mm_min_epi16.html">stdarch_x86::_mm_min_epi16</a></li><li><a href="stdarch_x86/fn._mm_min_epi32.html">stdarch_x86::_mm_min_epi32</a></li><li><a href="stdarch_x86/fn._mm_min_epi64.html">stdarch_x86::_mm_min_epi64</a></li><li><a href="stdarch_x86/fn._mm_min_epi8.html">stdarch_x86::_mm_min_epi8</a></li><li><a href="stdarch_x86/fn._mm_min_epu16.html">stdarch_x86::_mm_min_epu16</a></li><li><a href="stdarch_x86/fn._mm_min_epu32.html">stdarch_x86::_mm_min_epu32</a></li><li><a href="stdarch_x86/fn._mm_min_epu64.html">stdarch_x86::_mm_min_epu64</a></li><li><a href="stdarch_x86/fn._mm_min_epu8.html">stdarch_x86::_mm_min_epu8</a></li><li><a href="stdarch_x86/fn._mm_min_pd.html">stdarch_x86::_mm_min_pd</a></li><li><a href="stdarch_x86/fn._mm_min_ph.html">stdarch_x86::_mm_min_ph</a></li><li><a href="stdarch_x86/fn._mm_min_ps.html">stdarch_x86::_mm_min_ps</a></li><li><a href="stdarch_x86/fn._mm_min_round_sd.html">stdarch_x86::_mm_min_round_sd</a></li><li><a href="stdarch_x86/fn._mm_min_round_sh.html">stdarch_x86::_mm_min_round_sh</a></li><li><a href="stdarch_x86/fn._mm_min_round_ss.html">stdarch_x86::_mm_min_round_ss</a></li><li><a href="stdarch_x86/fn._mm_min_sd.html">stdarch_x86::_mm_min_sd</a></li><li><a href="stdarch_x86/fn._mm_min_sh.html">stdarch_x86::_mm_min_sh</a></li><li><a href="stdarch_x86/fn._mm_min_ss.html">stdarch_x86::_mm_min_ss</a></li><li><a href="stdarch_x86/fn._mm_minpos_epu16.html">stdarch_x86::_mm_minpos_epu16</a></li><li><a href="stdarch_x86/fn._mm_mmask_i32gather_epi32.html">stdarch_x86::_mm_mmask_i32gather_epi32</a></li><li><a href="stdarch_x86/fn._mm_mmask_i32gather_epi64.html">stdarch_x86::_mm_mmask_i32gather_epi64</a></li><li><a href="stdarch_x86/fn._mm_mmask_i32gather_pd.html">stdarch_x86::_mm_mmask_i32gather_pd</a></li><li><a href="stdarch_x86/fn._mm_mmask_i32gather_ps.html">stdarch_x86::_mm_mmask_i32gather_ps</a></li><li><a href="stdarch_x86/fn._mm_mmask_i64gather_epi32.html">stdarch_x86::_mm_mmask_i64gather_epi32</a></li><li><a href="stdarch_x86/fn._mm_mmask_i64gather_epi64.html">stdarch_x86::_mm_mmask_i64gather_epi64</a></li><li><a href="stdarch_x86/fn._mm_mmask_i64gather_pd.html">stdarch_x86::_mm_mmask_i64gather_pd</a></li><li><a href="stdarch_x86/fn._mm_mmask_i64gather_ps.html">stdarch_x86::_mm_mmask_i64gather_ps</a></li><li><a href="stdarch_x86/fn._mm_move_epi64.html">stdarch_x86::_mm_move_epi64</a></li><li><a href="stdarch_x86/fn._mm_move_sd.html">stdarch_x86::_mm_move_sd</a></li><li><a href="stdarch_x86/fn._mm_move_sh.html">stdarch_x86::_mm_move_sh</a></li><li><a href="stdarch_x86/fn._mm_move_ss.html">stdarch_x86::_mm_move_ss</a></li><li><a href="stdarch_x86/fn._mm_movedup_pd.html">stdarch_x86::_mm_movedup_pd</a></li><li><a href="stdarch_x86/fn._mm_movehdup_ps.html">stdarch_x86::_mm_movehdup_ps</a></li><li><a href="stdarch_x86/fn._mm_movehl_ps.html">stdarch_x86::_mm_movehl_ps</a></li><li><a href="stdarch_x86/fn._mm_moveldup_ps.html">stdarch_x86::_mm_moveldup_ps</a></li><li><a href="stdarch_x86/fn._mm_movelh_ps.html">stdarch_x86::_mm_movelh_ps</a></li><li><a href="stdarch_x86/fn._mm_movemask_epi8.html">stdarch_x86::_mm_movemask_epi8</a></li><li><a href="stdarch_x86/fn._mm_movemask_pd.html">stdarch_x86::_mm_movemask_pd</a></li><li><a href="stdarch_x86/fn._mm_movemask_ps.html">stdarch_x86::_mm_movemask_ps</a></li><li><a href="stdarch_x86/fn._mm_movepi16_mask.html">stdarch_x86::_mm_movepi16_mask</a></li><li><a href="stdarch_x86/fn._mm_movepi32_mask.html">stdarch_x86::_mm_movepi32_mask</a></li><li><a href="stdarch_x86/fn._mm_movepi64_mask.html">stdarch_x86::_mm_movepi64_mask</a></li><li><a href="stdarch_x86/fn._mm_movepi8_mask.html">stdarch_x86::_mm_movepi8_mask</a></li><li><a href="stdarch_x86/fn._mm_movm_epi16.html">stdarch_x86::_mm_movm_epi16</a></li><li><a href="stdarch_x86/fn._mm_movm_epi32.html">stdarch_x86::_mm_movm_epi32</a></li><li><a href="stdarch_x86/fn._mm_movm_epi64.html">stdarch_x86::_mm_movm_epi64</a></li><li><a href="stdarch_x86/fn._mm_movm_epi8.html">stdarch_x86::_mm_movm_epi8</a></li><li><a href="stdarch_x86/fn._mm_mpsadbw_epu8.html">stdarch_x86::_mm_mpsadbw_epu8</a></li><li><a href="stdarch_x86/fn._mm_mul_epi32.html">stdarch_x86::_mm_mul_epi32</a></li><li><a href="stdarch_x86/fn._mm_mul_epu32.html">stdarch_x86::_mm_mul_epu32</a></li><li><a href="stdarch_x86/fn._mm_mul_pch.html">stdarch_x86::_mm_mul_pch</a></li><li><a href="stdarch_x86/fn._mm_mul_pd.html">stdarch_x86::_mm_mul_pd</a></li><li><a href="stdarch_x86/fn._mm_mul_ph.html">stdarch_x86::_mm_mul_ph</a></li><li><a href="stdarch_x86/fn._mm_mul_ps.html">stdarch_x86::_mm_mul_ps</a></li><li><a href="stdarch_x86/fn._mm_mul_round_sch.html">stdarch_x86::_mm_mul_round_sch</a></li><li><a href="stdarch_x86/fn._mm_mul_round_sd.html">stdarch_x86::_mm_mul_round_sd</a></li><li><a href="stdarch_x86/fn._mm_mul_round_sh.html">stdarch_x86::_mm_mul_round_sh</a></li><li><a href="stdarch_x86/fn._mm_mul_round_ss.html">stdarch_x86::_mm_mul_round_ss</a></li><li><a href="stdarch_x86/fn._mm_mul_sch.html">stdarch_x86::_mm_mul_sch</a></li><li><a href="stdarch_x86/fn._mm_mul_sd.html">stdarch_x86::_mm_mul_sd</a></li><li><a href="stdarch_x86/fn._mm_mul_sh.html">stdarch_x86::_mm_mul_sh</a></li><li><a href="stdarch_x86/fn._mm_mul_ss.html">stdarch_x86::_mm_mul_ss</a></li><li><a href="stdarch_x86/fn._mm_mulhi_epi16.html">stdarch_x86::_mm_mulhi_epi16</a></li><li><a href="stdarch_x86/fn._mm_mulhi_epu16.html">stdarch_x86::_mm_mulhi_epu16</a></li><li><a href="stdarch_x86/fn._mm_mulhrs_epi16.html">stdarch_x86::_mm_mulhrs_epi16</a></li><li><a href="stdarch_x86/fn._mm_mullo_epi16.html">stdarch_x86::_mm_mullo_epi16</a></li><li><a href="stdarch_x86/fn._mm_mullo_epi32.html">stdarch_x86::_mm_mullo_epi32</a></li><li><a href="stdarch_x86/fn._mm_mullo_epi64.html">stdarch_x86::_mm_mullo_epi64</a></li><li><a href="stdarch_x86/fn._mm_multishift_epi64_epi8.html">stdarch_x86::_mm_multishift_epi64_epi8</a></li><li><a href="stdarch_x86/fn._mm_or_epi32.html">stdarch_x86::_mm_or_epi32</a></li><li><a href="stdarch_x86/fn._mm_or_epi64.html">stdarch_x86::_mm_or_epi64</a></li><li><a href="stdarch_x86/fn._mm_or_pd.html">stdarch_x86::_mm_or_pd</a></li><li><a href="stdarch_x86/fn._mm_or_ps.html">stdarch_x86::_mm_or_ps</a></li><li><a href="stdarch_x86/fn._mm_or_si128.html">stdarch_x86::_mm_or_si128</a></li><li><a href="stdarch_x86/fn._mm_packs_epi16.html">stdarch_x86::_mm_packs_epi16</a></li><li><a href="stdarch_x86/fn._mm_packs_epi32.html">stdarch_x86::_mm_packs_epi32</a></li><li><a href="stdarch_x86/fn._mm_packus_epi16.html">stdarch_x86::_mm_packus_epi16</a></li><li><a href="stdarch_x86/fn._mm_packus_epi32.html">stdarch_x86::_mm_packus_epi32</a></li><li><a href="stdarch_x86/fn._mm_pause.html">stdarch_x86::_mm_pause</a></li><li><a href="stdarch_x86/fn._mm_permute_pd.html">stdarch_x86::_mm_permute_pd</a></li><li><a href="stdarch_x86/fn._mm_permute_ps.html">stdarch_x86::_mm_permute_ps</a></li><li><a href="stdarch_x86/fn._mm_permutevar_pd.html">stdarch_x86::_mm_permutevar_pd</a></li><li><a href="stdarch_x86/fn._mm_permutevar_ps.html">stdarch_x86::_mm_permutevar_ps</a></li><li><a href="stdarch_x86/fn._mm_permutex2var_epi16.html">stdarch_x86::_mm_permutex2var_epi16</a></li><li><a href="stdarch_x86/fn._mm_permutex2var_epi32.html">stdarch_x86::_mm_permutex2var_epi32</a></li><li><a href="stdarch_x86/fn._mm_permutex2var_epi64.html">stdarch_x86::_mm_permutex2var_epi64</a></li><li><a href="stdarch_x86/fn._mm_permutex2var_epi8.html">stdarch_x86::_mm_permutex2var_epi8</a></li><li><a href="stdarch_x86/fn._mm_permutex2var_pd.html">stdarch_x86::_mm_permutex2var_pd</a></li><li><a href="stdarch_x86/fn._mm_permutex2var_ph.html">stdarch_x86::_mm_permutex2var_ph</a></li><li><a href="stdarch_x86/fn._mm_permutex2var_ps.html">stdarch_x86::_mm_permutex2var_ps</a></li><li><a href="stdarch_x86/fn._mm_permutexvar_epi16.html">stdarch_x86::_mm_permutexvar_epi16</a></li><li><a href="stdarch_x86/fn._mm_permutexvar_epi8.html">stdarch_x86::_mm_permutexvar_epi8</a></li><li><a href="stdarch_x86/fn._mm_permutexvar_ph.html">stdarch_x86::_mm_permutexvar_ph</a></li><li><a href="stdarch_x86/fn._mm_popcnt_epi16.html">stdarch_x86::_mm_popcnt_epi16</a></li><li><a href="stdarch_x86/fn._mm_popcnt_epi32.html">stdarch_x86::_mm_popcnt_epi32</a></li><li><a href="stdarch_x86/fn._mm_popcnt_epi64.html">stdarch_x86::_mm_popcnt_epi64</a></li><li><a href="stdarch_x86/fn._mm_popcnt_epi8.html">stdarch_x86::_mm_popcnt_epi8</a></li><li><a href="stdarch_x86/fn._mm_prefetch.html">stdarch_x86::_mm_prefetch</a></li><li><a href="stdarch_x86/fn._mm_range_pd.html">stdarch_x86::_mm_range_pd</a></li><li><a href="stdarch_x86/fn._mm_range_ps.html">stdarch_x86::_mm_range_ps</a></li><li><a href="stdarch_x86/fn._mm_range_round_sd.html">stdarch_x86::_mm_range_round_sd</a></li><li><a href="stdarch_x86/fn._mm_range_round_ss.html">stdarch_x86::_mm_range_round_ss</a></li><li><a href="stdarch_x86/fn._mm_rcp14_pd.html">stdarch_x86::_mm_rcp14_pd</a></li><li><a href="stdarch_x86/fn._mm_rcp14_ps.html">stdarch_x86::_mm_rcp14_ps</a></li><li><a href="stdarch_x86/fn._mm_rcp14_sd.html">stdarch_x86::_mm_rcp14_sd</a></li><li><a href="stdarch_x86/fn._mm_rcp14_ss.html">stdarch_x86::_mm_rcp14_ss</a></li><li><a href="stdarch_x86/fn._mm_rcp_ph.html">stdarch_x86::_mm_rcp_ph</a></li><li><a href="stdarch_x86/fn._mm_rcp_ps.html">stdarch_x86::_mm_rcp_ps</a></li><li><a href="stdarch_x86/fn._mm_rcp_sh.html">stdarch_x86::_mm_rcp_sh</a></li><li><a href="stdarch_x86/fn._mm_rcp_ss.html">stdarch_x86::_mm_rcp_ss</a></li><li><a href="stdarch_x86/fn._mm_reduce_add_epi16.html">stdarch_x86::_mm_reduce_add_epi16</a></li><li><a href="stdarch_x86/fn._mm_reduce_add_epi8.html">stdarch_x86::_mm_reduce_add_epi8</a></li><li><a href="stdarch_x86/fn._mm_reduce_add_ph.html">stdarch_x86::_mm_reduce_add_ph</a></li><li><a href="stdarch_x86/fn._mm_reduce_and_epi16.html">stdarch_x86::_mm_reduce_and_epi16</a></li><li><a href="stdarch_x86/fn._mm_reduce_and_epi8.html">stdarch_x86::_mm_reduce_and_epi8</a></li><li><a href="stdarch_x86/fn._mm_reduce_max_epi16.html">stdarch_x86::_mm_reduce_max_epi16</a></li><li><a href="stdarch_x86/fn._mm_reduce_max_epi8.html">stdarch_x86::_mm_reduce_max_epi8</a></li><li><a href="stdarch_x86/fn._mm_reduce_max_epu16.html">stdarch_x86::_mm_reduce_max_epu16</a></li><li><a href="stdarch_x86/fn._mm_reduce_max_epu8.html">stdarch_x86::_mm_reduce_max_epu8</a></li><li><a href="stdarch_x86/fn._mm_reduce_max_ph.html">stdarch_x86::_mm_reduce_max_ph</a></li><li><a href="stdarch_x86/fn._mm_reduce_min_epi16.html">stdarch_x86::_mm_reduce_min_epi16</a></li><li><a href="stdarch_x86/fn._mm_reduce_min_epi8.html">stdarch_x86::_mm_reduce_min_epi8</a></li><li><a href="stdarch_x86/fn._mm_reduce_min_epu16.html">stdarch_x86::_mm_reduce_min_epu16</a></li><li><a href="stdarch_x86/fn._mm_reduce_min_epu8.html">stdarch_x86::_mm_reduce_min_epu8</a></li><li><a href="stdarch_x86/fn._mm_reduce_min_ph.html">stdarch_x86::_mm_reduce_min_ph</a></li><li><a href="stdarch_x86/fn._mm_reduce_mul_epi16.html">stdarch_x86::_mm_reduce_mul_epi16</a></li><li><a href="stdarch_x86/fn._mm_reduce_mul_epi8.html">stdarch_x86::_mm_reduce_mul_epi8</a></li><li><a href="stdarch_x86/fn._mm_reduce_mul_ph.html">stdarch_x86::_mm_reduce_mul_ph</a></li><li><a href="stdarch_x86/fn._mm_reduce_or_epi16.html">stdarch_x86::_mm_reduce_or_epi16</a></li><li><a href="stdarch_x86/fn._mm_reduce_or_epi8.html">stdarch_x86::_mm_reduce_or_epi8</a></li><li><a href="stdarch_x86/fn._mm_reduce_pd.html">stdarch_x86::_mm_reduce_pd</a></li><li><a href="stdarch_x86/fn._mm_reduce_ph.html">stdarch_x86::_mm_reduce_ph</a></li><li><a href="stdarch_x86/fn._mm_reduce_ps.html">stdarch_x86::_mm_reduce_ps</a></li><li><a href="stdarch_x86/fn._mm_reduce_round_sd.html">stdarch_x86::_mm_reduce_round_sd</a></li><li><a href="stdarch_x86/fn._mm_reduce_round_sh.html">stdarch_x86::_mm_reduce_round_sh</a></li><li><a href="stdarch_x86/fn._mm_reduce_round_ss.html">stdarch_x86::_mm_reduce_round_ss</a></li><li><a href="stdarch_x86/fn._mm_reduce_sd.html">stdarch_x86::_mm_reduce_sd</a></li><li><a href="stdarch_x86/fn._mm_reduce_sh.html">stdarch_x86::_mm_reduce_sh</a></li><li><a href="stdarch_x86/fn._mm_reduce_ss.html">stdarch_x86::_mm_reduce_ss</a></li><li><a href="stdarch_x86/fn._mm_rol_epi32.html">stdarch_x86::_mm_rol_epi32</a></li><li><a href="stdarch_x86/fn._mm_rol_epi64.html">stdarch_x86::_mm_rol_epi64</a></li><li><a href="stdarch_x86/fn._mm_rolv_epi32.html">stdarch_x86::_mm_rolv_epi32</a></li><li><a href="stdarch_x86/fn._mm_rolv_epi64.html">stdarch_x86::_mm_rolv_epi64</a></li><li><a href="stdarch_x86/fn._mm_ror_epi32.html">stdarch_x86::_mm_ror_epi32</a></li><li><a href="stdarch_x86/fn._mm_ror_epi64.html">stdarch_x86::_mm_ror_epi64</a></li><li><a href="stdarch_x86/fn._mm_rorv_epi32.html">stdarch_x86::_mm_rorv_epi32</a></li><li><a href="stdarch_x86/fn._mm_rorv_epi64.html">stdarch_x86::_mm_rorv_epi64</a></li><li><a href="stdarch_x86/fn._mm_round_pd.html">stdarch_x86::_mm_round_pd</a></li><li><a href="stdarch_x86/fn._mm_round_ps.html">stdarch_x86::_mm_round_ps</a></li><li><a href="stdarch_x86/fn._mm_round_sd.html">stdarch_x86::_mm_round_sd</a></li><li><a href="stdarch_x86/fn._mm_round_ss.html">stdarch_x86::_mm_round_ss</a></li><li><a href="stdarch_x86/fn._mm_roundscale_pd.html">stdarch_x86::_mm_roundscale_pd</a></li><li><a href="stdarch_x86/fn._mm_roundscale_ph.html">stdarch_x86::_mm_roundscale_ph</a></li><li><a href="stdarch_x86/fn._mm_roundscale_ps.html">stdarch_x86::_mm_roundscale_ps</a></li><li><a href="stdarch_x86/fn._mm_roundscale_round_sd.html">stdarch_x86::_mm_roundscale_round_sd</a></li><li><a href="stdarch_x86/fn._mm_roundscale_round_sh.html">stdarch_x86::_mm_roundscale_round_sh</a></li><li><a href="stdarch_x86/fn._mm_roundscale_round_ss.html">stdarch_x86::_mm_roundscale_round_ss</a></li><li><a href="stdarch_x86/fn._mm_roundscale_sd.html">stdarch_x86::_mm_roundscale_sd</a></li><li><a href="stdarch_x86/fn._mm_roundscale_sh.html">stdarch_x86::_mm_roundscale_sh</a></li><li><a href="stdarch_x86/fn._mm_roundscale_ss.html">stdarch_x86::_mm_roundscale_ss</a></li><li><a href="stdarch_x86/fn._mm_rsqrt14_pd.html">stdarch_x86::_mm_rsqrt14_pd</a></li><li><a href="stdarch_x86/fn._mm_rsqrt14_ps.html">stdarch_x86::_mm_rsqrt14_ps</a></li><li><a href="stdarch_x86/fn._mm_rsqrt14_sd.html">stdarch_x86::_mm_rsqrt14_sd</a></li><li><a href="stdarch_x86/fn._mm_rsqrt14_ss.html">stdarch_x86::_mm_rsqrt14_ss</a></li><li><a href="stdarch_x86/fn._mm_rsqrt_ph.html">stdarch_x86::_mm_rsqrt_ph</a></li><li><a href="stdarch_x86/fn._mm_rsqrt_ps.html">stdarch_x86::_mm_rsqrt_ps</a></li><li><a href="stdarch_x86/fn._mm_rsqrt_sh.html">stdarch_x86::_mm_rsqrt_sh</a></li><li><a href="stdarch_x86/fn._mm_rsqrt_ss.html">stdarch_x86::_mm_rsqrt_ss</a></li><li><a href="stdarch_x86/fn._mm_sad_epu8.html">stdarch_x86::_mm_sad_epu8</a></li><li><a href="stdarch_x86/fn._mm_scalef_pd.html">stdarch_x86::_mm_scalef_pd</a></li><li><a href="stdarch_x86/fn._mm_scalef_ph.html">stdarch_x86::_mm_scalef_ph</a></li><li><a href="stdarch_x86/fn._mm_scalef_ps.html">stdarch_x86::_mm_scalef_ps</a></li><li><a href="stdarch_x86/fn._mm_scalef_round_sd.html">stdarch_x86::_mm_scalef_round_sd</a></li><li><a href="stdarch_x86/fn._mm_scalef_round_sh.html">stdarch_x86::_mm_scalef_round_sh</a></li><li><a href="stdarch_x86/fn._mm_scalef_round_ss.html">stdarch_x86::_mm_scalef_round_ss</a></li><li><a href="stdarch_x86/fn._mm_scalef_sd.html">stdarch_x86::_mm_scalef_sd</a></li><li><a href="stdarch_x86/fn._mm_scalef_sh.html">stdarch_x86::_mm_scalef_sh</a></li><li><a href="stdarch_x86/fn._mm_scalef_ss.html">stdarch_x86::_mm_scalef_ss</a></li><li><a href="stdarch_x86/fn._mm_set1_epi16.html">stdarch_x86::_mm_set1_epi16</a></li><li><a href="stdarch_x86/fn._mm_set1_epi32.html">stdarch_x86::_mm_set1_epi32</a></li><li><a href="stdarch_x86/fn._mm_set1_epi64x.html">stdarch_x86::_mm_set1_epi64x</a></li><li><a href="stdarch_x86/fn._mm_set1_epi8.html">stdarch_x86::_mm_set1_epi8</a></li><li><a href="stdarch_x86/fn._mm_set1_pd.html">stdarch_x86::_mm_set1_pd</a></li><li><a href="stdarch_x86/fn._mm_set1_ph.html">stdarch_x86::_mm_set1_ph</a></li><li><a href="stdarch_x86/fn._mm_set1_ps.html">stdarch_x86::_mm_set1_ps</a></li><li><a href="stdarch_x86/fn._mm_set_epi16.html">stdarch_x86::_mm_set_epi16</a></li><li><a href="stdarch_x86/fn._mm_set_epi32.html">stdarch_x86::_mm_set_epi32</a></li><li><a href="stdarch_x86/fn._mm_set_epi64x.html">stdarch_x86::_mm_set_epi64x</a></li><li><a href="stdarch_x86/fn._mm_set_epi8.html">stdarch_x86::_mm_set_epi8</a></li><li><a href="stdarch_x86/fn._mm_set_pd.html">stdarch_x86::_mm_set_pd</a></li><li><a href="stdarch_x86/fn._mm_set_pd1.html">stdarch_x86::_mm_set_pd1</a></li><li><a href="stdarch_x86/fn._mm_set_ph.html">stdarch_x86::_mm_set_ph</a></li><li><a href="stdarch_x86/fn._mm_set_ps.html">stdarch_x86::_mm_set_ps</a></li><li><a href="stdarch_x86/fn._mm_set_ps1.html">stdarch_x86::_mm_set_ps1</a></li><li><a href="stdarch_x86/fn._mm_set_sd.html">stdarch_x86::_mm_set_sd</a></li><li><a href="stdarch_x86/fn._mm_set_sh.html">stdarch_x86::_mm_set_sh</a></li><li><a href="stdarch_x86/fn._mm_set_ss.html">stdarch_x86::_mm_set_ss</a></li><li><a href="stdarch_x86/fn._mm_setcsr.html">stdarch_x86::_mm_setcsr</a></li><li><a href="stdarch_x86/fn._mm_setr_epi16.html">stdarch_x86::_mm_setr_epi16</a></li><li><a href="stdarch_x86/fn._mm_setr_epi32.html">stdarch_x86::_mm_setr_epi32</a></li><li><a href="stdarch_x86/fn._mm_setr_epi8.html">stdarch_x86::_mm_setr_epi8</a></li><li><a href="stdarch_x86/fn._mm_setr_pd.html">stdarch_x86::_mm_setr_pd</a></li><li><a href="stdarch_x86/fn._mm_setr_ph.html">stdarch_x86::_mm_setr_ph</a></li><li><a href="stdarch_x86/fn._mm_setr_ps.html">stdarch_x86::_mm_setr_ps</a></li><li><a href="stdarch_x86/fn._mm_setzero_pd.html">stdarch_x86::_mm_setzero_pd</a></li><li><a href="stdarch_x86/fn._mm_setzero_ph.html">stdarch_x86::_mm_setzero_ph</a></li><li><a href="stdarch_x86/fn._mm_setzero_ps.html">stdarch_x86::_mm_setzero_ps</a></li><li><a href="stdarch_x86/fn._mm_setzero_si128.html">stdarch_x86::_mm_setzero_si128</a></li><li><a href="stdarch_x86/fn._mm_sfence.html">stdarch_x86::_mm_sfence</a></li><li><a href="stdarch_x86/fn._mm_sha1msg1_epu32.html">stdarch_x86::_mm_sha1msg1_epu32</a></li><li><a href="stdarch_x86/fn._mm_sha1msg2_epu32.html">stdarch_x86::_mm_sha1msg2_epu32</a></li><li><a href="stdarch_x86/fn._mm_sha1nexte_epu32.html">stdarch_x86::_mm_sha1nexte_epu32</a></li><li><a href="stdarch_x86/fn._mm_sha1rnds4_epu32.html">stdarch_x86::_mm_sha1rnds4_epu32</a></li><li><a href="stdarch_x86/fn._mm_sha256msg1_epu32.html">stdarch_x86::_mm_sha256msg1_epu32</a></li><li><a href="stdarch_x86/fn._mm_sha256msg2_epu32.html">stdarch_x86::_mm_sha256msg2_epu32</a></li><li><a href="stdarch_x86/fn._mm_sha256rnds2_epu32.html">stdarch_x86::_mm_sha256rnds2_epu32</a></li><li><a href="stdarch_x86/fn._mm_shldi_epi16.html">stdarch_x86::_mm_shldi_epi16</a></li><li><a href="stdarch_x86/fn._mm_shldi_epi32.html">stdarch_x86::_mm_shldi_epi32</a></li><li><a href="stdarch_x86/fn._mm_shldi_epi64.html">stdarch_x86::_mm_shldi_epi64</a></li><li><a href="stdarch_x86/fn._mm_shldv_epi16.html">stdarch_x86::_mm_shldv_epi16</a></li><li><a href="stdarch_x86/fn._mm_shldv_epi32.html">stdarch_x86::_mm_shldv_epi32</a></li><li><a href="stdarch_x86/fn._mm_shldv_epi64.html">stdarch_x86::_mm_shldv_epi64</a></li><li><a href="stdarch_x86/fn._mm_shrdi_epi16.html">stdarch_x86::_mm_shrdi_epi16</a></li><li><a href="stdarch_x86/fn._mm_shrdi_epi32.html">stdarch_x86::_mm_shrdi_epi32</a></li><li><a href="stdarch_x86/fn._mm_shrdi_epi64.html">stdarch_x86::_mm_shrdi_epi64</a></li><li><a href="stdarch_x86/fn._mm_shrdv_epi16.html">stdarch_x86::_mm_shrdv_epi16</a></li><li><a href="stdarch_x86/fn._mm_shrdv_epi32.html">stdarch_x86::_mm_shrdv_epi32</a></li><li><a href="stdarch_x86/fn._mm_shrdv_epi64.html">stdarch_x86::_mm_shrdv_epi64</a></li><li><a href="stdarch_x86/fn._mm_shuffle_epi32.html">stdarch_x86::_mm_shuffle_epi32</a></li><li><a href="stdarch_x86/fn._mm_shuffle_epi8.html">stdarch_x86::_mm_shuffle_epi8</a></li><li><a href="stdarch_x86/fn._mm_shuffle_pd.html">stdarch_x86::_mm_shuffle_pd</a></li><li><a href="stdarch_x86/fn._mm_shuffle_ps.html">stdarch_x86::_mm_shuffle_ps</a></li><li><a href="stdarch_x86/fn._mm_shufflehi_epi16.html">stdarch_x86::_mm_shufflehi_epi16</a></li><li><a href="stdarch_x86/fn._mm_shufflelo_epi16.html">stdarch_x86::_mm_shufflelo_epi16</a></li><li><a href="stdarch_x86/fn._mm_sign_epi16.html">stdarch_x86::_mm_sign_epi16</a></li><li><a href="stdarch_x86/fn._mm_sign_epi32.html">stdarch_x86::_mm_sign_epi32</a></li><li><a href="stdarch_x86/fn._mm_sign_epi8.html">stdarch_x86::_mm_sign_epi8</a></li><li><a href="stdarch_x86/fn._mm_sll_epi16.html">stdarch_x86::_mm_sll_epi16</a></li><li><a href="stdarch_x86/fn._mm_sll_epi32.html">stdarch_x86::_mm_sll_epi32</a></li><li><a href="stdarch_x86/fn._mm_sll_epi64.html">stdarch_x86::_mm_sll_epi64</a></li><li><a href="stdarch_x86/fn._mm_slli_epi16.html">stdarch_x86::_mm_slli_epi16</a></li><li><a href="stdarch_x86/fn._mm_slli_epi32.html">stdarch_x86::_mm_slli_epi32</a></li><li><a href="stdarch_x86/fn._mm_slli_epi64.html">stdarch_x86::_mm_slli_epi64</a></li><li><a href="stdarch_x86/fn._mm_slli_si128.html">stdarch_x86::_mm_slli_si128</a></li><li><a href="stdarch_x86/fn._mm_sllv_epi16.html">stdarch_x86::_mm_sllv_epi16</a></li><li><a href="stdarch_x86/fn._mm_sllv_epi32.html">stdarch_x86::_mm_sllv_epi32</a></li><li><a href="stdarch_x86/fn._mm_sllv_epi64.html">stdarch_x86::_mm_sllv_epi64</a></li><li><a href="stdarch_x86/fn._mm_sm3msg1_epi32.html">stdarch_x86::_mm_sm3msg1_epi32</a></li><li><a href="stdarch_x86/fn._mm_sm3msg2_epi32.html">stdarch_x86::_mm_sm3msg2_epi32</a></li><li><a href="stdarch_x86/fn._mm_sm3rnds2_epi32.html">stdarch_x86::_mm_sm3rnds2_epi32</a></li><li><a href="stdarch_x86/fn._mm_sm4key4_epi32.html">stdarch_x86::_mm_sm4key4_epi32</a></li><li><a href="stdarch_x86/fn._mm_sm4rnds4_epi32.html">stdarch_x86::_mm_sm4rnds4_epi32</a></li><li><a href="stdarch_x86/fn._mm_sqrt_pd.html">stdarch_x86::_mm_sqrt_pd</a></li><li><a href="stdarch_x86/fn._mm_sqrt_ph.html">stdarch_x86::_mm_sqrt_ph</a></li><li><a href="stdarch_x86/fn._mm_sqrt_ps.html">stdarch_x86::_mm_sqrt_ps</a></li><li><a href="stdarch_x86/fn._mm_sqrt_round_sd.html">stdarch_x86::_mm_sqrt_round_sd</a></li><li><a href="stdarch_x86/fn._mm_sqrt_round_sh.html">stdarch_x86::_mm_sqrt_round_sh</a></li><li><a href="stdarch_x86/fn._mm_sqrt_round_ss.html">stdarch_x86::_mm_sqrt_round_ss</a></li><li><a href="stdarch_x86/fn._mm_sqrt_sd.html">stdarch_x86::_mm_sqrt_sd</a></li><li><a href="stdarch_x86/fn._mm_sqrt_sh.html">stdarch_x86::_mm_sqrt_sh</a></li><li><a href="stdarch_x86/fn._mm_sqrt_ss.html">stdarch_x86::_mm_sqrt_ss</a></li><li><a href="stdarch_x86/fn._mm_sra_epi16.html">stdarch_x86::_mm_sra_epi16</a></li><li><a href="stdarch_x86/fn._mm_sra_epi32.html">stdarch_x86::_mm_sra_epi32</a></li><li><a href="stdarch_x86/fn._mm_sra_epi64.html">stdarch_x86::_mm_sra_epi64</a></li><li><a href="stdarch_x86/fn._mm_srai_epi16.html">stdarch_x86::_mm_srai_epi16</a></li><li><a href="stdarch_x86/fn._mm_srai_epi32.html">stdarch_x86::_mm_srai_epi32</a></li><li><a href="stdarch_x86/fn._mm_srai_epi64.html">stdarch_x86::_mm_srai_epi64</a></li><li><a href="stdarch_x86/fn._mm_srav_epi16.html">stdarch_x86::_mm_srav_epi16</a></li><li><a href="stdarch_x86/fn._mm_srav_epi32.html">stdarch_x86::_mm_srav_epi32</a></li><li><a href="stdarch_x86/fn._mm_srav_epi64.html">stdarch_x86::_mm_srav_epi64</a></li><li><a href="stdarch_x86/fn._mm_srl_epi16.html">stdarch_x86::_mm_srl_epi16</a></li><li><a href="stdarch_x86/fn._mm_srl_epi32.html">stdarch_x86::_mm_srl_epi32</a></li><li><a href="stdarch_x86/fn._mm_srl_epi64.html">stdarch_x86::_mm_srl_epi64</a></li><li><a href="stdarch_x86/fn._mm_srli_epi16.html">stdarch_x86::_mm_srli_epi16</a></li><li><a href="stdarch_x86/fn._mm_srli_epi32.html">stdarch_x86::_mm_srli_epi32</a></li><li><a href="stdarch_x86/fn._mm_srli_epi64.html">stdarch_x86::_mm_srli_epi64</a></li><li><a href="stdarch_x86/fn._mm_srli_si128.html">stdarch_x86::_mm_srli_si128</a></li><li><a href="stdarch_x86/fn._mm_srlv_epi16.html">stdarch_x86::_mm_srlv_epi16</a></li><li><a href="stdarch_x86/fn._mm_srlv_epi32.html">stdarch_x86::_mm_srlv_epi32</a></li><li><a href="stdarch_x86/fn._mm_srlv_epi64.html">stdarch_x86::_mm_srlv_epi64</a></li><li><a href="stdarch_x86/fn._mm_store1_pd.html">stdarch_x86::_mm_store1_pd</a></li><li><a href="stdarch_x86/fn._mm_store1_ps.html">stdarch_x86::_mm_store1_ps</a></li><li><a href="stdarch_x86/fn._mm_store_epi32.html">stdarch_x86::_mm_store_epi32</a></li><li><a href="stdarch_x86/fn._mm_store_epi64.html">stdarch_x86::_mm_store_epi64</a></li><li><a href="stdarch_x86/fn._mm_store_pd.html">stdarch_x86::_mm_store_pd</a></li><li><a href="stdarch_x86/fn._mm_store_pd1.html">stdarch_x86::_mm_store_pd1</a></li><li><a href="stdarch_x86/fn._mm_store_ph.html">stdarch_x86::_mm_store_ph</a></li><li><a href="stdarch_x86/fn._mm_store_ps.html">stdarch_x86::_mm_store_ps</a></li><li><a href="stdarch_x86/fn._mm_store_ps1.html">stdarch_x86::_mm_store_ps1</a></li><li><a href="stdarch_x86/fn._mm_store_sd.html">stdarch_x86::_mm_store_sd</a></li><li><a href="stdarch_x86/fn._mm_store_sh.html">stdarch_x86::_mm_store_sh</a></li><li><a href="stdarch_x86/fn._mm_store_si128.html">stdarch_x86::_mm_store_si128</a></li><li><a href="stdarch_x86/fn._mm_store_ss.html">stdarch_x86::_mm_store_ss</a></li><li><a href="stdarch_x86/fn._mm_storeh_pd.html">stdarch_x86::_mm_storeh_pd</a></li><li><a href="stdarch_x86/fn._mm_storel_epi64.html">stdarch_x86::_mm_storel_epi64</a></li><li><a href="stdarch_x86/fn._mm_storel_pd.html">stdarch_x86::_mm_storel_pd</a></li><li><a href="stdarch_x86/fn._mm_storer_pd.html">stdarch_x86::_mm_storer_pd</a></li><li><a href="stdarch_x86/fn._mm_storer_ps.html">stdarch_x86::_mm_storer_ps</a></li><li><a href="stdarch_x86/fn._mm_storeu_epi16.html">stdarch_x86::_mm_storeu_epi16</a></li><li><a href="stdarch_x86/fn._mm_storeu_epi32.html">stdarch_x86::_mm_storeu_epi32</a></li><li><a href="stdarch_x86/fn._mm_storeu_epi64.html">stdarch_x86::_mm_storeu_epi64</a></li><li><a href="stdarch_x86/fn._mm_storeu_epi8.html">stdarch_x86::_mm_storeu_epi8</a></li><li><a href="stdarch_x86/fn._mm_storeu_pd.html">stdarch_x86::_mm_storeu_pd</a></li><li><a href="stdarch_x86/fn._mm_storeu_ph.html">stdarch_x86::_mm_storeu_ph</a></li><li><a href="stdarch_x86/fn._mm_storeu_ps.html">stdarch_x86::_mm_storeu_ps</a></li><li><a href="stdarch_x86/fn._mm_storeu_si128.html">stdarch_x86::_mm_storeu_si128</a></li><li><a href="stdarch_x86/fn._mm_storeu_si16.html">stdarch_x86::_mm_storeu_si16</a></li><li><a href="stdarch_x86/fn._mm_storeu_si32.html">stdarch_x86::_mm_storeu_si32</a></li><li><a href="stdarch_x86/fn._mm_storeu_si64.html">stdarch_x86::_mm_storeu_si64</a></li><li><a href="stdarch_x86/fn._mm_stream_load_si128.html">stdarch_x86::_mm_stream_load_si128</a></li><li><a href="stdarch_x86/fn._mm_stream_pd.html">stdarch_x86::_mm_stream_pd</a></li><li><a href="stdarch_x86/fn._mm_stream_ps.html">stdarch_x86::_mm_stream_ps</a></li><li><a href="stdarch_x86/fn._mm_stream_sd.html">stdarch_x86::_mm_stream_sd</a></li><li><a href="stdarch_x86/fn._mm_stream_si128.html">stdarch_x86::_mm_stream_si128</a></li><li><a href="stdarch_x86/fn._mm_stream_si32.html">stdarch_x86::_mm_stream_si32</a></li><li><a href="stdarch_x86/fn._mm_stream_si64.html">stdarch_x86::_mm_stream_si64</a></li><li><a href="stdarch_x86/fn._mm_stream_ss.html">stdarch_x86::_mm_stream_ss</a></li><li><a href="stdarch_x86/fn._mm_sub_epi16.html">stdarch_x86::_mm_sub_epi16</a></li><li><a href="stdarch_x86/fn._mm_sub_epi32.html">stdarch_x86::_mm_sub_epi32</a></li><li><a href="stdarch_x86/fn._mm_sub_epi64.html">stdarch_x86::_mm_sub_epi64</a></li><li><a href="stdarch_x86/fn._mm_sub_epi8.html">stdarch_x86::_mm_sub_epi8</a></li><li><a href="stdarch_x86/fn._mm_sub_pd.html">stdarch_x86::_mm_sub_pd</a></li><li><a href="stdarch_x86/fn._mm_sub_ph.html">stdarch_x86::_mm_sub_ph</a></li><li><a href="stdarch_x86/fn._mm_sub_ps.html">stdarch_x86::_mm_sub_ps</a></li><li><a href="stdarch_x86/fn._mm_sub_round_sd.html">stdarch_x86::_mm_sub_round_sd</a></li><li><a href="stdarch_x86/fn._mm_sub_round_sh.html">stdarch_x86::_mm_sub_round_sh</a></li><li><a href="stdarch_x86/fn._mm_sub_round_ss.html">stdarch_x86::_mm_sub_round_ss</a></li><li><a href="stdarch_x86/fn._mm_sub_sd.html">stdarch_x86::_mm_sub_sd</a></li><li><a href="stdarch_x86/fn._mm_sub_sh.html">stdarch_x86::_mm_sub_sh</a></li><li><a href="stdarch_x86/fn._mm_sub_ss.html">stdarch_x86::_mm_sub_ss</a></li><li><a href="stdarch_x86/fn._mm_subs_epi16.html">stdarch_x86::_mm_subs_epi16</a></li><li><a href="stdarch_x86/fn._mm_subs_epi8.html">stdarch_x86::_mm_subs_epi8</a></li><li><a href="stdarch_x86/fn._mm_subs_epu16.html">stdarch_x86::_mm_subs_epu16</a></li><li><a href="stdarch_x86/fn._mm_subs_epu8.html">stdarch_x86::_mm_subs_epu8</a></li><li><a href="stdarch_x86/fn._mm_ternarylogic_epi32.html">stdarch_x86::_mm_ternarylogic_epi32</a></li><li><a href="stdarch_x86/fn._mm_ternarylogic_epi64.html">stdarch_x86::_mm_ternarylogic_epi64</a></li><li><a href="stdarch_x86/fn._mm_test_all_ones.html">stdarch_x86::_mm_test_all_ones</a></li><li><a href="stdarch_x86/fn._mm_test_all_zeros.html">stdarch_x86::_mm_test_all_zeros</a></li><li><a href="stdarch_x86/fn._mm_test_epi16_mask.html">stdarch_x86::_mm_test_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_test_epi32_mask.html">stdarch_x86::_mm_test_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_test_epi64_mask.html">stdarch_x86::_mm_test_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_test_epi8_mask.html">stdarch_x86::_mm_test_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_test_mix_ones_zeros.html">stdarch_x86::_mm_test_mix_ones_zeros</a></li><li><a href="stdarch_x86/fn._mm_testc_pd.html">stdarch_x86::_mm_testc_pd</a></li><li><a href="stdarch_x86/fn._mm_testc_ps.html">stdarch_x86::_mm_testc_ps</a></li><li><a href="stdarch_x86/fn._mm_testc_si128.html">stdarch_x86::_mm_testc_si128</a></li><li><a href="stdarch_x86/fn._mm_testn_epi16_mask.html">stdarch_x86::_mm_testn_epi16_mask</a></li><li><a href="stdarch_x86/fn._mm_testn_epi32_mask.html">stdarch_x86::_mm_testn_epi32_mask</a></li><li><a href="stdarch_x86/fn._mm_testn_epi64_mask.html">stdarch_x86::_mm_testn_epi64_mask</a></li><li><a href="stdarch_x86/fn._mm_testn_epi8_mask.html">stdarch_x86::_mm_testn_epi8_mask</a></li><li><a href="stdarch_x86/fn._mm_testnzc_pd.html">stdarch_x86::_mm_testnzc_pd</a></li><li><a href="stdarch_x86/fn._mm_testnzc_ps.html">stdarch_x86::_mm_testnzc_ps</a></li><li><a href="stdarch_x86/fn._mm_testnzc_si128.html">stdarch_x86::_mm_testnzc_si128</a></li><li><a href="stdarch_x86/fn._mm_testz_pd.html">stdarch_x86::_mm_testz_pd</a></li><li><a href="stdarch_x86/fn._mm_testz_ps.html">stdarch_x86::_mm_testz_ps</a></li><li><a href="stdarch_x86/fn._mm_testz_si128.html">stdarch_x86::_mm_testz_si128</a></li><li><a href="stdarch_x86/fn._mm_tzcnt_32.html">stdarch_x86::_mm_tzcnt_32</a></li><li><a href="stdarch_x86/fn._mm_tzcnt_64.html">stdarch_x86::_mm_tzcnt_64</a></li><li><a href="stdarch_x86/fn._mm_ucomieq_sd.html">stdarch_x86::_mm_ucomieq_sd</a></li><li><a href="stdarch_x86/fn._mm_ucomieq_sh.html">stdarch_x86::_mm_ucomieq_sh</a></li><li><a href="stdarch_x86/fn._mm_ucomieq_ss.html">stdarch_x86::_mm_ucomieq_ss</a></li><li><a href="stdarch_x86/fn._mm_ucomige_sd.html">stdarch_x86::_mm_ucomige_sd</a></li><li><a href="stdarch_x86/fn._mm_ucomige_sh.html">stdarch_x86::_mm_ucomige_sh</a></li><li><a href="stdarch_x86/fn._mm_ucomige_ss.html">stdarch_x86::_mm_ucomige_ss</a></li><li><a href="stdarch_x86/fn._mm_ucomigt_sd.html">stdarch_x86::_mm_ucomigt_sd</a></li><li><a href="stdarch_x86/fn._mm_ucomigt_sh.html">stdarch_x86::_mm_ucomigt_sh</a></li><li><a href="stdarch_x86/fn._mm_ucomigt_ss.html">stdarch_x86::_mm_ucomigt_ss</a></li><li><a href="stdarch_x86/fn._mm_ucomile_sd.html">stdarch_x86::_mm_ucomile_sd</a></li><li><a href="stdarch_x86/fn._mm_ucomile_sh.html">stdarch_x86::_mm_ucomile_sh</a></li><li><a href="stdarch_x86/fn._mm_ucomile_ss.html">stdarch_x86::_mm_ucomile_ss</a></li><li><a href="stdarch_x86/fn._mm_ucomilt_sd.html">stdarch_x86::_mm_ucomilt_sd</a></li><li><a href="stdarch_x86/fn._mm_ucomilt_sh.html">stdarch_x86::_mm_ucomilt_sh</a></li><li><a href="stdarch_x86/fn._mm_ucomilt_ss.html">stdarch_x86::_mm_ucomilt_ss</a></li><li><a href="stdarch_x86/fn._mm_ucomineq_sd.html">stdarch_x86::_mm_ucomineq_sd</a></li><li><a href="stdarch_x86/fn._mm_ucomineq_sh.html">stdarch_x86::_mm_ucomineq_sh</a></li><li><a href="stdarch_x86/fn._mm_ucomineq_ss.html">stdarch_x86::_mm_ucomineq_ss</a></li><li><a href="stdarch_x86/fn._mm_undefined_pd.html">stdarch_x86::_mm_undefined_pd</a></li><li><a href="stdarch_x86/fn._mm_undefined_ph.html">stdarch_x86::_mm_undefined_ph</a></li><li><a href="stdarch_x86/fn._mm_undefined_ps.html">stdarch_x86::_mm_undefined_ps</a></li><li><a href="stdarch_x86/fn._mm_undefined_si128.html">stdarch_x86::_mm_undefined_si128</a></li><li><a href="stdarch_x86/fn._mm_unpackhi_epi16.html">stdarch_x86::_mm_unpackhi_epi16</a></li><li><a href="stdarch_x86/fn._mm_unpackhi_epi32.html">stdarch_x86::_mm_unpackhi_epi32</a></li><li><a href="stdarch_x86/fn._mm_unpackhi_epi64.html">stdarch_x86::_mm_unpackhi_epi64</a></li><li><a href="stdarch_x86/fn._mm_unpackhi_epi8.html">stdarch_x86::_mm_unpackhi_epi8</a></li><li><a href="stdarch_x86/fn._mm_unpackhi_pd.html">stdarch_x86::_mm_unpackhi_pd</a></li><li><a href="stdarch_x86/fn._mm_unpackhi_ps.html">stdarch_x86::_mm_unpackhi_ps</a></li><li><a href="stdarch_x86/fn._mm_unpacklo_epi16.html">stdarch_x86::_mm_unpacklo_epi16</a></li><li><a href="stdarch_x86/fn._mm_unpacklo_epi32.html">stdarch_x86::_mm_unpacklo_epi32</a></li><li><a href="stdarch_x86/fn._mm_unpacklo_epi64.html">stdarch_x86::_mm_unpacklo_epi64</a></li><li><a href="stdarch_x86/fn._mm_unpacklo_epi8.html">stdarch_x86::_mm_unpacklo_epi8</a></li><li><a href="stdarch_x86/fn._mm_unpacklo_pd.html">stdarch_x86::_mm_unpacklo_pd</a></li><li><a href="stdarch_x86/fn._mm_unpacklo_ps.html">stdarch_x86::_mm_unpacklo_ps</a></li><li><a href="stdarch_x86/fn._mm_xor_epi32.html">stdarch_x86::_mm_xor_epi32</a></li><li><a href="stdarch_x86/fn._mm_xor_epi64.html">stdarch_x86::_mm_xor_epi64</a></li><li><a href="stdarch_x86/fn._mm_xor_pd.html">stdarch_x86::_mm_xor_pd</a></li><li><a href="stdarch_x86/fn._mm_xor_ps.html">stdarch_x86::_mm_xor_ps</a></li><li><a href="stdarch_x86/fn._mm_xor_si128.html">stdarch_x86::_mm_xor_si128</a></li><li><a href="stdarch_x86/fn._mulx_u32.html">stdarch_x86::_mulx_u32</a></li><li><a href="stdarch_x86/fn._mulx_u64.html">stdarch_x86::_mulx_u64</a></li><li><a href="stdarch_x86/fn._pdep_u32.html">stdarch_x86::_pdep_u32</a></li><li><a href="stdarch_x86/fn._pdep_u64.html">stdarch_x86::_pdep_u64</a></li><li><a href="stdarch_x86/fn._pext_u32.html">stdarch_x86::_pext_u32</a></li><li><a href="stdarch_x86/fn._pext_u64.html">stdarch_x86::_pext_u64</a></li><li><a href="stdarch_x86/fn._popcnt32.html">stdarch_x86::_popcnt32</a></li><li><a href="stdarch_x86/fn._popcnt64.html">stdarch_x86::_popcnt64</a></li><li><a href="stdarch_x86/fn._rdrand16_step.html">stdarch_x86::_rdrand16_step</a></li><li><a href="stdarch_x86/fn._rdrand32_step.html">stdarch_x86::_rdrand32_step</a></li><li><a href="stdarch_x86/fn._rdrand64_step.html">stdarch_x86::_rdrand64_step</a></li><li><a href="stdarch_x86/fn._rdseed16_step.html">stdarch_x86::_rdseed16_step</a></li><li><a href="stdarch_x86/fn._rdseed32_step.html">stdarch_x86::_rdseed32_step</a></li><li><a href="stdarch_x86/fn._rdseed64_step.html">stdarch_x86::_rdseed64_step</a></li><li><a href="stdarch_x86/fn._rdtsc.html">stdarch_x86::_rdtsc</a></li><li><a href="stdarch_x86/fn._store_mask16.html">stdarch_x86::_store_mask16</a></li><li><a href="stdarch_x86/fn._store_mask32.html">stdarch_x86::_store_mask32</a></li><li><a href="stdarch_x86/fn._store_mask64.html">stdarch_x86::_store_mask64</a></li><li><a href="stdarch_x86/fn._store_mask8.html">stdarch_x86::_store_mask8</a></li><li><a href="stdarch_x86/fn._subborrow_u32.html">stdarch_x86::_subborrow_u32</a></li><li><a href="stdarch_x86/fn._subborrow_u64.html">stdarch_x86::_subborrow_u64</a></li><li><a href="stdarch_x86/fn._t1mskc_u32.html">stdarch_x86::_t1mskc_u32</a></li><li><a href="stdarch_x86/fn._t1mskc_u64.html">stdarch_x86::_t1mskc_u64</a></li><li><a href="stdarch_x86/fn._tile_cmmimfp16ps.html">stdarch_x86::_tile_cmmimfp16ps</a></li><li><a href="stdarch_x86/fn._tile_cmmrlfp16ps.html">stdarch_x86::_tile_cmmrlfp16ps</a></li><li><a href="stdarch_x86/fn._tile_dpbf16ps.html">stdarch_x86::_tile_dpbf16ps</a></li><li><a href="stdarch_x86/fn._tile_dpbssd.html">stdarch_x86::_tile_dpbssd</a></li><li><a href="stdarch_x86/fn._tile_dpbsud.html">stdarch_x86::_tile_dpbsud</a></li><li><a href="stdarch_x86/fn._tile_dpbusd.html">stdarch_x86::_tile_dpbusd</a></li><li><a href="stdarch_x86/fn._tile_dpbuud.html">stdarch_x86::_tile_dpbuud</a></li><li><a href="stdarch_x86/fn._tile_dpfp16ps.html">stdarch_x86::_tile_dpfp16ps</a></li><li><a href="stdarch_x86/fn._tile_loadconfig.html">stdarch_x86::_tile_loadconfig</a></li><li><a href="stdarch_x86/fn._tile_loadd.html">stdarch_x86::_tile_loadd</a></li><li><a href="stdarch_x86/fn._tile_release.html">stdarch_x86::_tile_release</a></li><li><a href="stdarch_x86/fn._tile_storeconfig.html">stdarch_x86::_tile_storeconfig</a></li><li><a href="stdarch_x86/fn._tile_stored.html">stdarch_x86::_tile_stored</a></li><li><a href="stdarch_x86/fn._tile_stream_loadd.html">stdarch_x86::_tile_stream_loadd</a></li><li><a href="stdarch_x86/fn._tile_zero.html">stdarch_x86::_tile_zero</a></li><li><a href="stdarch_x86/fn._tzcnt_u16.html">stdarch_x86::_tzcnt_u16</a></li><li><a href="stdarch_x86/fn._tzcnt_u32.html">stdarch_x86::_tzcnt_u32</a></li><li><a href="stdarch_x86/fn._tzcnt_u64.html">stdarch_x86::_tzcnt_u64</a></li><li><a href="stdarch_x86/fn._tzmsk_u32.html">stdarch_x86::_tzmsk_u32</a></li><li><a href="stdarch_x86/fn._tzmsk_u64.html">stdarch_x86::_tzmsk_u64</a></li><li><a href="stdarch_x86/fn._xabort.html">stdarch_x86::_xabort</a></li><li><a href="stdarch_x86/fn._xabort_code.html">stdarch_x86::_xabort_code</a></li><li><a href="stdarch_x86/fn._xbegin.html">stdarch_x86::_xbegin</a></li><li><a href="stdarch_x86/fn._xend.html">stdarch_x86::_xend</a></li><li><a href="stdarch_x86/fn._xgetbv.html">stdarch_x86::_xgetbv</a></li><li><a href="stdarch_x86/fn._xrstor.html">stdarch_x86::_xrstor</a></li><li><a href="stdarch_x86/fn._xrstor64.html">stdarch_x86::_xrstor64</a></li><li><a href="stdarch_x86/fn._xrstors.html">stdarch_x86::_xrstors</a></li><li><a href="stdarch_x86/fn._xrstors64.html">stdarch_x86::_xrstors64</a></li><li><a href="stdarch_x86/fn._xsave.html">stdarch_x86::_xsave</a></li><li><a href="stdarch_x86/fn._xsave64.html">stdarch_x86::_xsave64</a></li><li><a href="stdarch_x86/fn._xsavec.html">stdarch_x86::_xsavec</a></li><li><a href="stdarch_x86/fn._xsavec64.html">stdarch_x86::_xsavec64</a></li><li><a href="stdarch_x86/fn._xsaveopt.html">stdarch_x86::_xsaveopt</a></li><li><a href="stdarch_x86/fn._xsaveopt64.html">stdarch_x86::_xsaveopt64</a></li><li><a href="stdarch_x86/fn._xsaves.html">stdarch_x86::_xsaves</a></li><li><a href="stdarch_x86/fn._xsaves64.html">stdarch_x86::_xsaves64</a></li><li><a href="stdarch_x86/fn._xsetbv.html">stdarch_x86::_xsetbv</a></li><li><a href="stdarch_x86/fn._xtest.html">stdarch_x86::_xtest</a></li><li><a href="stdarch_x86/fn.cmpxchg16b.html">stdarch_x86::cmpxchg16b</a></li><li><a href="fn.to_bcd8.html">to_bcd8</a></li><li><a href="fn.to_decimal.html">to_decimal</a></li><li><a href="fn.umul128.html">umul128</a></li><li><a href="fn.umul128_hi64.html">umul128_hi64</a></li><li><a href="fn.umul192_hi128.html">umul192_hi128</a></li><li><a href="fn.umulhi_inexact_to_odd.html">umulhi_inexact_to_odd</a></li><li><a href="fn.write.html">write</a></li><li><a href="fn.write8.html">write8</a></li><li><a href="fn.write_if.html">write_if</a></li><li><a href="fn.write_significand17.html">write_significand17</a></li><li><a href="fn.write_significand9.html">write_significand9</a></li></ul><h3 id="types">Type Aliases</h3><ul class="all-items"><li><a href="stdarch_x86/type._MM_CMPINT_ENUM.html">stdarch_x86::_MM_CMPINT_ENUM</a></li><li><a href="stdarch_x86/type._MM_MANTISSA_NORM_ENUM.html">stdarch_x86::_MM_MANTISSA_NORM_ENUM</a></li><li><a href="stdarch_x86/type._MM_MANTISSA_SIGN_ENUM.html">stdarch_x86::_MM_MANTISSA_SIGN_ENUM</a></li><li><a href="stdarch_x86/type._MM_PERM_ENUM.html">stdarch_x86::_MM_PERM_ENUM</a></li><li><a href="stdarch_x86/type.__mmask16.html">stdarch_x86::__mmask16</a></li><li><a href="stdarch_x86/type.__mmask32.html">stdarch_x86::__mmask32</a></li><li><a href="stdarch_x86/type.__mmask64.html">stdarch_x86::__mmask64</a></li><li><a href="stdarch_x86/type.__mmask8.html">stdarch_x86::__mmask8</a></li></ul><h3 id="statics">Statics</h3><ul class="all-items"><li><a href="static.DIGITS2.html">DIGITS2</a></li><li><a href="static.EXP_SHIFTS.html">EXP_SHIFTS</a></li><li><a href="static.POW10_SIGNIFICANDS.html">POW10_SIGNIFICANDS</a></li></ul><h3 id="constants">Constants</h3><ul class="all-items"><li><a href="constant.BUFFER_SIZE.html">BUFFER_SIZE</a></li><li><a href="constant.DIV100_EXP.html">DIV100_EXP</a></li><li><a href="constant.DIV100_SIG.html">DIV100_SIG</a></li><li><a href="constant.DIV10K_EXP.html">DIV10K_EXP</a></li><li><a href="constant.DIV10K_SIG.html">DIV10K_SIG</a></li><li><a href="constant.DIV10_EXP.html">DIV10_EXP</a></li><li><a href="constant.DIV10_SIG.html">DIV10_SIG</a></li><li><a href="constant.INFINITY.html">INFINITY</a></li><li><a href="constant.NAN.html">NAN</a></li><li><a href="constant.NEG10.html">NEG10</a></li><li><a href="constant.NEG100.html">NEG100</a></li><li><a href="constant.NEG10K.html">NEG10K</a></li><li><a href="constant.NEG_INFINITY.html">NEG_INFINITY</a></li><li><a href="constant.USE_UMUL128_HI64.html">USE_UMUL128_HI64</a></li><li><a href="constant.ZEROS.html">ZEROS</a></li><li><a href="stdarch_x86/constant._CMP_EQ_OQ.html">stdarch_x86::_CMP_EQ_OQ</a></li><li><a href="stdarch_x86/constant._CMP_EQ_OS.html">stdarch_x86::_CMP_EQ_OS</a></li><li><a href="stdarch_x86/constant._CMP_EQ_UQ.html">stdarch_x86::_CMP_EQ_UQ</a></li><li><a href="stdarch_x86/constant._CMP_EQ_US.html">stdarch_x86::_CMP_EQ_US</a></li><li><a href="stdarch_x86/constant._CMP_FALSE_OQ.html">stdarch_x86::_CMP_FALSE_OQ</a></li><li><a href="stdarch_x86/constant._CMP_FALSE_OS.html">stdarch_x86::_CMP_FALSE_OS</a></li><li><a href="stdarch_x86/constant._CMP_GE_OQ.html">stdarch_x86::_CMP_GE_OQ</a></li><li><a href="stdarch_x86/constant._CMP_GE_OS.html">stdarch_x86::_CMP_GE_OS</a></li><li><a href="stdarch_x86/constant._CMP_GT_OQ.html">stdarch_x86::_CMP_GT_OQ</a></li><li><a href="stdarch_x86/constant._CMP_GT_OS.html">stdarch_x86::_CMP_GT_OS</a></li><li><a href="stdarch_x86/constant._CMP_LE_OQ.html">stdarch_x86::_CMP_LE_OQ</a></li><li><a href="stdarch_x86/constant._CMP_LE_OS.html">stdarch_x86::_CMP_LE_OS</a></li><li><a href="stdarch_x86/constant._CMP_LT_OQ.html">stdarch_x86::_CMP_LT_OQ</a></li><li><a href="stdarch_x86/constant._CMP_LT_OS.html">stdarch_x86::_CMP_LT_OS</a></li><li><a href="stdarch_x86/constant._CMP_NEQ_OQ.html">stdarch_x86::_CMP_NEQ_OQ</a></li><li><a href="stdarch_x86/constant._CMP_NEQ_OS.html">stdarch_x86::_CMP_NEQ_OS</a></li><li><a href="stdarch_x86/constant._CMP_NEQ_UQ.html">stdarch_x86::_CMP_NEQ_UQ</a></li><li><a href="stdarch_x86/constant._CMP_NEQ_US.html">stdarch_x86::_CMP_NEQ_US</a></li><li><a href="stdarch_x86/constant._CMP_NGE_UQ.html">stdarch_x86::_CMP_NGE_UQ</a></li><li><a href="stdarch_x86/constant._CMP_NGE_US.html">stdarch_x86::_CMP_NGE_US</a></li><li><a href="stdarch_x86/constant._CMP_NGT_UQ.html">stdarch_x86::_CMP_NGT_UQ</a></li><li><a href="stdarch_x86/constant._CMP_NGT_US.html">stdarch_x86::_CMP_NGT_US</a></li><li><a href="stdarch_x86/constant._CMP_NLE_UQ.html">stdarch_x86::_CMP_NLE_UQ</a></li><li><a href="stdarch_x86/constant._CMP_NLE_US.html">stdarch_x86::_CMP_NLE_US</a></li><li><a href="stdarch_x86/constant._CMP_NLT_UQ.html">stdarch_x86::_CMP_NLT_UQ</a></li><li><a href="stdarch_x86/constant._CMP_NLT_US.html">stdarch_x86::_CMP_NLT_US</a></li><li><a href="stdarch_x86/constant._CMP_ORD_Q.html">stdarch_x86::_CMP_ORD_Q</a></li><li><a href="stdarch_x86/constant._CMP_ORD_S.html">stdarch_x86::_CMP_ORD_S</a></li><li><a href="stdarch_x86/constant._CMP_TRUE_UQ.html">stdarch_x86::_CMP_TRUE_UQ</a></li><li><a href="stdarch_x86/constant._CMP_TRUE_US.html">stdarch_x86::_CMP_TRUE_US</a></li><li><a href="stdarch_x86/constant._CMP_UNORD_Q.html">stdarch_x86::_CMP_UNORD_Q</a></li><li><a href="stdarch_x86/constant._CMP_UNORD_S.html">stdarch_x86::_CMP_UNORD_S</a></li><li><a href="stdarch_x86/constant._MM_CMPINT_EQ.html">stdarch_x86::_MM_CMPINT_EQ</a></li><li><a href="stdarch_x86/constant._MM_CMPINT_FALSE.html">stdarch_x86::_MM_CMPINT_FALSE</a></li><li><a href="stdarch_x86/constant._MM_CMPINT_LE.html">stdarch_x86::_MM_CMPINT_LE</a></li><li><a href="stdarch_x86/constant._MM_CMPINT_LT.html">stdarch_x86::_MM_CMPINT_LT</a></li><li><a href="stdarch_x86/constant._MM_CMPINT_NE.html">stdarch_x86::_MM_CMPINT_NE</a></li><li><a href="stdarch_x86/constant._MM_CMPINT_NLE.html">stdarch_x86::_MM_CMPINT_NLE</a></li><li><a href="stdarch_x86/constant._MM_CMPINT_NLT.html">stdarch_x86::_MM_CMPINT_NLT</a></li><li><a href="stdarch_x86/constant._MM_CMPINT_TRUE.html">stdarch_x86::_MM_CMPINT_TRUE</a></li><li><a href="stdarch_x86/constant._MM_EXCEPT_DENORM.html">stdarch_x86::_MM_EXCEPT_DENORM</a></li><li><a href="stdarch_x86/constant._MM_EXCEPT_DIV_ZERO.html">stdarch_x86::_MM_EXCEPT_DIV_ZERO</a></li><li><a href="stdarch_x86/constant._MM_EXCEPT_INEXACT.html">stdarch_x86::_MM_EXCEPT_INEXACT</a></li><li><a href="stdarch_x86/constant._MM_EXCEPT_INVALID.html">stdarch_x86::_MM_EXCEPT_INVALID</a></li><li><a href="stdarch_x86/constant._MM_EXCEPT_MASK.html">stdarch_x86::_MM_EXCEPT_MASK</a></li><li><a href="stdarch_x86/constant._MM_EXCEPT_OVERFLOW.html">stdarch_x86::_MM_EXCEPT_OVERFLOW</a></li><li><a href="stdarch_x86/constant._MM_EXCEPT_UNDERFLOW.html">stdarch_x86::_MM_EXCEPT_UNDERFLOW</a></li><li><a href="stdarch_x86/constant._MM_FLUSH_ZERO_MASK.html">stdarch_x86::_MM_FLUSH_ZERO_MASK</a></li><li><a href="stdarch_x86/constant._MM_FLUSH_ZERO_OFF.html">stdarch_x86::_MM_FLUSH_ZERO_OFF</a></li><li><a href="stdarch_x86/constant._MM_FLUSH_ZERO_ON.html">stdarch_x86::_MM_FLUSH_ZERO_ON</a></li><li><a href="stdarch_x86/constant._MM_FROUND_CEIL.html">stdarch_x86::_MM_FROUND_CEIL</a></li><li><a href="stdarch_x86/constant._MM_FROUND_CUR_DIRECTION.html">stdarch_x86::_MM_FROUND_CUR_DIRECTION</a></li><li><a href="stdarch_x86/constant._MM_FROUND_FLOOR.html">stdarch_x86::_MM_FROUND_FLOOR</a></li><li><a href="stdarch_x86/constant._MM_FROUND_NEARBYINT.html">stdarch_x86::_MM_FROUND_NEARBYINT</a></li><li><a href="stdarch_x86/constant._MM_FROUND_NINT.html">stdarch_x86::_MM_FROUND_NINT</a></li><li><a href="stdarch_x86/constant._MM_FROUND_NO_EXC.html">stdarch_x86::_MM_FROUND_NO_EXC</a></li><li><a href="stdarch_x86/constant._MM_FROUND_RAISE_EXC.html">stdarch_x86::_MM_FROUND_RAISE_EXC</a></li><li><a href="stdarch_x86/constant._MM_FROUND_RINT.html">stdarch_x86::_MM_FROUND_RINT</a></li><li><a href="stdarch_x86/constant._MM_FROUND_TO_NEAREST_INT.html">stdarch_x86::_MM_FROUND_TO_NEAREST_INT</a></li><li><a href="stdarch_x86/constant._MM_FROUND_TO_NEG_INF.html">stdarch_x86::_MM_FROUND_TO_NEG_INF</a></li><li><a href="stdarch_x86/constant._MM_FROUND_TO_POS_INF.html">stdarch_x86::_MM_FROUND_TO_POS_INF</a></li><li><a href="stdarch_x86/constant._MM_FROUND_TO_ZERO.html">stdarch_x86::_MM_FROUND_TO_ZERO</a></li><li><a href="stdarch_x86/constant._MM_FROUND_TRUNC.html">stdarch_x86::_MM_FROUND_TRUNC</a></li><li><a href="stdarch_x86/constant._MM_HINT_ET0.html">stdarch_x86::_MM_HINT_ET0</a></li><li><a href="stdarch_x86/constant._MM_HINT_ET1.html">stdarch_x86::_MM_HINT_ET1</a></li><li><a href="stdarch_x86/constant._MM_HINT_NTA.html">stdarch_x86::_MM_HINT_NTA</a></li><li><a href="stdarch_x86/constant._MM_HINT_T0.html">stdarch_x86::_MM_HINT_T0</a></li><li><a href="stdarch_x86/constant._MM_HINT_T1.html">stdarch_x86::_MM_HINT_T1</a></li><li><a href="stdarch_x86/constant._MM_HINT_T2.html">stdarch_x86::_MM_HINT_T2</a></li><li><a href="stdarch_x86/constant._MM_MANT_NORM_1_2.html">stdarch_x86::_MM_MANT_NORM_1_2</a></li><li><a href="stdarch_x86/constant._MM_MANT_NORM_P5_1.html">stdarch_x86::_MM_MANT_NORM_P5_1</a></li><li><a href="stdarch_x86/constant._MM_MANT_NORM_P5_2.html">stdarch_x86::_MM_MANT_NORM_P5_2</a></li><li><a href="stdarch_x86/constant._MM_MANT_NORM_P75_1P5.html">stdarch_x86::_MM_MANT_NORM_P75_1P5</a></li><li><a href="stdarch_x86/constant._MM_MANT_SIGN_NAN.html">stdarch_x86::_MM_MANT_SIGN_NAN</a></li><li><a href="stdarch_x86/constant._MM_MANT_SIGN_SRC.html">stdarch_x86::_MM_MANT_SIGN_SRC</a></li><li><a href="stdarch_x86/constant._MM_MANT_SIGN_ZERO.html">stdarch_x86::_MM_MANT_SIGN_ZERO</a></li><li><a href="stdarch_x86/constant._MM_MASK_DENORM.html">stdarch_x86::_MM_MASK_DENORM</a></li><li><a href="stdarch_x86/constant._MM_MASK_DIV_ZERO.html">stdarch_x86::_MM_MASK_DIV_ZERO</a></li><li><a href="stdarch_x86/constant._MM_MASK_INEXACT.html">stdarch_x86::_MM_MASK_INEXACT</a></li><li><a href="stdarch_x86/constant._MM_MASK_INVALID.html">stdarch_x86::_MM_MASK_INVALID</a></li><li><a href="stdarch_x86/constant._MM_MASK_MASK.html">stdarch_x86::_MM_MASK_MASK</a></li><li><a href="stdarch_x86/constant._MM_MASK_OVERFLOW.html">stdarch_x86::_MM_MASK_OVERFLOW</a></li><li><a href="stdarch_x86/constant._MM_MASK_UNDERFLOW.html">stdarch_x86::_MM_MASK_UNDERFLOW</a></li><li><a href="stdarch_x86/constant._MM_PERM_AAAA.html">stdarch_x86::_MM_PERM_AAAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_AAAB.html">stdarch_x86::_MM_PERM_AAAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_AAAC.html">stdarch_x86::_MM_PERM_AAAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_AAAD.html">stdarch_x86::_MM_PERM_AAAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_AABA.html">stdarch_x86::_MM_PERM_AABA</a></li><li><a href="stdarch_x86/constant._MM_PERM_AABB.html">stdarch_x86::_MM_PERM_AABB</a></li><li><a href="stdarch_x86/constant._MM_PERM_AABC.html">stdarch_x86::_MM_PERM_AABC</a></li><li><a href="stdarch_x86/constant._MM_PERM_AABD.html">stdarch_x86::_MM_PERM_AABD</a></li><li><a href="stdarch_x86/constant._MM_PERM_AACA.html">stdarch_x86::_MM_PERM_AACA</a></li><li><a href="stdarch_x86/constant._MM_PERM_AACB.html">stdarch_x86::_MM_PERM_AACB</a></li><li><a href="stdarch_x86/constant._MM_PERM_AACC.html">stdarch_x86::_MM_PERM_AACC</a></li><li><a href="stdarch_x86/constant._MM_PERM_AACD.html">stdarch_x86::_MM_PERM_AACD</a></li><li><a href="stdarch_x86/constant._MM_PERM_AADA.html">stdarch_x86::_MM_PERM_AADA</a></li><li><a href="stdarch_x86/constant._MM_PERM_AADB.html">stdarch_x86::_MM_PERM_AADB</a></li><li><a href="stdarch_x86/constant._MM_PERM_AADC.html">stdarch_x86::_MM_PERM_AADC</a></li><li><a href="stdarch_x86/constant._MM_PERM_AADD.html">stdarch_x86::_MM_PERM_AADD</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABAA.html">stdarch_x86::_MM_PERM_ABAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABAB.html">stdarch_x86::_MM_PERM_ABAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABAC.html">stdarch_x86::_MM_PERM_ABAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABAD.html">stdarch_x86::_MM_PERM_ABAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABBA.html">stdarch_x86::_MM_PERM_ABBA</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABBB.html">stdarch_x86::_MM_PERM_ABBB</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABBC.html">stdarch_x86::_MM_PERM_ABBC</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABBD.html">stdarch_x86::_MM_PERM_ABBD</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABCA.html">stdarch_x86::_MM_PERM_ABCA</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABCB.html">stdarch_x86::_MM_PERM_ABCB</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABCC.html">stdarch_x86::_MM_PERM_ABCC</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABCD.html">stdarch_x86::_MM_PERM_ABCD</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABDA.html">stdarch_x86::_MM_PERM_ABDA</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABDB.html">stdarch_x86::_MM_PERM_ABDB</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABDC.html">stdarch_x86::_MM_PERM_ABDC</a></li><li><a href="stdarch_x86/constant._MM_PERM_ABDD.html">stdarch_x86::_MM_PERM_ABDD</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACAA.html">stdarch_x86::_MM_PERM_ACAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACAB.html">stdarch_x86::_MM_PERM_ACAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACAC.html">stdarch_x86::_MM_PERM_ACAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACAD.html">stdarch_x86::_MM_PERM_ACAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACBA.html">stdarch_x86::_MM_PERM_ACBA</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACBB.html">stdarch_x86::_MM_PERM_ACBB</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACBC.html">stdarch_x86::_MM_PERM_ACBC</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACBD.html">stdarch_x86::_MM_PERM_ACBD</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACCA.html">stdarch_x86::_MM_PERM_ACCA</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACCB.html">stdarch_x86::_MM_PERM_ACCB</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACCC.html">stdarch_x86::_MM_PERM_ACCC</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACCD.html">stdarch_x86::_MM_PERM_ACCD</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACDA.html">stdarch_x86::_MM_PERM_ACDA</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACDB.html">stdarch_x86::_MM_PERM_ACDB</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACDC.html">stdarch_x86::_MM_PERM_ACDC</a></li><li><a href="stdarch_x86/constant._MM_PERM_ACDD.html">stdarch_x86::_MM_PERM_ACDD</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADAA.html">stdarch_x86::_MM_PERM_ADAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADAB.html">stdarch_x86::_MM_PERM_ADAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADAC.html">stdarch_x86::_MM_PERM_ADAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADAD.html">stdarch_x86::_MM_PERM_ADAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADBA.html">stdarch_x86::_MM_PERM_ADBA</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADBB.html">stdarch_x86::_MM_PERM_ADBB</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADBC.html">stdarch_x86::_MM_PERM_ADBC</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADBD.html">stdarch_x86::_MM_PERM_ADBD</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADCA.html">stdarch_x86::_MM_PERM_ADCA</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADCB.html">stdarch_x86::_MM_PERM_ADCB</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADCC.html">stdarch_x86::_MM_PERM_ADCC</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADCD.html">stdarch_x86::_MM_PERM_ADCD</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADDA.html">stdarch_x86::_MM_PERM_ADDA</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADDB.html">stdarch_x86::_MM_PERM_ADDB</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADDC.html">stdarch_x86::_MM_PERM_ADDC</a></li><li><a href="stdarch_x86/constant._MM_PERM_ADDD.html">stdarch_x86::_MM_PERM_ADDD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BAAA.html">stdarch_x86::_MM_PERM_BAAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BAAB.html">stdarch_x86::_MM_PERM_BAAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BAAC.html">stdarch_x86::_MM_PERM_BAAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BAAD.html">stdarch_x86::_MM_PERM_BAAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BABA.html">stdarch_x86::_MM_PERM_BABA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BABB.html">stdarch_x86::_MM_PERM_BABB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BABC.html">stdarch_x86::_MM_PERM_BABC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BABD.html">stdarch_x86::_MM_PERM_BABD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BACA.html">stdarch_x86::_MM_PERM_BACA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BACB.html">stdarch_x86::_MM_PERM_BACB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BACC.html">stdarch_x86::_MM_PERM_BACC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BACD.html">stdarch_x86::_MM_PERM_BACD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BADA.html">stdarch_x86::_MM_PERM_BADA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BADB.html">stdarch_x86::_MM_PERM_BADB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BADC.html">stdarch_x86::_MM_PERM_BADC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BADD.html">stdarch_x86::_MM_PERM_BADD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBAA.html">stdarch_x86::_MM_PERM_BBAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBAB.html">stdarch_x86::_MM_PERM_BBAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBAC.html">stdarch_x86::_MM_PERM_BBAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBAD.html">stdarch_x86::_MM_PERM_BBAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBBA.html">stdarch_x86::_MM_PERM_BBBA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBBB.html">stdarch_x86::_MM_PERM_BBBB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBBC.html">stdarch_x86::_MM_PERM_BBBC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBBD.html">stdarch_x86::_MM_PERM_BBBD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBCA.html">stdarch_x86::_MM_PERM_BBCA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBCB.html">stdarch_x86::_MM_PERM_BBCB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBCC.html">stdarch_x86::_MM_PERM_BBCC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBCD.html">stdarch_x86::_MM_PERM_BBCD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBDA.html">stdarch_x86::_MM_PERM_BBDA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBDB.html">stdarch_x86::_MM_PERM_BBDB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBDC.html">stdarch_x86::_MM_PERM_BBDC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BBDD.html">stdarch_x86::_MM_PERM_BBDD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCAA.html">stdarch_x86::_MM_PERM_BCAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCAB.html">stdarch_x86::_MM_PERM_BCAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCAC.html">stdarch_x86::_MM_PERM_BCAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCAD.html">stdarch_x86::_MM_PERM_BCAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCBA.html">stdarch_x86::_MM_PERM_BCBA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCBB.html">stdarch_x86::_MM_PERM_BCBB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCBC.html">stdarch_x86::_MM_PERM_BCBC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCBD.html">stdarch_x86::_MM_PERM_BCBD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCCA.html">stdarch_x86::_MM_PERM_BCCA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCCB.html">stdarch_x86::_MM_PERM_BCCB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCCC.html">stdarch_x86::_MM_PERM_BCCC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCCD.html">stdarch_x86::_MM_PERM_BCCD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCDA.html">stdarch_x86::_MM_PERM_BCDA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCDB.html">stdarch_x86::_MM_PERM_BCDB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCDC.html">stdarch_x86::_MM_PERM_BCDC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BCDD.html">stdarch_x86::_MM_PERM_BCDD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDAA.html">stdarch_x86::_MM_PERM_BDAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDAB.html">stdarch_x86::_MM_PERM_BDAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDAC.html">stdarch_x86::_MM_PERM_BDAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDAD.html">stdarch_x86::_MM_PERM_BDAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDBA.html">stdarch_x86::_MM_PERM_BDBA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDBB.html">stdarch_x86::_MM_PERM_BDBB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDBC.html">stdarch_x86::_MM_PERM_BDBC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDBD.html">stdarch_x86::_MM_PERM_BDBD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDCA.html">stdarch_x86::_MM_PERM_BDCA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDCB.html">stdarch_x86::_MM_PERM_BDCB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDCC.html">stdarch_x86::_MM_PERM_BDCC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDCD.html">stdarch_x86::_MM_PERM_BDCD</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDDA.html">stdarch_x86::_MM_PERM_BDDA</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDDB.html">stdarch_x86::_MM_PERM_BDDB</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDDC.html">stdarch_x86::_MM_PERM_BDDC</a></li><li><a href="stdarch_x86/constant._MM_PERM_BDDD.html">stdarch_x86::_MM_PERM_BDDD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CAAA.html">stdarch_x86::_MM_PERM_CAAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CAAB.html">stdarch_x86::_MM_PERM_CAAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CAAC.html">stdarch_x86::_MM_PERM_CAAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CAAD.html">stdarch_x86::_MM_PERM_CAAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CABA.html">stdarch_x86::_MM_PERM_CABA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CABB.html">stdarch_x86::_MM_PERM_CABB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CABC.html">stdarch_x86::_MM_PERM_CABC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CABD.html">stdarch_x86::_MM_PERM_CABD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CACA.html">stdarch_x86::_MM_PERM_CACA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CACB.html">stdarch_x86::_MM_PERM_CACB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CACC.html">stdarch_x86::_MM_PERM_CACC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CACD.html">stdarch_x86::_MM_PERM_CACD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CADA.html">stdarch_x86::_MM_PERM_CADA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CADB.html">stdarch_x86::_MM_PERM_CADB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CADC.html">stdarch_x86::_MM_PERM_CADC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CADD.html">stdarch_x86::_MM_PERM_CADD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBAA.html">stdarch_x86::_MM_PERM_CBAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBAB.html">stdarch_x86::_MM_PERM_CBAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBAC.html">stdarch_x86::_MM_PERM_CBAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBAD.html">stdarch_x86::_MM_PERM_CBAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBBA.html">stdarch_x86::_MM_PERM_CBBA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBBB.html">stdarch_x86::_MM_PERM_CBBB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBBC.html">stdarch_x86::_MM_PERM_CBBC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBBD.html">stdarch_x86::_MM_PERM_CBBD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBCA.html">stdarch_x86::_MM_PERM_CBCA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBCB.html">stdarch_x86::_MM_PERM_CBCB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBCC.html">stdarch_x86::_MM_PERM_CBCC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBCD.html">stdarch_x86::_MM_PERM_CBCD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBDA.html">stdarch_x86::_MM_PERM_CBDA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBDB.html">stdarch_x86::_MM_PERM_CBDB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBDC.html">stdarch_x86::_MM_PERM_CBDC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CBDD.html">stdarch_x86::_MM_PERM_CBDD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCAA.html">stdarch_x86::_MM_PERM_CCAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCAB.html">stdarch_x86::_MM_PERM_CCAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCAC.html">stdarch_x86::_MM_PERM_CCAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCAD.html">stdarch_x86::_MM_PERM_CCAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCBA.html">stdarch_x86::_MM_PERM_CCBA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCBB.html">stdarch_x86::_MM_PERM_CCBB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCBC.html">stdarch_x86::_MM_PERM_CCBC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCBD.html">stdarch_x86::_MM_PERM_CCBD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCCA.html">stdarch_x86::_MM_PERM_CCCA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCCB.html">stdarch_x86::_MM_PERM_CCCB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCCC.html">stdarch_x86::_MM_PERM_CCCC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCCD.html">stdarch_x86::_MM_PERM_CCCD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCDA.html">stdarch_x86::_MM_PERM_CCDA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCDB.html">stdarch_x86::_MM_PERM_CCDB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCDC.html">stdarch_x86::_MM_PERM_CCDC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CCDD.html">stdarch_x86::_MM_PERM_CCDD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDAA.html">stdarch_x86::_MM_PERM_CDAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDAB.html">stdarch_x86::_MM_PERM_CDAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDAC.html">stdarch_x86::_MM_PERM_CDAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDAD.html">stdarch_x86::_MM_PERM_CDAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDBA.html">stdarch_x86::_MM_PERM_CDBA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDBB.html">stdarch_x86::_MM_PERM_CDBB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDBC.html">stdarch_x86::_MM_PERM_CDBC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDBD.html">stdarch_x86::_MM_PERM_CDBD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDCA.html">stdarch_x86::_MM_PERM_CDCA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDCB.html">stdarch_x86::_MM_PERM_CDCB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDCC.html">stdarch_x86::_MM_PERM_CDCC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDCD.html">stdarch_x86::_MM_PERM_CDCD</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDDA.html">stdarch_x86::_MM_PERM_CDDA</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDDB.html">stdarch_x86::_MM_PERM_CDDB</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDDC.html">stdarch_x86::_MM_PERM_CDDC</a></li><li><a href="stdarch_x86/constant._MM_PERM_CDDD.html">stdarch_x86::_MM_PERM_CDDD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DAAA.html">stdarch_x86::_MM_PERM_DAAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DAAB.html">stdarch_x86::_MM_PERM_DAAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DAAC.html">stdarch_x86::_MM_PERM_DAAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DAAD.html">stdarch_x86::_MM_PERM_DAAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DABA.html">stdarch_x86::_MM_PERM_DABA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DABB.html">stdarch_x86::_MM_PERM_DABB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DABC.html">stdarch_x86::_MM_PERM_DABC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DABD.html">stdarch_x86::_MM_PERM_DABD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DACA.html">stdarch_x86::_MM_PERM_DACA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DACB.html">stdarch_x86::_MM_PERM_DACB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DACC.html">stdarch_x86::_MM_PERM_DACC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DACD.html">stdarch_x86::_MM_PERM_DACD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DADA.html">stdarch_x86::_MM_PERM_DADA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DADB.html">stdarch_x86::_MM_PERM_DADB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DADC.html">stdarch_x86::_MM_PERM_DADC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DADD.html">stdarch_x86::_MM_PERM_DADD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBAA.html">stdarch_x86::_MM_PERM_DBAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBAB.html">stdarch_x86::_MM_PERM_DBAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBAC.html">stdarch_x86::_MM_PERM_DBAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBAD.html">stdarch_x86::_MM_PERM_DBAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBBA.html">stdarch_x86::_MM_PERM_DBBA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBBB.html">stdarch_x86::_MM_PERM_DBBB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBBC.html">stdarch_x86::_MM_PERM_DBBC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBBD.html">stdarch_x86::_MM_PERM_DBBD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBCA.html">stdarch_x86::_MM_PERM_DBCA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBCB.html">stdarch_x86::_MM_PERM_DBCB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBCC.html">stdarch_x86::_MM_PERM_DBCC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBCD.html">stdarch_x86::_MM_PERM_DBCD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBDA.html">stdarch_x86::_MM_PERM_DBDA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBDB.html">stdarch_x86::_MM_PERM_DBDB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBDC.html">stdarch_x86::_MM_PERM_DBDC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DBDD.html">stdarch_x86::_MM_PERM_DBDD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCAA.html">stdarch_x86::_MM_PERM_DCAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCAB.html">stdarch_x86::_MM_PERM_DCAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCAC.html">stdarch_x86::_MM_PERM_DCAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCAD.html">stdarch_x86::_MM_PERM_DCAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCBA.html">stdarch_x86::_MM_PERM_DCBA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCBB.html">stdarch_x86::_MM_PERM_DCBB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCBC.html">stdarch_x86::_MM_PERM_DCBC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCBD.html">stdarch_x86::_MM_PERM_DCBD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCCA.html">stdarch_x86::_MM_PERM_DCCA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCCB.html">stdarch_x86::_MM_PERM_DCCB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCCC.html">stdarch_x86::_MM_PERM_DCCC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCCD.html">stdarch_x86::_MM_PERM_DCCD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCDA.html">stdarch_x86::_MM_PERM_DCDA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCDB.html">stdarch_x86::_MM_PERM_DCDB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCDC.html">stdarch_x86::_MM_PERM_DCDC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DCDD.html">stdarch_x86::_MM_PERM_DCDD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDAA.html">stdarch_x86::_MM_PERM_DDAA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDAB.html">stdarch_x86::_MM_PERM_DDAB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDAC.html">stdarch_x86::_MM_PERM_DDAC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDAD.html">stdarch_x86::_MM_PERM_DDAD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDBA.html">stdarch_x86::_MM_PERM_DDBA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDBB.html">stdarch_x86::_MM_PERM_DDBB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDBC.html">stdarch_x86::_MM_PERM_DDBC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDBD.html">stdarch_x86::_MM_PERM_DDBD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDCA.html">stdarch_x86::_MM_PERM_DDCA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDCB.html">stdarch_x86::_MM_PERM_DDCB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDCC.html">stdarch_x86::_MM_PERM_DDCC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDCD.html">stdarch_x86::_MM_PERM_DDCD</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDDA.html">stdarch_x86::_MM_PERM_DDDA</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDDB.html">stdarch_x86::_MM_PERM_DDDB</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDDC.html">stdarch_x86::_MM_PERM_DDDC</a></li><li><a href="stdarch_x86/constant._MM_PERM_DDDD.html">stdarch_x86::_MM_PERM_DDDD</a></li><li><a href="stdarch_x86/constant._MM_ROUND_DOWN.html">stdarch_x86::_MM_ROUND_DOWN</a></li><li><a href="stdarch_x86/constant._MM_ROUND_MASK.html">stdarch_x86::_MM_ROUND_MASK</a></li><li><a href="stdarch_x86/constant._MM_ROUND_NEAREST.html">stdarch_x86::_MM_ROUND_NEAREST</a></li><li><a href="stdarch_x86/constant._MM_ROUND_TOWARD_ZERO.html">stdarch_x86::_MM_ROUND_TOWARD_ZERO</a></li><li><a href="stdarch_x86/constant._MM_ROUND_UP.html">stdarch_x86::_MM_ROUND_UP</a></li><li><a href="stdarch_x86/constant._SIDD_BIT_MASK.html">stdarch_x86::_SIDD_BIT_MASK</a></li><li><a href="stdarch_x86/constant._SIDD_CMP_EQUAL_ANY.html">stdarch_x86::_SIDD_CMP_EQUAL_ANY</a></li><li><a href="stdarch_x86/constant._SIDD_CMP_EQUAL_EACH.html">stdarch_x86::_SIDD_CMP_EQUAL_EACH</a></li><li><a href="stdarch_x86/constant._SIDD_CMP_EQUAL_ORDERED.html">stdarch_x86::_SIDD_CMP_EQUAL_ORDERED</a></li><li><a href="stdarch_x86/constant._SIDD_CMP_RANGES.html">stdarch_x86::_SIDD_CMP_RANGES</a></li><li><a href="stdarch_x86/constant._SIDD_LEAST_SIGNIFICANT.html">stdarch_x86::_SIDD_LEAST_SIGNIFICANT</a></li><li><a href="stdarch_x86/constant._SIDD_MASKED_NEGATIVE_POLARITY.html">stdarch_x86::_SIDD_MASKED_NEGATIVE_POLARITY</a></li><li><a href="stdarch_x86/constant._SIDD_MASKED_POSITIVE_POLARITY.html">stdarch_x86::_SIDD_MASKED_POSITIVE_POLARITY</a></li><li><a href="stdarch_x86/constant._SIDD_MOST_SIGNIFICANT.html">stdarch_x86::_SIDD_MOST_SIGNIFICANT</a></li><li><a href="stdarch_x86/constant._SIDD_NEGATIVE_POLARITY.html">stdarch_x86::_SIDD_NEGATIVE_POLARITY</a></li><li><a href="stdarch_x86/constant._SIDD_POSITIVE_POLARITY.html">stdarch_x86::_SIDD_POSITIVE_POLARITY</a></li><li><a href="stdarch_x86/constant._SIDD_SBYTE_OPS.html">stdarch_x86::_SIDD_SBYTE_OPS</a></li><li><a href="stdarch_x86/constant._SIDD_SWORD_OPS.html">stdarch_x86::_SIDD_SWORD_OPS</a></li><li><a href="stdarch_x86/constant._SIDD_UBYTE_OPS.html">stdarch_x86::_SIDD_UBYTE_OPS</a></li><li><a href="stdarch_x86/constant._SIDD_UNIT_MASK.html">stdarch_x86::_SIDD_UNIT_MASK</a></li><li><a href="stdarch_x86/constant._SIDD_UWORD_OPS.html">stdarch_x86::_SIDD_UWORD_OPS</a></li><li><a href="stdarch_x86/constant._XABORT_CAPACITY.html">stdarch_x86::_XABORT_CAPACITY</a></li><li><a href="stdarch_x86/constant._XABORT_CONFLICT.html">stdarch_x86::_XABORT_CONFLICT</a></li><li><a href="stdarch_x86/constant._XABORT_DEBUG.html">stdarch_x86::_XABORT_DEBUG</a></li><li><a href="stdarch_x86/constant._XABORT_EXPLICIT.html">stdarch_x86::_XABORT_EXPLICIT</a></li><li><a href="stdarch_x86/constant._XABORT_NESTED.html">stdarch_x86::_XABORT_NESTED</a></li><li><a href="stdarch_x86/constant._XABORT_RETRY.html">stdarch_x86::_XABORT_RETRY</a></li><li><a href="stdarch_x86/constant._XBEGIN_STARTED.html">stdarch_x86::_XBEGIN_STARTED</a></li><li><a href="stdarch_x86/constant._XCR_XFEATURE_ENABLED_MASK.html">stdarch_x86::_XCR_XFEATURE_ENABLED_MASK</a></li></ul></section></div></main></body></html>