{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 15:44:36 2017 " "Info: Processing started: Mon Oct 09 15:44:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CountDec -c CountDec --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CountDec -c CountDec --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 296 -56 112 312 "CLK" "" } } } } { "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst17 " "Info: Detected ripple clock \"inst17\" as buffer" {  } { { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 256 528 592 336 "inst17" "" } } } } { "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst18 " "Info: Detected ripple clock \"inst18\" as buffer" {  } { { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 256 720 784 336 "inst18" "" } } } } { "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 264 312 376 344 "inst" "" } } } } { "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst 1 CLK 3.229 ns register " "Info: tsu for register \"inst\" (data pin = \"1\", clock pin = \"CLK\") is 3.229 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.017 ns + Longest pin register " "Info: + Longest pin to register delay is 7.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns 1 1 PIN PIN_1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 4; PIN Node = '1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1 } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 264 -32 136 280 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.433 ns) + CELL(0.115 ns) 7.017 ns inst 2 REG LC_X2_Y11_N4 2 " "Info: 2: + IC(5.433 ns) + CELL(0.115 ns) = 7.017 ns; Loc. = LC_X2_Y11_N4; Fanout = 2; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.548 ns" { 1 inst } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 264 312 376 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 22.57 % ) " "Info: Total cell delay = 1.584 ns ( 22.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.433 ns ( 77.43 % ) " "Info: Total interconnect delay = 5.433 ns ( 77.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.017 ns" { 1 inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.017 ns" { 1 {} 1~out0 {} inst {} } { 0.000ns 0.000ns 5.433ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 264 312 376 344 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.825 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 296 -56 112 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.711 ns) 3.825 ns inst 2 REG LC_X2_Y11_N4 2 " "Info: 2: + IC(1.645 ns) + CELL(0.711 ns) = 3.825 ns; Loc. = LC_X2_Y11_N4; Fanout = 2; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK inst } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 264 312 376 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 56.99 % ) " "Info: Total cell delay = 2.180 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.645 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.645 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { CLK inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.825 ns" { CLK {} CLK~out0 {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.017 ns" { 1 inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.017 ns" { 1 {} 1~out0 {} inst {} } { 0.000ns 0.000ns 5.433ns } { 0.000ns 1.469ns 0.115ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.825 ns" { CLK inst } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.825 ns" { CLK {} CLK~out0 {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q3 inst19 14.023 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q3\" through register \"inst19\" is 14.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.997 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 296 -56 112 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.935 ns) 4.049 ns inst 2 REG LC_X2_Y11_N4 2 " "Info: 2: + IC(1.645 ns) + CELL(0.935 ns) = 4.049 ns; Loc. = LC_X2_Y11_N4; Fanout = 2; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { CLK inst } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 264 312 376 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.935 ns) 5.540 ns inst17 3 REG LC_X2_Y11_N5 3 " "Info: 3: + IC(0.556 ns) + CELL(0.935 ns) = 5.540 ns; Loc. = LC_X2_Y11_N5; Fanout = 3; REG Node = 'inst17'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { inst inst17 } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 256 528 592 336 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.935 ns) 7.730 ns inst18 4 REG LC_X1_Y13_N4 2 " "Info: 4: + IC(1.255 ns) + CELL(0.935 ns) = 7.730 ns; Loc. = LC_X1_Y13_N4; Fanout = 2; REG Node = 'inst18'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { inst17 inst18 } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 256 720 784 336 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.711 ns) 8.997 ns inst19 5 REG LC_X1_Y13_N2 2 " "Info: 5: + IC(0.556 ns) + CELL(0.711 ns) = 8.997 ns; Loc. = LC_X1_Y13_N2; Fanout = 2; REG Node = 'inst19'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { inst18 inst19 } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 248 960 1024 328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.985 ns ( 55.41 % ) " "Info: Total cell delay = 4.985 ns ( 55.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.012 ns ( 44.59 % ) " "Info: Total interconnect delay = 4.012 ns ( 44.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.997 ns" { CLK inst inst17 inst18 inst19 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.997 ns" { CLK {} CLK~out0 {} inst {} inst17 {} inst18 {} inst19 {} } { 0.000ns 0.000ns 1.645ns 0.556ns 1.255ns 0.556ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 248 960 1024 328 "inst19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.802 ns + Longest register pin " "Info: + Longest register to pin delay is 4.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst19 1 REG LC_X1_Y13_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y13_N2; Fanout = 2; REG Node = 'inst19'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 248 960 1024 328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(2.124 ns) 4.802 ns Q3 2 PIN PIN_25 0 " "Info: 2: + IC(2.678 ns) + CELL(2.124 ns) = 4.802 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'Q3'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.802 ns" { inst19 Q3 } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 104 1016 1192 120 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 44.23 % ) " "Info: Total cell delay = 2.124 ns ( 44.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.678 ns ( 55.77 % ) " "Info: Total interconnect delay = 2.678 ns ( 55.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.802 ns" { inst19 Q3 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.802 ns" { inst19 {} Q3 {} } { 0.000ns 2.678ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.997 ns" { CLK inst inst17 inst18 inst19 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.997 ns" { CLK {} CLK~out0 {} inst {} inst17 {} inst18 {} inst19 {} } { 0.000ns 0.000ns 1.645ns 0.556ns 1.255ns 0.556ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.711ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.802 ns" { inst19 Q3 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.802 ns" { inst19 {} Q3 {} } { 0.000ns 2.678ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst19 1 CLK 2.821 ns register " "Info: th for register \"inst19\" (data pin = \"1\", clock pin = \"CLK\") is 2.821 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.997 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 296 -56 112 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.935 ns) 4.049 ns inst 2 REG LC_X2_Y11_N4 2 " "Info: 2: + IC(1.645 ns) + CELL(0.935 ns) = 4.049 ns; Loc. = LC_X2_Y11_N4; Fanout = 2; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { CLK inst } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 264 312 376 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.935 ns) 5.540 ns inst17 3 REG LC_X2_Y11_N5 3 " "Info: 3: + IC(0.556 ns) + CELL(0.935 ns) = 5.540 ns; Loc. = LC_X2_Y11_N5; Fanout = 3; REG Node = 'inst17'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { inst inst17 } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 256 528 592 336 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.935 ns) 7.730 ns inst18 4 REG LC_X1_Y13_N4 2 " "Info: 4: + IC(1.255 ns) + CELL(0.935 ns) = 7.730 ns; Loc. = LC_X1_Y13_N4; Fanout = 2; REG Node = 'inst18'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { inst17 inst18 } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 256 720 784 336 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.711 ns) 8.997 ns inst19 5 REG LC_X1_Y13_N2 2 " "Info: 5: + IC(0.556 ns) + CELL(0.711 ns) = 8.997 ns; Loc. = LC_X1_Y13_N2; Fanout = 2; REG Node = 'inst19'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { inst18 inst19 } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 248 960 1024 328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.985 ns ( 55.41 % ) " "Info: Total cell delay = 4.985 ns ( 55.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.012 ns ( 44.59 % ) " "Info: Total interconnect delay = 4.012 ns ( 44.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.997 ns" { CLK inst inst17 inst18 inst19 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.997 ns" { CLK {} CLK~out0 {} inst {} inst17 {} inst18 {} inst19 {} } { 0.000ns 0.000ns 1.645ns 0.556ns 1.255ns 0.556ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 248 960 1024 328 "inst19" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.191 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns 1 1 PIN PIN_1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 4; PIN Node = '1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 1 } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 264 -32 136 280 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.607 ns) + CELL(0.115 ns) 6.191 ns inst19 2 REG LC_X1_Y13_N2 2 " "Info: 2: + IC(4.607 ns) + CELL(0.115 ns) = 6.191 ns; Loc. = LC_X1_Y13_N2; Fanout = 2; REG Node = 'inst19'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { 1 inst19 } "NODE_NAME" } } { "CountDec.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/CountDec/CountDec.bdf" { { 248 960 1024 328 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 25.59 % ) " "Info: Total cell delay = 1.584 ns ( 25.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.607 ns ( 74.41 % ) " "Info: Total interconnect delay = 4.607 ns ( 74.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { 1 inst19 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.191 ns" { 1 {} 1~out0 {} inst19 {} } { 0.000ns 0.000ns 4.607ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.997 ns" { CLK inst inst17 inst18 inst19 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.997 ns" { CLK {} CLK~out0 {} inst {} inst17 {} inst18 {} inst19 {} } { 0.000ns 0.000ns 1.645ns 0.556ns 1.255ns 0.556ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.711ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { 1 inst19 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "6.191 ns" { 1 {} 1~out0 {} inst19 {} } { 0.000ns 0.000ns 4.607ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 15:44:37 2017 " "Info: Processing ended: Mon Oct 09 15:44:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
