<stg><name>SHA1ProcessMessageBlock_Block_codeRepl62_proc</name>


<trans_list>

<trans id="278" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="2" to="3">
<condition id="34">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="2" to="4">
<condition id="33">
<or_exp><and_exp><literal name="exitcond5_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="3" to="2">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="4" to="5">
<condition id="38">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="4" to="7">
<condition id="44">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="5" to="6">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="6" to="4">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="7" to="8">
<condition id="47">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="7" to="9">
<condition id="46">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="8" to="7">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="9" to="10">
<condition id="53">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="9" to="11">
<condition id="52">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="10" to="9">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="11" to="12">
<condition id="59">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="11" to="13">
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="12" to="11">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="13" to="14">
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="14" to="13">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:0  %W = alloca [80 x i32], align 16

]]></node>
<StgValue><ssdm name="W"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="688" op_0_bw="688" op_1_bw="688">
<![CDATA[
newFuncRoot:1  %context_read = call i688 @_ssdm_op_Read.ap_auto.i688P(i688* %context)

]]></node>
<StgValue><ssdm name="context_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %t_0_i_i = phi i5 [ 0, %newFuncRoot ], [ %t, %1 ]

]]></node>
<StgValue><ssdm name="t_0_i_i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond5_i_i = icmp eq i5 %t_0_i_i, -16

]]></node>
<StgValue><ssdm name="exitcond5_i_i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %t = add i5 %t_0_i_i, 1

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5_i_i, label %.preheader8, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="4" op_0_bw="5">
<![CDATA[
:1  %tmp_3 = trunc i5 %t_0_i_i to i4

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:2  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_3, i2 0)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="512" op_0_bw="512" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %p_new = call i512 @_ssdm_op_PartSelect.i512.i688.i32.i32(i688 %context_read, i32 176, i32 687)

]]></node>
<StgValue><ssdm name="p_new"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:4  %tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_3, i5 0)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_5 = or i9 %tmp_4, 7

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_6 = icmp ugt i9 %tmp_4, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="10" op_0_bw="9">
<![CDATA[
:7  %tmp_12 = zext i9 %tmp_4 to i10

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="10" op_0_bw="9">
<![CDATA[
:8  %tmp_16 = zext i9 %tmp_5 to i10

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="512" op_0_bw="512" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_25 = call i512 @_ssdm_op_PartSelect.i512.i688.i32.i32(i688 %context_read, i32 687, i32 176)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10  %tmp_26 = sub i10 %tmp_12, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %tmp_29 = xor i10 %tmp_12, 511

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:12  %tmp_37 = sub i10 %tmp_16, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:13  %tmp_39 = select i1 %tmp_6, i10 %tmp_26, i10 %tmp_37

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
:14  %tmp_44 = select i1 %tmp_6, i512 %tmp_25, i512 %p_new

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:15  %tmp_46 = select i1 %tmp_6, i10 %tmp_29, i10 %tmp_12

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:16  %tmp_54 = sub i10 511, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="512" op_0_bw="10">
<![CDATA[
:17  %tmp_62 = zext i10 %tmp_46 to i512

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="512" op_0_bw="10">
<![CDATA[
:18  %tmp_67 = zext i10 %tmp_54 to i512

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:19  %tmp_69 = lshr i512 %tmp_44, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:20  %tmp_70 = lshr i512 -1, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:21  %tmp_71 = and i512 %tmp_69, %tmp_70

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="512">
<![CDATA[
:22  %tmp_72 = trunc i512 %tmp_71 to i8

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:25  %tmp_7 = or i6 %tmp_2, 1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:26  %tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_7, i3 0)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:27  %tmp_1 = or i9 %tmp_9, 7

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:28  %tmp_73 = icmp ugt i9 %tmp_9, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="10" op_0_bw="9">
<![CDATA[
:29  %tmp_74 = zext i9 %tmp_9 to i10

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="10" op_0_bw="9">
<![CDATA[
:30  %tmp_75 = zext i9 %tmp_1 to i10

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="512" op_0_bw="512" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_76 = call i512 @_ssdm_op_PartSelect.i512.i688.i32.i32(i688 %context_read, i32 687, i32 176)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:32  %tmp_77 = sub i10 %tmp_74, %tmp_75

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:33  %tmp_78 = xor i10 %tmp_74, 511

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:34  %tmp_79 = sub i10 %tmp_75, %tmp_74

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:35  %tmp_80 = select i1 %tmp_73, i10 %tmp_77, i10 %tmp_79

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
:36  %tmp_81 = select i1 %tmp_73, i512 %tmp_76, i512 %p_new

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:37  %tmp_82 = select i1 %tmp_73, i10 %tmp_78, i10 %tmp_74

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:38  %tmp_83 = sub i10 511, %tmp_80

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="512" op_0_bw="10">
<![CDATA[
:39  %tmp_84 = zext i10 %tmp_82 to i512

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="512" op_0_bw="10">
<![CDATA[
:40  %tmp_85 = zext i10 %tmp_83 to i512

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:41  %tmp_86 = lshr i512 %tmp_81, %tmp_84

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:42  %tmp_87 = lshr i512 -1, %tmp_85

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:43  %tmp_88 = and i512 %tmp_86, %tmp_87

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="512">
<![CDATA[
:44  %tmp_89 = trunc i512 %tmp_88 to i8

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:45  %tmp_8 = or i6 %tmp_2, 2

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:46  %tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_8, i3 0)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:47  %tmp_11 = or i9 %tmp_10, 7

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:48  %tmp_90 = icmp ugt i9 %tmp_10, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="10" op_0_bw="9">
<![CDATA[
:49  %tmp_91 = zext i9 %tmp_10 to i10

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="10" op_0_bw="9">
<![CDATA[
:50  %tmp_92 = zext i9 %tmp_11 to i10

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="512" op_0_bw="512" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %tmp_93 = call i512 @_ssdm_op_PartSelect.i512.i688.i32.i32(i688 %context_read, i32 687, i32 176)

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:52  %tmp_94 = sub i10 %tmp_91, %tmp_92

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:53  %tmp_95 = xor i10 %tmp_91, 511

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:54  %tmp_96 = sub i10 %tmp_92, %tmp_91

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:55  %tmp_97 = select i1 %tmp_90, i10 %tmp_94, i10 %tmp_96

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
:56  %tmp_98 = select i1 %tmp_90, i512 %tmp_93, i512 %p_new

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:57  %tmp_99 = select i1 %tmp_90, i10 %tmp_95, i10 %tmp_91

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:58  %tmp_100 = sub i10 511, %tmp_97

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="512" op_0_bw="10">
<![CDATA[
:59  %tmp_101 = zext i10 %tmp_99 to i512

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="512" op_0_bw="10">
<![CDATA[
:60  %tmp_102 = zext i10 %tmp_100 to i512

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:61  %tmp_103 = lshr i512 %tmp_98, %tmp_101

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:62  %tmp_104 = lshr i512 -1, %tmp_102

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:63  %tmp_105 = and i512 %tmp_103, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="512">
<![CDATA[
:64  %tmp_106 = trunc i512 %tmp_105 to i8

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:65  %tmp_13 = or i6 %tmp_2, 3

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:66  %tmp_14 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_13, i3 0)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:67  %tmp_15 = or i9 %tmp_14, 7

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:68  %tmp_107 = icmp ugt i9 %tmp_14, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="10" op_0_bw="9">
<![CDATA[
:69  %tmp_108 = zext i9 %tmp_14 to i10

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="10" op_0_bw="9">
<![CDATA[
:70  %tmp_109 = zext i9 %tmp_15 to i10

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="512" op_0_bw="512" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71  %tmp_110 = call i512 @_ssdm_op_PartSelect.i512.i688.i32.i32(i688 %context_read, i32 687, i32 176)

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:72  %tmp_111 = sub i10 %tmp_108, %tmp_109

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:73  %tmp_112 = xor i10 %tmp_108, 511

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:74  %tmp_113 = sub i10 %tmp_109, %tmp_108

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:75  %tmp_114 = select i1 %tmp_107, i10 %tmp_111, i10 %tmp_113

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
:76  %tmp_115 = select i1 %tmp_107, i512 %tmp_110, i512 %p_new

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:77  %tmp_116 = select i1 %tmp_107, i10 %tmp_112, i10 %tmp_108

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:78  %tmp_117 = sub i10 511, %tmp_114

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="512" op_0_bw="10">
<![CDATA[
:79  %tmp_118 = zext i10 %tmp_116 to i512

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="512" op_0_bw="10">
<![CDATA[
:80  %tmp_119 = zext i10 %tmp_117 to i512

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:81  %tmp_120 = lshr i512 %tmp_115, %tmp_118

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:82  %tmp_121 = lshr i512 -1, %tmp_119

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:83  %tmp_122 = and i512 %tmp_120, %tmp_121

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="512">
<![CDATA[
:84  %tmp_123 = trunc i512 %tmp_122 to i8

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="64" op_0_bw="5">
<![CDATA[
:23  %tmp_4_i = zext i5 %t_0_i_i to i64

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %W_addr = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %tmp_4_i

]]></node>
<StgValue><ssdm name="W_addr"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:85  %tmp_17_i = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_72, i8 %tmp_89, i8 %tmp_106, i8 %tmp_123)

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:86  store i32 %tmp_17_i, i32* %W_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0">
<![CDATA[
:87  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader8:0  %t_1 = phi i7 [ %t_6, %2 ], [ 16, %0 ]

]]></node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:1  %exitcond4 = icmp eq i7 %t_1, -48

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:3  br i1 %exitcond4, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp_s = add i7 -3, %t_1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="64" op_0_bw="7">
<![CDATA[
:2  %tmp_17 = zext i7 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %W_addr_1 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="W_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="7">
<![CDATA[
:4  %W_load = load i32* %W_addr_1, align 4

]]></node>
<StgValue><ssdm name="W_load"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_18 = add i7 -8, %t_1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="64" op_0_bw="7">
<![CDATA[
:6  %tmp_19 = zext i7 %tmp_18 to i64

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %W_addr_2 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="W_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="7">
<![CDATA[
:8  %W_load_1 = load i32* %W_addr_2, align 4

]]></node>
<StgValue><ssdm name="W_load_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="688">
<![CDATA[
:0  %A = trunc i688 %context_read to i32

]]></node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %B = call i32 @_ssdm_op_PartSelect.i32.i688.i32.i32(i688 %context_read, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %C = call i32 @_ssdm_op_PartSelect.i32.i688.i32.i32(i688 %context_read, i32 64, i32 95)

]]></node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %D = call i32 @_ssdm_op_PartSelect.i32.i688.i32.i32(i688 %context_read, i32 96, i32 127)

]]></node>
<StgValue><ssdm name="D"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %E = call i32 @_ssdm_op_PartSelect.i32.i688.i32.i32(i688 %context_read, i32 128, i32 159)

]]></node>
<StgValue><ssdm name="E"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="129" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="7">
<![CDATA[
:4  %W_load = load i32* %W_addr_1, align 4

]]></node>
<StgValue><ssdm name="W_load"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="7">
<![CDATA[
:8  %W_load_1 = load i32* %W_addr_2, align 4

]]></node>
<StgValue><ssdm name="W_load_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %tmp_20 = add i7 -14, %t_1

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="64" op_0_bw="7">
<![CDATA[
:10  %tmp_21 = zext i7 %tmp_20 to i64

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %W_addr_3 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="W_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="7">
<![CDATA[
:12  %W_load_2 = load i32* %W_addr_3, align 4

]]></node>
<StgValue><ssdm name="W_load_2"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_22 = add i7 -16, %t_1

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="7">
<![CDATA[
:14  %tmp_23 = zext i7 %tmp_22 to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %W_addr_4 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="W_addr_4"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="7">
<![CDATA[
:16  %W_load_3 = load i32* %W_addr_4, align 4

]]></node>
<StgValue><ssdm name="W_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="7">
<![CDATA[
:12  %W_load_2 = load i32* %W_addr_3, align 4

]]></node>
<StgValue><ssdm name="W_load_2"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="7">
<![CDATA[
:16  %W_load_3 = load i32* %W_addr_4, align 4

]]></node>
<StgValue><ssdm name="W_load_3"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp1 = xor i32 %W_load, %W_load_2

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp2 = xor i32 %W_load_1, %W_load_3

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_24 = xor i32 %tmp2, %tmp1

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="31" op_0_bw="32">
<![CDATA[
:20  %tmp_125 = trunc i32 %tmp_24 to i31

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_24, i32 31)

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:22  %tmp_27 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_125, i1 %tmp_126)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="7">
<![CDATA[
:23  %tmp_28 = zext i7 %t_1 to i64

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %W_addr_5 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %tmp_28

]]></node>
<StgValue><ssdm name="W_addr_5"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:25  store i32 %tmp_27, i32* %W_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %t_6 = add i7 1, %t_1

]]></node>
<StgValue><ssdm name="t_6"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %.preheader8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %E_4 = phi i32 [ %D, %3 ], [ %D_1, %5 ]

]]></node>
<StgValue><ssdm name="E_4"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %D_1 = phi i32 [ %C, %3 ], [ %C_1, %5 ]

]]></node>
<StgValue><ssdm name="D_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %B1 = phi i32 [ %B, %3 ], [ %B_4, %5 ]

]]></node>
<StgValue><ssdm name="B1"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %B_4 = phi i32 [ %A, %3 ], [ %temp, %5 ]

]]></node>
<StgValue><ssdm name="B_4"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:4  %t_2 = phi i5 [ 0, %3 ], [ %t_7, %5 ]

]]></node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %E1 = phi i32 [ %E, %3 ], [ %E_4, %5 ]

]]></node>
<StgValue><ssdm name="E1"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %exitcond3 = icmp eq i5 %t_2, -12

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %t_7 = add i5 %t_2, 1

]]></node>
<StgValue><ssdm name="t_7"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %exitcond3, label %.preheader7, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="64" op_0_bw="5">
<![CDATA[
:8  %tmp_36 = zext i5 %t_2 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %W_addr_6 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="W_addr_6"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="7">
<![CDATA[
:10  %W_load_4 = load i32* %W_addr_6, align 4

]]></node>
<StgValue><ssdm name="W_load_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="27" op_0_bw="32">
<![CDATA[
:1  %tmp_127 = trunc i32 %B_4 to i27

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_30 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %B_4, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
:3  %tmp_31 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_127, i5 %tmp_30)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_32 = and i32 %B1, %D_1

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_33 = xor i32 %B1, -1

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_34 = and i32 %E_4, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_35 = or i32 %tmp_32, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="7">
<![CDATA[
:10  %W_load_4 = load i32* %W_addr_6, align 4

]]></node>
<StgValue><ssdm name="W_load_4"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp3 = add i32 %W_load_4, %tmp_35

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp5 = add i32 1518500249, %E1

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp4 = add i32 %tmp5, %tmp_31

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %temp = add i32 %tmp4, %tmp3

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="2" op_0_bw="32">
<![CDATA[
:15  %tmp_128 = trunc i32 %B1 to i2

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_38 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B1, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
:17  %C_1 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_128, i30 %tmp_38)

]]></node>
<StgValue><ssdm name="C_1"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:0  %E_5 = phi i32 [ %D_2, %6 ], [ %E_4, %4 ]

]]></node>
<StgValue><ssdm name="E_5"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:1  %D_2 = phi i32 [ %C_2, %6 ], [ %D_1, %4 ]

]]></node>
<StgValue><ssdm name="D_2"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:2  %B_1 = phi i32 [ %B_5, %6 ], [ %B1, %4 ]

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:3  %B_5 = phi i32 [ %temp_1, %6 ], [ %B_4, %4 ]

]]></node>
<StgValue><ssdm name="B_5"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader7:4  %t_3 = phi i6 [ %t_8, %6 ], [ 20, %4 ]

]]></node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:5  %E_1 = phi i32 [ %E_5, %6 ], [ %E1, %4 ]

]]></node>
<StgValue><ssdm name="E_1"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7:6  %exitcond2 = icmp eq i6 %t_3, -24

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:7  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:8  br i1 %exitcond2, label %.preheader6, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="64" op_0_bw="6">
<![CDATA[
:6  %tmp_43 = zext i6 %t_3 to i64

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %W_addr_7 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="W_addr_7"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="7">
<![CDATA[
:8  %W_load_5 = load i32* %W_addr_7, align 4

]]></node>
<StgValue><ssdm name="W_load_5"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  %t_8 = add i6 1, %t_3

]]></node>
<StgValue><ssdm name="t_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="27" op_0_bw="32">
<![CDATA[
:1  %tmp_129 = trunc i32 %B_5 to i27

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_40 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %B_5, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
:3  %tmp_41 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_129, i5 %tmp_40)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp6 = xor i32 %E_5, %B_1

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_42 = xor i32 %tmp6, %D_2

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="7">
<![CDATA[
:8  %W_load_5 = load i32* %W_addr_7, align 4

]]></node>
<StgValue><ssdm name="W_load_5"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp7 = add i32 %W_load_5, %tmp_42

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp9 = add i32 1859775393, %E_1

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp8 = add i32 %tmp9, %tmp_41

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %temp_1 = add i32 %tmp8, %tmp7

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_130 = trunc i32 %B_1 to i2

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_45 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B_1, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
:15  %C_2 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_130, i30 %tmp_45)

]]></node>
<StgValue><ssdm name="C_2"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:0  %E_6 = phi i32 [ %D_3, %7 ], [ %E_5, %.preheader7 ]

]]></node>
<StgValue><ssdm name="E_6"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:1  %D_3 = phi i32 [ %C_3, %7 ], [ %D_2, %.preheader7 ]

]]></node>
<StgValue><ssdm name="D_3"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:2  %B_2 = phi i32 [ %B_6, %7 ], [ %B_1, %.preheader7 ]

]]></node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:3  %B_6 = phi i32 [ %temp_2, %7 ], [ %B_5, %.preheader7 ]

]]></node>
<StgValue><ssdm name="B_6"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader6:4  %t_4 = phi i6 [ %t_9, %7 ], [ -24, %.preheader7 ]

]]></node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:5  %E_2 = phi i32 [ %E_6, %7 ], [ %E_1, %.preheader7 ]

]]></node>
<StgValue><ssdm name="E_2"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6:6  %exitcond1 = icmp eq i6 %t_4, -4

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:7  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:8  br i1 %exitcond1, label %.preheader, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="64" op_0_bw="6">
<![CDATA[
:8  %tmp_53 = zext i6 %t_4 to i64

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %W_addr_8 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %tmp_53

]]></node>
<StgValue><ssdm name="W_addr_8"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="7">
<![CDATA[
:10  %W_load_6 = load i32* %W_addr_8, align 4

]]></node>
<StgValue><ssdm name="W_load_6"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:18  %t_9 = add i6 1, %t_4

]]></node>
<StgValue><ssdm name="t_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="27" op_0_bw="32">
<![CDATA[
:1  %tmp_131 = trunc i32 %B_6 to i27

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_47 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %B_6, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
:3  %tmp_48 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_131, i5 %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_49 = or i32 %D_3, %E_6

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_50 = and i32 %B_2, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_51 = and i32 %D_3, %E_6

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_52 = or i32 %tmp_50, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="7">
<![CDATA[
:10  %W_load_6 = load i32* %W_addr_8, align 4

]]></node>
<StgValue><ssdm name="W_load_6"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp = add i32 %W_load_6, %tmp_52

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp10 = add i32 %tmp_48, %E_2

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp11 = add i32 -1894007588, %tmp10

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %temp_2 = add i32 %tmp11, %tmp

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="2" op_0_bw="32">
<![CDATA[
:15  %tmp_132 = trunc i32 %B_2 to i2

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_55 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B_2, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
:17  %C_3 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_132, i30 %tmp_55)

]]></node>
<StgValue><ssdm name="C_3"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %.preheader6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %E_7 = phi i32 [ %D_4, %8 ], [ %E_6, %.preheader6 ]

]]></node>
<StgValue><ssdm name="E_7"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %D_4 = phi i32 [ %C_4, %8 ], [ %D_3, %.preheader6 ]

]]></node>
<StgValue><ssdm name="D_4"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:2  %B_3 = phi i32 [ %B_7, %8 ], [ %B_2, %.preheader6 ]

]]></node>
<StgValue><ssdm name="B_3"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:3  %B_7 = phi i32 [ %temp_3, %8 ], [ %B_6, %.preheader6 ]

]]></node>
<StgValue><ssdm name="B_7"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:4  %t_5 = phi i7 [ %t_10, %8 ], [ 60, %.preheader6 ]

]]></node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:5  %E_3 = phi i32 [ %E_7, %8 ], [ %E_2, %.preheader6 ]

]]></node>
<StgValue><ssdm name="E_3"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:6  %exitcond = icmp eq i7 %t_5, -48

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:7  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:8  br i1 %exitcond, label %.ret.exitStub, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="27" op_0_bw="32">
<![CDATA[
:1  %tmp_133 = trunc i32 %B_7 to i27

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_63 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %B_7, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
:3  %tmp_64 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_133, i5 %tmp_63)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp12 = xor i32 %E_7, %B_3

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_65 = xor i32 %tmp12, %D_4

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="7">
<![CDATA[
:6  %tmp_66 = zext i7 %t_5 to i64

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %W_addr_9 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 %tmp_66

]]></node>
<StgValue><ssdm name="W_addr_9"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="7">
<![CDATA[
:8  %W_load_7 = load i32* %W_addr_9, align 4

]]></node>
<StgValue><ssdm name="W_load_7"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp14 = add i32 -899497514, %E_3

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp15 = add i32 %tmp14, %tmp_64

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="2" op_0_bw="32">
<![CDATA[
:13  %tmp_134 = trunc i32 %B_3 to i2

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_68 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B_3, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
:15  %C_4 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_134, i30 %tmp_68)

]]></node>
<StgValue><ssdm name="C_4"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:16  %t_10 = add i7 1, %t_5

]]></node>
<StgValue><ssdm name="t_10"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.ret.exitStub:0  %tmp_56 = add i32 %A, %B_7

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.ret.exitStub:1  %tmp_57 = add i32 %B, %B_3

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.ret.exitStub:2  %tmp_58 = add i32 %C, %D_4

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.ret.exitStub:3  %tmp_59 = add i32 %D, %E_7

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.ret.exitStub:4  %tmp_60 = add i32 %E, %E_3

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="176" op_0_bw="176" op_1_bw="16" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
.ret.exitStub:5  %tmp_61 = call i176 @_ssdm_op_BitConcatenate.i176.i16.i32.i32.i32.i32.i32(i16 0, i32 %tmp_60, i32 %tmp_59, i32 %tmp_58, i32 %tmp_57, i32 %tmp_56)

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="688" op_0_bw="688" op_1_bw="688" op_2_bw="176" op_3_bw="32" op_4_bw="32">
<![CDATA[
.ret.exitStub:6  %context42_part_set = call i688 @_ssdm_op_PartSet.i688.i688.i176.i32.i32(i688 %context_read, i176 %tmp_61, i32 0, i32 175)

]]></node>
<StgValue><ssdm name="context42_part_set"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="0" op_1_bw="688" op_2_bw="688">
<![CDATA[
.ret.exitStub:7  call void @_ssdm_op_Write.ap_auto.i688P(i688* %context, i688 %context42_part_set)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="0">
<![CDATA[
.ret.exitStub:8  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="7">
<![CDATA[
:8  %W_load_7 = load i32* %W_addr_9, align 4

]]></node>
<StgValue><ssdm name="W_load_7"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp13 = add i32 %W_load_7, %tmp_65

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %temp_3 = add i32 %tmp15, %tmp13

]]></node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
