0.7
2020.2
Nov 18 2020
09:47:47
D:/Logic_Design_Lab/Lab_5/Advance/Lab5_111060013_Booth_Multiplier_4bit/Lab5_111060013_Booth_Multiplier_4bit.sim/sim_1/behav/xsim/glbl.v,1700291786,verilog,,,,glbl,,,,,,,,
D:/Logic_Design_Lab/Lab_5/Advance/Lab5_111060013_Booth_Multiplier_4bit/Lab5_111060013_Booth_Multiplier_4bit.v,1700302516,verilog,,D:/Logic_Design_Lab/Lab_5/Advance/Lab5_111060013_Booth_Multiplier_4bit/Lab5_111060013_Booth_Multiplier_4bit_t.v,,Booth_Multiplier_4bit,,,,,,,,
D:/Logic_Design_Lab/Lab_5/Advance/Lab5_111060013_Booth_Multiplier_4bit/Lab5_111060013_Booth_Multiplier_4bit_t.v,1700291786,verilog,,,,Lab5_111060013_Booth_Multiplier_4bit_t,,,,,,,,
