#ifndef __LCD_OTM1287A_DSI_HD_FQ5C_H__
#define __LCD_OTM1287A_DSI_HD_FQ5C_H__

#if defined(DROI_PRO_FQ5C_XDNZ)
//#define SUPORT_ADC_CHECK
#define DROI_LCD_USE_CUSTOM_OTM1287A_HD
#endif



#if defined(DROI_PRO_FQ5C_XDNZ)
static struct LCM_setting_table lcm_initialization_setting[] = {
//5.0  yizhiming  auo
	{0x00,1,{0x00}},
	{0xff,3,{0x12,0x87,0x01}},	//EXTC=1
	{0x00,1,{0x80}},	        //Orise mode enable
	{0xff,2,{0x12,0x87}},

	{0x00,1,{0x92}},
	{0xff,2,{0x30,0x02}},		//MIPI 30 4 Lane  20 3lane

//------------------- panel setting --------------------//
	{0x00,1,{0x80}},            //TCON Setting
	{0xc0,9,{0x00,0x64,0x00,0x10,0x10,0x00,0x64,0x10,0x10}},

	{0x00,1,{0x90}},            //Panel Timing Setting
	{0xc0,6,{0x00,0x5c,0x00,0x01,0x00,0x04}},

	{0x00,1,{0xa2}},
	{0xC0,3,{0x01,0x00,0x00}},

	{0x00,1,{0xb3}},            //Interval Scan Frame: 0 frame, column inversion
	{0xc0,2,{0x00,0x55}},

	{0x00,1,{0xA6}},
	{0xB3,1,{0x0F}},

	{0x00,1,{0x81}},            //frame rate:60Hz
	{0xc1,1,{0x55}},

//------------------- power setting --------------------//
	{0x00,1,{0xa0}},            //dcdc setting
	{0xc4,14,{0x05,0x10,0x04,0x02,0x05,0x15,0x11,0x05,0x10,0x07,0x02,0x05,0x15,0x11}},

	{0x00,1,{0xb0}},            //clamp voltage setting
	{0xc4,2,{0x00,0x00}},

	{0x00,1,{0x91}},            //VGH=18V, VGL=-10V, pump ratio:VGH=8x, VGL=-5x
	{0xc5,2,{0x29,0x52}},

	{0x00,1,{0x00}},            //GVDD=5.008V, NGVDD=-5.008V
	{0xd8,2,{0x85,0x85}},//94

	{0x00,1,{0x00}},            //VCOM=-0.9V
	{0xd9,1,{0x88}},

	{0x00,1,{0xb3}},            //VDD_18V=1.7V, LVDSVDD=1.6V
	{0xc5,1,{0x84}},

	{0x00,1,{0xbb}},            //LVD voltage level setting
	{0xc5,1,{0x8a}},

	{0x00,1,{0x82}},            //chopper
	{0xc4,1,{0x0a}},

	{0x00,1,{0xc6}},		//debounce
	{0xB0,1,{0x03}},

//------------------- control setting --------------------//
	{0x00,1,{0x00}},            //ID1
	{0xd0,1,{0xb1}},

	{0x00,1,{0x00}},            //ID2, ID3
	{0xd1,2,{0x00,0x00}},

//------------------- power on setting --------------------//
	{0x00,1,{0x80}},             //source blanking frame = black, defacult='30'
{0xc4,1,{0x00}},

{0x00,1,{0x98}},             //vcom discharge=gnd:'10', '00'=disable
{0xc5,1,{0x10}},

{0x00,1,{0x81}},
{0xf5,1,{0x15}},  // ibias off
{0x00,1,{0x83}},
{0xf5,1,{0x15}},  // lvd off
{0x00,1,{0x85}},
{0xf5,1,{0x15}},  // gvdd off
{0x00,1,{0x87}},
{0xf5,1,{0x15}},  // lvdsvdd off
{0x00,1,{0x89}},
{0xf5,1,{0x15}},  // nvdd_18 off
{0x00,1,{0x8b}},
{0xf5,1,{0x15}},  // en_vcom off

{0x00,1,{0x95}},
{0xf5,1,{0x15}},  // pump3 off
{0x00,1,{0x97}},
{0xf5,1,{0x15}},  // pump4 off
{0x00,1,{0x99}},
{0xf5,1,{0x15}},  // pump5 off

{0x00,1,{0xa1}},
{0xf5,1,{0x15}},  // gamma off
{0x00,1,{0xa3}},
{0xf5,1,{0x15}},  // sd ibias off
{0x00,1,{0xa5}},
{0xf5,1,{0x15}},  // sdpch off
{0x00,1,{0xa7}},
{0xf5,1,{0x15}},  // sdpch bias off
{0x00,1,{0xab}},
{0xf5,1,{0x18}},  // ddc osc off

{0x00,1,{0x94}},             //VCL pump dis
{0xf5,2,{0x00,0x00}},

{0x00,1,{0xd2}},             //VCL reg. en
{0xf5,2,{0x06,0x15}},

{0x00,1,{0xb2}},             //VGLO1
{0xf5,2,{0x00,0x00}},

{0x00,1,{0xb6}},              //VGLO2
{0xf5,2,{0x00,0x00}},

{0x00,1,{0xb4}},             //VGLO1/2 Pull low setting
{0xc5,1,{0xcc}},		//d[7] vglo1 d[6] vglo2 => 0: pull vss, 1: pull vgl

//------------------- for Power IC ---------------------------------
	{0x00,1,{0x90}},            //Mode-3
	{0xf5,4,{0x02,0x11,0x02,0x15}},

	{0x00,1,{0x90}},            //2xVPNL, 1.5*=00, 2*=50, 3*=a0
	{0xc5,1,{0x50}},

	{0x00,1,{0x94}},            //Frequency
	{0xc5,1,{0x77}},

//------------------- panel timing state control --------------------//
	{0x00,1,{0x80}},            //panel timing state control
	{0xcb,11,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},

	{0x00,1,{0x90}},            //panel timing state control
	{0xcb,15,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xff,0x00,0xff,0x00}},

	{0x00,1,{0xa0}},            //panel timing state control
	{0xcb,15,{0xff,0x00,0xff,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},

	{0x00,1,{0xb0}},            //panel timing state control
	{0xcb,15,{0x00,0x00,0x00,0xff,0x00,0xff,0x00,0xff,0x00,0xff,0x00,0x00,0x00,0x00,0x00}},

	{0x00,1,{0xc0}},            //panel timing state control
	{0xcb,15,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x05,0x00,0x05,0x05,0x05,0x05,0x05}},

	{0x00,1,{0xd0}},            //panel timing state control
	{0xcb,15,{0x05,0x05,0x05,0x05,0x05,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x05}},

	{0x00,1,{0xe0}},            //panel timing state control
	{0xcb,14,{0x05,0x00,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x05,0x00,0x00}},

	{0x00,1,{0xf0}},            //panel timing state control
	{0xcb,11,{0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff}},

//------------------- panel pad mapping control --------------------//
	{0x00,1,{0x80}},             //panel pad mapping control
	{0xcc,15,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x05,0x07,0x00,0x11,0x15,0x13,0x17,0x0d}},

	{0x00,1,{0x90}},             //panel pad mapping control
	{0xcc,15,{0x09,0x0f,0x0b,0x01,0x03,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x06}},

	{0x00,1,{0xa0}},             //panel pad mapping control
	{0xcc,14,{0x08,0x00,0x12,0x16,0x14,0x18,0x0e,0x0a,0x10,0x0c,0x02,0x04,0x00,0x00}},

	{0x00,1,{0xb0}},             //panel pad mapping control
	{0xcc,15,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x02,0x00,0x14,0x18,0x12,0x16,0x0c}},

	{0x00,1,{0xc0}},             //panel pad mapping control
	{0xcc,15,{0x10,0x0a,0x0e,0x08,0x06,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x03}},

	{0x00,1,{0xd0}},            //panel pad mapping control
	{0xcc,14,{0x01,0x00,0x13,0x17,0x11,0x15,0x0b,0x0f,0x09,0x0d,0x07,0x05,0x00,0x00}},

//------------------- panel timing setting --------------------//
	{0x00,1,{0x80}},             //panel VST setting
	{0xce,12,{0x87,0x03,0x28,0x86,0x03,0x28,0x85,0x03,0x28,0x84,0x03,0x28}},

	{0x00,1,{0x90}},             //panel VEND setting
	{0xce,14,{0x34,0xfc,0x28,0x34,0xfd,0x28,0x34,0xfe,0x28,0x34,0xff,0x28,0x00,0x00}},

	{0x00,1,{0xa0}},            //panel CLKA1/2 setting
	{0xce,14,{0x38,0x07,0x05,0x00,0x00,0x28,0x00,0x38,0x06,0x05,0x01,0x00,0x28,0x00}},

	{0x00,1,{0xb0}},            //panel CLKA3/4 setting
	{0xce,14,{0x38,0x05,0x05,0x02,0x00,0x28,0x00,0x38,0x04,0x05,0x03,0x00,0x28,0x00}},

	{0x00,1,{0xc0}},           //panel CLKb1/2 setting
	{0xce,14,{0x38,0x03,0x05,0x04,0x00,0x28,0x00,0x38,0x02,0x05,0x05,0x00,0x28,0x00}},

	{0x00,1,{0xd0}},             //panel CLKb3/4 setting
	{0xce,14,{0x38,0x01,0x05,0x06,0x00,0x28,0x00,0x38,0x00,0x05,0x07,0x00,0x28,0x00}},

	{0x00,1,{0x80}},           //panel CLKc1/2 setting
	{0xcf,14,{0x38,0x07,0x05,0x00,0x00,0x18,0x25,0x38,0x06,0x05,0x01,0x00,0x18,0x25}},

	{0x00,1,{0x90}},             //panel CLKc3/4 setting
	{0xcf,14,{0x38,0x05,0x05,0x02,0x00,0x18,0x25,0x38,0x04,0x05,0x03,0x00,0x18,0x25}},

	{0x00,1,{0xa0}},            //panel CLKd1/2 setting
	{0xcf,14,{0x38,0x03,0x05,0x04,0x00,0x18,0x25,0x38,0x02,0x05,0x05,0x00,0x18,0x25}},

	{0x00,1,{0xb0}},            //panel CLKd3/4 setting
	{0xcf,14,{0x38,0x01,0x05,0x06,0x00,0x18,0x25,0x38,0x00,0x05,0x07,0x00,0x18,0x25}},

	{0x00,1,{0xc0}},             //panel ECLK setting
	{0xcf,11,{0x01,0x01,0x20,0x20,0x00,0x00,0x01,0x81,0x00,0x03,0x08}},
//------------------- Gamma --------------------//
	{0x00,1,{0x00}},			//G2.2+                                            ///////////////
	{0xE1,20,{0x04,0x08,0x1D,0x2E,0x3A, 0x4A,0x48,0x72,0x61,0x7C, 0x86,0x6F,0x7D,0x52,0x4F, 0x3F,0x2F,0x1F,0x13,0x06}},

	{0x00,1,{0x00}},		        //G2.2-
	{0xE2,20,{0x04,0x08,0x1D,0x2E,0x3A, 0x4A,0x48,0x72,0x61,0x7C, 0x86,0x6F,0x7D,0x52,0x4F, 0x3F,0x2F,0x1F,0x13,0x06}},


	{0x00,1,{0x00}},            //Orise mode disable
	{0xff,3,{0xff,0xff,0xff}},

{0x36,1,{0x00}},

{0x35,1,{0x00}},//TE

	{0x11, 1, {0x00}},
	{REGFLAG_DELAY,120,{}},
	{0x29, 1, {0x00}},
	{REGFLAG_DELAY,20,{}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};
#endif

#endif
