{"vcs1":{"timestamp_begin":1709301530.016661439, "rt":1.64, "ut":0.59, "st":0.23}}
{"vcselab":{"timestamp_begin":1709301531.723750634, "rt":0.97, "ut":0.25, "st":0.04}}
{"link":{"timestamp_begin":1709301532.763077060, "rt":0.35, "ut":0.23, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709301529.509078785}
{"VCS_COMP_START_TIME": 1709301529.509078785}
{"VCS_COMP_END_TIME": 1709301542.244714672}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 352828}}
{"stitch_vcselab": {"peak_mem": 225776}}
