--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xillinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DrumHero.twx DrumHero.ncd -o DrumHero.twr DrumHero.pcf -ucf
DrumHero.ucf

Design file:              DrumHero.ncd
Physical constraint file: DrumHero.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
Calibrador<0>|    2.926(R)|      SLOW  |   -1.541(R)|      SLOW  |clk_BUFGP         |   0.000|
Calibrador<1>|    2.811(R)|      SLOW  |   -1.355(R)|      SLOW  |clk_BUFGP         |   0.000|
Calibrador<2>|    1.517(R)|      SLOW  |   -0.497(R)|      SLOW  |clk_BUFGP         |   0.000|
Calibrador<3>|    2.551(R)|      SLOW  |   -1.177(R)|      SLOW  |clk_BUFGP         |   0.000|
Calibrador<4>|    2.245(R)|      SLOW  |   -1.041(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
CLK12_5K<0>  |         8.705(R)|      SLOW  |         4.684(R)|      FAST  |clk_BUFGP         |   0.000|
CLK12_5K<1>  |         7.227(R)|      SLOW  |         3.771(R)|      FAST  |clk_BUFGP         |   0.000|
CLK12_5K<2>  |         8.045(R)|      SLOW  |         4.265(R)|      FAST  |clk_BUFGP         |   0.000|
MCLK         |         7.495(R)|      SLOW  |         3.902(R)|      FAST  |clk_BUFGP         |   0.000|
SalidaLeds<0>|        13.042(R)|      SLOW  |         6.156(R)|      FAST  |clk_BUFGP         |   0.000|
SalidaLeds<1>|        13.588(R)|      SLOW  |         5.909(R)|      FAST  |clk_BUFGP         |   0.000|
SalidaLeds<2>|        13.613(R)|      SLOW  |         6.068(R)|      FAST  |clk_BUFGP         |   0.000|
SalidaLeds<3>|        13.400(R)|      SLOW  |         6.148(R)|      FAST  |clk_BUFGP         |   0.000|
SalidaLeds<4>|        15.637(R)|      SLOW  |         6.960(R)|      FAST  |clk_BUFGP         |   0.000|
SenalesRAM<2>|         7.181(R)|      SLOW  |         3.707(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.387|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 11 01:12:44 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



