// Seed: 1353122444
module module_0 (
    id_1,
    id_2[1 :-1],
    id_3["" :-1],
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd39,
    parameter id_5 = 32'd39,
    parameter id_6 = 32'd76
) (
    _id_1
);
  inout wire _id_1;
  string id_2;
  logic [7:0] id_3[id_1 : id_1], id_4;
  assign id_3[(-1)] = id_3 + id_3[1];
  wire _id_5;
  assign id_2 = "";
  logic _id_6;
  ;
  wire id_7;
  ;
  wire id_8, id_9[id_5 : id_6];
  module_0 modCall_1 (
      id_7,
      id_4,
      id_4,
      id_7,
      id_9,
      id_7
  );
endmodule
