###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 18:25:00 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.125
+ Phase Shift                   1.000
= Required Time                 0.875
- Arrival Time                  3.442
= Slack Time                   -2.567
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | write_enable v |         | 0.162 |       |   1.116 |   -1.451 | 
     | U18                                          | YPAD v -> DI v | PADINC  | 0.050 | 0.146 |   1.263 |   -1.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0       | A v -> Y v     | AND2X2  | 0.151 | 0.249 |   1.512 |   -1.055 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo | A v -> Y v     | BUFX4   | 0.245 | 0.337 |   1.849 |   -0.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20           | B v -> Y ^     | NAND2X1 | 0.240 | 0.218 |   2.067 |   -0.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U19           | A ^ -> Y ^     | XNOR2X1 | 0.463 | 0.391 |   2.458 |   -0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_726_0   | B ^ -> Y v     | XOR2X1  | 0.292 | 0.371 |   2.829 |    0.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_641_0        | B v -> Y ^     | NAND2X1 | 0.152 | 0.179 |   3.008 |    0.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_640_0        | C ^ -> Y v     | OAI21X1 | 0.142 | 0.097 |   3.105 |    0.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_639_0        | C v -> Y ^     | OAI21X1 | 0.175 | 0.157 |   3.262 |    0.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_638_0        | B ^ -> Y v     | NOR2X1  | 0.194 | 0.180 |   3.442 |    0.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg    | D v            | DFFSR   | 0.194 | 0.001 |   3.442 |    0.875 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |    2.567 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    2.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    2.567 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   1.000
= Required Time                 0.642
- Arrival Time                  3.163
= Slack Time                   -2.522
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.406 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -1.010 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.239 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.116 | 0.122 |   2.405 |   -0.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.158 | 0.090 |   2.494 |   -0.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.116 | 0.265 |   2.760 |    0.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A v -> Y v     | BUFX4    | 0.140 | 0.261 |   3.020 |    0.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208                 | B v -> Y ^     | MUX2X1   | 0.155 | 0.143 |   3.163 |    0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D ^            | DFFPOSX1 | 0.155 | 0.001 |   3.163 |    0.642 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.522 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.522 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   1.000
= Required Time                 0.646
- Arrival Time                  3.168
= Slack Time                   -2.522
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.406 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -1.010 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.239 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.116 | 0.122 |   2.405 |   -0.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.158 | 0.090 |   2.494 |   -0.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.116 | 0.265 |   2.760 |    0.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A v -> Y v     | BUFX4    | 0.141 | 0.262 |   3.021 |    0.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_585_0          | A v -> Y ^     | MUX2X1   | 0.147 | 0.146 |   3.167 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7]   | D ^            | DFFPOSX1 | 0.147 | 0.000 |   3.168 |    0.646 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.522 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.522 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.352
+ Phase Shift                   1.000
= Required Time                 0.648
- Arrival Time                  3.157
= Slack Time                   -2.509
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.393 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.997 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.226 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.116 | 0.122 |   2.405 |   -0.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.158 | 0.090 |   2.494 |   -0.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.116 | 0.265 |   2.760 |    0.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A v -> Y v     | BUFX4    | 0.141 | 0.262 |   3.021 |    0.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191                 | B v -> Y ^     | MUX2X1   | 0.143 | 0.135 |   3.157 |    0.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7]   | D ^            | DFFPOSX1 | 0.143 | 0.000 |   3.157 |    0.648 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.509 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.509 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                   1.000
= Required Time                 0.653
- Arrival Time                  3.158
= Slack Time                   -2.505
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.389 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.993 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.223 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.116 | 0.122 |   2.405 |   -0.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.158 | 0.090 |   2.494 |   -0.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.116 | 0.265 |   2.760 |    0.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A v -> Y v     | BUFX4    | 0.141 | 0.262 |   3.021 |    0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_609_0          | A v -> Y ^     | MUX2X1   | 0.134 | 0.136 |   3.157 |    0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7]   | D ^            | DFFPOSX1 | 0.134 | 0.000 |   3.158 |    0.653 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.505 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.505 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                   1.000
= Required Time                 0.653
- Arrival Time                  3.155
= Slack Time                   -2.503
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.387 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.991 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.220 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.116 | 0.122 |   2.405 |   -0.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.158 | 0.090 |   2.494 |   -0.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.116 | 0.265 |   2.760 |    0.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A v -> Y v     | BUFX4    | 0.141 | 0.262 |   3.021 |    0.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_567_0          | A v -> Y ^     | MUX2X1   | 0.134 | 0.134 |   3.155 |    0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7]   | D ^            | DFFPOSX1 | 0.134 | 0.000 |   3.155 |    0.653 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.503 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.503 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   1.000
= Required Time                 0.636
- Arrival Time                  3.136
= Slack Time                   -2.500
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.384 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.218 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.122 | 0.278 |   2.560 |    0.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.128 | 0.100 |   2.661 |    0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.256 | 0.336 |   2.996 |    0.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.170 | 0.139 |   3.135 |    0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.170 | 0.000 |   3.136 |    0.636 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.500 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.346
+ Phase Shift                   1.000
= Required Time                 0.654
- Arrival Time                  3.151
= Slack Time                   -2.497
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.381 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.986 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.215 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.116 | 0.122 |   2.405 |   -0.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.158 | 0.090 |   2.494 |   -0.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.116 | 0.265 |   2.760 |    0.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A v -> Y v     | BUFX4    | 0.140 | 0.261 |   3.020 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_615_0          | A v -> Y ^     | MUX2X1   | 0.132 | 0.131 |   3.151 |    0.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D ^            | DFFPOSX1 | 0.132 | 0.000 |   3.151 |    0.654 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.497 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.497 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   1.000
= Required Time                 0.640
- Arrival Time                  3.130
= Slack Time                   -2.490
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.374 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.978 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.207 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.122 | 0.278 |   2.560 |    0.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.128 | 0.100 |   2.660 |    0.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.256 | 0.336 |   2.996 |    0.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.164 | 0.133 |   3.130 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.164 | 0.000 |   3.130 |    0.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.490 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.490 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.352
+ Phase Shift                   1.000
= Required Time                 0.648
- Arrival Time                  3.136
= Slack Time                   -2.488
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.371 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.976 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.205 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.116 | 0.122 |   2.405 |   -0.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.158 | 0.090 |   2.494 |    0.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.116 | 0.265 |   2.760 |    0.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A v -> Y v     | BUFX4    | 0.140 | 0.261 |   3.020 |    0.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1611_0         | D v -> Y ^     | AOI22X1  | 0.143 | 0.115 |   3.135 |    0.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7]   | D ^            | DFFPOSX1 | 0.143 | 0.000 |   3.136 |    0.648 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.488 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.488 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   1.000
= Required Time                 0.640
- Arrival Time                  3.127
= Slack Time                   -2.487
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.371 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.975 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.204 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.122 | 0.278 |   2.560 |    0.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.128 | 0.100 |   2.660 |    0.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.256 | 0.336 |   2.996 |    0.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B ^ -> Y v     | MUX2X1   | 0.163 | 0.131 |   3.127 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.163 | 0.000 |   3.127 |    0.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.487 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.487 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.348
+ Phase Shift                   1.000
= Required Time                 0.652
- Arrival Time                  3.137
= Slack Time                   -2.485
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.369 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.973 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.203 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.097 | 0.264 |   2.547 |    0.062 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.203 | 0.175 |   2.722 |    0.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.173 | 0.292 |   3.014 |    0.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_588_0          | A ^ -> Y v     | MUX2X1   | 0.147 | 0.123 |   3.137 |    0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D v            | DFFPOSX1 | 0.147 | 0.000 |   3.137 |    0.652 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.485 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.485 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                   1.000
= Required Time                 0.651
- Arrival Time                  3.135
= Slack Time                   -2.484
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.368 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.972 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.202 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.116 | 0.122 |   2.405 |   -0.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.158 | 0.090 |   2.494 |    0.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.116 | 0.265 |   2.760 |    0.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A v -> Y v     | BUFX4    | 0.140 | 0.261 |   3.020 |    0.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1608_0         | D v -> Y ^     | AOI22X1  | 0.138 | 0.115 |   3.135 |    0.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D ^            | DFFPOSX1 | 0.138 | 0.000 |   3.135 |    0.651 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.484 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.484 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   1.000
= Required Time                 0.640
- Arrival Time                  3.118
= Slack Time                   -2.478
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.362 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.966 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.195 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.122 | 0.278 |   2.560 |    0.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.128 | 0.100 |   2.660 |    0.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.256 | 0.336 |   2.996 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1635_0         | A ^ -> Y v     | MUX2X1   | 0.163 | 0.122 |   3.118 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.163 | 0.000 |   3.118 |    0.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.478 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.478 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   1.000
= Required Time                 0.628
- Arrival Time                  3.104
= Slack Time                   -2.476
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.360 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.964 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.345 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.113 | 0.241 |   2.372 |   -0.104 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.062 | 0.071 |   2.444 |   -0.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.191 | 0.129 |   2.573 |    0.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.250 | 0.359 |   2.931 |    0.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1518_0         | A v -> Y ^     | MUX2X1   | 0.182 | 0.172 |   3.104 |    0.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D ^            | DFFPOSX1 | 0.182 | 0.000 |   3.104 |    0.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.476 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.476 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   1.000
= Required Time                 0.641
- Arrival Time                  3.117
= Slack Time                   -2.476
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.360 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.964 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.193 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.122 | 0.278 |   2.560 |    0.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.128 | 0.100 |   2.661 |    0.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.256 | 0.336 |   2.996 |    0.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1655_0         | A ^ -> Y v     | MUX2X1   | 0.163 | 0.120 |   3.116 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D v            | DFFPOSX1 | 0.163 | 0.000 |   3.117 |    0.641 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.476 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.476 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   1.000
= Required Time                 0.643
- Arrival Time                  3.115
= Slack Time                   -2.472
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.356 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.961 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.190 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.122 | 0.278 |   2.560 |    0.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.128 | 0.100 |   2.660 |    0.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.256 | 0.336 |   2.996 |    0.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1657_0         | A ^ -> Y v     | MUX2X1   | 0.160 | 0.119 |   3.115 |    0.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D v            | DFFPOSX1 | 0.160 | 0.000 |   3.115 |    0.643 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.472 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.472 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                   1.000
= Required Time                 0.662
- Arrival Time                  3.133
= Slack Time                   -2.471
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.355 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.959 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.189 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.097 | 0.264 |   2.547 |    0.076 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.203 | 0.175 |   2.722 |    0.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.173 | 0.292 |   3.014 |    0.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B ^ -> Y v     | MUX2X1   | 0.134 | 0.119 |   3.133 |    0.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D v            | DFFPOSX1 | 0.134 | 0.000 |   3.133 |    0.662 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.471 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.471 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.341
+ Phase Shift                   1.000
= Required Time                 0.659
- Arrival Time                  3.129
= Slack Time                   -2.470
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.354 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.958 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.187 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.097 | 0.264 |   2.547 |    0.077 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.203 | 0.175 |   2.722 |    0.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.173 | 0.292 |   3.014 |    0.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_600_0          | A ^ -> Y v     | MUX2X1   | 0.138 | 0.115 |   3.129 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D v            | DFFPOSX1 | 0.138 | 0.000 |   3.129 |    0.659 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.470 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.470 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.342
+ Phase Shift                   1.000
= Required Time                 0.658
- Arrival Time                  3.128
= Slack Time                   -2.469
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.353 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.957 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.187 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.097 | 0.264 |   2.547 |    0.078 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.203 | 0.175 |   2.722 |    0.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.156 | 0.282 |   3.005 |    0.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B ^ -> Y v     | MUX2X1   | 0.139 | 0.123 |   3.127 |    0.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.139 | 0.000 |   3.128 |    0.658 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.469 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.469 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.352
+ Phase Shift                   1.000
= Required Time                 0.648
- Arrival Time                  3.116
= Slack Time                   -2.468
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.352 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.956 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.185 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.122 | 0.278 |   2.560 |    0.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.128 | 0.100 |   2.660 |    0.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.256 | 0.336 |   2.996 |    0.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B ^ -> Y v     | MUX2X1   | 0.152 | 0.120 |   3.116 |    0.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D v            | DFFPOSX1 | 0.152 | 0.000 |   3.116 |    0.648 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.468 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.468 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                   1.000
= Required Time                 0.656
- Arrival Time                  3.121
= Slack Time                   -2.465
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.349 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.953 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.183 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.097 | 0.264 |   2.547 |    0.082 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.203 | 0.175 |   2.722 |    0.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.156 | 0.282 |   3.005 |    0.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_594_0          | A ^ -> Y v     | MUX2X1   | 0.142 | 0.116 |   3.121 |    0.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.142 | 0.000 |   3.121 |    0.656 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.465 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.465 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.339
+ Phase Shift                   1.000
= Required Time                 0.661
- Arrival Time                  3.125
= Slack Time                   -2.464
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.348 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.952 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.181 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.097 | 0.264 |   2.547 |    0.083 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.203 | 0.175 |   2.722 |    0.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.156 | 0.282 |   3.005 |    0.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251                 | B ^ -> Y v     | MUX2X1   | 0.134 | 0.121 |   3.125 |    0.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D v            | DFFPOSX1 | 0.134 | 0.000 |   3.125 |    0.661 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.464 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.464 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   1.000
= Required Time                 0.646
- Arrival Time                  3.110
= Slack Time                   -2.464
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.347 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.952 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.181 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.122 | 0.278 |   2.560 |    0.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.128 | 0.100 |   2.660 |    0.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.256 | 0.336 |   2.996 |    0.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1659_0         | A ^ -> Y v     | MUX2X1   | 0.155 | 0.113 |   3.109 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D v            | DFFPOSX1 | 0.155 | 0.000 |   3.110 |    0.646 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.464 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.464 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.339
+ Phase Shift                   1.000
= Required Time                 0.661
- Arrival Time                  3.123
= Slack Time                   -2.463
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.347 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.951 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.180 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.097 | 0.264 |   2.547 |    0.084 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.203 | 0.175 |   2.722 |    0.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.173 | 0.292 |   3.014 |    0.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_606_0          | A ^ -> Y v     | MUX2X1   | 0.135 | 0.109 |   3.123 |    0.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.135 | 0.000 |   3.123 |    0.661 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.463 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.463 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.340
+ Phase Shift                   1.000
= Required Time                 0.660
- Arrival Time                  3.119
= Slack Time                   -2.459
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.343 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.948 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.329 | 0.434 |   2.282 |   -0.177 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.097 | 0.264 |   2.547 |    0.087 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.203 | 0.175 |   2.722 |    0.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.156 | 0.282 |   3.005 |    0.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_612_0          | A ^ -> Y v     | MUX2X1   | 0.137 | 0.114 |   3.119 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D v            | DFFPOSX1 | 0.137 | 0.000 |   3.119 |    0.660 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.459 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.459 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   1.000
= Required Time                 0.642
- Arrival Time                  3.092
= Slack Time                   -2.449
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.333 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.937 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.318 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.126 | 0.235 |   2.366 |   -0.083 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.085 | 0.090 |   2.455 |    0.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.217 | 0.149 |   2.605 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A v -> Y v     | BUFX4    | 0.217 | 0.338 |   2.943 |    0.494 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1598_0         | A v -> Y ^     | MUX2X1   | 0.153 | 0.148 |   3.091 |    0.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D ^            | DFFPOSX1 | 0.153 | 0.000 |   3.092 |    0.642 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.449 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.449 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   1.000
= Required Time                 0.638
- Arrival Time                  3.085
= Slack Time                   -2.447
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.331 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.936 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.316 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.113 | 0.241 |   2.372 |   -0.075 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.062 | 0.071 |   2.444 |   -0.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.191 | 0.129 |   2.573 |    0.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.250 | 0.359 |   2.931 |    0.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1514_0         | A v -> Y ^     | MUX2X1   | 0.162 | 0.153 |   3.085 |    0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D ^            | DFFPOSX1 | 0.162 | 0.000 |   3.085 |    0.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.447 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.447 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 0.644
- Arrival Time                  3.089
= Slack Time                   -2.445
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.329 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.934 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.315 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.126 | 0.235 |   2.366 |   -0.080 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.085 | 0.090 |   2.455 |    0.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.217 | 0.149 |   2.605 |    0.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A v -> Y v     | BUFX4    | 0.217 | 0.338 |   2.943 |    0.497 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1594_0         | A v -> Y ^     | MUX2X1   | 0.151 | 0.146 |   3.089 |    0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D ^            | DFFPOSX1 | 0.151 | 0.000 |   3.089 |    0.644 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.445 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.445 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   1.000
= Required Time                 0.643
- Arrival Time                  3.089
= Slack Time                   -2.445
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.329 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.934 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.314 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.126 | 0.235 |   2.366 |   -0.080 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.085 | 0.090 |   2.456 |    0.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.217 | 0.149 |   2.605 |    0.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A v -> Y v     | BUFX4    | 0.217 | 0.338 |   2.943 |    0.497 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1606_0         | A v -> Y ^     | MUX2X1   | 0.152 | 0.146 |   3.089 |    0.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D ^            | DFFPOSX1 | 0.152 | 0.000 |   3.089 |    0.643 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.445 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.445 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   1.000
= Required Time                 0.639
- Arrival Time                  3.084
= Slack Time                   -2.445
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.329 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.933 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.314 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.113 | 0.241 |   2.372 |   -0.073 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.062 | 0.071 |   2.444 |   -0.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.191 | 0.129 |   2.573 |    0.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.250 | 0.359 |   2.931 |    0.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1520_0         | A v -> Y ^     | MUX2X1   | 0.159 | 0.152 |   3.084 |    0.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   3.084 |    0.639 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.445 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.445 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   1.000
= Required Time                 0.636
- Arrival Time                  3.081
= Slack Time                   -2.444
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.328 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.932 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.105 | 0.253 |   2.102 |   -0.343 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.096 | 0.199 |   2.300 |   -0.144 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.071 | 0.076 |   2.376 |   -0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.134 | 0.104 |   2.480 |    0.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.121 | 0.122 |   2.602 |    0.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.275 | 0.339 |   2.942 |    0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B ^ -> Y v     | MUX2X1   | 0.169 | 0.139 |   3.080 |    0.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.169 | 0.000 |   3.081 |    0.636 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.444 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.444 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   1.000
= Required Time                 0.640
- Arrival Time                  3.082
= Slack Time                   -2.442
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.326 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.931 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.311 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.113 | 0.241 |   2.372 |   -0.070 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.062 | 0.071 |   2.444 |    0.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.191 | 0.129 |   2.573 |    0.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.250 | 0.359 |   2.931 |    0.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1516_0         | A v -> Y ^     | MUX2X1   | 0.158 | 0.151 |   3.082 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D ^            | DFFPOSX1 | 0.158 | 0.000 |   3.082 |    0.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.442 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.442 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   1.000
= Required Time                 0.645
- Arrival Time                  3.088
= Slack Time                   -2.442
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.326 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.930 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.311 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.126 | 0.235 |   2.366 |   -0.076 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.085 | 0.090 |   2.455 |    0.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.217 | 0.149 |   2.605 |    0.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A v -> Y v     | BUFX4    | 0.217 | 0.338 |   2.943 |    0.500 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1602_0         | A v -> Y ^     | MUX2X1   | 0.148 | 0.145 |   3.087 |    0.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D ^            | DFFPOSX1 | 0.148 | 0.000 |   3.088 |    0.645 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.442 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.442 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   1.000
= Required Time                 0.641
- Arrival Time                  3.081
= Slack Time                   -2.441
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.324 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.929 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.310 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.113 | 0.241 |   2.372 |   -0.068 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.062 | 0.071 |   2.444 |    0.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.191 | 0.129 |   2.573 |    0.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.250 | 0.359 |   2.931 |    0.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1522_0         | A v -> Y ^     | MUX2X1   | 0.157 | 0.149 |   3.081 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D ^            | DFFPOSX1 | 0.157 | 0.000 |   3.081 |    0.641 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.441 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.441 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   1.000
= Required Time                 0.646
- Arrival Time                  3.086
= Slack Time                   -2.440
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.323 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.928 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.309 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.126 | 0.235 |   2.366 |   -0.074 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.085 | 0.090 |   2.455 |    0.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.217 | 0.149 |   2.605 |    0.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A v -> Y v     | BUFX4    | 0.217 | 0.338 |   2.943 |    0.503 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1604_0         | A v -> Y ^     | MUX2X1   | 0.146 | 0.143 |   3.085 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D ^            | DFFPOSX1 | 0.146 | 0.000 |   3.086 |    0.646 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.440 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.440 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   1.000
= Required Time                 0.645
- Arrival Time                  3.084
= Slack Time                   -2.439
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.322 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.927 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.308 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.126 | 0.235 |   2.366 |   -0.073 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.085 | 0.090 |   2.455 |    0.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.217 | 0.149 |   2.605 |    0.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A v -> Y v     | BUFX4    | 0.217 | 0.338 |   2.943 |    0.504 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_931_0          | A v -> Y ^     | MUX2X1   | 0.148 | 0.141 |   3.084 |    0.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D ^            | DFFPOSX1 | 0.148 | 0.000 |   3.084 |    0.645 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.439 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.439 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   1.000
= Required Time                 0.641
- Arrival Time                  3.079
= Slack Time                   -2.438
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.321 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.926 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.307 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.113 | 0.241 |   2.372 |   -0.065 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.062 | 0.071 |   2.444 |    0.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.191 | 0.129 |   2.573 |    0.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.250 | 0.359 |   2.931 |    0.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1502_0         | A v -> Y ^     | MUX2X1   | 0.156 | 0.147 |   3.078 |    0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D ^            | DFFPOSX1 | 0.156 | 0.000 |   3.079 |    0.641 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.438 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.438 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   1.000
= Required Time                 0.642
- Arrival Time                  3.079
= Slack Time                   -2.437
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.321 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.925 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.306 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.113 | 0.241 |   2.372 |   -0.065 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.062 | 0.071 |   2.444 |    0.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.191 | 0.129 |   2.573 |    0.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.250 | 0.359 |   2.931 |    0.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1504_0         | A v -> Y ^     | MUX2X1   | 0.154 | 0.148 |   3.079 |    0.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D ^            | DFFPOSX1 | 0.154 | 0.000 |   3.079 |    0.642 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.437 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.437 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   1.000
= Required Time                 0.634
- Arrival Time                  3.068
= Slack Time                   -2.434
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |   -1.334 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.055 | 0.129 |   1.229 |   -1.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A ^ -> Y ^     | AND2X2   | 0.146 | 0.214 |   1.443 |   -0.991 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A ^ -> Y ^     | BUFX4    | 0.238 | 0.317 |   1.760 |   -0.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A ^ -> Y ^     | BUFX2    | 0.106 | 0.246 |   2.006 |   -0.428 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A ^ -> Y ^     | BUFX2    | 0.099 | 0.202 |   2.208 |   -0.226 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A ^ -> Y v     | INVX2    | 0.069 | 0.075 |   2.283 |   -0.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B v -> Y ^     | NAND3X1  | 0.224 | 0.171 |   2.454 |    0.019 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B ^ -> Y v     | NAND2X1  | 0.122 | 0.091 |   2.544 |    0.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A v -> Y v     | BUFX4    | 0.273 | 0.360 |   2.904 |    0.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1580_0         | A v -> Y ^     | MUX2X1   | 0.169 | 0.164 |   3.068 |    0.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D ^            | DFFPOSX1 | 0.169 | 0.000 |   3.068 |    0.634 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.434 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.434 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   1.000
= Required Time                 0.641
- Arrival Time                  3.074
= Slack Time                   -2.433
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.317 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.921 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.105 | 0.253 |   2.102 |   -0.332 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.096 | 0.199 |   2.300 |   -0.133 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.071 | 0.076 |   2.376 |   -0.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.134 | 0.104 |   2.480 |    0.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.121 | 0.122 |   2.602 |    0.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.275 | 0.339 |   2.942 |    0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B ^ -> Y v     | MUX2X1   | 0.162 | 0.132 |   3.074 |    0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D v            | DFFPOSX1 | 0.162 | 0.000 |   3.074 |    0.641 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.433 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.433 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   1.000
= Required Time                 0.633
- Arrival Time                  3.066
= Slack Time                   -2.433
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |   -1.333 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.055 | 0.129 |   1.229 |   -1.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A ^ -> Y ^     | AND2X2   | 0.146 | 0.214 |   1.443 |   -0.990 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A ^ -> Y ^     | BUFX4    | 0.238 | 0.317 |   1.760 |   -0.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A ^ -> Y ^     | BUFX2    | 0.106 | 0.246 |   2.006 |   -0.427 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A ^ -> Y ^     | BUFX2    | 0.099 | 0.202 |   2.208 |   -0.225 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A ^ -> Y v     | INVX2    | 0.069 | 0.075 |   2.283 |   -0.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B v -> Y ^     | NAND3X1  | 0.224 | 0.171 |   2.454 |    0.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B ^ -> Y v     | NAND2X1  | 0.122 | 0.091 |   2.544 |    0.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A v -> Y v     | BUFX4    | 0.273 | 0.360 |   2.904 |    0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1588_0         | A v -> Y ^     | MUX2X1   | 0.171 | 0.161 |   3.066 |    0.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   3.066 |    0.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.433 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.433 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   1.000
= Required Time                 0.636
- Arrival Time                  3.066
= Slack Time                   -2.431
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |   -1.331 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.055 | 0.129 |   1.229 |   -1.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A ^ -> Y ^     | AND2X2   | 0.146 | 0.214 |   1.443 |   -0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A ^ -> Y ^     | BUFX4    | 0.238 | 0.317 |   1.760 |   -0.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A ^ -> Y ^     | BUFX2    | 0.106 | 0.246 |   2.006 |   -0.425 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A ^ -> Y ^     | BUFX2    | 0.099 | 0.202 |   2.208 |   -0.223 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A ^ -> Y v     | INVX2    | 0.069 | 0.075 |   2.282 |   -0.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B v -> Y ^     | NAND3X1  | 0.224 | 0.171 |   2.454 |    0.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B ^ -> Y v     | NAND2X1  | 0.122 | 0.091 |   2.544 |    0.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A v -> Y v     | BUFX4    | 0.273 | 0.360 |   2.904 |    0.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1596_0         | A v -> Y ^     | MUX2X1   | 0.166 | 0.162 |   3.066 |    0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D ^            | DFFPOSX1 | 0.166 | 0.000 |   3.066 |    0.636 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.431 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.431 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   1.000
= Required Time                 0.635
- Arrival Time                  3.062
= Slack Time                   -2.427
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |   -1.327 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.055 | 0.129 |   1.229 |   -1.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A ^ -> Y ^     | AND2X2   | 0.146 | 0.214 |   1.443 |   -0.984 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A ^ -> Y ^     | BUFX4    | 0.238 | 0.317 |   1.760 |   -0.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A ^ -> Y ^     | BUFX2    | 0.106 | 0.246 |   2.006 |   -0.421 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A ^ -> Y ^     | BUFX2    | 0.099 | 0.202 |   2.208 |   -0.219 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A ^ -> Y v     | INVX2    | 0.069 | 0.075 |   2.283 |   -0.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B v -> Y ^     | NAND3X1  | 0.224 | 0.171 |   2.454 |    0.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B ^ -> Y v     | NAND2X1  | 0.122 | 0.091 |   2.544 |    0.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A v -> Y v     | BUFX4    | 0.273 | 0.360 |   2.904 |    0.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1584_0         | A v -> Y ^     | MUX2X1   | 0.167 | 0.158 |   3.062 |    0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   3.062 |    0.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.427 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.427 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   1.000
= Required Time                 0.643
- Arrival Time                  3.069
= Slack Time                   -2.426
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.310 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.914 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.105 | 0.253 |   2.102 |   -0.325 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.096 | 0.199 |   2.300 |   -0.126 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.071 | 0.076 |   2.376 |   -0.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.134 | 0.104 |   2.480 |    0.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.121 | 0.122 |   2.602 |    0.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.275 | 0.339 |   2.942 |    0.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B ^ -> Y v     | MUX2X1   | 0.160 | 0.128 |   3.069 |    0.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.160 | 0.000 |   3.069 |    0.643 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.426 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.426 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   1.000
= Required Time                 0.637
- Arrival Time                  3.063
= Slack Time                   -2.425
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |   -1.325 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.055 | 0.129 |   1.229 |   -1.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A ^ -> Y ^     | AND2X2   | 0.146 | 0.214 |   1.443 |   -0.982 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A ^ -> Y ^     | BUFX4    | 0.238 | 0.317 |   1.760 |   -0.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A ^ -> Y ^     | BUFX2    | 0.106 | 0.246 |   2.006 |   -0.420 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A ^ -> Y ^     | BUFX2    | 0.099 | 0.202 |   2.208 |   -0.218 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A ^ -> Y v     | INVX2    | 0.069 | 0.075 |   2.282 |   -0.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B v -> Y ^     | NAND3X1  | 0.224 | 0.171 |   2.454 |    0.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B ^ -> Y v     | NAND2X1  | 0.122 | 0.091 |   2.544 |    0.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A v -> Y v     | BUFX4    | 0.273 | 0.360 |   2.904 |    0.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1575_0         | A v -> Y ^     | MUX2X1   | 0.163 | 0.158 |   3.063 |    0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   3.063 |    0.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.425 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.425 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   1.000
= Required Time                 0.630
- Arrival Time                  3.041
= Slack Time                   -2.410
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.294 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.898 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.135 | 0.282 |   2.131 |   -0.279 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.126 | 0.235 |   2.366 |   -0.044 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.085 | 0.090 |   2.456 |    0.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.217 | 0.149 |   2.605 |    0.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC136_FE_OFN72_ | A v -> Y v     | BUFX2    | 0.152 | 0.277 |   2.882 |    0.472 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205                 | B v -> Y ^     | MUX2X1   | 0.176 | 0.158 |   3.040 |    0.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D ^            | DFFPOSX1 | 0.176 | 0.001 |   3.041 |    0.630 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.410 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.410 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   1.000
= Required Time                 0.638
- Arrival Time                  3.032
= Slack Time                   -2.394
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.278 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.882 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.105 | 0.253 |   2.102 |   -0.292 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC141_wenable_f | A v -> Y v     | BUFX4    | 0.123 | 0.241 |   2.342 |   -0.052 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_765_0          | A v -> Y ^     | INVX4    | 0.063 | 0.072 |   2.414 |    0.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0          | C ^ -> Y v     | AOI22X1  | 0.158 | 0.101 |   2.515 |    0.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191   | A v -> Y v     | BUFX4    | 0.250 | 0.366 |   2.881 |    0.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1590_0         | A v -> Y ^     | MUX2X1   | 0.161 | 0.150 |   3.032 |    0.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D ^            | DFFPOSX1 | 0.161 | 0.000 |   3.032 |    0.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.394 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.394 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   1.000
= Required Time                 0.638
- Arrival Time                  3.028
= Slack Time                   -2.390
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.274 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.262 |   -1.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.878 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.848 |   -0.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.105 | 0.253 |   2.102 |   -0.289 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC141_wenable_f | A v -> Y v     | BUFX4    | 0.123 | 0.241 |   2.342 |   -0.048 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_765_0          | A v -> Y ^     | INVX4    | 0.063 | 0.072 |   2.414 |    0.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0          | C ^ -> Y v     | AOI22X1  | 0.158 | 0.101 |   2.515 |    0.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191   | A v -> Y v     | BUFX4    | 0.250 | 0.366 |   2.881 |    0.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142                 | B v -> Y ^     | MUX2X1   | 0.162 | 0.147 |   3.028 |    0.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D ^            | DFFPOSX1 | 0.162 | 0.000 |   3.028 |    0.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.390 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.390 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   1.000
= Required Time                 0.640
- Arrival Time                  3.030
= Slack Time                   -2.390
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -1.273 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.050 | 0.146 |   1.263 |   -1.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.151 | 0.249 |   1.512 |   -0.878 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.245 | 0.337 |   1.849 |   -0.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.105 | 0.253 |   2.102 |   -0.288 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC141_wenable_f | A v -> Y v     | BUFX4    | 0.123 | 0.241 |   2.342 |   -0.047 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_765_0          | A v -> Y ^     | INVX4    | 0.063 | 0.072 |   2.415 |    0.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0          | C ^ -> Y v     | AOI22X1  | 0.158 | 0.101 |   2.515 |    0.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191   | A v -> Y v     | BUFX4    | 0.250 | 0.366 |   2.881 |    0.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1545_0         | A v -> Y ^     | MUX2X1   | 0.158 | 0.148 |   3.029 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D ^            | DFFPOSX1 | 0.158 | 0.000 |   3.030 |    0.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    2.390 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    2.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.390 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

