Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3.1 (win64) Build 2035080 Fri Oct 20 14:20:01 MDT 2017
| Date         : Thu Nov  2 16:59:44 2017
| Host         : Jensen-Surface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    79 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             117 |           58 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             245 |           85 |
| Yes          | No                    | No                     |             296 |           89 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             350 |          161 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                         Enable Signal                                                                        |                                                            Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  System_i/Zybo_PWMext_0/inst/clock_div1/clk   |                                                                                                                                                              |                                                                                                                                        |                1 |              1 |
|  System_i/Zybo_PWMext_0/inst/clock_div0/clk   |                                                                                                                                                              |                                                                                                                                        |                1 |              1 |
|  System_i/Zybo_PWMext_0/inst/clock_div2/clk   |                                                                                                                                                              |                                                                                                                                        |                1 |              1 |
|  System_i/Zybo_PWMext_0/inst/clock_div3/clk   |                                                                                                                                                              |                                                                                                                                        |                1 |              1 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                        |                1 |              2 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_aw.aw_pipe/s_ready_i_reg_0  |                4 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_arready_i_1_n_0                                                                                  | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready0                                                                                         | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                              |                3 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_ar.ar_pipe/m_valid_i_reg_0  |                4 |              4 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | System_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                4 |              6 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                        |                5 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                        |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                        |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                        |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                5 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                  | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                6 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                  | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                  | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                  | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                  | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                  | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                5 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                5 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                5 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                6 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                6 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                  | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                4 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                  | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                3 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                5 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                  | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                2 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                7 |              8 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |                2 |              8 |
|  System_i/Zybo_PWMext_0/inst/clock_div1/clk   |                                                                                                                                                              | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/cntr_reg[9][0]                                                                 |                3 |             10 |
|  System_i/Zybo_PWMext_0/inst/clock_div0/clk   |                                                                                                                                                              | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/SS[0]                                                                          |                3 |             10 |
|  System_i/Zybo_PWMext_0/inst/clock_div2/clk   |                                                                                                                                                              | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/cntr_reg[9]_0[0]                                                               |                3 |             10 |
|  System_i/Zybo_PWMext_0/inst/clock_div3/clk   |                                                                                                                                                              | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/cntr_reg[9]_1[0]                                                               |                2 |             10 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                        |                4 |             13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_b.b_pipe/p_1_in                                   |                                                                                                                                        |                3 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_b.b_pipe/skid_buffer_reg[0]_0                     |                                                                                                                                        |                5 |             14 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                        |                3 |             16 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                        |                7 |             17 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                        |                7 |             17 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_ar.ar_pipe/s_axi_arready                          |                                                                                                                                        |               10 |             28 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_aw.aw_pipe/s_axi_awready                          |                                                                                                                                        |               10 |             28 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                        |                5 |             28 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                        |                6 |             28 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/Zybo_PWMext_0/inst/clock_div1/clear                                                                                           |                8 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                        |                9 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/Zybo_PWMext_0/inst/clock_div3/clear                                                                                           |                8 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/Zybo_PWMext_0/inst/clock_div2/clear                                                                                           |                8 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/slv_reg_rden                                                                                         | System_i/Zybo_PWMext_0/inst/Zybo_PWMext_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                            |               20 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/Zybo_PWMext_0/inst/clock_div0/clear                                                                                           |                8 |             32 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/skid_buffer_reg[0]_0                     |                                                                                                                                        |               15 |             45 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/gen_simple_r.r_pipe/p_1_in                                   |                                                                                                                                        |                8 |             45 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               27 |             59 |
|  System_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              |                                                                                                                                        |               55 |            114 |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     1 |
| 4      |                     7 |
| 6      |                     2 |
| 8      |                    41 |
| 10     |                     4 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    17 |
+--------+-----------------------+


