# ALL values are in picosecond

set PERIOD 10000
set ClkTop $DESIGN
set ClkDomain $DESIGN
set ClkName clk_p
set ClkLatency 500
set ClkRise_uncertainity 500
set ClkFall_uncertainity 500
set ClkSlew 500
set InputDelay 500
set OutputDelay 500

#REMEBER TO CHANGE THE -port ClkxC* to the actual name of clock port/pin in your design

define_clock -name $ClkName -period $PERIOD -design $ClkTop -domain $ClkDomain [find /designs/CNN_top_LU_pads/ports_in/clk_p]

set_attribute clock_network_late_latency $ClkLatency $ClkName
set_attribute clock_source_late_latency $ClkLatency $ClkName

set_attribute clock_setup_uncertainty $ClkLatency $ClkName
set_attribute clock_hold_uncertainty $ClkLatency $ClkName

set_attribute slew_rise $ClkRise_uncertainity $ClkName
set_attribute slew_fall $ClkFall_uncertainity $ClkName

external_delay -input $InputDelay -clock [find / -clock $ClkName] -name in_con [find /des* -port ports_in/*]
external_delay -output $OutputDelay -clock [find / -clock $ClkName] -name out_con [find /des* -port ports_out/*]


