<div id="pfbf" class="pf w0 h0" data-page-no="bf"><div class="pc pcbf w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bgbf.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 12</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">System integration module (SIM)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws22c">12.1 Introduction</div><div class="t m0 x9 hf yde ff3 fs5 fc0 sc0 ls0 ws0">The system integration module (SIM) provides system control and chip configuration</div><div class="t m0 x9 hf ydf ff3 fs5 fc0 sc0 ls0">registers.</div><div class="t m0 x9 he y106c ff1 fs1 fc0 sc0 ls0 ws18f">12.1.1 Features</div><div class="t m0 x33 hf y106d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>System clocking configuration</div><div class="t m0 x2 hf y106e ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>System clock divide values</div><div class="t m0 x2 hf y106f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Architectural clock gating control</div><div class="t m0 x2 hf y1070 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>ERCLK32K clock selection</div><div class="t m0 x2 hf y1071 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>USB clock selection</div><div class="t m0 x2 hf y1072 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>UART0 and TPM clock selection</div><div class="t m0 x33 hf y1073 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Flash and System RAM size configuration</div><div class="t m0 x33 hf y1074 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>USB regulator configuration</div><div class="t m0 x33 hf y1075 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>TPM external clock and input capture selection</div><div class="t m0 x33 hf y1076 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>UART receive/transmit source selection/configuration</div><div class="t m0 x9 hd y1077 ff1 fs7 fc0 sc0 ls0 ws0">12.2<span class="_ _b"> </span>Memory map and register definition</div><div class="t m0 x9 hf y1078 ff3 fs5 fc0 sc0 ls0 ws0">The SIM module contains many bitfields for selecting the clock source and dividers for</div><div class="t m0 x9 hf y1079 ff3 fs5 fc0 sc0 ls0 ws0">various module clocks.</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>191</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
