{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 15:08:48 2023 " "Info: Processing started: Thu Sep 07 15:08:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_50:d6\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_50:d6\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_50:d6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d5\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d5\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d4\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d4\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d3\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d3\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d2\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d2\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d1\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d1\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d0\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d0\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Product_codetoprice:comb_4\|product_price\[0\] register VendingMachineController:controller\|total_sales\[0\] 308.17 MHz 3.245 ns Internal " "Info: Clock \"clk\" has Internal fmax of 308.17 MHz between source register \"Product_codetoprice:comb_4\|product_price\[0\]\" and destination register \"VendingMachineController:controller\|total_sales\[0\]\" (period= 3.245 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.027 ns + Longest register register " "Info: + Longest register to register delay is 3.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Product_codetoprice:comb_4\|product_price\[0\] 1 REG LCFF_X58_Y9_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y9_N1; Fanout = 12; REG Node = 'Product_codetoprice:comb_4\|product_price\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { Product_codetoprice:comb_4|product_price[0] } "NODE_NAME" } } { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.438 ns) 0.974 ns VendingMachineController:controller\|LessThan0~1 2 COMB LCCOMB_X58_Y9_N28 2 " "Info: 2: + IC(0.536 ns) + CELL(0.438 ns) = 0.974 ns; Loc. = LCCOMB_X58_Y9_N28; Fanout = 2; COMB Node = 'VendingMachineController:controller\|LessThan0~1'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { Product_codetoprice:comb_4|product_price[0] VendingMachineController:controller|LessThan0~1 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.275 ns) 1.946 ns VendingMachineController:controller\|change\[0\]~7 3 COMB LCCOMB_X57_Y9_N16 12 " "Info: 3: + IC(0.697 ns) + CELL(0.275 ns) = 1.946 ns; Loc. = LCCOMB_X57_Y9_N16; Fanout = 12; COMB Node = 'VendingMachineController:controller\|change\[0\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { VendingMachineController:controller|LessThan0~1 VendingMachineController:controller|change[0]~7 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.660 ns) 3.027 ns VendingMachineController:controller\|total_sales\[0\] 4 REG LCFF_X56_Y9_N5 3 " "Info: 4: + IC(0.421 ns) + CELL(0.660 ns) = 3.027 ns; Loc. = LCFF_X56_Y9_N5; Fanout = 3; REG Node = 'VendingMachineController:controller\|total_sales\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { VendingMachineController:controller|change[0]~7 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 45.36 % ) " "Info: Total cell delay = 1.373 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.654 ns ( 54.64 % ) " "Info: Total interconnect delay = 1.654 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.027 ns" { Product_codetoprice:comb_4|product_price[0] VendingMachineController:controller|LessThan0~1 VendingMachineController:controller|change[0]~7 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "3.027 ns" { Product_codetoprice:comb_4|product_price[0] {} VendingMachineController:controller|LessThan0~1 {} VendingMachineController:controller|change[0]~7 {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.536ns 0.697ns 0.421ns } { 0.000ns 0.438ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.823 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 29 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.537 ns) 2.823 ns VendingMachineController:controller\|total_sales\[0\] 3 REG LCFF_X56_Y9_N5 3 " "Info: 3: + IC(1.215 ns) + CELL(0.537 ns) = 2.823 ns; Loc. = LCFF_X56_Y9_N5; Fanout = 3; REG Node = 'VendingMachineController:controller\|total_sales\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.99 % ) " "Info: Total cell delay = 1.496 ns ( 52.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.327 ns ( 47.01 % ) " "Info: Total interconnect delay = 1.327 ns ( 47.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.215ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.827 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 29 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.537 ns) 2.827 ns Product_codetoprice:comb_4\|product_price\[0\] 3 REG LCFF_X58_Y9_N1 12 " "Info: 3: + IC(1.219 ns) + CELL(0.537 ns) = 2.827 ns; Loc. = LCFF_X58_Y9_N1; Fanout = 12; REG Node = 'Product_codetoprice:comb_4\|product_price\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { clk~clkctrl Product_codetoprice:comb_4|product_price[0] } "NODE_NAME" } } { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.92 % ) " "Info: Total cell delay = 1.496 ns ( 52.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 47.08 % ) " "Info: Total interconnect delay = 1.331 ns ( 47.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { clk clk~clkctrl Product_codetoprice:comb_4|product_price[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { clk {} clk~combout {} clk~clkctrl {} Product_codetoprice:comb_4|product_price[0] {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.215ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { clk clk~clkctrl Product_codetoprice:comb_4|product_price[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { clk {} clk~combout {} clk~clkctrl {} Product_codetoprice:comb_4|product_price[0] {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.027 ns" { Product_codetoprice:comb_4|product_price[0] VendingMachineController:controller|LessThan0~1 VendingMachineController:controller|change[0]~7 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "3.027 ns" { Product_codetoprice:comb_4|product_price[0] {} VendingMachineController:controller|LessThan0~1 {} VendingMachineController:controller|change[0]~7 {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.536ns 0.697ns 0.421ns } { 0.000ns 0.438ns 0.275ns 0.660ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.215ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { clk clk~clkctrl Product_codetoprice:comb_4|product_price[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { clk {} clk~combout {} clk~clkctrl {} Product_codetoprice:comb_4|product_price[0] {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "clk_1hz:clk1\|divide_by_50:d6\|count\[3\] clk_1hz:clk1\|divide_by_50:d6\|Q clk 479 ps " "Info: Found hold time violation between source  pin or register \"clk_1hz:clk1\|divide_by_50:d6\|count\[3\]\" and destination pin or register \"clk_1hz:clk1\|divide_by_50:d6\|Q\" for clock \"clk\" (Hold time is 479 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.149 ns + Largest " "Info: + Largest clock skew is 1.149 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.964 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.468 ns) + CELL(0.537 ns) 3.964 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X2_Y25_N31 3 " "Info: 2: + IC(2.468 ns) + CELL(0.537 ns) = 3.964 ns; Loc. = LCFF_X2_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.005 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 37.74 % ) " "Info: Total cell delay = 1.496 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.468 ns ( 62.26 % ) " "Info: Total interconnect delay = 2.468 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.964 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "3.964 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} } { 0.000ns 0.000ns 2.468ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.815 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 29 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.537 ns) 2.815 ns clk_1hz:clk1\|divide_by_50:d6\|count\[3\] 3 REG LCFF_X2_Y25_N15 4 " "Info: 3: + IC(1.207 ns) + CELL(0.537 ns) = 2.815 ns; Loc. = LCFF_X2_Y25_N15; Fanout = 4; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|count\[3\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { clk~clkctrl clk_1hz:clk1|divide_by_50:d6|count[3] } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.14 % ) " "Info: Total cell delay = 1.496 ns ( 53.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.319 ns ( 46.86 % ) " "Info: Total interconnect delay = 1.319 ns ( 46.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clk clk~clkctrl clk_1hz:clk1|divide_by_50:d6|count[3] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clk {} clk~combout {} clk~clkctrl {} clk_1hz:clk1|divide_by_50:d6|count[3] {} } { 0.000ns 0.000ns 0.112ns 1.207ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.964 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "3.964 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} } { 0.000ns 0.000ns 2.468ns } { 0.000ns 0.959ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clk clk~clkctrl clk_1hz:clk1|divide_by_50:d6|count[3] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clk {} clk~combout {} clk~clkctrl {} clk_1hz:clk1|divide_by_50:d6|count[3] {} } { 0.000ns 0.000ns 0.112ns 1.207ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.686 ns - Shortest register register " "Info: - Shortest register to register delay is 0.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_1hz:clk1\|divide_by_50:d6\|count\[3\] 1 REG LCFF_X2_Y25_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y25_N15; Fanout = 4; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|count\[3\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1hz:clk1|divide_by_50:d6|count[3] } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.150 ns) 0.602 ns clk_1hz:clk1\|divide_by_50:d6\|Q~0 2 COMB LCCOMB_X2_Y25_N30 1 " "Info: 2: + IC(0.452 ns) + CELL(0.150 ns) = 0.602 ns; Loc. = LCCOMB_X2_Y25_N30; Fanout = 1; COMB Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q~0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { clk_1hz:clk1|divide_by_50:d6|count[3] clk_1hz:clk1|divide_by_50:d6|Q~0 } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.686 ns clk_1hz:clk1\|divide_by_50:d6\|Q 3 REG LCFF_X2_Y25_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.686 ns; Loc. = LCFF_X2_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_1hz:clk1|divide_by_50:d6|Q~0 clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 34.11 % ) " "Info: Total cell delay = 0.234 ns ( 34.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.452 ns ( 65.89 % ) " "Info: Total interconnect delay = 0.452 ns ( 65.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { clk_1hz:clk1|divide_by_50:d6|count[3] clk_1hz:clk1|divide_by_50:d6|Q~0 clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "0.686 ns" { clk_1hz:clk1|divide_by_50:d6|count[3] {} clk_1hz:clk1|divide_by_50:d6|Q~0 {} clk_1hz:clk1|divide_by_50:d6|Q {} } { 0.000ns 0.452ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.964 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "3.964 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} } { 0.000ns 0.000ns 2.468ns } { 0.000ns 0.959ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clk clk~clkctrl clk_1hz:clk1|divide_by_50:d6|count[3] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clk {} clk~combout {} clk~clkctrl {} clk_1hz:clk1|divide_by_50:d6|count[3] {} } { 0.000ns 0.000ns 0.112ns 1.207ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { clk_1hz:clk1|divide_by_50:d6|count[3] clk_1hz:clk1|divide_by_50:d6|Q~0 clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "0.686 ns" { clk_1hz:clk1|divide_by_50:d6|count[3] {} clk_1hz:clk1|divide_by_50:d6|Q~0 {} clk_1hz:clk1|divide_by_50:d6|Q {} } { 0.000ns 0.452ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VendingMachineController:controller\|total_sales\[0\] confirm_button clk 7.517 ns register " "Info: tsu for register \"VendingMachineController:controller\|total_sales\[0\]\" (data pin = \"confirm_button\", clock pin = \"clk\") is 7.517 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.376 ns + Longest pin register " "Info: + Longest pin to register delay is 10.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns confirm_button 1 PIN PIN_L7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 5; PIN Node = 'confirm_button'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { confirm_button } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.349 ns) + CELL(0.275 ns) 8.436 ns VendingMachineController:controller\|change\[0\]~6 2 COMB LCCOMB_X57_Y9_N14 2 " "Info: 2: + IC(7.349 ns) + CELL(0.275 ns) = 8.436 ns; Loc. = LCCOMB_X57_Y9_N14; Fanout = 2; COMB Node = 'VendingMachineController:controller\|change\[0\]~6'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.624 ns" { confirm_button VendingMachineController:controller|change[0]~6 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.438 ns) 9.295 ns VendingMachineController:controller\|change\[0\]~7 3 COMB LCCOMB_X57_Y9_N16 12 " "Info: 3: + IC(0.421 ns) + CELL(0.438 ns) = 9.295 ns; Loc. = LCCOMB_X57_Y9_N16; Fanout = 12; COMB Node = 'VendingMachineController:controller\|change\[0\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { VendingMachineController:controller|change[0]~6 VendingMachineController:controller|change[0]~7 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.660 ns) 10.376 ns VendingMachineController:controller\|total_sales\[0\] 4 REG LCFF_X56_Y9_N5 3 " "Info: 4: + IC(0.421 ns) + CELL(0.660 ns) = 10.376 ns; Loc. = LCFF_X56_Y9_N5; Fanout = 3; REG Node = 'VendingMachineController:controller\|total_sales\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { VendingMachineController:controller|change[0]~7 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.185 ns ( 21.06 % ) " "Info: Total cell delay = 2.185 ns ( 21.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.191 ns ( 78.94 % ) " "Info: Total interconnect delay = 8.191 ns ( 78.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "10.376 ns" { confirm_button VendingMachineController:controller|change[0]~6 VendingMachineController:controller|change[0]~7 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "10.376 ns" { confirm_button {} confirm_button~combout {} VendingMachineController:controller|change[0]~6 {} VendingMachineController:controller|change[0]~7 {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 7.349ns 0.421ns 0.421ns } { 0.000ns 0.812ns 0.275ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.823 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 29 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.537 ns) 2.823 ns VendingMachineController:controller\|total_sales\[0\] 3 REG LCFF_X56_Y9_N5 3 " "Info: 3: + IC(1.215 ns) + CELL(0.537 ns) = 2.823 ns; Loc. = LCFF_X56_Y9_N5; Fanout = 3; REG Node = 'VendingMachineController:controller\|total_sales\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.99 % ) " "Info: Total cell delay = 1.496 ns ( 52.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.327 ns ( 47.01 % ) " "Info: Total interconnect delay = 1.327 ns ( 47.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.215ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "10.376 ns" { confirm_button VendingMachineController:controller|change[0]~6 VendingMachineController:controller|change[0]~7 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "10.376 ns" { confirm_button {} confirm_button~combout {} VendingMachineController:controller|change[0]~6 {} VendingMachineController:controller|change[0]~7 {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 7.349ns 0.421ns 0.421ns } { 0.000ns 0.812ns 0.275ns 0.438ns 0.660ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.215ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg\[4\] q\[2\]~reg0 21.617 ns register " "Info: tco from clock \"clk\" to destination pin \"seg\[4\]\" through register \"q\[2\]~reg0\" is 21.617 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.894 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 16.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.468 ns) + CELL(0.787 ns) 4.214 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X2_Y25_N31 3 " "Info: 2: + IC(2.468 ns) + CELL(0.787 ns) = 4.214 ns; Loc. = LCFF_X2_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.255 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 5.437 ns clk_1hz:clk1\|divide_by_10:d5\|Q 3 REG LCFF_X1_Y25_N9 3 " "Info: 3: + IC(0.436 ns) + CELL(0.787 ns) = 5.437 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.787 ns) 8.122 ns clk_1hz:clk1\|divide_by_10:d4\|Q 4 REG LCFF_X47_Y25_N1 3 " "Info: 4: + IC(1.898 ns) + CELL(0.787 ns) = 8.122 ns; Loc. = LCFF_X47_Y25_N1; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d4\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.787 ns) 10.884 ns clk_1hz:clk1\|divide_by_10:d3\|Q 5 REG LCFF_X91_Y26_N15 3 " "Info: 5: + IC(1.975 ns) + CELL(0.787 ns) = 10.884 ns; Loc. = LCFF_X91_Y26_N15; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d3\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 12.101 ns clk_1hz:clk1\|divide_by_10:d2\|Q 6 REG LCFF_X92_Y26_N15 3 " "Info: 6: + IC(0.430 ns) + CELL(0.787 ns) = 12.101 ns; Loc. = LCFF_X92_Y26_N15; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d2\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 13.318 ns clk_1hz:clk1\|divide_by_10:d1\|Q 7 REG LCFF_X93_Y26_N15 3 " "Info: 7: + IC(0.430 ns) + CELL(0.787 ns) = 13.318 ns; Loc. = LCFF_X93_Y26_N15; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d1\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 14.535 ns clk_1hz:clk1\|divide_by_10:d0\|Q 8 REG LCFF_X94_Y26_N7 2 " "Info: 8: + IC(0.430 ns) + CELL(0.787 ns) = 14.535 ns; Loc. = LCFF_X94_Y26_N7; Fanout = 2; REG Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.000 ns) 15.116 ns clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G5 4 " "Info: 9: + IC(0.581 ns) + CELL(0.000 ns) = 15.116 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.537 ns) 16.894 ns q\[2\]~reg0 10 REG LCFF_X1_Y46_N29 11 " "Info: 10: + IC(1.241 ns) + CELL(0.537 ns) = 16.894 ns; Loc. = LCFF_X1_Y46_N29; Fanout = 11; REG Node = 'q\[2\]~reg0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[2]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 41.46 % ) " "Info: Total cell delay = 7.005 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.889 ns ( 58.54 % ) " "Info: Total interconnect delay = 9.889 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "16.894 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[2]~reg0 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "16.894 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 2.468ns 0.436ns 1.898ns 1.975ns 0.430ns 0.430ns 0.430ns 0.581ns 1.241ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 41 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.473 ns + Longest register pin " "Info: + Longest register to pin delay is 4.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[2\]~reg0 1 REG LCFF_X1_Y46_N29 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y46_N29; Fanout = 11; REG Node = 'q\[2\]~reg0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.438 ns) 1.063 ns WideOr2~0 2 COMB LCCOMB_X1_Y46_N16 1 " "Info: 2: + IC(0.625 ns) + CELL(0.438 ns) = 1.063 ns; Loc. = LCCOMB_X1_Y46_N16; Fanout = 1; COMB Node = 'WideOr2~0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { q[2]~reg0 WideOr2~0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(2.652 ns) 4.473 ns seg\[4\] 3 PIN PIN_G4 0 " "Info: 3: + IC(0.758 ns) + CELL(2.652 ns) = 4.473 ns; Loc. = PIN_G4; Fanout = 0; PIN Node = 'seg\[4\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { WideOr2~0 seg[4] } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 69.08 % ) " "Info: Total cell delay = 3.090 ns ( 69.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.383 ns ( 30.92 % ) " "Info: Total interconnect delay = 1.383 ns ( 30.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.473 ns" { q[2]~reg0 WideOr2~0 seg[4] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "4.473 ns" { q[2]~reg0 {} WideOr2~0 {} seg[4] {} } { 0.000ns 0.625ns 0.758ns } { 0.000ns 0.438ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "16.894 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[2]~reg0 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "16.894 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 2.468ns 0.436ns 1.898ns 1.975ns 0.430ns 0.430ns 0.430ns 0.581ns 1.241ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.473 ns" { q[2]~reg0 WideOr2~0 seg[4] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "4.473 ns" { q[2]~reg0 {} WideOr2~0 {} seg[4] {} } { 0.000ns 0.625ns 0.758ns } { 0.000ns 0.438ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Product_codetoprice:comb_4\|product_price\[3\] product_code\[3\] clk -3.654 ns register " "Info: th for register \"Product_codetoprice:comb_4\|product_price\[3\]\" (data pin = \"product_code\[3\]\", clock pin = \"clk\") is -3.654 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.827 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 29 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.537 ns) 2.827 ns Product_codetoprice:comb_4\|product_price\[3\] 3 REG LCFF_X58_Y9_N5 9 " "Info: 3: + IC(1.219 ns) + CELL(0.537 ns) = 2.827 ns; Loc. = LCFF_X58_Y9_N5; Fanout = 9; REG Node = 'Product_codetoprice:comb_4\|product_price\[3\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { clk~clkctrl Product_codetoprice:comb_4|product_price[3] } "NODE_NAME" } } { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.92 % ) " "Info: Total cell delay = 1.496 ns ( 52.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 47.08 % ) " "Info: Total interconnect delay = 1.331 ns ( 47.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { clk clk~clkctrl Product_codetoprice:comb_4|product_price[3] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { clk {} clk~combout {} clk~clkctrl {} Product_codetoprice:comb_4|product_price[3] {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.747 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns product_code\[3\] 1 PIN PIN_AC27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 4; PIN Node = 'product_code\[3\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { product_code[3] } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.661 ns) + CELL(0.150 ns) 6.663 ns Product_codetoprice:comb_4\|Decoder0~0 2 COMB LCCOMB_X58_Y9_N4 1 " "Info: 2: + IC(5.661 ns) + CELL(0.150 ns) = 6.663 ns; Loc. = LCCOMB_X58_Y9_N4; Fanout = 1; COMB Node = 'Product_codetoprice:comb_4\|Decoder0~0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "5.811 ns" { product_code[3] Product_codetoprice:comb_4|Decoder0~0 } "NODE_NAME" } } { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.747 ns Product_codetoprice:comb_4\|product_price\[3\] 3 REG LCFF_X58_Y9_N5 9 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.747 ns; Loc. = LCFF_X58_Y9_N5; Fanout = 9; REG Node = 'Product_codetoprice:comb_4\|product_price\[3\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Product_codetoprice:comb_4|Decoder0~0 Product_codetoprice:comb_4|product_price[3] } "NODE_NAME" } } { "Product_codetoprice.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/Product_codetoprice.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.086 ns ( 16.10 % ) " "Info: Total cell delay = 1.086 ns ( 16.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.661 ns ( 83.90 % ) " "Info: Total interconnect delay = 5.661 ns ( 83.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.747 ns" { product_code[3] Product_codetoprice:comb_4|Decoder0~0 Product_codetoprice:comb_4|product_price[3] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "6.747 ns" { product_code[3] {} product_code[3]~combout {} Product_codetoprice:comb_4|Decoder0~0 {} Product_codetoprice:comb_4|product_price[3] {} } { 0.000ns 0.000ns 5.661ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { clk clk~clkctrl Product_codetoprice:comb_4|product_price[3] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { clk {} clk~combout {} clk~clkctrl {} Product_codetoprice:comb_4|product_price[3] {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.747 ns" { product_code[3] Product_codetoprice:comb_4|Decoder0~0 Product_codetoprice:comb_4|product_price[3] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "6.747 ns" { product_code[3] {} product_code[3]~combout {} Product_codetoprice:comb_4|Decoder0~0 {} Product_codetoprice:comb_4|product_price[3] {} } { 0.000ns 0.000ns 5.661ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 15:08:48 2023 " "Info: Processing ended: Thu Sep 07 15:08:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
