# riscv-core
A Verilog RISCV CPU implemented based on the classic 5-stage RISC pipeline. Based heavily off the book "Computer Organization and Design RISC-V edition".
Cocotb testbench.
Currently in need of a better multicycle control unit to be functional.
