{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749348456463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749348456463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  7 22:07:36 2025 " "Processing started: Sat Jun  7 22:07:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749348456463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749348456463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NeuralNetwork -c NeuralNetwork " "Command: quartus_map --read_settings_files=on --write_settings_files=off NeuralNetwork -c NeuralNetwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749348456464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749348456762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749348456762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuralnetwork.sv 1 1 " "Found 1 design units, including 1 entities, in source file neuralnetwork.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NeuralNetwork " "Found entity 1: NeuralNetwork" {  } { { "NeuralNetwork.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348462024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749348462024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 top.sv(13) " "Verilog HDL Declaration information at top.sv(13): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749348462408 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.sv 2 2 " "Using design file top.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348462409 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex7seg " "Found entity 2: hex7seg" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348462409 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749348462409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr top.sv(53) " "Verilog HDL Implicit Net warning at top.sv(53): created implicit net for \"addr\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348462409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749348462411 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr top.sv(53) " "Verilog HDL or VHDL warning at top.sv(53): object \"addr\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749348462414 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 top.sv(53) " "Verilog HDL assignment warning at top.sv(53): truncated value with size 10 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348462418 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR top.sv(14) " "Output port \"LEDR\" at top.sv(14) has no driver" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749348462438 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "inputshiftregister.sv 1 1 " "Using design file inputshiftregister.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inputShiftRegister " "Found entity 1: inputShiftRegister" {  } { { "inputshiftregister.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/inputshiftregister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348464744 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749348464744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputShiftRegister inputShiftRegister:shiftReg " "Elaborating entity \"inputShiftRegister\" for hierarchy \"inputShiftRegister:shiftReg\"" {  } { { "top.sv" "shiftReg" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348464744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NeuralNetwork NeuralNetwork:nn " "Elaborating entity \"NeuralNetwork\" for hierarchy \"NeuralNetwork:nn\"" {  } { { "top.sv" "nn" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465308 ""}
{ "Warning" "WSGN_SEARCH_FILE" "layer0.sv 1 1 " "Using design file layer0.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 layer0 " "Found entity 1: layer0" {  } { { "layer0.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348465344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749348465344 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "layer0 layer0.sv(16) " "Verilog HDL Parameter Declaration warning at layer0.sv(16): Parameter Declaration in module \"layer0\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "layer0.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1749348465344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer0 NeuralNetwork:nn\|layer0:layer0_inst " "Elaborating entity \"layer0\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\"" {  } { { "NeuralNetwork.sv" "layer0_inst" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 layer0.sv(111) " "Verilog HDL assignment warning at layer0.sv(111): truncated value with size 16 to match size of target (1)" {  } { { "layer0.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465372 "|top|NeuralNetwork:nn|layer0:layer0_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "inputserializer.sv 1 1 " "Using design file inputserializer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inputSerializer " "Found entity 1: inputSerializer" {  } { { "inputserializer.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/inputserializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348465378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749348465378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputSerializer NeuralNetwork:nn\|layer0:layer0_inst\|inputSerializer:serializer " "Elaborating entity \"inputSerializer\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|inputSerializer:serializer\"" {  } { { "layer0.sv" "serializer" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 inputserializer.sv(22) " "Verilog HDL assignment warning at inputserializer.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "inputserializer.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/inputserializer.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465429 "|top|NeuralNetwork:nn|layer0:layer0_inst|inputSerializer:serializer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 inputserializer.sv(38) " "Verilog HDL assignment warning at inputserializer.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "inputserializer.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/inputserializer.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465429 "|top|NeuralNetwork:nn|layer0:layer0_inst|inputSerializer:serializer"}
{ "Warning" "WSGN_SEARCH_FILE" "neuron.sv 1 1 " "Using design file neuron.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348465436 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749348465436 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeEn neuron.sv(226) " "Verilog HDL Implicit Net warning at neuron.sv(226): created implicit net for \"writeEn\"" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465436 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "neuron neuron.sv(24) " "Verilog HDL Parameter Declaration warning at neuron.sv(24): Parameter Declaration in module \"neuron\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1749348465436 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "neuron neuron.sv(25) " "Verilog HDL Parameter Declaration warning at neuron.sv(25): Parameter Declaration in module \"neuron\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1749348465436 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "neuron neuron.sv(26) " "Verilog HDL Parameter Declaration warning at neuron.sv(26): Parameter Declaration in module \"neuron\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1749348465436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[0\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465437 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[0].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465438 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[0].Neuron"}
{ "Warning" "WSGN_SEARCH_FILE" "relu.sv 1 1 " "Using design file relu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reLU " "Found entity 1: reLU" {  } { { "relu.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/relu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348465455 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749348465455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reLU NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron\|reLU:ReLU " "Elaborating entity \"reLU\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron\|reLU:ReLU\"" {  } { { "neuron.sv" "ReLU" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465455 ""}
{ "Warning" "WSGN_SEARCH_FILE" "weights.sv 1 1 " "Using design file weights.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 weights " "Found entity 1: weights" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348465463 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749348465463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465463 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465472 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[0].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465472 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[0].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465472 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[0].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[1\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[1\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[1\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465480 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[1].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465481 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[1].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[1\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[1\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465491 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465500 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[1].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465500 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[1].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465500 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[1].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[2\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[2\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[2\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465504 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[2].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465505 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[2].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[2\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[2\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465518 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465526 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[2].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465526 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[2].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465526 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[2].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[3\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[3\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[3\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465531 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[3].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465532 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[3].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[3\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[3\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465542 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465551 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[3].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465551 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[3].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465551 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[3].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[4\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[4\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[4\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465556 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[4].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465557 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[4].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[4\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[4\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465567 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465576 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[4].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465576 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[4].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465576 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[4].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[5\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[5\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[5\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465582 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[5].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465582 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[5].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[5\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[5\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465592 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465601 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[5].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465601 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[5].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465601 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[5].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[6\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[6\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[6\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465607 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[6].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465607 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[6].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[6\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[6\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465618 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465626 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[6].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465626 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[6].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465626 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[6].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[7\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[7\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[7\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465632 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[7].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465633 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[7].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[7\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[7\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465643 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465652 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[7].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465652 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[7].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465652 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[7].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[8\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[8\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[8\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465656 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465657 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[8].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465658 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[8].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[8\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[8\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465668 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465676 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[8].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465676 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[8].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465676 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[8].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[9\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[9\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[9\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465681 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[9].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465682 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[9].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[9\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[9\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465692 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465701 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[9].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465701 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[9].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465701 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[9].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[10\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[10\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[10\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465707 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[10].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465708 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[10].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[10\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[10\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465720 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465729 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[10].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465729 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[10].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465729 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[10].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[11\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[11\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[11\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465734 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[11].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465734 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[11].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[11\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[11\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465745 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465755 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[11].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465755 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[11].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465755 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[11].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[12\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[12\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[12\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465761 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[12].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465761 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[12].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[12\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[12\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465773 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465781 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[12].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465781 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[12].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465781 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[12].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[13\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[13\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[13\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465786 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[13].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465787 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[13].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[13\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[13\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465797 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465806 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[13].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465806 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[13].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465806 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[13].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[14\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[14\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[14\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465812 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[14].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465813 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[14].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[14\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[14\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465824 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465835 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[14].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465835 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[14].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465835 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[14].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[15\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[15\].Neuron\"" {  } { { "layer0.sv" "gen_neurons\[15\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer0.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465841 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[15].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465842 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[15].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[15\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[15\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465853 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465861 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[15].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465861 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[15].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465862 "|top|NeuralNetwork:nn|layer0:layer0_inst|neuron:gen_neurons[15].Neuron|weights:Weight"}
{ "Warning" "WSGN_SEARCH_FILE" "layer1.sv 1 1 " "Using design file layer1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 layer1 " "Found entity 1: layer1" {  } { { "layer1.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348465873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749348465873 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "layer1 layer1.sv(16) " "Verilog HDL Parameter Declaration warning at layer1.sv(16): Parameter Declaration in module \"layer1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "layer1.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1749348465874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer1 NeuralNetwork:nn\|layer1:layer1_inst " "Elaborating entity \"layer1\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\"" {  } { { "NeuralNetwork.sv" "layer1_inst" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465874 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 layer1.sv(96) " "Verilog HDL assignment warning at layer1.sv(96): truncated value with size 10 to match size of target (1)" {  } { { "layer1.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465876 "|top|NeuralNetwork:nn|layer1:layer1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputSerializer NeuralNetwork:nn\|layer1:layer1_inst\|inputSerializer:serializer " "Elaborating entity \"inputSerializer\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|inputSerializer:serializer\"" {  } { { "layer1.sv" "serializer" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 inputserializer.sv(22) " "Verilog HDL assignment warning at inputserializer.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "inputserializer.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/inputserializer.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465877 "|top|NeuralNetwork:nn|layer1:layer1_inst|inputSerializer:serializer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 inputserializer.sv(38) " "Verilog HDL assignment warning at inputserializer.sv(38): truncated value with size 32 to match size of target (5)" {  } { { "inputserializer.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/inputserializer.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465878 "|top|NeuralNetwork:nn|layer1:layer1_inst|inputSerializer:serializer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[0\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[0\].Neuron\"" {  } { { "layer1.sv" "gen_neurons\[0\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465879 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[0].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465879 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[0].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[0\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[0\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465890 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465891 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[0].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465891 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[0].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465891 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[0].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[1\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[1\].Neuron\"" {  } { { "layer1.sv" "gen_neurons\[1\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465896 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[1].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465897 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[1].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[1\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[1\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465907 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465909 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[1].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465909 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[1].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465909 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[1].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[2\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[2\].Neuron\"" {  } { { "layer1.sv" "gen_neurons\[2\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465914 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[2].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465915 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[2].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[2\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[2\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465925 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465926 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[2].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465927 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[2].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465927 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[2].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[3\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[3\].Neuron\"" {  } { { "layer1.sv" "gen_neurons\[3\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465932 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[3].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465933 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[3].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[3\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[3\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465943 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465945 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[3].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465945 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[3].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465945 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[3].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[4\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[4\].Neuron\"" {  } { { "layer1.sv" "gen_neurons\[4\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465949 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[4].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465950 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[4].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[4\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[4\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465961 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465962 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[4].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465962 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[4].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465962 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[4].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[5\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[5\].Neuron\"" {  } { { "layer1.sv" "gen_neurons\[5\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465967 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[5].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465968 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[5].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[5\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[5\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465978 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465979 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[5].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465980 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[5].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348465980 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[5].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[6\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[6\].Neuron\"" {  } { { "layer1.sv" "gen_neurons\[6\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465985 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[6].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348465985 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[6].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[6\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[6\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348465998 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348466000 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[6].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348466000 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[6].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348466000 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[6].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[7\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[7\].Neuron\"" {  } { { "layer1.sv" "gen_neurons\[7\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348466005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348466006 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[7].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348466007 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[7].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[7\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[7\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348466019 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348466020 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[7].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348466020 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[7].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348466020 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[7].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[8\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[8\].Neuron\"" {  } { { "layer1.sv" "gen_neurons\[8\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348466025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348466026 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[8].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348466027 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[8].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[8\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[8\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348466037 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348466039 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[8].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348466039 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[8].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348466039 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[8].Neuron|weights:Weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[9\].Neuron " "Elaborating entity \"neuron\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[9\].Neuron\"" {  } { { "layer1.sv" "gen_neurons\[9\].Neuron" { Text "C:/Projects/Neural Network on FPGA/Quartus/layer1.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348466043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(112) " "Verilog HDL assignment warning at neuron.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348466044 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[9].Neuron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.sv(159) " "Verilog HDL assignment warning at neuron.sv(159): truncated value with size 32 to match size of target (16)" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348466045 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[9].Neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weights NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[9\].Neuron\|weights:Weight " "Elaborating entity \"weights\" for hierarchy \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[9\].Neuron\|weights:Weight\"" {  } { { "neuron.sv" "Weight" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348466055 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weights.sv(15) " "Net \"mem.data_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348466056 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[9].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weights.sv(15) " "Net \"mem.waddr_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348466056 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[9].Neuron|weights:Weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weights.sv(15) " "Net \"mem.we_a\" at weights.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "weights.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749348466056 "|top|NeuralNetwork:nn|layer1:layer1_inst|neuron:gen_neurons[9].Neuron|weights:Weight"}
{ "Warning" "WSGN_SEARCH_FILE" "hardmax.sv 1 1 " "Using design file hardmax.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hardmax " "Found entity 1: hardmax" {  } { { "hardmax.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/hardmax.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348466066 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749348466066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardmax NeuralNetwork:nn\|hardmax:hardmax_inst " "Elaborating entity \"hardmax\" for hierarchy \"NeuralNetwork:nn\|hardmax:hardmax_inst\"" {  } { { "NeuralNetwork.sv" "hardmax_inst" { Text "C:/Projects/Neural Network on FPGA/Quartus/NeuralNetwork.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348466066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hardmax.sv(38) " "Verilog HDL assignment warning at hardmax.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "hardmax.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/hardmax.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749348466068 "|top|NeuralNetwork:nn|hardmax:hardmax_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:hex0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:hex0\"" {  } { { "top.sv" "hex0" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348466069 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_52895a1f.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_52895a1f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348482984 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_d2e2f867.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_d2e2f867.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348482989 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_b804933c.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_b804933c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348482995 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_51e4bf0c.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_51e4bf0c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348483001 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_42e92d83.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_42e92d83.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348483009 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_40f88d29.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_40f88d29.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348483014 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_ecd3023.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_ecd3023.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348483020 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_1a07b05a.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_1a07b05a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348483025 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_8eed7664.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_8eed7664.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348483031 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_bae7cbc3.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_bae7cbc3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348483037 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_df95f5ae.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_df95f5ae.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348483047 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_23e1353.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_23e1353.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348483058 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_2efa3a76.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_2efa3a76.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348483067 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_669c66bd.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_669c66bd.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348483078 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_e8b51879.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_e8b51879.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348483092 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_8508a616.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Projects/Neural Network on FPGA/Quartus/db/NeuralNetwork.ram0_weights_8508a616.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749348483102 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "26 " "Found 26 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[0\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[0\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[1\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[1\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[2\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[2\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[3\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[3\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[4\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[4\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[5\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[5\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[6\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[6\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[7\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[7\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[8\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[8\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[9\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[9\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[1\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[1\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[2\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[2\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[3\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[3\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[4\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[4\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[5\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[5\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[6\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[6\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[7\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[7\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[8\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[8\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[9\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[9\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[10\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[10\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[11\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[11\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[12\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[12\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[13\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[13\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[14\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[14\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[15\].Neuron\|weights:Weight\|mem " "RAM logic \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[15\].Neuron\|weights:Weight\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "weights.sv" "mem" { Text "C:/Projects/Neural Network on FPGA/Quartus/weights.sv" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1749348483207 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1749348483207 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "26 " "Inferred 26 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[5\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[5\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[6\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[6\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[4\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[4\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[7\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[7\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[8\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[8\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[2\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[2\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[1\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[1\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[0\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[0\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[3\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[3\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[9\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[9\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[10\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[10\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[9\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[9\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[8\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[8\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[11\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[11\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[5\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[5\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[6\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[6\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[4\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[4\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[7\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[7\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[2\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[2\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[1\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[1\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[3\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[3\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[13\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[13\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[14\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[14\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[12\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[12\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[15\].Neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[15\].Neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348494756 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1749348494756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[5\].Neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[5\].Neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348494811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[5\].Neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[5\].Neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494811 ""}  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749348494811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bfs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bfs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bfs " "Found entity 1: mult_bfs" {  } { { "db/mult_bfs.tdf" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/db/mult_bfs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348494843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749348494843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[4\].Neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[4\].Neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348494855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[4\].Neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"NeuralNetwork:nn\|layer1:layer1_inst\|neuron:gen_neurons\[4\].Neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494855 ""}  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749348494855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_afs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_afs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_afs " "Found entity 1: mult_afs" {  } { { "db/mult_afs.tdf" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/db/mult_afs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348494880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749348494880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[10\].Neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[10\].Neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348494901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[10\].Neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[10\].Neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494902 ""}  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749348494902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9fs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9fs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9fs " "Found entity 1: mult_9fs" {  } { { "db/mult_9fs.tdf" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/db/mult_9fs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348494927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749348494927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[7\].Neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[7\].Neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348494945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[7\].Neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[7\].Neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494945 ""}  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749348494945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5fs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5fs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5fs " "Found entity 1: mult_5fs" {  } { { "db/mult_5fs.tdf" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/db/mult_5fs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348494970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749348494970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[1\].Neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[1\].Neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348494977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[1\].Neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[1\].Neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348494977 ""}  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749348494977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cfs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cfs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cfs " "Found entity 1: mult_cfs" {  } { { "db/mult_cfs.tdf" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/db/mult_cfs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348495006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749348495006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348495011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"NeuralNetwork:nn\|layer0:layer0_inst\|neuron:gen_neurons\[0\].Neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348495012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348495012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348495012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348495012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348495012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348495012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348495012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348495012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749348495012 ""}  } { { "neuron.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/neuron.sv" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749348495012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7fs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7fs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7fs " "Found entity 1: mult_7fs" {  } { { "db/mult_7fs.tdf" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/db/mult_7fs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749348495037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749348495037 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "54 " "54 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749348495514 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749348497254 "|top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749348497254 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749348497510 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749348554064 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Lite 185 " "Ignored 185 assignments for entity \"DE10_Lite\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749348554209 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1749348554209 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/Neural Network on FPGA/Quartus/output_files/NeuralNetwork.map.smsg " "Generated suppressed messages file C:/Projects/Neural Network on FPGA/Quartus/output_files/NeuralNetwork.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749348554245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749348554585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749348554585 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[2\] " "No output dependent on input pin \"ARDUINO_IO\[2\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[3\] " "No output dependent on input pin \"ARDUINO_IO\[3\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[4\] " "No output dependent on input pin \"ARDUINO_IO\[4\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[5\] " "No output dependent on input pin \"ARDUINO_IO\[5\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[6\] " "No output dependent on input pin \"ARDUINO_IO\[6\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[7\] " "No output dependent on input pin \"ARDUINO_IO\[7\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[8\] " "No output dependent on input pin \"ARDUINO_IO\[8\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[9\] " "No output dependent on input pin \"ARDUINO_IO\[9\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[10\] " "No output dependent on input pin \"ARDUINO_IO\[10\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[11\] " "No output dependent on input pin \"ARDUINO_IO\[11\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[12\] " "No output dependent on input pin \"ARDUINO_IO\[12\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[13\] " "No output dependent on input pin \"ARDUINO_IO\[13\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[14\] " "No output dependent on input pin \"ARDUINO_IO\[14\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARDUINO_IO\[15\] " "No output dependent on input pin \"ARDUINO_IO\[15\]\"" {  } { { "top.sv" "" { Text "C:/Projects/Neural Network on FPGA/Quartus/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749348554992 "|top|ARDUINO_IO[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1749348554992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15303 " "Implemented 15303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749348554992 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749348554992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15170 " "Implemented 15170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749348554992 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "52 " "Implemented 52 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1749348554992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749348554992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 432 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 432 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5101 " "Peak virtual memory: 5101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749348555040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  7 22:09:15 2025 " "Processing ended: Sat Jun  7 22:09:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749348555040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749348555040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749348555040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749348555040 ""}
