//[File]            : wf_wfdma_host_dma0_pcie1.h
//[Revision time]   : Tue Jan 25 14:01:52 2022
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2022 Mediatek Incorportion. All rights reserved.

#ifndef __WF_WFDMA_HOST_DMA0_PCIE1_REGS_H__
#define __WF_WFDMA_HOST_DMA0_PCIE1_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif



#define WF_WFDMA_HOST_DMA0_PCIE1_BASE                          0xD8000

#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_0_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x000) // 8000
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_1_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x004) // 8004
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_2_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x008) // 8008
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_3_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x00C) // 800C
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_4_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x010) // 8010
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_5_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x014) // 8014
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_6_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x018) // 8018
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_START_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0B0) // 80B0
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_END_ADDR          (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0B8) // 80B8
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_START_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0C0) // 80C0
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_END_ADDR          (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0C8) // 80C8
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_START_ADDR         (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0D0) // 80D0
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_END_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0D8) // 80D8
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_START_ADDR         (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0E0) // 80E0
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_END_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0E8) // 80E8
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_ADDR             (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x100) // 8100
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0X108) // 8108
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x10C) // 810C
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR              (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0X110) // 8110
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR              (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0X114) // 8114
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR         (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x118) // 8118
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR         (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x11C) // 811C
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DUMMY_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x120) // 8120
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_ADDR            (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x124) // 8124
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_PROBE_ADDR          (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x128) // 8128
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_ADDR         (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x12C) // 812C
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_PROBE_ADDR       (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x130) // 8130
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DMASHDL_DBG_PROBE_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x134) // 8134
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x138) // 8138
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x13c) // 813C
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x140) // 8140
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_TX_INT_PCIE_SEL_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x150) // 8150
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_RX_INT_PCIE_SEL_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x154) // 8154
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x1E8) // 81E8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x1EC) // 81EC
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x1F0) // 81F0
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x1F4) // 81F4
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x1F8) // 81F8
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x1FC) // 81FC
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR             (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x200) // 8200
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR             (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0X204) // 8204
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR            (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x208) // 8208
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x20C) // 820C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE0_ADDR             (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x220) // 8220
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR         (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0X228) // 8228
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR         (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0X22C) // 822C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x230) // 8230
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x234) // 8234
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x240) // 8240
#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_STA_ADDR               (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x250) // 8250
#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_ENA_ADDR               (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x254) // 8254
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2MD_SW_INT_SET_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x258) // 8258
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x25C) // 825C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x260) // 8260
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x264) // 8264
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x268) // 8268
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x26C) // 826C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH98_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x270) // 8270
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH1110_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x274) // 8274
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RRO_Q_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x27C) // 827C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x280) // 8280
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR               (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x284) // 8284
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x288) // 8288
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x298) // 8298
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x29C) // 829C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR       (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2B0) // 82B0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR       (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2B4) // 82B4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR       (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2B8) // 82B8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2BC) // 82BC
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2D0) // 82D0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2D4) // 82D4
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2E8) // 82E8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2F0) // 82F0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2F4) // 82F4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x300) // 8300
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x304) // 8304
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x308) // 8308
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x30c) // 830C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x310) // 8310
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x314) // 8314
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x318) // 8318
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x31c) // 831C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x320) // 8320
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x324) // 8324
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x328) // 8328
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x32c) // 832C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x330) // 8330
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x334) // 8334
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x338) // 8338
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x33c) // 833C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x340) // 8340
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x344) // 8344
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x348) // 8348
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x34c) // 834C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x350) // 8350
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x354) // 8354
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x358) // 8358
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x35c) // 835C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x360) // 8360
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x364) // 8364
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x368) // 8368
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x36c) // 836C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x400) // 8400
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL1_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x404) // 8404
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL2_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x408) // 8408
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL3_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x40c) // 840C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x410) // 8410
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL1_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x414) // 8414
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL2_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x418) // 8418
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL3_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x41c) // 841C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x420) // 8420
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL1_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x424) // 8424
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL2_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x428) // 8428
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL3_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x42c) // 842C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x430) // 8430
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x434) // 8434
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL2_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x438) // 8438
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL3_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x43c) // 843C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x440) // 8440
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL1_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x444) // 8444
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL2_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x448) // 8448
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL3_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x44c) // 844C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x450) // 8450
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x454) // 8454
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL2_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x458) // 8458
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL3_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x45c) // 845C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x460) // 8460
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x464) // 8464
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL2_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x468) // 8468
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL3_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x46c) // 846C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x500) // 8500
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x504) // 8504
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x508) // 8508
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x50c) // 850C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x510) // 8510
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x514) // 8514
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x518) // 8518
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x51c) // 851C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x520) // 8520
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x524) // 8524
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x528) // 8528
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x52C) // 852C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x530) // 8530
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x534) // 8534
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x538) // 8538
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x53C) // 853C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x540) // 8540
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x544) // 8544
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x548) // 8548
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x54c) // 854C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x550) // 8550
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x554) // 8554
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x558) // 8558
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x55c) // 855C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x560) // 8560
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x564) // 8564
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x568) // 8568
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x56c) // 856C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x570) // 8570
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x574) // 8574
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x578) // 8578
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x57c) // 857C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x580) // 8580
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x584) // 8584
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x588) // 8588
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x58c) // 858C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x590) // 8590
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x594) // 8594
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x598) // 8598
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x59c) // 859C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x5a0) // 85A0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x5a4) // 85A4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL2_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x5a8) // 85A8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL3_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x5ac) // 85AC
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x5b0) // 85B0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x5b4) // 85B4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL2_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x5b8) // 85B8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL3_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x5bc) // 85BC
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x5C0) // 85C0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x5C4) // 85C4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL2_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x5C8) // 85C8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL3_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x5CC) // 85CC
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x600) // 8600
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x604) // 8604
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x608) // 8608
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x60C) // 860C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x610) // 8610
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x614) // 8614
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x618) // 8618
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_EXT_CTRL_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x640) // 8640
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_EXT_CTRL_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x644) // 8644
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_EXT_CTRL_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x648) // 8648
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x64C) // 864C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_EXT_CTRL_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x650) // 8650
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_EXT_CTRL_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x654) // 8654
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_EXT_CTRL_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x658) // 8658
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x680) // 8680
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x684) // 8684
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x688) // 8688
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x68C) // 868C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x690) // 8690
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x694) // 8694
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x698) // 8698
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x69C) // 869C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x6A0) // 86A0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x6A4) // 86A4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_EXT_CTRL_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x6A8) // 86A8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_EXT_CTRL_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x6AC) // 86AC
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_EXT_CTRL_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x6B0) // 86B0
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x940) // 8940
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x944) // 8944
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x948) // 8948
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x94C) // 894C
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x950) // 8950
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x954) // 8954
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x958) // 8958
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x95C) // 895C
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG0_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x960) // 8960
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG1_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x964) // 8964
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG2_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x968) // 8968
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG3_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x96C) // 896C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_PAD_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x980) // 8980
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB00) // 8B00
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB04) // 8B04
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB08) // 8B08
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB10) // 8B10
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB14) // 8B14
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB18) // 8B18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB20) // 8B20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB24) // 8B24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB28) // 8B28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB30) // 8B30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB34) // 8B34
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB38) // 8B38
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB40) // 8B40
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB44) // 8B44
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB48) // 8B48
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB50) // 8B50
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB54) // 8B54
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB58) // 8B58
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB60) // 8B60
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB64) // 8B64
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB68) // 8B68
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC00) // 8C00
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC04) // 8C04
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC08) // 8C08
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC10) // 8C10
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC14) // 8C14
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC18) // 8C18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC20) // 8C20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC24) // 8C24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC28) // 8C28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC30) // 8C30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC34) // 8C34
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC38) // 8C38
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC40) // 8C40
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC44) // 8C44
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC48) // 8C48
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC50) // 8C50
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC54) // 8C54
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC58) // 8C58
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC60) // 8C60
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC64) // 8C64
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC68) // 8C68
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC70) // 8C70
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC74) // 8C74
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC78) // 8C78
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC80) // 8C80
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC84) // 8C84
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC88) // 8C88
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC90) // 8C90
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC94) // 8C94
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC98) // 8C98
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xCA0) // 8CA0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xCA4) // 8CA4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xCA8) // 8CA8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xCB0) // 8CB0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xCB4) // 8CB4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xCB8) // 8CB8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xCC0) // 8CC0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xCC4) // 8CC4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xCC8) // 8CC8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD00) // 8D00
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD04) // 8D04
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD10) // 8D10
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD14) // 8D14
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD20) // 8D20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD24) // 8D24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD30) // 8D30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD34) // 8D34
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD40) // 8D40
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD44) // 8D44
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD50) // 8D50
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD54) // 8D54
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD60) // 8D60
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xD64) // 8D64
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_DMAD_MIB_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE00) // 8E00
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_PKT_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE04) // 8E04
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_DMAD_MIB_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE10) // 8E10
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_PKT_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE14) // 8E14
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_DMAD_MIB_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE20) // 8E20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_PKT_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE24) // 8E24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_DMAD_MIB_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE30) // 8E30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_PKT_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE34) // 8E34
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_DMAD_MIB_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE40) // 8E40
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_PKT_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE44) // 8E44
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_DMAD_MIB_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE50) // 8E50
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_PKT_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE54) // 8E54
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_DMAD_MIB_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE60) // 8E60
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_PKT_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE64) // 8E64
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF00) // 8F00
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF04) // 8F04
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF10) // 8F10
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF14) // 8F14
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF20) // 8F20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF24) // 8F24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF30) // 8F30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF34) // 8F34
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF40) // 8F40
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF44) // 8F44
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF50) // 8F50
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF54) // 8F54
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF60) // 8F60
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF64) // 8F64
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF70) // 8F70
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF74) // 8F74
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF80) // 8F80
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF84) // 8F84
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF90) // 8F90
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF94) // 8F94
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_DMAD_MIB_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xFA0) // 8FA0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_PKT_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xFA4) // 8FA4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_DMAD_MIB_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xFB0) // 8FB0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_PKT_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xFB4) // 8FB4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_DMAD_MIB_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xFC0) // 8FC0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_PKT_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xFC4) // 8FC4




#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_0_TX_PAYLOAD_LEN0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_0_TX_PAYLOAD_LEN0_MASK 0xFFFFFFFF                // TX_PAYLOAD_LEN0[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_0_TX_PAYLOAD_LEN0_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_1_TX_PAYLOAD_LEN1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_1_TX_PAYLOAD_LEN1_MASK 0xFFFFFFFF                // TX_PAYLOAD_LEN1[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_1_TX_PAYLOAD_LEN1_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_2_TX_PAYLOAD_LEN2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_2_TX_PAYLOAD_LEN2_MASK 0xFFFFFFFF                // TX_PAYLOAD_LEN2[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_2_TX_PAYLOAD_LEN2_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_3_TX_PAYLOAD_LEN3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_3_TX_PAYLOAD_LEN3_MASK 0xFFFFFFFF                // TX_PAYLOAD_LEN3[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_3_TX_PAYLOAD_LEN3_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_4_TX_PAYLOAD_LEN4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_4_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_4_TX_PAYLOAD_LEN4_MASK 0xFFFFFFFF                // TX_PAYLOAD_LEN4[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_4_TX_PAYLOAD_LEN4_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_5_TX_PAYLOAD_LEN5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_5_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_5_TX_PAYLOAD_LEN5_MASK 0xFFFFFFFF                // TX_PAYLOAD_LEN5[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_5_TX_PAYLOAD_LEN5_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_6_TX_PAYLOAD_LEN6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_6_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_6_TX_PAYLOAD_LEN6_MASK 0xFFFFFFFF                // TX_PAYLOAD_LEN6[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CBTOP_TXDMAD_6_TX_PAYLOAD_LEN6_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_START_tx_dmad_rng_start_ADDR WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_START_tx_dmad_rng_start_MASK 0xFFFFFFFF                // tx_dmad_rng_start[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_START_tx_dmad_rng_start_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_END_tx_dmad_rng_end_ADDR WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_END_tx_dmad_rng_end_MASK 0xFFFFFFFF                // tx_dmad_rng_end[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_END_tx_dmad_rng_end_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_START_rx_dmad_rng_start_ADDR WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_START_rx_dmad_rng_start_MASK 0xFFFFFFFF                // rx_dmad_rng_start[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_START_rx_dmad_rng_start_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_END_rx_dmad_rng_end_ADDR WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_END_rx_dmad_rng_end_MASK 0xFFFFFFFF                // rx_dmad_rng_end[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_END_rx_dmad_rng_end_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_START_tx_pld_rng_start_ADDR WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_START_tx_pld_rng_start_MASK 0xFFFFFFFF                // tx_pld_rng_start[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_START_tx_pld_rng_start_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_END_tx_pld_rng_end_ADDR WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_END_tx_pld_rng_end_MASK 0xFFFFFFFF                // tx_pld_rng_end[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_END_tx_pld_rng_end_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_START_rx_pld_rng_start_ADDR WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_START_rx_pld_rng_start_MASK 0xFFFFFFFF                // rx_pld_rng_start[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_START_rx_pld_rng_start_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_END_rx_pld_rng_end_ADDR WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_END_rx_pld_rng_end_MASK 0xFFFFFFFF                // rx_pld_rng_end[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_END_rx_pld_rng_end_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_dmashdl_all_rst_n_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_dmashdl_all_rst_n_MASK 0x00000020                // dmashdl_all_rst_n[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_dmashdl_all_rst_n_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_conn_hif_logic_rst_n_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_conn_hif_logic_rst_n_MASK 0x00000010                // conn_hif_logic_rst_n[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_conn_hif_logic_rst_n_SHFT 4

#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_15_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_15_set_MASK 0x00008000                // host2mcu_sw_int_15_set[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_15_set_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_14_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_14_set_MASK 0x00004000                // host2mcu_sw_int_14_set[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_14_set_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_13_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_13_set_MASK 0x00002000                // host2mcu_sw_int_13_set[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_13_set_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_12_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_12_set_MASK 0x00001000                // host2mcu_sw_int_12_set[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_12_set_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_11_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_11_set_MASK 0x00000800                // host2mcu_sw_int_11_set[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_11_set_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_10_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_10_set_MASK 0x00000400                // host2mcu_sw_int_10_set[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_10_set_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_9_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_9_set_MASK 0x00000200                // host2mcu_sw_int_9_set[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_9_set_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_8_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_8_set_MASK 0x00000100                // host2mcu_sw_int_8_set[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_8_set_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_MASK 0x00000080                // host2mcu_sw_int_7_set[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_MASK 0x00000040                // host2mcu_sw_int_6_set[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_MASK 0x00000020                // host2mcu_sw_int_5_set[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_MASK 0x00000010                // host2mcu_sw_int_4_set[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_MASK 0x00000008                // host2mcu_sw_int_3_set[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_MASK 0x00000004                // host2mcu_sw_int_2_set[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_MASK 0x00000002                // host2mcu_sw_int_1_set[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_MASK 0x00000001                // host2mcu_sw_int_0_set[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_MASK 0x00008000                // mcu2host_sw_int_set_15[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_MASK 0x00004000                // mcu2host_sw_int_set_14[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_MASK 0x00002000                // mcu2host_sw_int_set_13[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_MASK 0x00001000                // mcu2host_sw_int_set_12[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_MASK 0x00000800                // mcu2host_sw_int_set_11[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_MASK 0x00000400                // mcu2host_sw_int_set_10[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_MASK 0x00000200                // mcu2host_sw_int_set_9[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_MASK 0x00000100                // mcu2host_sw_int_set_8[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_MASK 0x00000080                // mcu2host_sw_int_set_7[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_MASK 0x00000040                // mcu2host_sw_int_set_6[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_MASK 0x00000020                // mcu2host_sw_int_set_5[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_MASK 0x00000010                // mcu2host_sw_int_set_4[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_MASK 0x00000008                // mcu2host_sw_int_set_3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_MASK 0x00000004                // mcu2host_sw_int_set_2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_MASK 0x00000002                // mcu2host_sw_int_set_1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_MASK 0x00000001                // mcu2host_sw_int_set_0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_rxfifo1_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_rxfifo1_wr_ovf_int_sts_MASK 0x02000000                // wifi_rxfifo1_wr_ovf_int_sts[25]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_rxfifo1_wr_ovf_int_sts_SHFT 25
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_MASK 0x01000000                // wpdma_rx_payload_mem_range_err_mcu_int_sts[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_MASK 0x00800000                // wpdma_tx_payload_mem_range_err_mcu_int_sts[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_MASK 0x00400000                // wpdma_rx_dmad_mem_range_err_mcu_int_sts[22]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_SHFT 22
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_MASK 0x00200000                // wpdma_tx_dmad_mem_range_err_mcu_int_sts[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_MASK 0x00100000                // wifi_rxfifo_wr_ovf_int_sts[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_MASK 0x00080000                // wifi_txfifo1_wr_ovf_int_sts[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_MASK 0x00040000                // wifi_txfifo0_wr_ovf_int_sts[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_timeout_int_sts_MASK 0x00020000                // wpdma_rx_timeout_int_sts[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_timeout_int_sts_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_timeout_int_sts_MASK 0x00010000                // wpdma_tx_timeout_int_sts[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_timeout_int_sts_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_host2mcu_sw_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_host2mcu_sw_int_sts_MASK 0x0000FFFF                // host2mcu_sw_int_sts[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_host2mcu_sw_int_sts_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_rxfifo1_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_rxfifo1_wr_ovf_int_ena_MASK 0x02000000                // wifi_rxfifo1_wr_ovf_int_ena[25]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_rxfifo1_wr_ovf_int_ena_SHFT 25
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_MASK 0x01000000                // wpdma_rx_payload_mem_range_err_mcu_int_ena[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_MASK 0x00800000                // wpdma_tx_payload_mem_range_err_mcu_int_ena[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_MASK 0x00400000                // wpdma_rx_dmad_mem_range_err_mcu_int_ena[22]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_SHFT 22
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_MASK 0x00200000                // wpdma_tx_dmad_mem_range_err_mcu_int_ena[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_MASK 0x00100000                // wifi_rxfifo_wr_ovf_int_ena[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_MASK 0x00080000                // wifi_txfifo1_wr_ovf_int_ena[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_MASK 0x00040000                // wifi_txfifo0_wr_ovf_int_ena[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_MASK 0x00020000                // wpdma_rx_dma_timeout_int_ena[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_MASK 0x00010000                // wpdma_tx_dma_timeout_int_ena[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_host2mcu_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_host2mcu_sw_int_ena_MASK 0x0000FFFF                // host2mcu_sw_int_ena[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_host2mcu_sw_int_ena_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_mcu2host_sw_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_mcu2host_sw_int_sts_MASK 0x20000000                // mcu2host_sw_int_sts[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_mcu2host_sw_int_sts_SHFT 29
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_subsys_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_subsys_int_sts_MASK 0x10000000                // subsys_int_sts[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_subsys_int_sts_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_7_MASK 0x04000000                // rx_done_int_sts_7[26]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_7_SHFT 26
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_wpdma2host_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_wpdma2host_err_int_sts_MASK 0x01000000                // wpdma2host_err_int_sts[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_wpdma2host_err_int_sts_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_5_MASK 0x00800000                // rx_done_int_sts_5[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_5_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_4_MASK 0x00400000                // rx_done_int_sts_4[22]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_4_SHFT 22
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_coherent_int_sts_MASK 0x00200000                // tx_coherent_int_sts[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_coherent_int_sts_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_coherent_int_sts_MASK 0x00100000                // rx_coherent_int_sts[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_coherent_int_sts_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_3_MASK 0x00080000                // rx_done_int_sts_3[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_3_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_22_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_22_MASK 0x00010000                // tx_done_int_sts_22[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_22_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_21_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_21_MASK 0x00008000                // tx_done_int_sts_21[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_21_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_19_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_19_MASK 0x00002000                // tx_done_int_sts_19[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_19_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_12_MASK 0x00001000                // rx_done_int_sts_12[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_12_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_11_MASK 0x00000800                // rx_done_int_sts_11[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_11_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_10_MASK 0x00000400                // rx_done_int_sts_10[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_10_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_9_MASK 0x00000200                // rx_done_int_sts_9[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_9_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_8_MASK 0x00000100                // rx_done_int_sts_8[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_rx_done_int_sts_8_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_14_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_14_MASK 0x00000080                // tx_done_int_sts_14[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_14_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_13_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_13_MASK 0x00000040                // tx_done_int_sts_13[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_13_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_12_MASK 0x00000020                // tx_done_int_sts_12[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_12_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_11_MASK 0x00000010                // tx_done_int_sts_11[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_11_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_10_MASK 0x00000008                // tx_done_int_sts_10[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_10_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_9_MASK 0x00000004                // tx_done_int_sts_9[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_9_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_8_MASK 0x00000002                // tx_done_int_sts_8[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_8_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_7_MASK 0x00000001                // tx_done_int_sts_7[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_EXT_tx_done_int_sts_7_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_mcu2host_sw_int_ena_MASK 0x20000000                // mcu2host_sw_int_ena[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_subsys_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_subsys_int_ena_MASK 0x10000000                // subsys_int_ena[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_subsys_int_ena_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA7_MASK 0x04000000                // HOST_RX_DONE_INT_ENA7[26]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA7_SHFT 26
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_wpdma2host_err_int_ena_MASK 0x01000000                // wpdma2host_err_int_ena[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA5_MASK 0x00800000                // HOST_RX_DONE_INT_ENA5[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA5_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA4_MASK 0x00400000                // HOST_RX_DONE_INT_ENA4[22]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA4_SHFT 22
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_COHERENT_EN_MASK 0x00200000                // HOST_TX_COHERENT_EN[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_COHERENT_EN_MASK 0x00100000                // HOST_RX_COHERENT_EN[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA3_MASK 0x00080000                // HOST_RX_DONE_INT_ENA3[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA3_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA22_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA22_MASK 0x00010000                // HOST_TX_DONE_INT_ENA22[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA22_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA21_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA21_MASK 0x00008000                // HOST_TX_DONE_INT_ENA21[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA21_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA19_MASK 0x00002000                // HOST_TX_DONE_INT_ENA19[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA19_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA12_MASK 0x00001000                // HOST_RX_DONE_INT_ENA12[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA12_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA11_MASK 0x00000800                // HOST_RX_DONE_INT_ENA11[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA11_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA10_MASK 0x00000400                // HOST_RX_DONE_INT_ENA10[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA10_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA9_MASK 0x00000200                // HOST_RX_DONE_INT_ENA9[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA9_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA8_MASK 0x00000100                // HOST_RX_DONE_INT_ENA8[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA8_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA14_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA14_MASK 0x00000080                // HOST_TX_DONE_INT_ENA14[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA14_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA13_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA13_MASK 0x00000040                // HOST_TX_DONE_INT_ENA13[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA13_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA12_MASK 0x00000020                // HOST_TX_DONE_INT_ENA12[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA12_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA11_MASK 0x00000010                // HOST_TX_DONE_INT_ENA11[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA11_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA10_MASK 0x00000008                // HOST_TX_DONE_INT_ENA10[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA10_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA9_MASK 0x00000004                // HOST_TX_DONE_INT_ENA9[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA9_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA8_MASK 0x00000002                // HOST_TX_DONE_INT_ENA8[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA8_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA7_MASK 0x00000001                // HOST_TX_DONE_INT_ENA7[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_EXT_HOST_TX_DONE_INT_ENA7_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DUMMY_CONN_HIF_DUMMY_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DUMMY_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DUMMY_CONN_HIF_DUMMY_MASK 0xFFFFFFFF                // CONN_HIF_DUMMY[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DUMMY_CONN_HIF_DUMMY_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_PDMA_DBG_Enable_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_PDMA_DBG_Enable_MASK 0x00000100                // PDMA_DBG_Enable[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_PDMA_DBG_Enable_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_PDMA_DBG_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_PDMA_DBG_IDX_MASK 0x000000FF                // PDMA_DBG_IDX[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_PDMA_DBG_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_PROBE_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_MASK 0xFFFFFFFF                // PDMA_DBG_PROBE[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_MASK 0x00000E00                // conn_hif_dbg_byt3_sel[11..9]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_MASK 0x000001C0                // conn_hif_dbg_byt2_sel[8..6]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_MASK 0x00000038                // conn_hif_dbg_byt1_sel[5..3]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_MASK 0x00000007                // conn_hif_dbg_byt0_sel[2..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_PROBE_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_MASK 0xFFFFFFFF                // conn_hif_dbg_probe[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DMASHDL_DBG_PROBE_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_MASK 0x0000FFFF                // DMASHDL_DBG_PROBE[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_busy_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_busy_MASK 0x80000000                // conn_hif_busy[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_busy_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo4_busy_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo4_busy_MASK 0x00000080                // conn_hif_txfifo4_busy[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo4_busy_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo2_busy_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo2_busy_MASK 0x00000040                // conn_hif_rxfifo2_busy[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo2_busy_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo3_busy_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo3_busy_MASK 0x00000020                // conn_hif_txfifo3_busy[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo3_busy_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo2_busy_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo2_busy_MASK 0x00000010                // conn_hif_txfifo2_busy[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo2_busy_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo1_busy_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo1_busy_MASK 0x00000008                // conn_hif_rxfifo1_busy[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo1_busy_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo0_busy_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo0_busy_MASK 0x00000004                // conn_hif_rxfifo0_busy[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo0_busy_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_MASK 0x00000002                // conn_hif_txfifo1_busy[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_MASK 0x00000001                // conn_hif_txfifo0_busy[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_rxfifo2_busy_enable_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_rxfifo2_busy_enable_MASK 0x00000010                // conn_hif_rxfifo2_busy_enable[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_rxfifo2_busy_enable_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_rxfifo1_busy_enable_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_rxfifo1_busy_enable_MASK 0x00000008                // conn_hif_rxfifo1_busy_enable[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_rxfifo1_busy_enable_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_rxfifo0_busy_enable_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_rxfifo0_busy_enable_MASK 0x00000004                // conn_hif_rxfifo0_busy_enable[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_rxfifo0_busy_enable_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_MASK 0x00000002                // conn_hif_txfifo1_busy_enable[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_MASK 0x00000001                // conn_hif_txfifo0_busy_enable[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_MASK 0x00000001                // csr_wfdma_loopback_en[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_TX_INT_PCIE_SEL_HOST_TX_DONE_INT_PCIE_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_TX_INT_PCIE_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_TX_INT_PCIE_SEL_HOST_TX_DONE_INT_PCIE_SEL_MASK 0xFFFFFFFF                // HOST_TX_DONE_INT_PCIE_SEL[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_TX_INT_PCIE_SEL_HOST_TX_DONE_INT_PCIE_SEL_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_RX_INT_PCIE_SEL_HOST_RX_DONE_INT_PCIE_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_RX_INT_PCIE_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_RX_INT_PCIE_SEL_HOST_RX_DONE_INT_PCIE_SEL_MASK 0xFFFFFFFF                // HOST_RX_DONE_INT_PCIE_SEL[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_RX_INT_PCIE_SEL_HOST_RX_DONE_INT_PCIE_SEL_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_MASK 0x00000002                // wpdma_rx_timeout_int_sts[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_MASK 0x00000001                // wpdma_tx_timeout_int_sts[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_MASK 0x00000002                // wpdma_tx_timeout_int_ena[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_MASK 0x00000001                // wpdma_rx_timeout_int_ena[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_MASK 0x80000000                // mcu2host_wacpu_wdt[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_MASK 0x40000000                // mcu2host_wmcpu_wdt[30]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_SHFT 30
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_MASK 0x00008000                // mcu2host_sw_int_15[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_MASK 0x00004000                // mcu2host_sw_int_14[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_MASK 0x00002000                // mcu2host_sw_int_13[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_MASK 0x00001000                // mcu2host_sw_int_12[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_MASK 0x00000800                // mcu2host_sw_int_11[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_MASK 0x00000400                // mcu2host_sw_int_10[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_MASK 0x00000200                // mcu2host_sw_int_9[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_MASK 0x00000100                // mcu2host_sw_int_8[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_MASK 0x00000080                // mcu2host_sw_int_7[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_MASK 0x00000040                // mcu2host_sw_int_6[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_MASK 0x00000020                // mcu2host_sw_int_5[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_MASK 0x00000010                // mcu2host_sw_int_4[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_MASK 0x00000008                // mcu2host_sw_int_3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_MASK 0x00000004                // mcu2host_sw_int_2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_MASK 0x00000002                // mcu2host_sw_int_1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_MASK 0x00000001                // mcu2host_sw_int_0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_MASK 0x80000000                // mcu2host_wacpu_wdt[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_MASK 0x40000000                // mcu2host_wmcpu_wdt[30]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_SHFT 30
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_MASK 0x00008000                // mcu2host_int_ena_15[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_MASK 0x00004000                // mcu2host_int_ena_14[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_MASK 0x00002000                // mcu2host_int_ena_13[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_MASK 0x00001000                // mcu2host_int_ena_12[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_MASK 0x00000800                // mcu2host_int_ena_11[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_MASK 0x00000400                // mcu2host_int_ena_10[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_MASK 0x00000200                // mcu2host_int_ena_9[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_MASK 0x00000100                // mcu2host_int_ena_8[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_MASK 0x00000080                // mcu2host_int_ena_7[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_MASK 0x00000040                // mcu2host_int_ena_6[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_MASK 0x00000020                // mcu2host_int_ena_5[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_MASK 0x00000010                // mcu2host_int_ena_4[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_MASK 0x00000008                // mcu2host_int_ena_3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_MASK 0x00000004                // mcu2host_int_ena_2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_MASK 0x00000002                // mcu2host_int_ena_1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_MASK 0x00000001                // mcu2host_int_ena_0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_9_MASK 0x00008000                // mac_int_sts_9[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_9_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_8_MASK 0x00004000                // mac_int_sts_8[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_8_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_7_MASK 0x00002000                // mac_int_sts_7[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_7_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_6_MASK 0x00001000                // mac_int_sts_6[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_6_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_5_MASK 0x00000800                // mac_int_sts_5[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_5_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_dmashdl_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_dmashdl_int_sts_MASK 0x00000400                // dmashdl_int_sts[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_dmashdl_int_sts_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_MASK 0x00000200                // conn2ap_sw_irq_sts[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_MASK 0x00000100                // conn_hif_on_host_int_sts[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_4_MASK 0x00000010                // mac_int_sts_4[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_3_MASK 0x00000008                // mac_int_sts_3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_2_MASK 0x00000004                // mac_int_sts_2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_1_MASK 0x00000002                // mac_int_sts_1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_0_MASK 0x00000001                // mac_int_sts_0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_0_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_9_MASK 0x00008000                // mac_int_ena_9[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_9_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_8_MASK 0x00004000                // mac_int_ena_8[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_8_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_7_MASK 0x00002000                // mac_int_ena_7[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_7_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_6_MASK 0x00001000                // mac_int_ena_6[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_6_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_5_MASK 0x00000800                // mac_int_ena_5[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_5_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_dmashdl_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_dmashdl_int_ena_MASK 0x00000400                // dmashdl_int_ena[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_dmashdl_int_ena_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_MASK 0x00000200                // conn2ap_sw_irq_ena[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_MASK 0x00000100                // conn_hif_on_host_int_ena[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_4_MASK 0x00000010                // mac_int_ena_4[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_3_MASK 0x00000008                // mac_int_ena_3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_2_MASK 0x00000004                // mac_int_ena_2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_1_MASK 0x00000002                // mac_int_ena_1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_0_MASK 0x00000001                // mac_int_ena_0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_0_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_19_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_19_MASK 0x80000000                // tx_done_int_sts_19[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_19_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_18_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_18_MASK 0x40000000                // tx_done_int_sts_18[30]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_18_SHFT 30
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_mcu2host_sw_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_mcu2host_sw_int_sts_MASK 0x20000000                // mcu2host_sw_int_sts[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_mcu2host_sw_int_sts_SHFT 29
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_subsys_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_subsys_int_sts_MASK 0x10000000                // subsys_int_sts[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_subsys_int_sts_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_17_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_17_MASK 0x08000000                // tx_done_int_sts_17[27]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_17_SHFT 27
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_16_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_16_MASK 0x04000000                // tx_done_int_sts_16[26]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_16_SHFT 26
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_wpdma2host_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_wpdma2host_err_int_sts_MASK 0x01000000                // wpdma2host_err_int_sts[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_wpdma2host_err_int_sts_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_12_MASK 0x00800000                // rx_done_int_sts_12[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_12_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_20_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_20_MASK 0x00400000                // tx_done_int_sts_20[22]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_20_SHFT 22
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_coherent_int_sts_MASK 0x00200000                // tx_coherent_int_sts[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_coherent_int_sts_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_coherent_int_sts_MASK 0x00100000                // rx_coherent_int_sts[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_coherent_int_sts_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_11_MASK 0x00080000                // rx_done_int_sts_11[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_11_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_10_MASK 0x00040000                // rx_done_int_sts_10[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_10_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_9_MASK 0x00020000                // rx_done_int_sts_9[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_9_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_8_MASK 0x00010000                // rx_done_int_sts_8[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_8_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_7_MASK 0x00008000                // rx_done_int_sts_7[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_7_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_6_MASK 0x00004000                // rx_done_int_sts_6[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_6_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_5_MASK 0x00002000                // rx_done_int_sts_5[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_5_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_4_MASK 0x00001000                // rx_done_int_sts_4[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_4_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_wf_rro_irq_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_wf_rro_irq_sts_MASK 0x00000800                // wf_rro_irq_sts[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_wf_rro_irq_sts_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_6_MASK 0x00000400                // tx_done_int_sts_6[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_6_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_5_MASK 0x00000200                // tx_done_int_sts_5[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_5_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_4_MASK 0x00000100                // tx_done_int_sts_4[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_4_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_3_MASK 0x00000080                // tx_done_int_sts_3[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_3_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_2_MASK 0x00000040                // tx_done_int_sts_2[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_2_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_1_MASK 0x00000020                // tx_done_int_sts_1[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_1_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_0_MASK 0x00000010                // tx_done_int_sts_0[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_0_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_3_MASK 0x00000008                // rx_done_int_sts_3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_2_MASK 0x00000004                // rx_done_int_sts_2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_1_MASK 0x00000002                // rx_done_int_sts_1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_0_MASK 0x00000001                // rx_done_int_sts_0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_0_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA19_MASK 0x80000000                // HOST_TX_DONE_INT_ENA19[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA19_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA18_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA18_MASK 0x40000000                // HOST_TX_DONE_INT_ENA18[30]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA18_SHFT 30
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_mcu2host_sw_int_ena_MASK 0x20000000                // mcu2host_sw_int_ena[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_subsys_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_subsys_int_ena_MASK 0x10000000                // subsys_int_ena[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_subsys_int_ena_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA17_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA17_MASK 0x08000000                // HOST_TX_DONE_INT_ENA17[27]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA17_SHFT 27
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA16_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA16_MASK 0x04000000                // HOST_TX_DONE_INT_ENA16[26]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA16_SHFT 26
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_wpdma2host_err_int_ena_MASK 0x01000000                // wpdma2host_err_int_ena[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA12_MASK 0x00800000                // HOST_RX_DONE_INT_ENA12[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA12_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA20_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA20_MASK 0x00400000                // HOST_TX_DONE_INT_ENA20[22]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA20_SHFT 22
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_COHERENT_EN_MASK 0x00200000                // HOST_TX_COHERENT_EN[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_COHERENT_EN_MASK 0x00100000                // HOST_RX_COHERENT_EN[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_MASK 0x00080000                // HOST_RX_DONE_INT_ENA11[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_MASK 0x00040000                // HOST_RX_DONE_INT_ENA10[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_MASK 0x00020000                // HOST_RX_DONE_INT_ENA9[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_MASK 0x00010000                // HOST_RX_DONE_INT_ENA8[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_MASK 0x00008000                // HOST_RX_DONE_INT_ENA7[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_MASK 0x00004000                // HOST_RX_DONE_INT_ENA6[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_MASK 0x00002000                // HOST_RX_DONE_INT_ENA5[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_MASK 0x00001000                // HOST_RX_DONE_INT_ENA4[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_WF_RRO_IRQ_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_WF_RRO_IRQ_ENA_MASK 0x00000800                // WF_RRO_IRQ_ENA[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_WF_RRO_IRQ_ENA_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_MASK 0x00000400                // HOST_TX_DONE_INT_ENA6[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_MASK 0x00000200                // HOST_TX_DONE_INT_ENA5[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_MASK 0x00000100                // HOST_TX_DONE_INT_ENA4[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_MASK 0x00000080                // HOST_TX_DONE_INT_ENA3[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_MASK 0x00000040                // HOST_TX_DONE_INT_ENA2[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_MASK 0x00000020                // HOST_TX_DONE_INT_ENA1[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_MASK 0x00000010                // HOST_TX_DONE_INT_ENA0[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_MASK 0x00000008                // HOST_RX_DONE_INT_ENA3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_MASK 0x00000004                // HOST_RX_DONE_INT_ENA2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_MASK 0x00000002                // HOST_RX_DONE_INT_ENA1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_MASK 0x00000001                // HOST_RX_DONE_INT_ENA0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_2B_OFFSET_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_2B_OFFSET_MASK 0x80000000                // RX_2B_OFFSET[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_2B_OFFSET_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CLK_GATE_DIS_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CLK_GATE_DIS_MASK 0x40000000                // CLK_GATE_DIS[30]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CLK_GATE_DIS_SHFT 30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_BYTE_SWAP_ADDR  WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_BYTE_SWAP_MASK  0x20000000                // BYTE_SWAP[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_BYTE_SWAP_SHFT  29
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_TX_INFO_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_TX_INFO_MASK 0x10000000                // OMIT_TX_INFO[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_TX_INFO_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_RX_INFO_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_RX_INFO_MASK 0x08000000                // OMIT_RX_INFO[27]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_RX_INFO_SHFT 27
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_MASK 0x04000000                // PDMA_ADDR_EXT_EN[26]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_SHFT 26
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FORCE_TX_EOF_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FORCE_TX_EOF_MASK 0x02000000                // FORCE_TX_EOF[25]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FORCE_TX_EOF_SHFT 25
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_SW_RST_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_SW_RST_MASK 0x01000000                // CSR_SW_RST[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_SW_RST_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_MASK 0x00400000                // RX_SCATTER_GATHER_MODE[22]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_SHFT 22
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_MASK 0x00200000                // OMIT_RX_INFO_PFET2[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_MASK 0x00100000                // CSR_LBK_RX_Q_SEL_EN[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_MASK 0x000F0000                // CSR_LBK_RX_Q_SEL[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_MASK 0x00008000                // CSR_DISP_BASE_PTR_CHAIN_EN[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_MASK 0x00004000                // CSR_PP_HIF_TXP_ACTIVE_EN[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_MASK 0x00002000                // CSR_RX_WB_DDONE[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_MASK 0x00001000                // FIFO_LITTLE_ENDIAN[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_MASK 0x00000800                // CSR_AXI_BUFRDY_BYP[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_MASK 0x00000400                // CSR_WFDMA_DUMMY_REG[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_MASK 0x00000200                // FW_DWLD_Bypass_dmashdl[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_DMAD_32B_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_DMAD_32B_EN_MASK 0x00000100                // DMAD_32B_EN[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_DMAD_32B_EN_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_BIG_ENDIAN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_BIG_ENDIAN_MASK 0x00000080                // BIG_ENDIAN[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_BIG_ENDIAN_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_WB_DDONE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_WB_DDONE_MASK 0x00000040                // TX_WB_DDONE[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_WB_DDONE_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_PDMA_BT_SIZE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_PDMA_BT_SIZE_MASK 0x00000030                // PDMA_BT_SIZE[5..4]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_PDMA_BT_SIZE_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_BUSY_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK 0x00000008                // RX_DMA_BUSY[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_EN_ADDR  WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_EN_MASK  0x00000004                // RX_DMA_EN[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_EN_SHFT  2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_BUSY_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK 0x00000002                // TX_DMA_BUSY[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_EN_ADDR  WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_EN_MASK  0x00000001                // TX_DMA_EN[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_EN_SHFT  0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_MASK 0x00100000                // RST_DTX_IDX20[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_MASK 0x00080000                // RST_DTX_IDX19[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_MASK 0x00040000                // RST_DTX_IDX18[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_MASK 0x00020000                // RST_DTX_IDX17[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_MASK 0x00010000                // RST_DTX_IDX16[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_MASK 0x00008000                // RST_DTX_IDX15[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_MASK 0x00004000                // RST_DTX_IDX14[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_MASK 0x00002000                // RST_DTX_IDX13[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_MASK 0x00001000                // RST_DTX_IDX12[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_MASK 0x00000800                // RST_DTX_IDX11[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_MASK 0x00000400                // RST_DTX_IDX10[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_MASK 0x00000200                // RST_DTX_IDX9[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_MASK 0x00000100                // RST_DTX_IDX8[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_MASK 0x00000080                // RST_DTX_IDX7[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_MASK 0x00000040                // RST_DTX_IDX6[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_MASK 0x00000020                // RST_DTX_IDX5[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_MASK 0x00000010                // RST_DTX_IDX4[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_MASK 0x00000008                // RST_DTX_IDX3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_MASK 0x00000004                // RST_DTX_IDX2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_MASK 0x00000002                // RST_DTX_IDX1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_MASK 0x00000001                // RST_DTX_IDX0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE0_RX_RING_PAUSE_ALL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE0_RX_RING_PAUSE_ALL_MASK 0x00100000                // RX_RING_PAUSE_ALL[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE0_RX_RING_PAUSE_ALL_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE0_TX_RING_PAUSE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE0_TX_RING_PAUSE_MASK 0x000FFFFF                // TX_RING_PAUSE[19..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE0_TX_RING_PAUSE_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA19_MASK 0x80000000                // HOST_TX_DONE_INT_ENA19[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA19_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA18_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA18_MASK 0x40000000                // HOST_TX_DONE_INT_ENA18[30]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA18_SHFT 30
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_mcu2host_sw_int_ena_MASK 0x20000000                // mcu2host_sw_int_ena[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_subsys_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_subsys_int_ena_MASK 0x10000000                // subsys_int_ena[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_subsys_int_ena_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA17_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA17_MASK 0x08000000                // HOST_TX_DONE_INT_ENA17[27]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA17_SHFT 27
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA16_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA16_MASK 0x04000000                // HOST_TX_DONE_INT_ENA16[26]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA16_SHFT 26
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_wpdma2host_err_int_ena_MASK 0x01000000                // wpdma2host_err_int_ena[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA12_MASK 0x00800000                // HOST_RX_DONE_INT_ENA12[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA12_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA20_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA20_MASK 0x00400000                // HOST_TX_DONE_INT_ENA20[22]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA20_SHFT 22
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_MASK 0x00200000                // HOST_TX_COHERENT_EN[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_MASK 0x00100000                // HOST_RX_COHERENT_EN[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA11_MASK 0x00080000                // HOST_RX_DONE_INT_ENA11[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA11_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA10_MASK 0x00040000                // HOST_RX_DONE_INT_ENA10[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA10_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA9_MASK 0x00020000                // HOST_RX_DONE_INT_ENA9[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA9_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA8_MASK 0x00010000                // HOST_RX_DONE_INT_ENA8[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA8_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_MASK 0x00008000                // HOST_RX_DONE_INT_ENA7[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_MASK 0x00004000                // HOST_RX_DONE_INT_ENA6[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_MASK 0x00002000                // HOST_RX_DONE_INT_ENA5[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_MASK 0x00001000                // HOST_RX_DONE_INT_ENA4[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_WF_RRO_IRQ_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_WF_RRO_IRQ_ENA_MASK 0x00000800                // WF_RRO_IRQ_ENA[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_WF_RRO_IRQ_ENA_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_MASK 0x00000400                // HOST_TX_DONE_INT_ENA6[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_MASK 0x00000200                // HOST_TX_DONE_INT_ENA5[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_MASK 0x00000100                // HOST_TX_DONE_INT_ENA4[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_MASK 0x00000080                // HOST_TX_DONE_INT_ENA3[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_MASK 0x00000040                // HOST_TX_DONE_INT_ENA2[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_MASK 0x00000020                // HOST_TX_DONE_INT_ENA1[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_MASK 0x00000010                // HOST_TX_DONE_INT_ENA0[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_MASK 0x00000008                // HOST_RX_DONE_INT_ENA3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_MASK 0x00000004                // HOST_RX_DONE_INT_ENA2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_MASK 0x00000002                // HOST_RX_DONE_INT_ENA1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_MASK 0x00000001                // HOST_RX_DONE_INT_ENA0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA19_MASK 0x80000000                // HOST_TX_DONE_INT_ENA19[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA19_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA18_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA18_MASK 0x40000000                // HOST_TX_DONE_INT_ENA18[30]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA18_SHFT 30
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_MASK 0x20000000                // mcu2host_sw_int_ena[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_subsys_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_subsys_int_ena_MASK 0x10000000                // subsys_int_ena[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_subsys_int_ena_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA17_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA17_MASK 0x08000000                // HOST_TX_DONE_INT_ENA17[27]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA17_SHFT 27
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA16_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA16_MASK 0x04000000                // HOST_TX_DONE_INT_ENA16[26]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA16_SHFT 26
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_MASK 0x01000000                // wpdma2host_err_int_ena[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA12_MASK 0x00800000                // HOST_RX_DONE_INT_ENA12[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA12_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA20_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA20_MASK 0x00400000                // HOST_TX_DONE_INT_ENA20[22]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA20_SHFT 22
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_MASK 0x00200000                // HOST_TX_COHERENT_EN[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_MASK 0x00100000                // HOST_RX_COHERENT_EN[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA11_MASK 0x00080000                // HOST_RX_DONE_INT_ENA11[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA11_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA10_MASK 0x00040000                // HOST_RX_DONE_INT_ENA10[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA10_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA9_MASK 0x00020000                // HOST_RX_DONE_INT_ENA9[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA9_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA8_MASK 0x00010000                // HOST_RX_DONE_INT_ENA8[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA8_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_MASK 0x00008000                // HOST_RX_DONE_INT_ENA7[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_MASK 0x00004000                // HOST_RX_DONE_INT_ENA6[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_MASK 0x00002000                // HOST_RX_DONE_INT_ENA5[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_MASK 0x00001000                // HOST_RX_DONE_INT_ENA4[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_WF_RRO_IRQ_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_WF_RRO_IRQ_ENA_MASK 0x00000800                // WF_RRO_IRQ_ENA[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_WF_RRO_IRQ_ENA_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_MASK 0x00000400                // HOST_TX_DONE_INT_ENA6[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_MASK 0x00000200                // HOST_TX_DONE_INT_ENA5[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_MASK 0x00000100                // HOST_TX_DONE_INT_ENA4[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_MASK 0x00000080                // HOST_TX_DONE_INT_ENA3[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_MASK 0x00000040                // HOST_TX_DONE_INT_ENA2[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_MASK 0x00000020                // HOST_TX_DONE_INT_ENA1[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_MASK 0x00000010                // HOST_TX_DONE_INT_ENA0[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_MASK 0x00000008                // HOST_RX_DONE_INT_ENA3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_MASK 0x00000004                // HOST_RX_DONE_INT_ENA2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_MASK 0x00000002                // HOST_RX_DONE_INT_ENA1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_MASK 0x00000001                // HOST_RX_DONE_INT_ENA0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_MASK 0x80000000                // WPDMA_RX_TIMEOUT_ENA[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_MASK 0x7F000000                // WPDMA_RX_TIMEOUT_TICK[30..24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_MASK 0x00FF0000                // WPDMA_RX_TIMEOUT_TH[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_MASK 0x00008000                // WPDMA_TX_TIMEOUT_ENA[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_MASK 0x00007F00                // WPDMA_TX_TIMEOUT_TICK[14..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_MASK 0x000000FF                // WPDMA_TX_TIMEOUT_TH[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_MASK 0x0000003C                // WPDMA_RX_FREE_Q_TH[5..2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_MASK 0x00000002                // WPDMA_RX_TIMEOUT_SEL[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_MASK 0x00000001                // WPDMA_TX_TIMEOUT_SEL[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ4_ARB_GBF_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ4_ARB_GBF_MASK 0x00007000                // WRR_REQ4_ARB_GBF[14..12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ4_ARB_GBF_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ3_ARB_GBF_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ3_ARB_GBF_MASK 0x00000E00                // WRR_REQ3_ARB_GBF[11..9]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ3_ARB_GBF_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ2_ARB_GBF_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ2_ARB_GBF_MASK 0x000001C0                // WRR_REQ2_ARB_GBF[8..6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ2_ARB_GBF_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ1_ARB_GBF_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ1_ARB_GBF_MASK 0x00000038                // WRR_REQ1_ARB_GBF[5..3]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ1_ARB_GBF_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ0_ARB_GBF_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ0_ARB_GBF_MASK 0x00000007                // WRR_REQ0_ARB_GBF[2..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ0_ARB_GBF_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_STA_CONN_HIF_ON_MD_INT_STS_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_STA_CONN_HIF_ON_MD_INT_STS_MASK 0x00010000                // CONN_HIF_ON_MD_INT_STS[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_STA_CONN_HIF_ON_MD_INT_STS_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_STA_MCU2MD_SW_INT_STS_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_STA_MCU2MD_SW_INT_STS_MASK 0x0000FFFF                // MCU2MD_SW_INT_STS[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_STA_MCU2MD_SW_INT_STS_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_ENA_CONN_HIF_ON_MD_INT_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_ENA_CONN_HIF_ON_MD_INT_ENA_MASK 0x00010000                // CONN_HIF_ON_MD_INT_ENA[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_ENA_CONN_HIF_ON_MD_INT_ENA_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_ENA_MCU2MD_SW_INT_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_ENA_MCU2MD_SW_INT_ENA_MASK 0x0000FFFF                // MCU2MD_SW_INT_ENA[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_MD_INT_ENA_MCU2MD_SW_INT_ENA_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2MD_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_MASK 0x0000FFFF                // MCU2MD_SW_INT_SET[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_RX_DMA_BUSY_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_RX_DMA_BUSY_MASK 0x00000008                // RX_DMA_BUSY[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_RX_DMA_BUSY_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_MASK 0x00000004                // RX_DMA_EN_2ND[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_TX_DMA_BUSY_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_TX_DMA_BUSY_MASK 0x00000002                // TX_DMA_BUSY[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_TX_DMA_BUSY_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_MASK 0x00000001                // TX_DMA_EN_2ND[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_MASK 0x0FFF0000                // RX_DMAD_TH1[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_MASK 0x00000FFF                // RX_DMAD_TH0[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_MASK 0x0FFF0000                // RX_DMAD_TH3[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_MASK 0x00000FFF                // RX_DMAD_TH2[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_MASK 0x0FFF0000                // RX_DMAD_TH5[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_MASK 0x00000FFF                // RX_DMAD_TH4[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_MASK 0x0FFF0000                // RX_DMAD_TH7[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_MASK 0x00000FFF                // RX_DMAD_TH6[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH98_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH9_MASK 0x0FFF0000                // RX_DMAD_TH9[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH9_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH98_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH8_MASK 0x00000FFF                // RX_DMAD_TH8[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH8_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH1110_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH11_MASK 0x0FFF0000                // RX_DMAD_TH11[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH11_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH1110_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH10_MASK 0x00000FFF                // RX_DMAD_TH10[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH10_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RRO_Q_RX_RRO_DMAD_TH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RRO_Q_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RRO_Q_RX_RRO_DMAD_TH_MASK 0x00000FFF                // RX_RRO_DMAD_TH[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RRO_Q_RX_RRO_DMAD_TH_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_MASK 0x00000008                // RST_DRX_IDX3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_MASK 0x00000004                // RST_DRX_IDX2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_MASK 0x00000002                // RST_DRX_IDX1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_MASK 0x00000001                // RST_DRX_IDX0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_WFDMA_PDA_EXIST_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_WFDMA_PDA_EXIST_MASK 0x80000000                // WFDMA_PDA_EXIST[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_WFDMA_PDA_EXIST_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_MASK 0x70000000                // PDMA_PREFETCH_SRAM_SIZE[30..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_INDEX_WIDTH_ADDR   WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_INDEX_WIDTH_MASK   0x0F000000                // INDEX_WIDTH[27..24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_INDEX_WIDTH_SHFT   24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_BASE_PTR_WIDTH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_BASE_PTR_WIDTH_MASK 0x00FF0000                // BASE_PTR_WIDTH[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_BASE_PTR_WIDTH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_RX_RING_NUMBER_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_RX_RING_NUMBER_MASK 0x0000FF00                // RX_RING_NUMBER[15..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_RX_RING_NUMBER_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_TX_RING_NUMBER_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_TX_RING_NUMBER_MASK 0x000000FF                // TX_RING_NUMBER[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_TX_RING_NUMBER_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_MASK 0x80000000                // TX_DMASHDL_EXIST[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_MASK 0x0000FF00                // TX_EVENT_RING_NUMBER[15..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_MASK 0x000000FF                // TX_DMAD_RING_NUMBER[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING11_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING11_PRI_SEL_MASK 0x00000800                // WPDMA_INT_RX_RING11_PRI_SEL[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING11_PRI_SEL_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_MASK 0x00000400                // WPDMA_INT_RX_RING10_PRI_SEL[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_MASK 0x00000200                // WPDMA_INT_RX_RING9_PRI_SEL[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_MASK 0x00000100                // WPDMA_INT_RX_RING8_PRI_SEL[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_MASK 0x00000080                // WPDMA_INT_RX_RING7_PRI_SEL[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_MASK 0x00000040                // WPDMA_INT_RX_RING6_PRI_SEL[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_MASK 0x00000020                // WPDMA_INT_RX_RING5_PRI_SEL[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_MASK 0x00000010                // WPDMA_INT_RX_RING4_PRI_SEL[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_MASK 0x00000008                // WPDMA_INT_RX_RING3_PRI_SEL[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_MASK 0x00000004                // WPDMA_INT_RX_RING2_PRI_SEL[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_MASK 0x00000002                // WPDMA_INT_RX_RING1_PRI_SEL[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_MASK 0x00000001                // WPDMA_INT_RX_RING0_PRI_SEL[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING20_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING20_PRI_SEL_MASK 0x00100000                // WPDMA_INT_TX_RING20_PRI_SEL[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING20_PRI_SEL_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_MASK 0x00080000                // WPDMA_INT_TX_RING19_PRI_SEL[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING18_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING18_PRI_SEL_MASK 0x00040000                // WPDMA_INT_TX_RING18_PRI_SEL[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING18_PRI_SEL_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING17_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING17_PRI_SEL_MASK 0x00020000                // WPDMA_INT_TX_RING17_PRI_SEL[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING17_PRI_SEL_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING16_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING16_PRI_SEL_MASK 0x00010000                // WPDMA_INT_TX_RING16_PRI_SEL[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING16_PRI_SEL_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING15_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING15_PRI_SEL_MASK 0x00008000                // WPDMA_INT_TX_RING15_PRI_SEL[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING15_PRI_SEL_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING14_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING14_PRI_SEL_MASK 0x00004000                // WPDMA_INT_TX_RING14_PRI_SEL[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING14_PRI_SEL_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING13_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING13_PRI_SEL_MASK 0x00002000                // WPDMA_INT_TX_RING13_PRI_SEL[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING13_PRI_SEL_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING12_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING12_PRI_SEL_MASK 0x00001000                // WPDMA_INT_TX_RING12_PRI_SEL[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING12_PRI_SEL_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING11_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING11_PRI_SEL_MASK 0x00000800                // WPDMA_INT_TX_RING11_PRI_SEL[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING11_PRI_SEL_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING10_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING10_PRI_SEL_MASK 0x00000400                // WPDMA_INT_TX_RING10_PRI_SEL[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING10_PRI_SEL_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING9_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING9_PRI_SEL_MASK 0x00000200                // WPDMA_INT_TX_RING9_PRI_SEL[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING9_PRI_SEL_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING8_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING8_PRI_SEL_MASK 0x00000100                // WPDMA_INT_TX_RING8_PRI_SEL[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING8_PRI_SEL_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_MASK 0x00000080                // WPDMA_INT_TX_RING7_PRI_SEL[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_MASK 0x00000040                // WPDMA_INT_TX_RING6_PRI_SEL[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_MASK 0x00000020                // WPDMA_INT_TX_RING5_PRI_SEL[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_MASK 0x00000010                // WPDMA_INT_TX_RING4_PRI_SEL[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_MASK 0x00000008                // WPDMA_INT_TX_RING3_PRI_SEL[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_MASK 0x00000004                // WPDMA_INT_TX_RING2_PRI_SEL[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_MASK 0x00000002                // WPDMA_INT_TX_RING1_PRI_SEL[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_MASK 0x00000001                // WPDMA_INT_TX_RING0_PRI_SEL[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_MASK 0x80000000                // CSR_AXI_CLKGATE_BYP[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_MASK 0x40000000                // CSR_AXI_LOCK_EN[30]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_SHFT 30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_MASK 0x20000000                // CSR_AXI_AWUSER_LOCK_EN[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_SHFT 29
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_MASK 0x10000000                // CSR_AXI_ARUSER_LOCK_EN[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_AW_OUTSTANDING_NUM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_AW_OUTSTANDING_NUM_MASK 0x0F000000                // CSR_AXI_AW_OUTSTANDING_NUM[27..24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_AW_OUTSTANDING_NUM_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_MASK 0x00800000                // CSR_RX_INFO_WB_EN[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_MASK 0x00400000                // CSR_BID_CHECK_BYPASS_EN[22]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_SHFT 22
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_MASK 0x00300000                // CSR_TXDMAD_PREFETCH_THRESHOLD[21..20]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_MASK 0x00080000                // CSR_AXI_FAKE[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_RXD_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_RXD_MASK 0x00040000                // CSR_RX_WB_RXD[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_RXD_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_MASK 0x00008000                // CSR_Q_STATUS_IDX_BKRS_EN[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_WED_MERGE_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_WED_MERGE_MODE_MASK 0x00004000                // CSR_WED_MERGE_MODE[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_WED_MERGE_MODE_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_SDO_DISP_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_SDO_DISP_MODE_MASK 0x00002000                // CSR_SDO_DISP_MODE[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_SDO_DISP_MODE_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_MASK 0x00000300                // CSR_AXI_SLEEP_MODE[9..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_MASK 0x00000080                // CSR_BRESP_ERROR_BYPASS_EN[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_MASK 0x00000040                // CSR_TX_DMASHDL_ENABLE[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_MASK 0x00000020                // CSR_RX_DMA_WBQ_EN[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_MASK 0x00000010                // CSR_MEM_ARB_LOCK_EN[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_MASK 0x0000000C                // CSR_MEM_BST_SIZE[3..2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_MASK 0x00000003                // CSR_MAX_PREFETCH_CNT[1..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_MASK 0x80000000                // CSR_PF_WRAP_CALC_MODE[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_MASK 0x10000000                // CSR_TX_FCTRL_MODE[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_MASK 0x08000000                // CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN[27]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_SHFT 27
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_MASK 0x04000000                // CSR_FWDL_FLOW_CTRL_BYASS_EN[26]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_SHFT 26
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_MASK 0x03000000                // CSR_TX_DISP_ARB_MODE[25..24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_MASK 0x00FF0000                // CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_MASK 0x0000FF00                // CSR_TXFIFO1_RDY_THRESHOLD[15..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_MASK 0x000000FF                // CSR_TXFIFO0_RDY_THRESHOLD[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_RRO_DMAD_PREFETCH_TIMER_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_RRO_DMAD_PREFETCH_TIMER_MASK 0x00F00000                // CSR_RRO_DMAD_PREFETCH_TIMER[23..20]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_RRO_DMAD_PREFETCH_TIMER_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_DMA2DMA_CMD_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_DMA2DMA_CMD_MODE_MASK 0x00080000                // CSR_DMA2DMA_CMD_MODE[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_DMA2DMA_CMD_MODE_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_MASK 0x00040000                // CSR_TX_HALT_MODE[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_MASK 0x00030000                // CSR_TX_DROP_MODE[17..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_RXDMAD_PREFETCH_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_RXDMAD_PREFETCH_THRESHOLD_MASK 0x0000C000                // CSR_RXDMAD_PREFETCH_THRESHOLD[15..14]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_RXDMAD_PREFETCH_THRESHOLD_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_RRO_BLINK_PLINK_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_RRO_BLINK_PLINK_MODE_MASK 0x00002000                // CSR_RRO_BLINK_PLINK_MODE[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_RRO_BLINK_PLINK_MODE_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_AXI_AR_OUTSTAND_NUM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_AXI_AR_OUTSTAND_NUM_MASK 0x00001F00                // CSR_AXI_AR_OUTSTAND_NUM[12..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_AXI_AR_OUTSTAND_NUM_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_MASK 0x00000040                // CSR_PERF_MIB_EN[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_MASK 0x00000020                // CSR_PERF_MPDU_INC_CMD2DAT[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_MASK 0x00000010                // CSR_PERF_MXDU_TYPE[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_MASK 0x0000000F                // CSR_TX_WRR_WEIGHT[3..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_MASK 0x00FF0000                // CSR_CTXD_TIMEOUT[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_MASK 0x0000F000                // CSR_CTXD_CASCADE_NUM[15..12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_MASK 0x00000F80                // CSR_BAND1_CTXD_RING_IDX[11..7]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_MASK 0x00000040                // CSR_BAND1_CTXD_EN[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_MASK 0x0000003E                // CSR_BAND0_CTXD_RING_IDX[5..1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_MASK 0x00000001                // CSR_BAND0_CTXD_EN[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_MASK 0xC0000000                // CSR_QOS_QTM_MODE[31..30]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_SHFT 30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_RSVD_QTM_MASK 0x3E000000                // CSR_TXP2_RSVD_QTM[29..25]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_RSVD_QTM_SHFT 25
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_FFA_QTM_MASK 0x01F00000                // CSR_TXP2_FFA_QTM[24..20]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_FFA_QTM_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_MASK 0x000F8000                // CSR_TXP1_RSVD_QTM[19..15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_MASK 0x00007C00                // CSR_TXP1_FFA_QTM[14..10]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_MASK 0x000003E0                // CSR_TXP0_RSVD_QTM[9..5]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_MASK 0x0000001F                // CSR_TXP0_FFA_QTM[4..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_FFA_TOTAL_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_FFA_TOTAL_QTM_MASK 0x01F00000                // CSR_FFA_TOTAL_QTM[24..20]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_FFA_TOTAL_QTM_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_MASK 0x000F8000                // CSR_TXD_RSVD_QTM[19..15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_MASK 0x00007C00                // CSR_TXD_FFA_QTM[14..10]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_MASK 0x000003E0                // CSR_DMAD_RSVD_QTM[9..5]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_MASK 0x0000001F                // CSR_DMAD_FFA_QTM[4..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_MASK 0x00FF0000                // wpdma_per_dly_int_en[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_MASK 0x000000FF                // wpdma_per_max_ptime[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_MASK 0x80000000                // PRI1_DLY_INT_EN[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_MASK 0x7F000000                // PRI1_MAX_PINT[30..24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_MASK 0x00FF0000                // PRI1_MAX_PTIME[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_MASK 0x00008000                // PRI0_DLY_INT_EN[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_MASK 0x00007F00                // PRI0_MAX_PINT[14..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_MASK 0x000000FF                // PRI0_MAX_PTIME[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI1_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI1_DLY_INT_EN_MASK 0x80000000                // PRI1_DLY_INT_EN[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI1_DLY_INT_EN_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PINT_MASK 0x7F000000                // PRI1_MAX_PINT[30..24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PINT_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PTIME_MASK 0x00FF0000                // PRI1_MAX_PTIME[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PTIME_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_MASK 0x00008000                // PRI0_DLY_INT_EN[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_MASK 0x00007F00                // PRI0_MAX_PINT[14..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_MASK 0x000000FF                // PRI0_MAX_PTIME[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_MGC_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_MGC_ENA_MASK 0x00002000                // MGC_ENA[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_MGC_ENA_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_MGC_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_MGC_ENA_MASK 0x00002000                // MGC_ENA[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_MGC_ENA_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_MGC_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_MGC_ENA_MASK 0x00002000                // MGC_ENA[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_MGC_ENA_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_MGC_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_MGC_ENA_MASK 0x00002000                // MGC_ENA[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_MGC_ENA_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_MGC_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_MGC_ENA_MASK 0x00002000                // MGC_ENA[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_MGC_ENA_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_MGC_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_MGC_ENA_MASK 0x00002000                // MGC_ENA[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_MGC_ENA_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_MGC_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_MGC_ENA_MASK 0x00002000                // MGC_ENA[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_MGC_ENA_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_MGC_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_MGC_ENA_MASK 0x00002000                // MGC_ENA[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_MGC_ENA_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_MGC_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_MGC_ENA_MASK 0x00002000                // MGC_ENA[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_MGC_ENA_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_MGC_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_MGC_ENA_MASK 0x00002000                // MGC_ENA[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_MGC_ENA_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_MGC_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_MGC_ENA_MASK 0x00002000                // MGC_ENA[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_MGC_ENA_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_MGC_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_MGC_ENA_MASK 0x00002000                // MGC_ENA[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_MGC_ENA_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL0_BASE_PTR_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_MGC_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_MGC_ENA_MASK 0x00002000                // MGC_ENA[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_MGC_ENA_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL1_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL2_CPU_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_CTRL3_DMA_IDX_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_EXT_CTRL_DISP_MAX_CNT_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN2_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_PAD_CTXD_PAD_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_PAD_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_PAD_CTXD_PAD_EN_MASK 0x00004000                // CTXD_PAD_EN[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_PAD_CTXD_PAD_EN_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_PAD_CTXD_PAD_LEN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_PAD_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_PAD_CTXD_PAD_LEN_MASK 0x00003FFF                // CTXD_PAD_LEN[13..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_PAD_CTXD_PAD_LEN_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL0_pld_didx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL1_disp_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_BKRS_CTRL2_pld_cidx_idx_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING16_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING17_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING18_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING20_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING21_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING22_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING8_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING9_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING10_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING11_PKT_MIB_PKT_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_DMAD_MIB_DMAD_MIB_SHFT 0

#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING12_PKT_MIB_PKT_MIB_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __WF_WFDMA_HOST_DMA0_PCIE1_REGS_H__
