

================================================================
== Vitis HLS Report for 'exo1'
================================================================
* Date:           Fri Feb 28 11:59:36 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        exo1_prj
* Solution:       solution7 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  3.871 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  46.452 ns|  46.452 ns|   13|   13|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|     449|     72|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|     142|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|     591|    169|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |icmp_32s_32s_1_2_1_U4    |icmp_32s_32s_1_2_1    |        0|   0|  148|  36|    0|
    |mul_32s_32s_32_5_1_U1    |mul_32s_32s_32_5_1    |        0|   3|   51|   0|    0|
    |mul_32s_32s_32_5_1_U2    |mul_32s_32s_32_5_1    |        0|   3|   51|   0|    0|
    |mul_32s_32s_32_5_1_U3    |mul_32s_32s_32_5_1    |        0|   3|   51|   0|    0|
    |sub_32ns_32ns_32_2_1_U5  |sub_32ns_32ns_32_2_1  |        0|   0|  148|  36|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |Total                    |                      |        0|   9|  449|  72|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |res           |    select|   0|  0|  32|           1|          32|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|  32|           1|          32|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  65|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |  65|         14|    1|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  13|   0|   13|          0|
    |icmp_ln18_reg_124  |   1|   0|    1|          0|
    |temp1_reg_112      |  32|   0|   32|          0|
    |temp2_reg_118      |  32|   0|   32|          0|
    |temp3_reg_129      |  32|   0|   32|          0|
    |temp4_reg_135      |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 142|   0|  142|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|          exo1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|          exo1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|          exo1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|          exo1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|          exo1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|          exo1|  return value|
|res         |  out|   32|      ap_vld|           res|       pointer|
|res_ap_vld  |  out|    1|      ap_vld|           res|       pointer|
|c1          |   in|   32|     ap_none|            c1|        scalar|
|c2          |   in|   32|     ap_none|            c2|        scalar|
|in1         |   in|   32|     ap_none|           in1|        scalar|
|in2         |   in|   32|     ap_none|           in2|        scalar|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.87>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in2" [exo1.c:4]   --->   Operation 14 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in1" [exo1.c:4]   --->   Operation 15 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c2" [exo1.c:4]   --->   Operation 16 'read' 'c2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c1" [exo1.c:4]   --->   Operation 17 'read' 'c1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [5/5] (3.87ns)   --->   "%temp1 = mul i32 %in1_read, i32 %c1_read" [exo1.c:13]   --->   Operation 18 'mul' 'temp1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [5/5] (3.87ns)   --->   "%temp2 = mul i32 %in2_read, i32 %c2_read" [exo1.c:14]   --->   Operation 19 'mul' 'temp2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 20 [4/5] (3.87ns)   --->   "%temp1 = mul i32 %in1_read, i32 %c1_read" [exo1.c:13]   --->   Operation 20 'mul' 'temp1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [4/5] (3.87ns)   --->   "%temp2 = mul i32 %in2_read, i32 %c2_read" [exo1.c:14]   --->   Operation 21 'mul' 'temp2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.87>
ST_3 : Operation 22 [3/5] (3.87ns)   --->   "%temp1 = mul i32 %in1_read, i32 %c1_read" [exo1.c:13]   --->   Operation 22 'mul' 'temp1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [3/5] (3.87ns)   --->   "%temp2 = mul i32 %in2_read, i32 %c2_read" [exo1.c:14]   --->   Operation 23 'mul' 'temp2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 24 [2/5] (3.87ns)   --->   "%temp1 = mul i32 %in1_read, i32 %c1_read" [exo1.c:13]   --->   Operation 24 'mul' 'temp1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [2/5] (3.87ns)   --->   "%temp2 = mul i32 %in2_read, i32 %c2_read" [exo1.c:14]   --->   Operation 25 'mul' 'temp2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 26 [1/5] (3.87ns)   --->   "%temp1 = mul i32 %in1_read, i32 %c1_read" [exo1.c:13]   --->   Operation 26 'mul' 'temp1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/5] (3.87ns)   --->   "%temp2 = mul i32 %in2_read, i32 %c2_read" [exo1.c:14]   --->   Operation 27 'mul' 'temp2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 28 [5/5] (3.87ns)   --->   "%temp3 = mul i32 %temp2, i32 %temp1" [exo1.c:16]   --->   Operation 28 'mul' 'temp3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 29 [2/2] (2.23ns)   --->   "%icmp_ln18 = icmp_sgt  i32 %temp1, i32 %temp2" [exo1.c:18]   --->   Operation 29 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.87>
ST_7 : Operation 30 [4/5] (3.87ns)   --->   "%temp3 = mul i32 %temp2, i32 %temp1" [exo1.c:16]   --->   Operation 30 'mul' 'temp3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 31 [1/2] (2.23ns)   --->   "%icmp_ln18 = icmp_sgt  i32 %temp1, i32 %temp2" [exo1.c:18]   --->   Operation 31 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.87>
ST_8 : Operation 32 [3/5] (3.87ns)   --->   "%temp3 = mul i32 %temp2, i32 %temp1" [exo1.c:16]   --->   Operation 32 'mul' 'temp3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.87>
ST_9 : Operation 33 [2/5] (3.87ns)   --->   "%temp3 = mul i32 %temp2, i32 %temp1" [exo1.c:16]   --->   Operation 33 'mul' 'temp3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.87>
ST_10 : Operation 34 [1/5] (3.87ns)   --->   "%temp3 = mul i32 %temp2, i32 %temp1" [exo1.c:16]   --->   Operation 34 'mul' 'temp3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.23>
ST_11 : Operation 35 [2/2] (2.23ns)   --->   "%temp4 = sub i32 0, i32 %temp3" [exo1.c:21]   --->   Operation 35 'sub' 'temp4' <Predicate = (!icmp_ln18)> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.23>
ST_12 : Operation 36 [1/2] (2.23ns)   --->   "%temp4 = sub i32 0, i32 %temp3" [exo1.c:21]   --->   Operation 36 'sub' 'temp4' <Predicate = (!icmp_ln18)> <Delay = 2.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.69>
ST_13 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [exo1.c:3]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c1"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c2"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in1"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in2"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (0.69ns)   --->   "%temp4_1 = select i1 %icmp_ln18, i32 %temp3, i32 %temp4" [exo1.c:18]   --->   Operation 48 'select' 'temp4_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %res, i32 %temp4_1" [exo1.c:23]   --->   Operation 49 'write' 'write_ln23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [exo1.c:24]   --->   Operation 50 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ res]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in2_read          (read         ) [ 00111100000000]
in1_read          (read         ) [ 00111100000000]
c2_read           (read         ) [ 00111100000000]
c1_read           (read         ) [ 00111100000000]
temp1             (mul          ) [ 00000011111000]
temp2             (mul          ) [ 00000011111000]
icmp_ln18         (icmp         ) [ 00000000111111]
temp3             (mul          ) [ 00000000000111]
temp4             (sub          ) [ 00000000000001]
spectopmodule_ln3 (spectopmodule) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specinterface_ln0 (specinterface) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specinterface_ln0 (specinterface) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specinterface_ln0 (specinterface) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specinterface_ln0 (specinterface) [ 00000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000]
specinterface_ln0 (specinterface) [ 00000000000000]
temp4_1           (select       ) [ 00000000000000]
write_ln23        (write        ) [ 00000000000000]
ret_ln24          (ret          ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="res">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="in2_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="in1_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="c2_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="c1_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln23_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/13 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="1"/>
<pin id="63" dir="0" index="1" bw="32" slack="1"/>
<pin id="64" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp3/6 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp2/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="1"/>
<pin id="79" dir="0" index="1" bw="32" slack="1"/>
<pin id="80" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/6 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="1"/>
<pin id="84" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="temp4/11 "/>
</bind>
</comp>

<comp id="86" class="1004" name="temp4_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="6"/>
<pin id="88" dir="0" index="1" bw="32" slack="3"/>
<pin id="89" dir="0" index="2" bw="32" slack="1"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp4_1/13 "/>
</bind>
</comp>

<comp id="92" class="1005" name="in2_read_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in2_read "/>
</bind>
</comp>

<comp id="97" class="1005" name="in1_read_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="102" class="1005" name="c2_read_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c2_read "/>
</bind>
</comp>

<comp id="107" class="1005" name="c1_read_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c1_read "/>
</bind>
</comp>

<comp id="112" class="1005" name="temp1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1 "/>
</bind>
</comp>

<comp id="118" class="1005" name="temp2_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="icmp_ln18_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="4"/>
<pin id="126" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="129" class="1005" name="temp3_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="temp4_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="8" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="69"><net_src comp="36" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="48" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="30" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="42" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="86" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="95"><net_src comp="30" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="100"><net_src comp="36" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="105"><net_src comp="42" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="110"><net_src comp="48" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="115"><net_src comp="65" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="121"><net_src comp="71" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="127"><net_src comp="77" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="132"><net_src comp="61" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="138"><net_src comp="81" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {13 }
 - Input state : 
	Port: exo1 : c1 | {1 }
	Port: exo1 : c2 | {1 }
	Port: exo1 : in1 | {1 }
	Port: exo1 : in2 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		write_ln23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   icmp   |        grp_fu_77       |    0    |   148   |    36   |
|----------|------------------------|---------|---------|---------|
|    sub   |        grp_fu_81       |    0    |   148   |    36   |
|----------|------------------------|---------|---------|---------|
|          |        grp_fu_61       |    3    |    51   |    0    |
|    mul   |        grp_fu_65       |    3    |    51   |    0    |
|          |        grp_fu_71       |    3    |    51   |    0    |
|----------|------------------------|---------|---------|---------|
|  select  |      temp4_1_fu_86     |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |   in2_read_read_fu_30  |    0    |    0    |    0    |
|   read   |   in1_read_read_fu_36  |    0    |    0    |    0    |
|          |   c2_read_read_fu_42   |    0    |    0    |    0    |
|          |   c1_read_read_fu_48   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln23_write_fu_54 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    9    |   449   |   104   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| c1_read_reg_107 |   32   |
| c2_read_reg_102 |   32   |
|icmp_ln18_reg_124|    1   |
| in1_read_reg_97 |   32   |
| in2_read_reg_92 |   32   |
|  temp1_reg_112  |   32   |
|  temp2_reg_118  |   32   |
|  temp3_reg_129  |   32   |
|  temp4_reg_135  |   32   |
+-----------------+--------+
|      Total      |   257  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_65 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_65 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_71 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_71 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   256  ||  6.352  ||    36   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   449  |   104  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   257  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    6   |   706  |   140  |
+-----------+--------+--------+--------+--------+
