# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:27 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:06:28 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:28 on Apr 18,2025
# vlog -reportprogress 300 ./or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 13:06:28 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:28 on Apr 18,2025
# vlog -reportprogress 300 ./and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 13:06:28 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:28 on Apr 18,2025
# vlog -reportprogress 300 ./xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 13:06:28 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:28 on Apr 18,2025
# vlog -reportprogress 300 ./not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 13:06:29 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Apr 18,2025
# vlog -reportprogress 300 ./adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 13:06:29 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Apr 18,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 13:06:29 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Apr 18,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:06:29 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Apr 18,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:06:30 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 13:06:30 on Apr 18,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.adder_64bit
# Loading work.adder
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# ** Error: Cannot open macro file: alustim_wave.do
# Error in macro ./runlab.do line 26
# Cannot open macro file: alustim_wave.do
#     while executing
# "do alustim_wave.do"
add wave -position end  sim:/alustim/delay
add wave -position end  sim:/alustim/ALU_PASS_B
add wave -position end  sim:/alustim/ALU_ADD
add wave -position end  sim:/alustim/ALU_SUBTRACT
add wave -position end  sim:/alustim/ALU_AND
add wave -position end  sim:/alustim/ALU_OR
add wave -position end  sim:/alustim/ALU_XOR
add wave -position end  sim:/alustim/A
add wave -position end  sim:/alustim/B
add wave -position end  sim:/alustim/cntrl
add wave -position end  sim:/alustim/result
add wave -position end  sim:/alustim/negative
add wave -position end  sim:/alustim/zero
add wave -position end  sim:/alustim/overflow
add wave -position end  sim:/alustim/carry_out
add wave -position end  sim:/alustim/i
add wave -position end  sim:/alustim/test_val
