###############################################################
#  Generated by:      Cadence Innovus 21.18-s099_1
#  OS:                Linux x86_64(Host ID c2slab.cet.ac.in)
#  Generated on:      Tue Mar  4 18:16:21 2025
#  Design:            fifo_top
#  Command:           report_ccopt_skew_groups -summary -file ./Clock_Tree_Synthesis/fifo_top_skew_group.rpt
###############################################################

Skew Group Structure:
=====================

--------------------------------------------------------------------
Skew Group       Sources    Constrained Sinks    Unconstrained Sinks
--------------------------------------------------------------------
read_clk/all        1               20                    0
write_clk/all       1              148                    0
--------------------------------------------------------------------

Skew Group Summary:
===================

---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner            Skew Group       ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay:setup.early    read_clk/all         -        0.554     0.555     0.554        0.000       ignored                  -         0.001              -
                         write_clk/all        -        0.637     0.653     0.646        0.005       ignored                  -         0.017              -
max_delay:setup.late     read_clk/all     none         2.622     2.623     2.623        0.000       auto computed        0.488         0.001    100% {2.622, 2.623}
                         write_clk/all    none         2.891     2.913     2.904        0.008       auto computed        0.488         0.022    100% {2.891, 2.913}
min_delay:hold.early     read_clk/all         -        0.554     0.555     0.554        0.000       ignored                  -         0.001              -
                         write_clk/all        -        0.637     0.653     0.646        0.005       ignored                  -         0.017              -
min_delay:hold.late      read_clk/all         -        1.372     1.373     1.373        0.000       explicit             0.500         0.001    100% {1.372, 1.373}
                         write_clk/all        -        1.641     1.663     1.654        0.008       explicit             0.500         0.022    100% {1.641, 1.663}
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

------------------------------------------------------------------------------
Timing Corner            Skew Group       Min ID    PathID    Max ID    PathID
------------------------------------------------------------------------------
max_delay:setup.early    read_clk/all     0.554       -       0.555       -
-    min e/rd_addr_bin_r_reg[2]/CP
-    max rd_addr_sync/dff_1/rd_data_reg[3]/CP
                         write_clk/all    0.637       -       0.653       -
-    min wr_addr_sync/dff_1/rd_data_reg[3]/CP
-    max m/mem_reg[5][5]/CP
max_delay:setup.late     read_clk/all     2.622       -       2.623       -
-    min e/rd_addr_bin_r_reg[2]/CP
-    max rd_addr_sync/dff_1/rd_data_reg[3]/CP
                         write_clk/all    2.891       -       2.913       -
-    min wr_addr_sync/dff_1/rd_data_reg[3]/CP
-    max m/mem_reg[5][5]/CP
min_delay:hold.early     read_clk/all     0.554       -       0.555       -
-    min e/rd_addr_bin_r_reg[2]/CP
-    max rd_addr_sync/dff_1/rd_data_reg[3]/CP
                         write_clk/all    0.637       -       0.653       -
-    min wr_addr_sync/dff_1/rd_data_reg[3]/CP
-    max m/mem_reg[5][5]/CP
min_delay:hold.late      read_clk/all     1.372       -       1.373       -
-    min e/rd_addr_bin_r_reg[2]/CP
-    max rd_addr_sync/dff_1/rd_data_reg[3]/CP
                         write_clk/all    1.641       -       1.663       -
-    min wr_addr_sync/dff_1/rd_data_reg[3]/CP
-    max m/mem_reg[5][5]/CP
------------------------------------------------------------------------------

