
*** Running vivado
    with args -log top_stopwatch.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_stopwatch.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_stopwatch.tcl -notrace
Command: link_design -top top_stopwatch -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1134.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port dht_data expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.516 . Memory (MB): peak = 1134.926 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1757b6fcd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1509.914 ; gain = 374.988

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1757b6fcd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1721.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17737f19e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1721.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ccd2bab8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1721.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ccd2bab8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1721.430 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ccd2bab8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1721.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b69ba1b6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1721.430 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               9  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1721.430 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1333e3030

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1721.430 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1333e3030

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1721.430 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1333e3030

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.430 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.430 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1333e3030

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.430 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1721.430 ; gain = 586.504
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1721.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.runs/impl_1/top_stopwatch_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_stopwatch_drc_opted.rpt -pb top_stopwatch_drc_opted.pb -rpx top_stopwatch_drc_opted.rpx
Command: report_drc -file top_stopwatch_drc_opted.rpt -pb top_stopwatch_drc_opted.pb -rpx top_stopwatch_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/migtell/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.runs/impl_1/top_stopwatch_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port dht_data expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.570 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12fb3f9be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1767.570 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d58aeee6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 161af8f49

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 161af8f49

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1767.570 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 161af8f49

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.384 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16c41a5a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.481 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c9233c67

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.537 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 29 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 12 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1767.570 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 173d40448

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1767.570 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 15fdae061

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1767.570 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15fdae061

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13afdaca4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b1212dc8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e6956ff1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b065eba4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1daabdc13

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1937d90e4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c55f9099

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1dbbf63c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1527ec8fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1767.570 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1527ec8fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ff299c2d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.093 | TNS=-144.196 |
Phase 1 Physical Synthesis Initialization | Checksum: 9513c1f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1767.570 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 9f12949b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1767.570 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: ff299c2d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1767.570 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.652. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.570 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ca675d5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ca675d5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ca675d5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.570 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1ca675d5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.570 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.570 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 208c09abe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.570 ; gain = 0.000
Ending Placer Task | Checksum: 10c6d6513

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.570 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1767.570 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1767.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.runs/impl_1/top_stopwatch_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_stopwatch_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1767.570 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_stopwatch_utilization_placed.rpt -pb top_stopwatch_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_stopwatch_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1767.570 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.570 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.652 | TNS=-121.704 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c5988b28

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1767.570 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.652 | TNS=-121.704 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1c5988b28

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.652 | TNS=-121.704 |
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net U_ULTRASONIC/echo_counter[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_ULTRASONIC/echo_counter[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.633 | TNS=-121.324 |
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/echo_counter[2].  Did not re-place instance U_ULTRASONIC/echo_counter_reg[2]
INFO: [Physopt 32-572] Net U_ULTRASONIC/echo_counter[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/echo_counter[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[15]_i_4_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[15]_i_4
INFO: [Physopt 32-572] Net U_ULTRASONIC/distance_cm[15]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[15]_i_8_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[15]_i_8
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[15]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[15]_i_12_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[15]_i_12
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[15]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[19]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net distance_cm[19]_i_59_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.633 | TNS=-121.324 |
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[19]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net distance_cm[19]_i_98_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.633 | TNS=-121.324 |
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[19]_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net distance_cm[19]_i_152_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.503 | TNS=-118.724 |
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_39_n_0.  Did not re-place instance distance_cm[19]_i_39
INFO: [Physopt 32-572] Net distance_cm[19]_i_39_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_77_n_0.  Did not re-place instance distance_cm[19]_i_77
INFO: [Physopt 32-710] Processed net distance_cm[19]_i_39_n_0. Critical path length was reduced through logic transformation on cell distance_cm[19]_i_39_comp.
INFO: [Physopt 32-735] Processed net distance_cm[19]_i_77_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.496 | TNS=-118.584 |
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_156_n_0.  Did not re-place instance distance_cm[19]_i_156
INFO: [Physopt 32-572] Net distance_cm[19]_i_156_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_197_n_0.  Did not re-place instance distance_cm[19]_i_197
INFO: [Physopt 32-710] Processed net distance_cm[19]_i_156_n_0. Critical path length was reduced through logic transformation on cell distance_cm[19]_i_156_comp.
INFO: [Physopt 32-735] Processed net distance_cm[19]_i_197_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.490 | TNS=-118.464 |
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_69_n_0.  Did not re-place instance distance_cm[19]_i_69
INFO: [Physopt 32-572] Net distance_cm[19]_i_69_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_129_n_0.  Did not re-place instance distance_cm[19]_i_129
INFO: [Physopt 32-710] Processed net distance_cm[19]_i_69_n_0. Critical path length was reduced through logic transformation on cell distance_cm[19]_i_69_comp.
INFO: [Physopt 32-735] Processed net distance_cm[19]_i_129_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.489 | TNS=-118.444 |
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_121_n_0.  Did not re-place instance distance_cm[19]_i_121
INFO: [Physopt 32-572] Net distance_cm[19]_i_121_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_164_n_0.  Did not re-place instance distance_cm[19]_i_164
INFO: [Physopt 32-134] Processed net distance_cm[19]_i_164_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net distance_cm[19]_i_164_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_130_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_202_n_0.  Did not re-place instance distance_cm[19]_i_202
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[4]_i_10[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net distance_cm[0]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.478 | TNS=-118.224 |
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[0]_i_16_n_0.  Did not re-place instance distance_cm[0]_i_16
INFO: [Physopt 32-710] Processed net distance_cm[0]_i_20_n_0. Critical path length was reduced through logic transformation on cell distance_cm[0]_i_20_comp.
INFO: [Physopt 32-735] Processed net distance_cm[0]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.467 | TNS=-118.004 |
INFO: [Physopt 32-662] Processed net distance_cm[0]_i_16_n_0.  Did not re-place instance distance_cm[0]_i_16
INFO: [Physopt 32-702] Processed net distance_cm[0]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[0]_i_44_n_0.  Did not re-place instance distance_cm[0]_i_44
INFO: [Physopt 32-134] Processed net distance_cm[0]_i_44_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net distance_cm[0]_i_44_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net distance_cm[0]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.455 | TNS=-117.764 |
INFO: [Physopt 32-662] Processed net distance_cm[0]_i_44_n_0.  Did not re-place instance distance_cm[0]_i_44
INFO: [Physopt 32-710] Processed net distance_cm[0]_i_16_n_0. Critical path length was reduced through logic transformation on cell distance_cm[0]_i_16_comp_2.
INFO: [Physopt 32-735] Processed net distance_cm[0]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.437 | TNS=-117.404 |
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_38_n_0.  Did not re-place instance distance_cm[19]_i_38
INFO: [Physopt 32-572] Net distance_cm[19]_i_38_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_76_n_0.  Did not re-place instance distance_cm[19]_i_76
INFO: [Physopt 32-710] Processed net distance_cm[19]_i_38_n_0. Critical path length was reduced through logic transformation on cell distance_cm[19]_i_38_comp.
INFO: [Physopt 32-735] Processed net distance_cm[19]_i_76_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.421 | TNS=-117.084 |
INFO: [Physopt 32-702] Processed net distance_cm[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[0]_i_5_n_0.  Did not re-place instance distance_cm[0]_i_5
INFO: [Physopt 32-710] Processed net distance_cm[0]_i_9_n_0. Critical path length was reduced through logic transformation on cell distance_cm[0]_i_9_comp.
INFO: [Physopt 32-735] Processed net distance_cm[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.419 | TNS=-117.044 |
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[8]_i_10[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net distance_cm[4]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.416 | TNS=-116.984 |
INFO: [Physopt 32-702] Processed net distance_cm[4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[4]_i_5_n_0.  Did not re-place instance distance_cm[4]_i_5
INFO: [Physopt 32-572] Net distance_cm[4]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net distance_cm[4]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.402 | TNS=-116.704 |
INFO: [Physopt 32-702] Processed net distance_cm[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[0]_i_7_n_0.  Did not re-place instance distance_cm[0]_i_7
INFO: [Physopt 32-572] Net distance_cm[0]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net distance_cm[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[0]_i_27_n_0.  Did not re-place instance distance_cm[0]_i_27
INFO: [Physopt 32-134] Processed net distance_cm[0]_i_27_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net distance_cm[0]_i_27_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net distance_cm[0]_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.398 | TNS=-116.624 |
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[0]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[0]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm[0]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[0]_i_71_n_0.  Did not re-place instance distance_cm[0]_i_71
INFO: [Physopt 32-710] Processed net distance_cm[0]_i_75_n_0. Critical path length was reduced through logic transformation on cell distance_cm[0]_i_75_comp.
INFO: [Physopt 32-735] Processed net distance_cm[0]_i_71_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.397 | TNS=-116.604 |
INFO: [Physopt 32-662] Processed net distance_cm[0]_i_27_n_0.  Did not re-place instance distance_cm[0]_i_27
INFO: [Physopt 32-134] Processed net distance_cm[0]_i_27_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net distance_cm[0]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[0]_i_49[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[0]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[0]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[0]_i_53_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[0]_i_53
INFO: [Physopt 32-572] Net U_ULTRASONIC/distance_cm[0]_i_53_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[0]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[4]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[0]_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm0_out[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/echo_counter[2].  Did not re-place instance U_ULTRASONIC/echo_counter_reg[2]
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/echo_counter[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[15]_i_4_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[15]_i_4
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[15]_i_8_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[15]_i_8
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[15]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[15]_i_12_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[15]_i_12
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[15]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_121_n_0.  Did not re-place instance distance_cm[19]_i_121
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_164_n_0.  Did not re-place instance distance_cm[19]_i_164
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_130_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_202_n_0.  Did not re-place instance distance_cm[19]_i_202
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[4]_i_10[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[0]_i_7_n_0.  Did not re-place instance distance_cm[0]_i_7
INFO: [Physopt 32-702] Processed net distance_cm[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[0]_i_27_n_0.  Did not re-place instance distance_cm[0]_i_27
INFO: [Physopt 32-702] Processed net distance_cm[0]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[0]_i_49[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[0]_i_53_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[0]_i_53
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[0]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm0_out[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.397 | TNS=-116.604 |
Phase 3 Critical Path Optimization | Checksum: 1c5988b28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1767.570 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.397 | TNS=-116.604 |
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/echo_counter[2].  Did not re-place instance U_ULTRASONIC/echo_counter_reg[2]
INFO: [Physopt 32-572] Net U_ULTRASONIC/echo_counter[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/echo_counter[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[15]_i_4_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[15]_i_4
INFO: [Physopt 32-572] Net U_ULTRASONIC/distance_cm[15]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[15]_i_8_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[15]_i_8
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[15]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[15]_i_12_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[15]_i_12
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[15]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[19]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_121_n_0.  Did not re-place instance distance_cm[19]_i_121
INFO: [Physopt 32-572] Net distance_cm[19]_i_121_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_164_n_0.  Did not re-place instance distance_cm[19]_i_164
INFO: [Physopt 32-134] Processed net distance_cm[19]_i_164_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net distance_cm[19]_i_164_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_130_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_202_n_0.  Did not re-place instance distance_cm[19]_i_202
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[4]_i_10[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[0]_i_7_n_0.  Did not re-place instance distance_cm[0]_i_7
INFO: [Physopt 32-710] Processed net distance_cm[0]_i_11_n_0. Critical path length was reduced through logic transformation on cell distance_cm[0]_i_11_comp.
INFO: [Physopt 32-735] Processed net distance_cm[0]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.380 | TNS=-116.264 |
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[8]_i_10[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[4]_i_6_n_0.  Did not re-place instance distance_cm[4]_i_6
INFO: [Physopt 32-710] Processed net distance_cm[4]_i_10_n_0. Critical path length was reduced through logic transformation on cell distance_cm[4]_i_10_comp.
INFO: [Physopt 32-735] Processed net distance_cm[4]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.366 | TNS=-115.984 |
INFO: [Physopt 32-662] Processed net distance_cm[4]_i_6_n_0.  Did not re-place instance distance_cm[4]_i_6
INFO: [Physopt 32-702] Processed net distance_cm[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[4]_i_17_n_0.  Did not re-place instance distance_cm[4]_i_17
INFO: [Physopt 32-134] Processed net distance_cm[4]_i_17_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net distance_cm[4]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net distance_cm[4]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[4]_i_23[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[0]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[0]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[0]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[0]_i_53_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[0]_i_53
INFO: [Physopt 32-572] Net U_ULTRASONIC/distance_cm[0]_i_53_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[0]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[4]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[0]_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm0_out[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/echo_counter[2].  Did not re-place instance U_ULTRASONIC/echo_counter_reg[2]
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/echo_counter[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[15]_i_4_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[15]_i_4
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[15]_i_8_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[15]_i_8
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[15]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[15]_i_12_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[15]_i_12
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[15]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm_reg[19]_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_121_n_0.  Did not re-place instance distance_cm[19]_i_121
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_164_n_0.  Did not re-place instance distance_cm[19]_i_164
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net distance_cm_reg[19]_i_130_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[19]_i_202_n_0.  Did not re-place instance distance_cm[19]_i_202
INFO: [Physopt 32-702] Processed net distance_cm[19]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[8]_i_10[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[4]_i_6_n_0.  Did not re-place instance distance_cm[4]_i_6
INFO: [Physopt 32-702] Processed net distance_cm[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net distance_cm[4]_i_17_n_0.  Did not re-place instance distance_cm[4]_i_17
INFO: [Physopt 32-702] Processed net distance_cm[4]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[4]_i_23[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_ULTRASONIC/distance_cm[0]_i_53_n_0.  Did not re-place instance U_ULTRASONIC/distance_cm[0]_i_53
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm[0]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_ULTRASONIC/distance_cm0_out[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.366 | TNS=-115.984 |
Phase 4 Critical Path Optimization | Checksum: 1c5988b28

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1767.570 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1767.570 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-7.366 | TNS=-115.984 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.286  |          5.720  |            3  |              0  |                    19  |           0  |           2  |  00:00:04  |
|  Total          |          0.286  |          5.720  |            3  |              0  |                    19  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.570 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1b1af64b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1767.570 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
350 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1769.418 ; gain = 1.848
INFO: [Common 17-1381] The checkpoint 'C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.runs/impl_1/top_stopwatch_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cdefd193 ConstDB: 0 ShapeSum: 29ed3021 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 867797e9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1866.555 ; gain = 84.023
Post Restoration Checksum: NetGraph: 3a05de3a NumContArr: 4c71b9af Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 867797e9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1866.555 ; gain = 84.023

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 867797e9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1872.578 ; gain = 90.047

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 867797e9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1872.578 ; gain = 90.047
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 173ce0d80

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1881.223 ; gain = 98.691
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.093 | TNS=-110.944| WHS=-0.153 | THS=-24.221|

Phase 2 Router Initialization | Checksum: 16f3d0e07

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1881.223 ; gain = 98.691

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.97257e-05 %
  Global Horizontal Routing Utilization  = 0.000260281 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2074
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2073
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16f3d0e07

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1883.902 ; gain = 101.371
Phase 3 Initial Routing | Checksum: 1217f9291

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1883.902 ; gain = 101.371

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 915
 Number of Nodes with overlaps = 495
 Number of Nodes with overlaps = 286
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.776 | TNS=-142.977| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1317c6b75

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1884.590 ; gain = 102.059

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 746
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.921 | TNS=-144.759| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1464d3460

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1884.590 ; gain = 102.059
Phase 4 Rip-up And Reroute | Checksum: 1464d3460

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1884.590 ; gain = 102.059

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ea9de818

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1884.590 ; gain = 102.059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.697 | TNS=-141.397| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 9d26b065

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1884.590 ; gain = 102.059

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9d26b065

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1884.590 ; gain = 102.059
Phase 5 Delay and Skew Optimization | Checksum: 9d26b065

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1884.590 ; gain = 102.059

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 106756d06

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1884.590 ; gain = 102.059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.645 | TNS=-140.483| WHS=0.080  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 106756d06

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1884.590 ; gain = 102.059
Phase 6 Post Hold Fix | Checksum: 106756d06

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1884.590 ; gain = 102.059

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.612294 %
  Global Horizontal Routing Utilization  = 0.729178 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: ae84bd3a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1884.590 ; gain = 102.059

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ae84bd3a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1884.590 ; gain = 102.059

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: bf94d751

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1884.590 ; gain = 102.059

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.645 | TNS=-140.483| WHS=0.080  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: bf94d751

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1884.590 ; gain = 102.059
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1884.590 ; gain = 102.059

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
368 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1884.590 ; gain = 115.172
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.293 . Memory (MB): peak = 1894.469 ; gain = 9.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.runs/impl_1/top_stopwatch_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_stopwatch_drc_routed.rpt -pb top_stopwatch_drc_routed.pb -rpx top_stopwatch_drc_routed.rpx
Command: report_drc -file top_stopwatch_drc_routed.rpt -pb top_stopwatch_drc_routed.pb -rpx top_stopwatch_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.runs/impl_1/top_stopwatch_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_stopwatch_methodology_drc_routed.rpt -pb top_stopwatch_methodology_drc_routed.pb -rpx top_stopwatch_methodology_drc_routed.rpx
Command: report_methodology -file top_stopwatch_methodology_drc_routed.rpt -pb top_stopwatch_methodology_drc_routed.pb -rpx top_stopwatch_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/parkj/Desktop/Verilog_Project_3/250325_Uart_Sensor/project_3/project_3.runs/impl_1/top_stopwatch_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_stopwatch_power_routed.rpt -pb top_stopwatch_power_summary_routed.pb -rpx top_stopwatch_power_routed.rpx
Command: report_power -file top_stopwatch_power_routed.rpt -pb top_stopwatch_power_summary_routed.pb -rpx top_stopwatch_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
380 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_stopwatch_route_status.rpt -pb top_stopwatch_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_stopwatch_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_stopwatch_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_stopwatch_bus_skew_routed.rpt -pb top_stopwatch_bus_skew_routed.pb -rpx top_stopwatch_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top_stopwatch.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_stopwatch.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2355.262 ; gain = 427.727
INFO: [Common 17-206] Exiting Vivado at Sun Mar 30 14:36:00 2025...

*** Running vivado
    with args -log top_stopwatch.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_stopwatch.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_stopwatch.tcl -notrace
Command: open_checkpoint top_stopwatch_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1135.598 ; gain = 0.000
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1135.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1506.145 ; gain = 6.914
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1506.145 ; gain = 6.914
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1506.145 ; gain = 370.547
Command: write_bitstream -force top_stopwatch.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/migtell/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_stopwatch.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.188 ; gain = 499.043
INFO: [Common 17-206] Exiting Vivado at Sun Mar 30 15:17:21 2025...
