\hypertarget{stm32f0xx__hal__iwdg_8h}{}\section{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+iwdg.h File Reference}
\label{stm32f0xx__hal__iwdg_8h}\index{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+iwdg.\+h@{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+iwdg.\+h}}


Header file of I\+W\+DG H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_i_w_d_g___init_type_def}{I\+W\+D\+G\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em I\+W\+DG Init structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_i_w_d_g___handle_type_def}{I\+W\+D\+G\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em I\+W\+DG Handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___i_w_d_g___prescaler_ga470bb195d35ef7a0b75164c228b4ee69}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+4}~0x00000000U
\item 
\#define \hyperlink{group___i_w_d_g___prescaler_ga5f00866f823ee700005e8a753b28ad75}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+8}~\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0}
\item 
\#define \hyperlink{group___i_w_d_g___prescaler_gab3eb3c6a10facc8b0dc7c33608f6e129}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+16}~\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1}
\item 
\#define \hyperlink{group___i_w_d_g___prescaler_gac3f33494fb7aaa2845ac106858394e03}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+32}~(\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0})
\item 
\#define \hyperlink{group___i_w_d_g___prescaler_ga52a956c645ce59312c84cbe37b2b20e4}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+64}~\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2}
\item 
\#define \hyperlink{group___i_w_d_g___prescaler_ga17901d4e3e52af620acbbb146fd79264}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+128}~(\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+0})
\item 
\#define \hyperlink{group___i_w_d_g___prescaler_ga885221d5bb09157c9e953a1be38556f0}{I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+256}~(\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{I\+W\+D\+G\+\_\+\+P\+R\+\_\+\+P\+R\+\_\+1})
\item 
\#define {\bfseries I\+W\+D\+G\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+D\+I\+S\+A\+B\+LE}~\hyperlink{group___peripheral___registers___bits___definition_ga9a609548fc74e1d2214de4413081e03d}{I\+W\+D\+G\+\_\+\+W\+I\+N\+R\+\_\+\+W\+IN}
\item 
\#define \hyperlink{group___i_w_d_g___exported___macros_ga5914aff5b85e3151bb75377a32d83d6a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+I\+W\+D\+G\+\_\+\+S\+T\+A\+RT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$KR, \hyperlink{group___i_w_d_g___private___constants_ga493295d56bb62752982234755612386f}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+E\+N\+A\+B\+LE})
\begin{DoxyCompactList}\small\item\em Enable the I\+W\+DG peripheral. \end{DoxyCompactList}\item 
\#define \hyperlink{group___i_w_d_g___exported___macros_gac0eaf381e60a654d6b51c43f645e088f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+I\+W\+D\+G\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+C\+O\+U\+N\+T\+ER}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$KR, \hyperlink{group___i_w_d_g___private___constants_ga33abf7b7c76dfda6b6380448a1d28966}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+R\+E\+L\+O\+AD})
\begin{DoxyCompactList}\small\item\em Reload I\+W\+DG counter with value defined in the reload register (write access to I\+W\+D\+G\+\_\+\+PR, I\+W\+D\+G\+\_\+\+R\+LR \& I\+W\+D\+G\+\_\+\+W\+I\+NR registers disabled). \end{DoxyCompactList}\item 
\#define \hyperlink{group___i_w_d_g___private___constants_ga33abf7b7c76dfda6b6380448a1d28966}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+R\+E\+L\+O\+AD}~0x0000\+A\+A\+A\+AU
\begin{DoxyCompactList}\small\item\em I\+W\+DG Key Register Bit\+Mask. \end{DoxyCompactList}\item 
\#define \hyperlink{group___i_w_d_g___private___constants_ga493295d56bb62752982234755612386f}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+E\+N\+A\+B\+LE}~0x0000\+C\+C\+C\+CU
\item 
\#define \hyperlink{group___i_w_d_g___private___constants_ga90fbb0a5e42ed25b44c0330ad75724e6}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE}~0x00005555U
\item 
\#define \hyperlink{group___i_w_d_g___private___constants_ga9e63bed9af448ad96c4621e74230a415}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}~0x00000000U
\item 
\#define \hyperlink{group___i_w_d_g___private___macros_ga65cf77f3cfd45d3fd66c0cf33d23d7ab}{I\+W\+D\+G\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+SS}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$KR, \hyperlink{group___i_w_d_g___private___constants_ga90fbb0a5e42ed25b44c0330ad75724e6}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+E\+N\+A\+B\+LE})
\begin{DoxyCompactList}\small\item\em Enable write access to I\+W\+D\+G\+\_\+\+PR, I\+W\+D\+G\+\_\+\+R\+LR and I\+W\+D\+G\+\_\+\+W\+I\+NR registers. \end{DoxyCompactList}\item 
\#define \hyperlink{group___i_w_d_g___private___macros_ga31636a55162fc73caf03c2d2808ea9dd}{I\+W\+D\+G\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+SS}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$KR, \hyperlink{group___i_w_d_g___private___constants_ga9e63bed9af448ad96c4621e74230a415}{I\+W\+D\+G\+\_\+\+K\+E\+Y\+\_\+\+W\+R\+I\+T\+E\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE})
\begin{DoxyCompactList}\small\item\em Disable write access to I\+W\+D\+G\+\_\+\+PR, I\+W\+D\+G\+\_\+\+R\+LR and I\+W\+D\+G\+\_\+\+W\+I\+NR registers. \end{DoxyCompactList}\item 
\#define \hyperlink{group___i_w_d_g___private___macros_ga2b1af237dca5c067fbc9088185cb8185}{I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}(\+\_\+\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check I\+W\+DG prescaler value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___i_w_d_g___private___macros_gad7ade0982243f56ba89ff764534f553c}{I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+R\+E\+L\+O\+AD}(\+\_\+\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+\_\+)~((\+\_\+\+\_\+\+R\+E\+L\+O\+A\+D\+\_\+\+\_\+) $<$= \hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{I\+W\+D\+G\+\_\+\+R\+L\+R\+\_\+\+RL})
\begin{DoxyCompactList}\small\item\em Check I\+W\+DG reload value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___i_w_d_g___private___macros_ga4ef7fac65e2c0d6a9c66c9899b9eb195}{I\+S\+\_\+\+I\+W\+D\+G\+\_\+\+W\+I\+N\+D\+OW}(\+\_\+\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+\_\+)~((\+\_\+\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+\_\+) $<$= \hyperlink{group___peripheral___registers___bits___definition_ga9a609548fc74e1d2214de4413081e03d}{I\+W\+D\+G\+\_\+\+W\+I\+N\+R\+\_\+\+W\+IN})
\begin{DoxyCompactList}\small\item\em Check I\+W\+DG window value. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+I\+W\+D\+G\+\_\+\+Init} (\hyperlink{struct_i_w_d_g___handle_type_def}{I\+W\+D\+G\+\_\+\+Handle\+Type\+Def} $\ast$hiwdg)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+I\+W\+D\+G\+\_\+\+Refresh} (\hyperlink{struct_i_w_d_g___handle_type_def}{I\+W\+D\+G\+\_\+\+Handle\+Type\+Def} $\ast$hiwdg)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of I\+W\+DG H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
04-\/\+November-\/2016 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2016 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 