Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct 16 14:48:56 2024
| Host         : DESKTOP-B2190GF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JOIN_DDP_timing_summary_routed.rpt -pb JOIN_DDP_timing_summary_routed.pb -rpx JOIN_DDP_timing_summary_routed.rpx -warn_on_violation
| Design       : JOIN_DDP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      1000        
CKLD-1     Warning           Clock Net has non-BUF driver and too many loads  1           
LUTAR-1    Warning           LUT drives async reset alert                     760         
TIMING-20  Warning           Non-clocked latch                                762         
TIMING-23  Warning           Combinational loop found                         3           
ULMTCS-2   Warning           Control Sets use limits require reduction        1           
LATCH-1    Advisory          Existing latches in the design                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6352)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5939)
5. checking no_input_delay (41)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (71)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6352)
---------------------------
 There are 1992 register/latch pins with no clock driven by root clock pin: Ack_in (HIGH)

 There are 2752 register/latch pins with no clock driven by root clock pin: MR (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: Send_in (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: B/cb/DL_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COPY/cx2/DL_cpy_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COPY/cx2/DL_exb_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[9]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5939)
---------------------------------------------------
 There are 5939 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (71)
----------------------
 There are 71 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 5979          inf        0.000                      0                 5979           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5979 Endpoints
Min Delay          5979 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.753ns  (logic 26.979ns (20.793%)  route 102.774ns (79.207%))
  Logic Levels:           144  (CARRY4=2 IBUF=1 LUT1=91 LUT2=15 LUT3=17 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        3.486     4.482    c/MR
    SLICE_X43Y44         LUT1 (Prop_lut1_I0_O)        0.152     4.634 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.683     5.317    c/not1_out
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.649 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     6.315    c/nand2_out
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.439 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758     7.196    c/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.148     7.344 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845     8.190    c/delay2/t00
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.356     8.546 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     8.832    c/delay2/t01
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.341     9.173 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.639     9.811    c/delay2/t02
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.331    10.142 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    10.407    c/delay2/t03
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.640    11.171    c/delay2/t04
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.295 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.728    c/delay2/t05
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.852 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.665    12.517    c/delay2/t06
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.152    12.669 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    13.321    c/delay2/t07
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.354    13.675 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.267    13.941    c/delay2/t08
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.328    14.269 f  c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.950    15.220    c/LB_out
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.327    15.547 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.798    16.345    B/cb/CB_Ack_in_b
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.469 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.643    17.112    B/cb/cf/Ack_in
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124    17.236 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    17.511    B/cb/cf/nand3_out
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.635 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    18.290    B/cb/cf/nand2_out
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124    18.414 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.745    19.160    B/cb/cf/delay2/din
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.284 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    19.433    B/cb/cf/delay2/t00
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.557 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.729    20.286    B/cb/cf/delay2/t01
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    20.696    B/cb/cf/delay2/t02
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.820 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.161    20.981    B/cb/cf/delay2/t03
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.105 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    21.806    B/cb/cf/LB_out
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.894    22.824    COPY/cx2/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    22.948 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.830    23.779    COPY/cx2/cf1/Ack_in
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.124    23.903 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    24.200    COPY/cx2/cf1/nand3_out
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.324 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    24.485    COPY/cx2/cf1/nand2_out
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124    24.609 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.798    25.407    COPY/cx2/cf1/delay2/din
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.661    26.192    COPY/cx2/cf1/delay2/t00
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.316 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    26.602    COPY/cx2/cf1/delay2/t01
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.726 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    26.887    COPY/cx2/cf1/delay2/t02
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.011 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    27.477    COPY/cx2/cf1/delay2/t03
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.601 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    28.475    COPY/cx2/cf1/LB_out
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    28.599 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.695    29.293    MA/c/Ack_in
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124    29.417 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    29.843    MA/c/nand3_out
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.124    29.967 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    30.460    MA/c/nand2_out
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124    30.584 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.025    31.609    MA/c/delay2/din
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.733 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    32.019    MA/c/delay2/t00
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.143 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    32.304    MA/c/delay2/t01
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.428 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    32.894    MA/c/delay2/t02
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.018 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    33.698    MA/c/delay2/t03
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.150    33.848 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.662    34.510    MA/c/delay2/t04
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.328    34.838 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    35.304    MA/c/delay2/t05
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.124    35.428 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.680    36.108    MA/c/delay2/t06
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.150    36.258 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.035    37.293    MA/c/delay2/t07
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.356    37.649 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.286    37.935    MA/c/delay2/t08
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.341    38.276 f  MA/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.289    38.565    MA/c/LB_out
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.331    38.896 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.452    39.348    FP/ce/CE_Ack_in
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.124    39.472 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.818    40.290    FP/ce/cf/Ack_in
    SLICE_X28Y50         LUT4 (Prop_lut4_I3_O)        0.124    40.414 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.775    41.189    FP/ce/cf/nand3_out
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.124    41.313 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.865    42.179    FP/ce/cf/nand2_out
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124    42.303 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.265    43.568    FP/ce/cf/delay2/din
    SLICE_X26Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.692 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.873    44.564    FP/ce/cf/delay2/t00
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    44.688 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    44.953    FP/ce/cf/delay2/t01
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.077 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    45.226    FP/ce/cf/delay2/t02
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.350 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    45.783    FP/ce/cf/delay2/t03
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.907 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.949    46.856    FP/ce/cf/LB_out
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.124    46.980 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.893    47.873    PS/c/Ack_in
    SLICE_X24Y52         LUT4 (Prop_lut4_I3_O)        0.124    47.997 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    48.295    PS/c/nand3_out
    SLICE_X24Y52         LUT3 (Prop_lut3_I2_O)        0.124    48.419 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    48.590    PS/c/nand2_out
    SLICE_X24Y52         LUT2 (Prop_lut2_I1_O)        0.124    48.714 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.771    49.485    PS/c/delay2/din
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.124    49.609 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    50.289    PS/c/delay2/t00
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.150    50.439 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.440    50.879    PS/c/delay2/t01
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.321    51.200 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    51.486    PS/c/delay2/t02
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.341    51.827 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    52.519    PS/c/delay2/t03
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.363    52.882 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.802    53.684    PS/c/delay2/t04
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.355    54.039 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    54.303    PS/c/delay2/t05
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.427 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    54.576    PS/c/delay2/t06
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.700 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    55.133    PS/c/delay2/t07
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    55.257 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    55.922    PS/c/delay2/t08
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.152    56.074 f  PS/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.803    56.877    PS/c/LB_out
    SLICE_X23Y52         LUT1 (Prop_lut1_I0_O)        0.352    57.229 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    57.666    MMRAM/ce/CE_Ack_in
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.332    57.998 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    58.596    MMRAM/ce/cf/Ack_in
    SLICE_X21Y52         LUT4 (Prop_lut4_I3_O)        0.124    58.720 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.809    59.528    MMRAM/ce/cf/nand3_out
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.124    59.652 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    59.916    MMRAM/ce/cf/nand2_out
    SLICE_X21Y51         LUT2 (Prop_lut2_I1_O)        0.124    60.040 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.176    60.216    MMRAM/ce/cf/delay2/din
    SLICE_X21Y51         LUT1 (Prop_lut1_I0_O)        0.124    60.340 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.474    60.815    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    60.939 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    61.203    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.327 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    61.476    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.600 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    62.033    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    62.157 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.870    63.027    MMRAM/ce/cf/LB_out
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.124    63.151 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.842    63.994    MMCAM/c/Ack_in
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.124    64.118 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    64.415    MMCAM/c/nand3_out
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.124    64.539 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    65.195    MMCAM/c/nand2_out
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    65.319 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.024    66.343    MMCAM/c/delay2/din
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.467 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.732    MMCAM/c/delay2/t00
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.856 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    67.701    MMCAM/c/delay2/t01
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    67.825 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    68.258    MMCAM/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    68.382 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.665    69.047    MMCAM/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.152    69.199 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.848    70.047    MMCAM/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.354    70.401 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.267    70.667    MMCAM/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.328    70.995 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.866    72.861    MMCAM/c/delay2/t06
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.355    73.216 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.043    74.259    MMCAM/c/delay2/t07
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.356    74.615 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.625    75.241    MMCAM/c/delay2/t08
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.352    75.593 f  MMCAM/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.434    76.027    MMCAM/c/LB_out
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.358    76.385 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.515    77.900    M/cm/cj_b/Ack_in
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.332    78.232 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    78.923    M/cm/cj_b/delay3/din
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.674    79.721    M/cm/cj_b/delay3/t00
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.152    79.873 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.851    80.724    M/cm/cj_b/delay3/t01
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.354    81.078 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.309    81.387    M/cm/cj_b/delay3/t02
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.332    81.719 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.149    81.868    M/cm/cj_b/delay3/t03
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    81.992 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.433    82.425    M/cm/cj_b/delay3/t04
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.549 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.658    83.207    M/cm/cj_b/delay3/t05
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.331 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.466    83.797    M/cm/cj_b/delay3/t06
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.921 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.680    84.601    M/cm/cj_b/delay3/t07
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.150    84.751 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=1, routed)           0.845    85.597    M/cm/cj_b/delay3/t08
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.356    85.953 f  M/cm/cj_b/delay3/buf_inst_09/O
                         net (fo=2, routed)           0.816    86.768    M/cm/cj_b/LC_out
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.348    87.116 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    87.391    M/cm/cj_b/nand3_out
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.124    87.515 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.845    88.360    M/cm/cj_b/nand2_out
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.124    88.484 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.453    88.937    M/cm/cj_b/delay2/din
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.153    89.090 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.590    89.679    M/cm/cj_b/delay2/t00
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.327    90.006 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    90.293    M/cm/cj_b/delay2/t01
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    90.417 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.844    91.261    M/cm/cj_b/delay2/t02
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.385 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    91.851    M/cm/cj_b/delay2/t03
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.975 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.680    92.655    M/cm/cj_b/delay2/t04
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.150    92.805 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.845    93.650    M/cm/cj_b/delay2/t05
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.356    94.006 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.286    94.292    M/cm/cj_b/delay2/t06
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.341    94.633 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.692    95.325    M/cm/cj_b/delay2/t07
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.363    95.688 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.813    96.502    M/cm/cj_b/delay2/t08
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.355    96.857 r  M/cm/cj_b/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.518    97.375    M/cm/cj_b/LB_out
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    97.499 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.825    98.324    M/cm/arb/ARB_Ack_out_b
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.124    98.448 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.162    98.610    M/cm/arb/nand4_out
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    98.734 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.723    99.457    M/cm/arb/nand3_out
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124    99.581 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.274    99.855    M/cm/arb/nand6_out
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    99.979 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.857   100.835    M/cm/cj_a/G
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124   100.959 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.649   101.608    M/cm/cj_a/nand3_out
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.124   101.732 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   102.165    M/cm/cj_a/nand4_out
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.124   102.289 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.542   102.831    M/cm/cj_a/nand5_out
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.124   102.955 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.452   104.407    M/cm/cp_a
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124   104.531 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          0.685   105.216    M/AEB
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124   105.340 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.630   113.970    MMCAM/entry_fd_loop[2].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.124   114.094 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   114.094    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.644 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   114.644    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.801 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.060   115.861    MMCAM/entry_fd_loop[2].ef/FIRE11_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.329   116.190 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0/O
                         net (fo=5, routed)           1.245   117.434    MMCAM/oam/FIRE[2]
    SLICE_X30Y29         LUT4 (Prop_lut4_I2_O)        0.124   117.558 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           0.971   118.530    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.124   118.654 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.432   119.086    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124   119.210 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          1.110   120.319    MMCAM/oam/FIRE_OR
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124   120.443 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           1.006   121.449    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124   121.573 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.998   122.571    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X25Y29         LUT5 (Prop_lut5_I0_O)        0.124   122.695 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.988   123.684    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X25Y32         LUT4 (Prop_lut4_I3_O)        0.124   123.808 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          5.822   129.629    MMCAM/entry_fd_loop[14].ef/EN
    SLICE_X30Y54         LUT3 (Prop_lut3_I1_O)        0.124   129.753 r  MMCAM/entry_fd_loop[14].ef/ENTRY[11]_C_i_1/O
                         net (fo=1, routed)           0.000   129.753    MMCAM/entry_fd_loop[14].ef/ENTRY[11]_C_i_1_n_0
    SLICE_X30Y54         FDCE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]/F1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.369ns  (logic 26.855ns (20.759%)  route 102.514ns (79.241%))
  Logic Levels:           143  (CARRY4=2 IBUF=1 LUT1=91 LUT2=15 LUT3=16 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        3.486     4.482    c/MR
    SLICE_X43Y44         LUT1 (Prop_lut1_I0_O)        0.152     4.634 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.683     5.317    c/not1_out
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.649 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     6.315    c/nand2_out
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.439 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758     7.196    c/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.148     7.344 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845     8.190    c/delay2/t00
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.356     8.546 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     8.832    c/delay2/t01
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.341     9.173 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.639     9.811    c/delay2/t02
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.331    10.142 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    10.407    c/delay2/t03
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.640    11.171    c/delay2/t04
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.295 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.728    c/delay2/t05
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.852 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.665    12.517    c/delay2/t06
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.152    12.669 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    13.321    c/delay2/t07
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.354    13.675 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.267    13.941    c/delay2/t08
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.328    14.269 f  c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.950    15.220    c/LB_out
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.327    15.547 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.798    16.345    B/cb/CB_Ack_in_b
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.469 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.643    17.112    B/cb/cf/Ack_in
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124    17.236 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    17.511    B/cb/cf/nand3_out
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.635 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    18.290    B/cb/cf/nand2_out
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124    18.414 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.745    19.160    B/cb/cf/delay2/din
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.284 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    19.433    B/cb/cf/delay2/t00
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.557 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.729    20.286    B/cb/cf/delay2/t01
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    20.696    B/cb/cf/delay2/t02
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.820 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.161    20.981    B/cb/cf/delay2/t03
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.105 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    21.806    B/cb/cf/LB_out
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.894    22.824    COPY/cx2/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    22.948 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.830    23.779    COPY/cx2/cf1/Ack_in
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.124    23.903 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    24.200    COPY/cx2/cf1/nand3_out
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.324 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    24.485    COPY/cx2/cf1/nand2_out
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124    24.609 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.798    25.407    COPY/cx2/cf1/delay2/din
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.661    26.192    COPY/cx2/cf1/delay2/t00
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.316 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    26.602    COPY/cx2/cf1/delay2/t01
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.726 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    26.887    COPY/cx2/cf1/delay2/t02
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.011 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    27.477    COPY/cx2/cf1/delay2/t03
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.601 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    28.475    COPY/cx2/cf1/LB_out
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    28.599 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.695    29.293    MA/c/Ack_in
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124    29.417 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    29.843    MA/c/nand3_out
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.124    29.967 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    30.460    MA/c/nand2_out
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124    30.584 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.025    31.609    MA/c/delay2/din
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.733 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    32.019    MA/c/delay2/t00
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.143 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    32.304    MA/c/delay2/t01
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.428 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    32.894    MA/c/delay2/t02
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.018 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    33.698    MA/c/delay2/t03
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.150    33.848 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.662    34.510    MA/c/delay2/t04
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.328    34.838 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    35.304    MA/c/delay2/t05
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.124    35.428 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.680    36.108    MA/c/delay2/t06
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.150    36.258 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.035    37.293    MA/c/delay2/t07
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.356    37.649 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.286    37.935    MA/c/delay2/t08
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.341    38.276 f  MA/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.289    38.565    MA/c/LB_out
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.331    38.896 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.452    39.348    FP/ce/CE_Ack_in
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.124    39.472 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.818    40.290    FP/ce/cf/Ack_in
    SLICE_X28Y50         LUT4 (Prop_lut4_I3_O)        0.124    40.414 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.775    41.189    FP/ce/cf/nand3_out
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.124    41.313 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.865    42.179    FP/ce/cf/nand2_out
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124    42.303 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.265    43.568    FP/ce/cf/delay2/din
    SLICE_X26Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.692 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.873    44.564    FP/ce/cf/delay2/t00
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    44.688 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    44.953    FP/ce/cf/delay2/t01
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.077 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    45.226    FP/ce/cf/delay2/t02
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.350 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    45.783    FP/ce/cf/delay2/t03
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.907 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.949    46.856    FP/ce/cf/LB_out
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.124    46.980 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.893    47.873    PS/c/Ack_in
    SLICE_X24Y52         LUT4 (Prop_lut4_I3_O)        0.124    47.997 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    48.295    PS/c/nand3_out
    SLICE_X24Y52         LUT3 (Prop_lut3_I2_O)        0.124    48.419 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    48.590    PS/c/nand2_out
    SLICE_X24Y52         LUT2 (Prop_lut2_I1_O)        0.124    48.714 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.771    49.485    PS/c/delay2/din
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.124    49.609 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    50.289    PS/c/delay2/t00
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.150    50.439 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.440    50.879    PS/c/delay2/t01
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.321    51.200 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    51.486    PS/c/delay2/t02
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.341    51.827 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    52.519    PS/c/delay2/t03
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.363    52.882 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.802    53.684    PS/c/delay2/t04
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.355    54.039 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    54.303    PS/c/delay2/t05
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.427 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    54.576    PS/c/delay2/t06
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.700 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    55.133    PS/c/delay2/t07
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    55.257 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    55.922    PS/c/delay2/t08
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.152    56.074 f  PS/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.803    56.877    PS/c/LB_out
    SLICE_X23Y52         LUT1 (Prop_lut1_I0_O)        0.352    57.229 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    57.666    MMRAM/ce/CE_Ack_in
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.332    57.998 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    58.596    MMRAM/ce/cf/Ack_in
    SLICE_X21Y52         LUT4 (Prop_lut4_I3_O)        0.124    58.720 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.809    59.528    MMRAM/ce/cf/nand3_out
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.124    59.652 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    59.916    MMRAM/ce/cf/nand2_out
    SLICE_X21Y51         LUT2 (Prop_lut2_I1_O)        0.124    60.040 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.176    60.216    MMRAM/ce/cf/delay2/din
    SLICE_X21Y51         LUT1 (Prop_lut1_I0_O)        0.124    60.340 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.474    60.815    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    60.939 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    61.203    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.327 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    61.476    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.600 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    62.033    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    62.157 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.870    63.027    MMRAM/ce/cf/LB_out
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.124    63.151 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.842    63.994    MMCAM/c/Ack_in
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.124    64.118 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    64.415    MMCAM/c/nand3_out
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.124    64.539 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    65.195    MMCAM/c/nand2_out
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    65.319 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.024    66.343    MMCAM/c/delay2/din
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.467 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.732    MMCAM/c/delay2/t00
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.856 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    67.701    MMCAM/c/delay2/t01
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    67.825 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    68.258    MMCAM/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    68.382 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.665    69.047    MMCAM/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.152    69.199 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.848    70.047    MMCAM/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.354    70.401 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.267    70.667    MMCAM/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.328    70.995 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.866    72.861    MMCAM/c/delay2/t06
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.355    73.216 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.043    74.259    MMCAM/c/delay2/t07
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.356    74.615 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.625    75.241    MMCAM/c/delay2/t08
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.352    75.593 f  MMCAM/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.434    76.027    MMCAM/c/LB_out
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.358    76.385 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.515    77.900    M/cm/cj_b/Ack_in
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.332    78.232 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    78.923    M/cm/cj_b/delay3/din
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.674    79.721    M/cm/cj_b/delay3/t00
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.152    79.873 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.851    80.724    M/cm/cj_b/delay3/t01
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.354    81.078 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.309    81.387    M/cm/cj_b/delay3/t02
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.332    81.719 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.149    81.868    M/cm/cj_b/delay3/t03
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    81.992 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.433    82.425    M/cm/cj_b/delay3/t04
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.549 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.658    83.207    M/cm/cj_b/delay3/t05
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.331 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.466    83.797    M/cm/cj_b/delay3/t06
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.921 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.680    84.601    M/cm/cj_b/delay3/t07
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.150    84.751 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=1, routed)           0.845    85.597    M/cm/cj_b/delay3/t08
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.356    85.953 f  M/cm/cj_b/delay3/buf_inst_09/O
                         net (fo=2, routed)           0.816    86.768    M/cm/cj_b/LC_out
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.348    87.116 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    87.391    M/cm/cj_b/nand3_out
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.124    87.515 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.845    88.360    M/cm/cj_b/nand2_out
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.124    88.484 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.453    88.937    M/cm/cj_b/delay2/din
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.153    89.090 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.590    89.679    M/cm/cj_b/delay2/t00
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.327    90.006 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    90.293    M/cm/cj_b/delay2/t01
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    90.417 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.844    91.261    M/cm/cj_b/delay2/t02
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.385 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    91.851    M/cm/cj_b/delay2/t03
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.975 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.680    92.655    M/cm/cj_b/delay2/t04
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.150    92.805 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.845    93.650    M/cm/cj_b/delay2/t05
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.356    94.006 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.286    94.292    M/cm/cj_b/delay2/t06
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.341    94.633 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.692    95.325    M/cm/cj_b/delay2/t07
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.363    95.688 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.813    96.502    M/cm/cj_b/delay2/t08
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.355    96.857 r  M/cm/cj_b/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.518    97.375    M/cm/cj_b/LB_out
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    97.499 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.825    98.324    M/cm/arb/ARB_Ack_out_b
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.124    98.448 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.162    98.610    M/cm/arb/nand4_out
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    98.734 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.723    99.457    M/cm/arb/nand3_out
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124    99.581 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.274    99.855    M/cm/arb/nand6_out
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    99.979 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.857   100.835    M/cm/cj_a/G
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124   100.959 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.649   101.608    M/cm/cj_a/nand3_out
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.124   101.732 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   102.165    M/cm/cj_a/nand4_out
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.124   102.289 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.542   102.831    M/cm/cj_a/nand5_out
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.124   102.955 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.452   104.407    M/cm/cp_a
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124   104.531 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          0.685   105.216    M/AEB
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124   105.340 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.630   113.970    MMCAM/entry_fd_loop[2].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.124   114.094 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   114.094    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.644 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   114.644    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.801 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.060   115.861    MMCAM/entry_fd_loop[2].ef/FIRE11_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.329   116.190 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0/O
                         net (fo=5, routed)           1.245   117.434    MMCAM/oam/FIRE[2]
    SLICE_X30Y29         LUT4 (Prop_lut4_I2_O)        0.124   117.558 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           0.971   118.530    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.124   118.654 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.432   119.086    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124   119.210 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          1.110   120.319    MMCAM/oam/FIRE_OR
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124   120.443 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           1.006   121.449    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124   121.573 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.998   122.571    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X25Y29         LUT5 (Prop_lut5_I0_O)        0.124   122.695 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.988   123.684    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X25Y32         LUT4 (Prop_lut4_I3_O)        0.124   123.808 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          5.562   129.369    MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]/CE
    SLICE_X30Y53         FDCE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]/F1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]/F1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.365ns  (logic 26.855ns (20.759%)  route 102.509ns (79.241%))
  Logic Levels:           143  (CARRY4=2 IBUF=1 LUT1=91 LUT2=15 LUT3=16 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        3.486     4.482    c/MR
    SLICE_X43Y44         LUT1 (Prop_lut1_I0_O)        0.152     4.634 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.683     5.317    c/not1_out
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.649 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     6.315    c/nand2_out
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.439 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758     7.196    c/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.148     7.344 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845     8.190    c/delay2/t00
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.356     8.546 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     8.832    c/delay2/t01
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.341     9.173 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.639     9.811    c/delay2/t02
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.331    10.142 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    10.407    c/delay2/t03
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.640    11.171    c/delay2/t04
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.295 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.728    c/delay2/t05
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.852 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.665    12.517    c/delay2/t06
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.152    12.669 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    13.321    c/delay2/t07
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.354    13.675 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.267    13.941    c/delay2/t08
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.328    14.269 f  c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.950    15.220    c/LB_out
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.327    15.547 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.798    16.345    B/cb/CB_Ack_in_b
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.469 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.643    17.112    B/cb/cf/Ack_in
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124    17.236 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    17.511    B/cb/cf/nand3_out
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.635 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    18.290    B/cb/cf/nand2_out
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124    18.414 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.745    19.160    B/cb/cf/delay2/din
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.284 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    19.433    B/cb/cf/delay2/t00
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.557 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.729    20.286    B/cb/cf/delay2/t01
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    20.696    B/cb/cf/delay2/t02
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.820 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.161    20.981    B/cb/cf/delay2/t03
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.105 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    21.806    B/cb/cf/LB_out
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.894    22.824    COPY/cx2/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    22.948 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.830    23.779    COPY/cx2/cf1/Ack_in
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.124    23.903 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    24.200    COPY/cx2/cf1/nand3_out
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.324 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    24.485    COPY/cx2/cf1/nand2_out
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124    24.609 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.798    25.407    COPY/cx2/cf1/delay2/din
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.661    26.192    COPY/cx2/cf1/delay2/t00
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.316 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    26.602    COPY/cx2/cf1/delay2/t01
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.726 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    26.887    COPY/cx2/cf1/delay2/t02
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.011 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    27.477    COPY/cx2/cf1/delay2/t03
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.601 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    28.475    COPY/cx2/cf1/LB_out
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    28.599 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.695    29.293    MA/c/Ack_in
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124    29.417 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    29.843    MA/c/nand3_out
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.124    29.967 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    30.460    MA/c/nand2_out
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124    30.584 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.025    31.609    MA/c/delay2/din
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.733 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    32.019    MA/c/delay2/t00
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.143 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    32.304    MA/c/delay2/t01
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.428 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    32.894    MA/c/delay2/t02
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.018 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    33.698    MA/c/delay2/t03
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.150    33.848 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.662    34.510    MA/c/delay2/t04
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.328    34.838 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    35.304    MA/c/delay2/t05
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.124    35.428 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.680    36.108    MA/c/delay2/t06
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.150    36.258 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.035    37.293    MA/c/delay2/t07
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.356    37.649 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.286    37.935    MA/c/delay2/t08
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.341    38.276 f  MA/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.289    38.565    MA/c/LB_out
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.331    38.896 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.452    39.348    FP/ce/CE_Ack_in
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.124    39.472 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.818    40.290    FP/ce/cf/Ack_in
    SLICE_X28Y50         LUT4 (Prop_lut4_I3_O)        0.124    40.414 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.775    41.189    FP/ce/cf/nand3_out
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.124    41.313 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.865    42.179    FP/ce/cf/nand2_out
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124    42.303 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.265    43.568    FP/ce/cf/delay2/din
    SLICE_X26Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.692 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.873    44.564    FP/ce/cf/delay2/t00
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    44.688 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    44.953    FP/ce/cf/delay2/t01
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.077 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    45.226    FP/ce/cf/delay2/t02
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.350 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    45.783    FP/ce/cf/delay2/t03
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.907 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.949    46.856    FP/ce/cf/LB_out
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.124    46.980 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.893    47.873    PS/c/Ack_in
    SLICE_X24Y52         LUT4 (Prop_lut4_I3_O)        0.124    47.997 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    48.295    PS/c/nand3_out
    SLICE_X24Y52         LUT3 (Prop_lut3_I2_O)        0.124    48.419 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    48.590    PS/c/nand2_out
    SLICE_X24Y52         LUT2 (Prop_lut2_I1_O)        0.124    48.714 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.771    49.485    PS/c/delay2/din
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.124    49.609 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    50.289    PS/c/delay2/t00
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.150    50.439 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.440    50.879    PS/c/delay2/t01
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.321    51.200 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    51.486    PS/c/delay2/t02
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.341    51.827 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    52.519    PS/c/delay2/t03
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.363    52.882 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.802    53.684    PS/c/delay2/t04
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.355    54.039 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    54.303    PS/c/delay2/t05
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.427 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    54.576    PS/c/delay2/t06
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.700 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    55.133    PS/c/delay2/t07
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    55.257 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    55.922    PS/c/delay2/t08
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.152    56.074 f  PS/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.803    56.877    PS/c/LB_out
    SLICE_X23Y52         LUT1 (Prop_lut1_I0_O)        0.352    57.229 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    57.666    MMRAM/ce/CE_Ack_in
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.332    57.998 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    58.596    MMRAM/ce/cf/Ack_in
    SLICE_X21Y52         LUT4 (Prop_lut4_I3_O)        0.124    58.720 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.809    59.528    MMRAM/ce/cf/nand3_out
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.124    59.652 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    59.916    MMRAM/ce/cf/nand2_out
    SLICE_X21Y51         LUT2 (Prop_lut2_I1_O)        0.124    60.040 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.176    60.216    MMRAM/ce/cf/delay2/din
    SLICE_X21Y51         LUT1 (Prop_lut1_I0_O)        0.124    60.340 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.474    60.815    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    60.939 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    61.203    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.327 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    61.476    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.600 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    62.033    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    62.157 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.870    63.027    MMRAM/ce/cf/LB_out
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.124    63.151 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.842    63.994    MMCAM/c/Ack_in
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.124    64.118 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    64.415    MMCAM/c/nand3_out
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.124    64.539 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    65.195    MMCAM/c/nand2_out
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    65.319 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.024    66.343    MMCAM/c/delay2/din
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.467 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.732    MMCAM/c/delay2/t00
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.856 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    67.701    MMCAM/c/delay2/t01
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    67.825 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    68.258    MMCAM/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    68.382 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.665    69.047    MMCAM/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.152    69.199 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.848    70.047    MMCAM/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.354    70.401 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.267    70.667    MMCAM/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.328    70.995 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.866    72.861    MMCAM/c/delay2/t06
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.355    73.216 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.043    74.259    MMCAM/c/delay2/t07
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.356    74.615 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.625    75.241    MMCAM/c/delay2/t08
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.352    75.593 f  MMCAM/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.434    76.027    MMCAM/c/LB_out
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.358    76.385 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.515    77.900    M/cm/cj_b/Ack_in
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.332    78.232 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    78.923    M/cm/cj_b/delay3/din
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.674    79.721    M/cm/cj_b/delay3/t00
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.152    79.873 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.851    80.724    M/cm/cj_b/delay3/t01
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.354    81.078 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.309    81.387    M/cm/cj_b/delay3/t02
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.332    81.719 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.149    81.868    M/cm/cj_b/delay3/t03
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    81.992 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.433    82.425    M/cm/cj_b/delay3/t04
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.549 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.658    83.207    M/cm/cj_b/delay3/t05
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.331 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.466    83.797    M/cm/cj_b/delay3/t06
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.921 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.680    84.601    M/cm/cj_b/delay3/t07
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.150    84.751 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=1, routed)           0.845    85.597    M/cm/cj_b/delay3/t08
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.356    85.953 f  M/cm/cj_b/delay3/buf_inst_09/O
                         net (fo=2, routed)           0.816    86.768    M/cm/cj_b/LC_out
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.348    87.116 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    87.391    M/cm/cj_b/nand3_out
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.124    87.515 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.845    88.360    M/cm/cj_b/nand2_out
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.124    88.484 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.453    88.937    M/cm/cj_b/delay2/din
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.153    89.090 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.590    89.679    M/cm/cj_b/delay2/t00
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.327    90.006 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    90.293    M/cm/cj_b/delay2/t01
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    90.417 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.844    91.261    M/cm/cj_b/delay2/t02
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.385 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    91.851    M/cm/cj_b/delay2/t03
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.975 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.680    92.655    M/cm/cj_b/delay2/t04
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.150    92.805 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.845    93.650    M/cm/cj_b/delay2/t05
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.356    94.006 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.286    94.292    M/cm/cj_b/delay2/t06
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.341    94.633 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.692    95.325    M/cm/cj_b/delay2/t07
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.363    95.688 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.813    96.502    M/cm/cj_b/delay2/t08
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.355    96.857 r  M/cm/cj_b/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.518    97.375    M/cm/cj_b/LB_out
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    97.499 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.825    98.324    M/cm/arb/ARB_Ack_out_b
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.124    98.448 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.162    98.610    M/cm/arb/nand4_out
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    98.734 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.723    99.457    M/cm/arb/nand3_out
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124    99.581 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.274    99.855    M/cm/arb/nand6_out
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    99.979 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.857   100.835    M/cm/cj_a/G
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124   100.959 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.649   101.608    M/cm/cj_a/nand3_out
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.124   101.732 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   102.165    M/cm/cj_a/nand4_out
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.124   102.289 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.542   102.831    M/cm/cj_a/nand5_out
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.124   102.955 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.452   104.407    M/cm/cp_a
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124   104.531 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          0.685   105.216    M/AEB
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124   105.340 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.630   113.970    MMCAM/entry_fd_loop[2].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.124   114.094 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   114.094    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.644 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   114.644    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.801 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.060   115.861    MMCAM/entry_fd_loop[2].ef/FIRE11_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.329   116.190 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0/O
                         net (fo=5, routed)           1.245   117.434    MMCAM/oam/FIRE[2]
    SLICE_X30Y29         LUT4 (Prop_lut4_I2_O)        0.124   117.558 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           0.971   118.530    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.124   118.654 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.432   119.086    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124   119.210 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          1.110   120.319    MMCAM/oam/FIRE_OR
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124   120.443 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           1.006   121.449    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124   121.573 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.998   122.571    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X25Y29         LUT5 (Prop_lut5_I0_O)        0.124   122.695 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.988   123.684    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X25Y32         LUT4 (Prop_lut4_I3_O)        0.124   123.808 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          5.557   129.365    MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]/CE
    SLICE_X28Y55         FDCE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]/F1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]/F2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.226ns  (logic 26.855ns (20.782%)  route 102.371ns (79.218%))
  Logic Levels:           143  (CARRY4=2 IBUF=1 LUT1=91 LUT2=15 LUT3=16 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        3.486     4.482    c/MR
    SLICE_X43Y44         LUT1 (Prop_lut1_I0_O)        0.152     4.634 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.683     5.317    c/not1_out
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.649 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     6.315    c/nand2_out
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.439 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758     7.196    c/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.148     7.344 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845     8.190    c/delay2/t00
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.356     8.546 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     8.832    c/delay2/t01
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.341     9.173 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.639     9.811    c/delay2/t02
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.331    10.142 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    10.407    c/delay2/t03
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.640    11.171    c/delay2/t04
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.295 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.728    c/delay2/t05
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.852 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.665    12.517    c/delay2/t06
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.152    12.669 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    13.321    c/delay2/t07
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.354    13.675 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.267    13.941    c/delay2/t08
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.328    14.269 f  c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.950    15.220    c/LB_out
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.327    15.547 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.798    16.345    B/cb/CB_Ack_in_b
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.469 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.643    17.112    B/cb/cf/Ack_in
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124    17.236 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    17.511    B/cb/cf/nand3_out
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.635 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    18.290    B/cb/cf/nand2_out
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124    18.414 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.745    19.160    B/cb/cf/delay2/din
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.284 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    19.433    B/cb/cf/delay2/t00
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.557 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.729    20.286    B/cb/cf/delay2/t01
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    20.696    B/cb/cf/delay2/t02
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.820 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.161    20.981    B/cb/cf/delay2/t03
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.105 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    21.806    B/cb/cf/LB_out
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.894    22.824    COPY/cx2/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    22.948 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.830    23.779    COPY/cx2/cf1/Ack_in
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.124    23.903 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    24.200    COPY/cx2/cf1/nand3_out
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.324 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    24.485    COPY/cx2/cf1/nand2_out
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124    24.609 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.798    25.407    COPY/cx2/cf1/delay2/din
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.661    26.192    COPY/cx2/cf1/delay2/t00
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.316 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    26.602    COPY/cx2/cf1/delay2/t01
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.726 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    26.887    COPY/cx2/cf1/delay2/t02
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.011 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    27.477    COPY/cx2/cf1/delay2/t03
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.601 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    28.475    COPY/cx2/cf1/LB_out
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    28.599 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.695    29.293    MA/c/Ack_in
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124    29.417 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    29.843    MA/c/nand3_out
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.124    29.967 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    30.460    MA/c/nand2_out
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124    30.584 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.025    31.609    MA/c/delay2/din
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.733 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    32.019    MA/c/delay2/t00
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.143 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    32.304    MA/c/delay2/t01
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.428 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    32.894    MA/c/delay2/t02
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.018 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    33.698    MA/c/delay2/t03
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.150    33.848 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.662    34.510    MA/c/delay2/t04
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.328    34.838 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    35.304    MA/c/delay2/t05
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.124    35.428 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.680    36.108    MA/c/delay2/t06
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.150    36.258 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.035    37.293    MA/c/delay2/t07
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.356    37.649 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.286    37.935    MA/c/delay2/t08
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.341    38.276 f  MA/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.289    38.565    MA/c/LB_out
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.331    38.896 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.452    39.348    FP/ce/CE_Ack_in
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.124    39.472 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.818    40.290    FP/ce/cf/Ack_in
    SLICE_X28Y50         LUT4 (Prop_lut4_I3_O)        0.124    40.414 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.775    41.189    FP/ce/cf/nand3_out
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.124    41.313 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.865    42.179    FP/ce/cf/nand2_out
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124    42.303 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.265    43.568    FP/ce/cf/delay2/din
    SLICE_X26Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.692 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.873    44.564    FP/ce/cf/delay2/t00
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    44.688 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    44.953    FP/ce/cf/delay2/t01
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.077 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    45.226    FP/ce/cf/delay2/t02
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.350 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    45.783    FP/ce/cf/delay2/t03
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.907 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.949    46.856    FP/ce/cf/LB_out
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.124    46.980 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.893    47.873    PS/c/Ack_in
    SLICE_X24Y52         LUT4 (Prop_lut4_I3_O)        0.124    47.997 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    48.295    PS/c/nand3_out
    SLICE_X24Y52         LUT3 (Prop_lut3_I2_O)        0.124    48.419 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    48.590    PS/c/nand2_out
    SLICE_X24Y52         LUT2 (Prop_lut2_I1_O)        0.124    48.714 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.771    49.485    PS/c/delay2/din
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.124    49.609 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    50.289    PS/c/delay2/t00
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.150    50.439 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.440    50.879    PS/c/delay2/t01
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.321    51.200 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    51.486    PS/c/delay2/t02
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.341    51.827 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    52.519    PS/c/delay2/t03
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.363    52.882 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.802    53.684    PS/c/delay2/t04
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.355    54.039 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    54.303    PS/c/delay2/t05
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.427 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    54.576    PS/c/delay2/t06
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.700 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    55.133    PS/c/delay2/t07
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    55.257 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    55.922    PS/c/delay2/t08
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.152    56.074 f  PS/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.803    56.877    PS/c/LB_out
    SLICE_X23Y52         LUT1 (Prop_lut1_I0_O)        0.352    57.229 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    57.666    MMRAM/ce/CE_Ack_in
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.332    57.998 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    58.596    MMRAM/ce/cf/Ack_in
    SLICE_X21Y52         LUT4 (Prop_lut4_I3_O)        0.124    58.720 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.809    59.528    MMRAM/ce/cf/nand3_out
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.124    59.652 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    59.916    MMRAM/ce/cf/nand2_out
    SLICE_X21Y51         LUT2 (Prop_lut2_I1_O)        0.124    60.040 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.176    60.216    MMRAM/ce/cf/delay2/din
    SLICE_X21Y51         LUT1 (Prop_lut1_I0_O)        0.124    60.340 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.474    60.815    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    60.939 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    61.203    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.327 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    61.476    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.600 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    62.033    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    62.157 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.870    63.027    MMRAM/ce/cf/LB_out
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.124    63.151 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.842    63.994    MMCAM/c/Ack_in
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.124    64.118 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    64.415    MMCAM/c/nand3_out
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.124    64.539 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    65.195    MMCAM/c/nand2_out
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    65.319 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.024    66.343    MMCAM/c/delay2/din
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.467 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.732    MMCAM/c/delay2/t00
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.856 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    67.701    MMCAM/c/delay2/t01
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    67.825 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    68.258    MMCAM/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    68.382 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.665    69.047    MMCAM/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.152    69.199 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.848    70.047    MMCAM/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.354    70.401 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.267    70.667    MMCAM/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.328    70.995 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.866    72.861    MMCAM/c/delay2/t06
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.355    73.216 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.043    74.259    MMCAM/c/delay2/t07
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.356    74.615 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.625    75.241    MMCAM/c/delay2/t08
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.352    75.593 f  MMCAM/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.434    76.027    MMCAM/c/LB_out
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.358    76.385 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.515    77.900    M/cm/cj_b/Ack_in
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.332    78.232 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    78.923    M/cm/cj_b/delay3/din
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.674    79.721    M/cm/cj_b/delay3/t00
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.152    79.873 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.851    80.724    M/cm/cj_b/delay3/t01
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.354    81.078 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.309    81.387    M/cm/cj_b/delay3/t02
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.332    81.719 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.149    81.868    M/cm/cj_b/delay3/t03
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    81.992 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.433    82.425    M/cm/cj_b/delay3/t04
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.549 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.658    83.207    M/cm/cj_b/delay3/t05
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.331 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.466    83.797    M/cm/cj_b/delay3/t06
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.921 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.680    84.601    M/cm/cj_b/delay3/t07
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.150    84.751 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=1, routed)           0.845    85.597    M/cm/cj_b/delay3/t08
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.356    85.953 f  M/cm/cj_b/delay3/buf_inst_09/O
                         net (fo=2, routed)           0.816    86.768    M/cm/cj_b/LC_out
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.348    87.116 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    87.391    M/cm/cj_b/nand3_out
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.124    87.515 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.845    88.360    M/cm/cj_b/nand2_out
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.124    88.484 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.453    88.937    M/cm/cj_b/delay2/din
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.153    89.090 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.590    89.679    M/cm/cj_b/delay2/t00
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.327    90.006 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    90.293    M/cm/cj_b/delay2/t01
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    90.417 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.844    91.261    M/cm/cj_b/delay2/t02
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.385 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    91.851    M/cm/cj_b/delay2/t03
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.975 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.680    92.655    M/cm/cj_b/delay2/t04
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.150    92.805 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.845    93.650    M/cm/cj_b/delay2/t05
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.356    94.006 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.286    94.292    M/cm/cj_b/delay2/t06
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.341    94.633 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.692    95.325    M/cm/cj_b/delay2/t07
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.363    95.688 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.813    96.502    M/cm/cj_b/delay2/t08
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.355    96.857 r  M/cm/cj_b/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.518    97.375    M/cm/cj_b/LB_out
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    97.499 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.825    98.324    M/cm/arb/ARB_Ack_out_b
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.124    98.448 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.162    98.610    M/cm/arb/nand4_out
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    98.734 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.723    99.457    M/cm/arb/nand3_out
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124    99.581 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.274    99.855    M/cm/arb/nand6_out
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    99.979 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.857   100.835    M/cm/cj_a/G
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124   100.959 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.649   101.608    M/cm/cj_a/nand3_out
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.124   101.732 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   102.165    M/cm/cj_a/nand4_out
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.124   102.289 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.542   102.831    M/cm/cj_a/nand5_out
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.124   102.955 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.452   104.407    M/cm/cp_a
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124   104.531 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          0.685   105.216    M/AEB
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124   105.340 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.630   113.970    MMCAM/entry_fd_loop[2].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.124   114.094 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   114.094    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.644 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   114.644    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.801 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.060   115.861    MMCAM/entry_fd_loop[2].ef/FIRE11_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.329   116.190 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0/O
                         net (fo=5, routed)           1.245   117.434    MMCAM/oam/FIRE[2]
    SLICE_X30Y29         LUT4 (Prop_lut4_I2_O)        0.124   117.558 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           0.971   118.530    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.124   118.654 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.432   119.086    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124   119.210 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          1.110   120.319    MMCAM/oam/FIRE_OR
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124   120.443 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           1.006   121.449    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124   121.573 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.998   122.571    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X25Y29         LUT5 (Prop_lut5_I0_O)        0.124   122.695 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.988   123.684    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X25Y32         LUT4 (Prop_lut4_I3_O)        0.124   123.808 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          5.419   129.226    MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]/CE
    SLICE_X30Y55         FDPE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]/F2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.226ns  (logic 26.855ns (20.782%)  route 102.371ns (79.218%))
  Logic Levels:           143  (CARRY4=2 IBUF=1 LUT1=91 LUT2=15 LUT3=16 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        3.486     4.482    c/MR
    SLICE_X43Y44         LUT1 (Prop_lut1_I0_O)        0.152     4.634 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.683     5.317    c/not1_out
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.649 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     6.315    c/nand2_out
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.439 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758     7.196    c/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.148     7.344 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845     8.190    c/delay2/t00
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.356     8.546 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     8.832    c/delay2/t01
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.341     9.173 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.639     9.811    c/delay2/t02
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.331    10.142 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    10.407    c/delay2/t03
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.640    11.171    c/delay2/t04
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.295 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.728    c/delay2/t05
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.852 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.665    12.517    c/delay2/t06
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.152    12.669 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    13.321    c/delay2/t07
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.354    13.675 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.267    13.941    c/delay2/t08
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.328    14.269 f  c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.950    15.220    c/LB_out
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.327    15.547 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.798    16.345    B/cb/CB_Ack_in_b
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.469 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.643    17.112    B/cb/cf/Ack_in
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124    17.236 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    17.511    B/cb/cf/nand3_out
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.635 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    18.290    B/cb/cf/nand2_out
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124    18.414 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.745    19.160    B/cb/cf/delay2/din
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.284 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    19.433    B/cb/cf/delay2/t00
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.557 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.729    20.286    B/cb/cf/delay2/t01
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    20.696    B/cb/cf/delay2/t02
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.820 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.161    20.981    B/cb/cf/delay2/t03
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.105 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    21.806    B/cb/cf/LB_out
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.894    22.824    COPY/cx2/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    22.948 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.830    23.779    COPY/cx2/cf1/Ack_in
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.124    23.903 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    24.200    COPY/cx2/cf1/nand3_out
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.324 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    24.485    COPY/cx2/cf1/nand2_out
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124    24.609 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.798    25.407    COPY/cx2/cf1/delay2/din
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.661    26.192    COPY/cx2/cf1/delay2/t00
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.316 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    26.602    COPY/cx2/cf1/delay2/t01
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.726 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    26.887    COPY/cx2/cf1/delay2/t02
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.011 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    27.477    COPY/cx2/cf1/delay2/t03
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.601 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    28.475    COPY/cx2/cf1/LB_out
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    28.599 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.695    29.293    MA/c/Ack_in
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124    29.417 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    29.843    MA/c/nand3_out
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.124    29.967 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    30.460    MA/c/nand2_out
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124    30.584 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.025    31.609    MA/c/delay2/din
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.733 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    32.019    MA/c/delay2/t00
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.143 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    32.304    MA/c/delay2/t01
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.428 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    32.894    MA/c/delay2/t02
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.018 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    33.698    MA/c/delay2/t03
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.150    33.848 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.662    34.510    MA/c/delay2/t04
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.328    34.838 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    35.304    MA/c/delay2/t05
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.124    35.428 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.680    36.108    MA/c/delay2/t06
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.150    36.258 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.035    37.293    MA/c/delay2/t07
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.356    37.649 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.286    37.935    MA/c/delay2/t08
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.341    38.276 f  MA/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.289    38.565    MA/c/LB_out
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.331    38.896 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.452    39.348    FP/ce/CE_Ack_in
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.124    39.472 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.818    40.290    FP/ce/cf/Ack_in
    SLICE_X28Y50         LUT4 (Prop_lut4_I3_O)        0.124    40.414 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.775    41.189    FP/ce/cf/nand3_out
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.124    41.313 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.865    42.179    FP/ce/cf/nand2_out
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124    42.303 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.265    43.568    FP/ce/cf/delay2/din
    SLICE_X26Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.692 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.873    44.564    FP/ce/cf/delay2/t00
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    44.688 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    44.953    FP/ce/cf/delay2/t01
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.077 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    45.226    FP/ce/cf/delay2/t02
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.350 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    45.783    FP/ce/cf/delay2/t03
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.907 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.949    46.856    FP/ce/cf/LB_out
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.124    46.980 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.893    47.873    PS/c/Ack_in
    SLICE_X24Y52         LUT4 (Prop_lut4_I3_O)        0.124    47.997 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    48.295    PS/c/nand3_out
    SLICE_X24Y52         LUT3 (Prop_lut3_I2_O)        0.124    48.419 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    48.590    PS/c/nand2_out
    SLICE_X24Y52         LUT2 (Prop_lut2_I1_O)        0.124    48.714 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.771    49.485    PS/c/delay2/din
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.124    49.609 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    50.289    PS/c/delay2/t00
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.150    50.439 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.440    50.879    PS/c/delay2/t01
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.321    51.200 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    51.486    PS/c/delay2/t02
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.341    51.827 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    52.519    PS/c/delay2/t03
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.363    52.882 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.802    53.684    PS/c/delay2/t04
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.355    54.039 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    54.303    PS/c/delay2/t05
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.427 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    54.576    PS/c/delay2/t06
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.700 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    55.133    PS/c/delay2/t07
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    55.257 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    55.922    PS/c/delay2/t08
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.152    56.074 f  PS/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.803    56.877    PS/c/LB_out
    SLICE_X23Y52         LUT1 (Prop_lut1_I0_O)        0.352    57.229 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    57.666    MMRAM/ce/CE_Ack_in
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.332    57.998 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    58.596    MMRAM/ce/cf/Ack_in
    SLICE_X21Y52         LUT4 (Prop_lut4_I3_O)        0.124    58.720 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.809    59.528    MMRAM/ce/cf/nand3_out
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.124    59.652 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    59.916    MMRAM/ce/cf/nand2_out
    SLICE_X21Y51         LUT2 (Prop_lut2_I1_O)        0.124    60.040 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.176    60.216    MMRAM/ce/cf/delay2/din
    SLICE_X21Y51         LUT1 (Prop_lut1_I0_O)        0.124    60.340 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.474    60.815    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    60.939 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    61.203    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.327 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    61.476    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.600 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    62.033    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    62.157 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.870    63.027    MMRAM/ce/cf/LB_out
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.124    63.151 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.842    63.994    MMCAM/c/Ack_in
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.124    64.118 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    64.415    MMCAM/c/nand3_out
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.124    64.539 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    65.195    MMCAM/c/nand2_out
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    65.319 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.024    66.343    MMCAM/c/delay2/din
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.467 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.732    MMCAM/c/delay2/t00
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.856 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    67.701    MMCAM/c/delay2/t01
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    67.825 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    68.258    MMCAM/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    68.382 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.665    69.047    MMCAM/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.152    69.199 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.848    70.047    MMCAM/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.354    70.401 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.267    70.667    MMCAM/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.328    70.995 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.866    72.861    MMCAM/c/delay2/t06
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.355    73.216 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.043    74.259    MMCAM/c/delay2/t07
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.356    74.615 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.625    75.241    MMCAM/c/delay2/t08
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.352    75.593 f  MMCAM/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.434    76.027    MMCAM/c/LB_out
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.358    76.385 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.515    77.900    M/cm/cj_b/Ack_in
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.332    78.232 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    78.923    M/cm/cj_b/delay3/din
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.674    79.721    M/cm/cj_b/delay3/t00
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.152    79.873 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.851    80.724    M/cm/cj_b/delay3/t01
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.354    81.078 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.309    81.387    M/cm/cj_b/delay3/t02
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.332    81.719 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.149    81.868    M/cm/cj_b/delay3/t03
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    81.992 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.433    82.425    M/cm/cj_b/delay3/t04
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.549 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.658    83.207    M/cm/cj_b/delay3/t05
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.331 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.466    83.797    M/cm/cj_b/delay3/t06
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.921 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.680    84.601    M/cm/cj_b/delay3/t07
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.150    84.751 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=1, routed)           0.845    85.597    M/cm/cj_b/delay3/t08
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.356    85.953 f  M/cm/cj_b/delay3/buf_inst_09/O
                         net (fo=2, routed)           0.816    86.768    M/cm/cj_b/LC_out
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.348    87.116 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    87.391    M/cm/cj_b/nand3_out
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.124    87.515 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.845    88.360    M/cm/cj_b/nand2_out
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.124    88.484 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.453    88.937    M/cm/cj_b/delay2/din
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.153    89.090 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.590    89.679    M/cm/cj_b/delay2/t00
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.327    90.006 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    90.293    M/cm/cj_b/delay2/t01
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    90.417 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.844    91.261    M/cm/cj_b/delay2/t02
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.385 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    91.851    M/cm/cj_b/delay2/t03
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.975 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.680    92.655    M/cm/cj_b/delay2/t04
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.150    92.805 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.845    93.650    M/cm/cj_b/delay2/t05
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.356    94.006 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.286    94.292    M/cm/cj_b/delay2/t06
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.341    94.633 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.692    95.325    M/cm/cj_b/delay2/t07
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.363    95.688 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.813    96.502    M/cm/cj_b/delay2/t08
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.355    96.857 r  M/cm/cj_b/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.518    97.375    M/cm/cj_b/LB_out
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    97.499 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.825    98.324    M/cm/arb/ARB_Ack_out_b
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.124    98.448 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.162    98.610    M/cm/arb/nand4_out
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    98.734 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.723    99.457    M/cm/arb/nand3_out
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124    99.581 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.274    99.855    M/cm/arb/nand6_out
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    99.979 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.857   100.835    M/cm/cj_a/G
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124   100.959 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.649   101.608    M/cm/cj_a/nand3_out
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.124   101.732 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   102.165    M/cm/cj_a/nand4_out
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.124   102.289 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.542   102.831    M/cm/cj_a/nand5_out
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.124   102.955 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.452   104.407    M/cm/cp_a
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124   104.531 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          0.685   105.216    M/AEB
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124   105.340 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.630   113.970    MMCAM/entry_fd_loop[2].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.124   114.094 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   114.094    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.644 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   114.644    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.801 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.060   115.861    MMCAM/entry_fd_loop[2].ef/FIRE11_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.329   116.190 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0/O
                         net (fo=5, routed)           1.245   117.434    MMCAM/oam/FIRE[2]
    SLICE_X30Y29         LUT4 (Prop_lut4_I2_O)        0.124   117.558 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           0.971   118.530    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.124   118.654 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.432   119.086    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124   119.210 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          1.110   120.319    MMCAM/oam/FIRE_OR
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124   120.443 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           1.006   121.449    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124   121.573 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.998   122.571    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X25Y29         LUT5 (Prop_lut5_I0_O)        0.124   122.695 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.988   123.684    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X25Y32         LUT4 (Prop_lut4_I3_O)        0.124   123.808 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          5.419   129.226    MMCAM/entry_fd_loop[14].ef/EN
    SLICE_X30Y55         FDPE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]/F2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.073ns  (logic 26.855ns (20.806%)  route 102.218ns (79.194%))
  Logic Levels:           143  (CARRY4=2 IBUF=1 LUT1=91 LUT2=15 LUT3=16 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        3.486     4.482    c/MR
    SLICE_X43Y44         LUT1 (Prop_lut1_I0_O)        0.152     4.634 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.683     5.317    c/not1_out
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.649 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     6.315    c/nand2_out
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.439 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758     7.196    c/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.148     7.344 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845     8.190    c/delay2/t00
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.356     8.546 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     8.832    c/delay2/t01
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.341     9.173 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.639     9.811    c/delay2/t02
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.331    10.142 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    10.407    c/delay2/t03
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.640    11.171    c/delay2/t04
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.295 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.728    c/delay2/t05
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.852 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.665    12.517    c/delay2/t06
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.152    12.669 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    13.321    c/delay2/t07
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.354    13.675 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.267    13.941    c/delay2/t08
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.328    14.269 f  c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.950    15.220    c/LB_out
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.327    15.547 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.798    16.345    B/cb/CB_Ack_in_b
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.469 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.643    17.112    B/cb/cf/Ack_in
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124    17.236 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    17.511    B/cb/cf/nand3_out
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.635 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    18.290    B/cb/cf/nand2_out
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124    18.414 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.745    19.160    B/cb/cf/delay2/din
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.284 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    19.433    B/cb/cf/delay2/t00
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.557 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.729    20.286    B/cb/cf/delay2/t01
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    20.696    B/cb/cf/delay2/t02
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.820 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.161    20.981    B/cb/cf/delay2/t03
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.105 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    21.806    B/cb/cf/LB_out
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.894    22.824    COPY/cx2/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    22.948 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.830    23.779    COPY/cx2/cf1/Ack_in
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.124    23.903 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    24.200    COPY/cx2/cf1/nand3_out
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.324 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    24.485    COPY/cx2/cf1/nand2_out
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124    24.609 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.798    25.407    COPY/cx2/cf1/delay2/din
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.661    26.192    COPY/cx2/cf1/delay2/t00
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.316 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    26.602    COPY/cx2/cf1/delay2/t01
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.726 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    26.887    COPY/cx2/cf1/delay2/t02
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.011 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    27.477    COPY/cx2/cf1/delay2/t03
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.601 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    28.475    COPY/cx2/cf1/LB_out
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    28.599 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.695    29.293    MA/c/Ack_in
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124    29.417 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    29.843    MA/c/nand3_out
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.124    29.967 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    30.460    MA/c/nand2_out
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124    30.584 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.025    31.609    MA/c/delay2/din
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.733 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    32.019    MA/c/delay2/t00
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.143 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    32.304    MA/c/delay2/t01
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.428 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    32.894    MA/c/delay2/t02
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.018 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    33.698    MA/c/delay2/t03
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.150    33.848 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.662    34.510    MA/c/delay2/t04
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.328    34.838 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    35.304    MA/c/delay2/t05
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.124    35.428 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.680    36.108    MA/c/delay2/t06
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.150    36.258 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.035    37.293    MA/c/delay2/t07
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.356    37.649 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.286    37.935    MA/c/delay2/t08
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.341    38.276 f  MA/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.289    38.565    MA/c/LB_out
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.331    38.896 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.452    39.348    FP/ce/CE_Ack_in
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.124    39.472 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.818    40.290    FP/ce/cf/Ack_in
    SLICE_X28Y50         LUT4 (Prop_lut4_I3_O)        0.124    40.414 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.775    41.189    FP/ce/cf/nand3_out
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.124    41.313 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.865    42.179    FP/ce/cf/nand2_out
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124    42.303 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.265    43.568    FP/ce/cf/delay2/din
    SLICE_X26Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.692 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.873    44.564    FP/ce/cf/delay2/t00
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    44.688 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    44.953    FP/ce/cf/delay2/t01
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.077 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    45.226    FP/ce/cf/delay2/t02
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.350 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    45.783    FP/ce/cf/delay2/t03
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.907 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.949    46.856    FP/ce/cf/LB_out
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.124    46.980 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.893    47.873    PS/c/Ack_in
    SLICE_X24Y52         LUT4 (Prop_lut4_I3_O)        0.124    47.997 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    48.295    PS/c/nand3_out
    SLICE_X24Y52         LUT3 (Prop_lut3_I2_O)        0.124    48.419 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    48.590    PS/c/nand2_out
    SLICE_X24Y52         LUT2 (Prop_lut2_I1_O)        0.124    48.714 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.771    49.485    PS/c/delay2/din
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.124    49.609 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    50.289    PS/c/delay2/t00
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.150    50.439 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.440    50.879    PS/c/delay2/t01
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.321    51.200 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    51.486    PS/c/delay2/t02
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.341    51.827 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    52.519    PS/c/delay2/t03
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.363    52.882 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.802    53.684    PS/c/delay2/t04
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.355    54.039 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    54.303    PS/c/delay2/t05
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.427 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    54.576    PS/c/delay2/t06
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.700 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    55.133    PS/c/delay2/t07
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    55.257 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    55.922    PS/c/delay2/t08
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.152    56.074 f  PS/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.803    56.877    PS/c/LB_out
    SLICE_X23Y52         LUT1 (Prop_lut1_I0_O)        0.352    57.229 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    57.666    MMRAM/ce/CE_Ack_in
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.332    57.998 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    58.596    MMRAM/ce/cf/Ack_in
    SLICE_X21Y52         LUT4 (Prop_lut4_I3_O)        0.124    58.720 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.809    59.528    MMRAM/ce/cf/nand3_out
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.124    59.652 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    59.916    MMRAM/ce/cf/nand2_out
    SLICE_X21Y51         LUT2 (Prop_lut2_I1_O)        0.124    60.040 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.176    60.216    MMRAM/ce/cf/delay2/din
    SLICE_X21Y51         LUT1 (Prop_lut1_I0_O)        0.124    60.340 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.474    60.815    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    60.939 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    61.203    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.327 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    61.476    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.600 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    62.033    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    62.157 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.870    63.027    MMRAM/ce/cf/LB_out
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.124    63.151 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.842    63.994    MMCAM/c/Ack_in
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.124    64.118 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    64.415    MMCAM/c/nand3_out
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.124    64.539 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    65.195    MMCAM/c/nand2_out
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    65.319 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.024    66.343    MMCAM/c/delay2/din
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.467 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.732    MMCAM/c/delay2/t00
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.856 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    67.701    MMCAM/c/delay2/t01
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    67.825 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    68.258    MMCAM/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    68.382 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.665    69.047    MMCAM/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.152    69.199 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.848    70.047    MMCAM/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.354    70.401 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.267    70.667    MMCAM/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.328    70.995 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.866    72.861    MMCAM/c/delay2/t06
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.355    73.216 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.043    74.259    MMCAM/c/delay2/t07
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.356    74.615 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.625    75.241    MMCAM/c/delay2/t08
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.352    75.593 f  MMCAM/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.434    76.027    MMCAM/c/LB_out
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.358    76.385 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.515    77.900    M/cm/cj_b/Ack_in
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.332    78.232 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    78.923    M/cm/cj_b/delay3/din
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.674    79.721    M/cm/cj_b/delay3/t00
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.152    79.873 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.851    80.724    M/cm/cj_b/delay3/t01
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.354    81.078 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.309    81.387    M/cm/cj_b/delay3/t02
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.332    81.719 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.149    81.868    M/cm/cj_b/delay3/t03
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    81.992 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.433    82.425    M/cm/cj_b/delay3/t04
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.549 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.658    83.207    M/cm/cj_b/delay3/t05
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.331 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.466    83.797    M/cm/cj_b/delay3/t06
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.921 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.680    84.601    M/cm/cj_b/delay3/t07
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.150    84.751 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=1, routed)           0.845    85.597    M/cm/cj_b/delay3/t08
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.356    85.953 f  M/cm/cj_b/delay3/buf_inst_09/O
                         net (fo=2, routed)           0.816    86.768    M/cm/cj_b/LC_out
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.348    87.116 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    87.391    M/cm/cj_b/nand3_out
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.124    87.515 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.845    88.360    M/cm/cj_b/nand2_out
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.124    88.484 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.453    88.937    M/cm/cj_b/delay2/din
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.153    89.090 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.590    89.679    M/cm/cj_b/delay2/t00
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.327    90.006 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    90.293    M/cm/cj_b/delay2/t01
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    90.417 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.844    91.261    M/cm/cj_b/delay2/t02
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.385 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    91.851    M/cm/cj_b/delay2/t03
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.975 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.680    92.655    M/cm/cj_b/delay2/t04
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.150    92.805 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.845    93.650    M/cm/cj_b/delay2/t05
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.356    94.006 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.286    94.292    M/cm/cj_b/delay2/t06
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.341    94.633 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.692    95.325    M/cm/cj_b/delay2/t07
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.363    95.688 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.813    96.502    M/cm/cj_b/delay2/t08
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.355    96.857 r  M/cm/cj_b/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.518    97.375    M/cm/cj_b/LB_out
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    97.499 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.825    98.324    M/cm/arb/ARB_Ack_out_b
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.124    98.448 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.162    98.610    M/cm/arb/nand4_out
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    98.734 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.723    99.457    M/cm/arb/nand3_out
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124    99.581 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.274    99.855    M/cm/arb/nand6_out
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    99.979 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.857   100.835    M/cm/cj_a/G
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124   100.959 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.649   101.608    M/cm/cj_a/nand3_out
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.124   101.732 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   102.165    M/cm/cj_a/nand4_out
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.124   102.289 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.542   102.831    M/cm/cj_a/nand5_out
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.124   102.955 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.452   104.407    M/cm/cp_a
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124   104.531 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          0.685   105.216    M/AEB
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124   105.340 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.630   113.970    MMCAM/entry_fd_loop[2].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.124   114.094 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   114.094    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.644 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   114.644    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.801 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.060   115.861    MMCAM/entry_fd_loop[2].ef/FIRE11_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.329   116.190 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0/O
                         net (fo=5, routed)           1.245   117.434    MMCAM/oam/FIRE[2]
    SLICE_X30Y29         LUT4 (Prop_lut4_I2_O)        0.124   117.558 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           0.971   118.530    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.124   118.654 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.432   119.086    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124   119.210 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          1.110   120.319    MMCAM/oam/FIRE_OR
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124   120.443 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           1.006   121.449    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124   121.573 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.998   122.571    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X25Y29         LUT5 (Prop_lut5_I0_O)        0.124   122.695 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.988   123.684    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X25Y32         LUT4 (Prop_lut4_I3_O)        0.124   123.808 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          5.265   129.073    MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]/CE
    SLICE_X30Y57         FDPE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]/F2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.073ns  (logic 26.855ns (20.806%)  route 102.218ns (79.194%))
  Logic Levels:           143  (CARRY4=2 IBUF=1 LUT1=91 LUT2=15 LUT3=16 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        3.486     4.482    c/MR
    SLICE_X43Y44         LUT1 (Prop_lut1_I0_O)        0.152     4.634 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.683     5.317    c/not1_out
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.649 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     6.315    c/nand2_out
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.439 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758     7.196    c/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.148     7.344 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845     8.190    c/delay2/t00
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.356     8.546 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     8.832    c/delay2/t01
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.341     9.173 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.639     9.811    c/delay2/t02
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.331    10.142 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    10.407    c/delay2/t03
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.640    11.171    c/delay2/t04
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.295 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.728    c/delay2/t05
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.852 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.665    12.517    c/delay2/t06
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.152    12.669 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    13.321    c/delay2/t07
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.354    13.675 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.267    13.941    c/delay2/t08
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.328    14.269 f  c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.950    15.220    c/LB_out
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.327    15.547 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.798    16.345    B/cb/CB_Ack_in_b
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.469 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.643    17.112    B/cb/cf/Ack_in
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124    17.236 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    17.511    B/cb/cf/nand3_out
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.635 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    18.290    B/cb/cf/nand2_out
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124    18.414 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.745    19.160    B/cb/cf/delay2/din
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.284 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    19.433    B/cb/cf/delay2/t00
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.557 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.729    20.286    B/cb/cf/delay2/t01
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    20.696    B/cb/cf/delay2/t02
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.820 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.161    20.981    B/cb/cf/delay2/t03
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.105 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    21.806    B/cb/cf/LB_out
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.894    22.824    COPY/cx2/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    22.948 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.830    23.779    COPY/cx2/cf1/Ack_in
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.124    23.903 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    24.200    COPY/cx2/cf1/nand3_out
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.324 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    24.485    COPY/cx2/cf1/nand2_out
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124    24.609 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.798    25.407    COPY/cx2/cf1/delay2/din
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.661    26.192    COPY/cx2/cf1/delay2/t00
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.316 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    26.602    COPY/cx2/cf1/delay2/t01
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.726 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    26.887    COPY/cx2/cf1/delay2/t02
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.011 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    27.477    COPY/cx2/cf1/delay2/t03
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.601 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    28.475    COPY/cx2/cf1/LB_out
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    28.599 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.695    29.293    MA/c/Ack_in
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124    29.417 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    29.843    MA/c/nand3_out
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.124    29.967 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    30.460    MA/c/nand2_out
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124    30.584 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.025    31.609    MA/c/delay2/din
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.733 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    32.019    MA/c/delay2/t00
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.143 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    32.304    MA/c/delay2/t01
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.428 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    32.894    MA/c/delay2/t02
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.018 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    33.698    MA/c/delay2/t03
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.150    33.848 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.662    34.510    MA/c/delay2/t04
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.328    34.838 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    35.304    MA/c/delay2/t05
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.124    35.428 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.680    36.108    MA/c/delay2/t06
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.150    36.258 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.035    37.293    MA/c/delay2/t07
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.356    37.649 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.286    37.935    MA/c/delay2/t08
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.341    38.276 f  MA/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.289    38.565    MA/c/LB_out
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.331    38.896 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.452    39.348    FP/ce/CE_Ack_in
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.124    39.472 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.818    40.290    FP/ce/cf/Ack_in
    SLICE_X28Y50         LUT4 (Prop_lut4_I3_O)        0.124    40.414 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.775    41.189    FP/ce/cf/nand3_out
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.124    41.313 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.865    42.179    FP/ce/cf/nand2_out
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124    42.303 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.265    43.568    FP/ce/cf/delay2/din
    SLICE_X26Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.692 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.873    44.564    FP/ce/cf/delay2/t00
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    44.688 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    44.953    FP/ce/cf/delay2/t01
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.077 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    45.226    FP/ce/cf/delay2/t02
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.350 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    45.783    FP/ce/cf/delay2/t03
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.907 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.949    46.856    FP/ce/cf/LB_out
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.124    46.980 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.893    47.873    PS/c/Ack_in
    SLICE_X24Y52         LUT4 (Prop_lut4_I3_O)        0.124    47.997 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    48.295    PS/c/nand3_out
    SLICE_X24Y52         LUT3 (Prop_lut3_I2_O)        0.124    48.419 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    48.590    PS/c/nand2_out
    SLICE_X24Y52         LUT2 (Prop_lut2_I1_O)        0.124    48.714 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.771    49.485    PS/c/delay2/din
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.124    49.609 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    50.289    PS/c/delay2/t00
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.150    50.439 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.440    50.879    PS/c/delay2/t01
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.321    51.200 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    51.486    PS/c/delay2/t02
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.341    51.827 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    52.519    PS/c/delay2/t03
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.363    52.882 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.802    53.684    PS/c/delay2/t04
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.355    54.039 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    54.303    PS/c/delay2/t05
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.427 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    54.576    PS/c/delay2/t06
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.700 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    55.133    PS/c/delay2/t07
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    55.257 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    55.922    PS/c/delay2/t08
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.152    56.074 f  PS/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.803    56.877    PS/c/LB_out
    SLICE_X23Y52         LUT1 (Prop_lut1_I0_O)        0.352    57.229 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    57.666    MMRAM/ce/CE_Ack_in
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.332    57.998 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    58.596    MMRAM/ce/cf/Ack_in
    SLICE_X21Y52         LUT4 (Prop_lut4_I3_O)        0.124    58.720 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.809    59.528    MMRAM/ce/cf/nand3_out
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.124    59.652 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    59.916    MMRAM/ce/cf/nand2_out
    SLICE_X21Y51         LUT2 (Prop_lut2_I1_O)        0.124    60.040 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.176    60.216    MMRAM/ce/cf/delay2/din
    SLICE_X21Y51         LUT1 (Prop_lut1_I0_O)        0.124    60.340 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.474    60.815    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    60.939 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    61.203    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.327 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    61.476    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.600 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    62.033    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    62.157 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.870    63.027    MMRAM/ce/cf/LB_out
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.124    63.151 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.842    63.994    MMCAM/c/Ack_in
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.124    64.118 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    64.415    MMCAM/c/nand3_out
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.124    64.539 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    65.195    MMCAM/c/nand2_out
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    65.319 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.024    66.343    MMCAM/c/delay2/din
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.467 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.732    MMCAM/c/delay2/t00
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.856 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    67.701    MMCAM/c/delay2/t01
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    67.825 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    68.258    MMCAM/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    68.382 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.665    69.047    MMCAM/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.152    69.199 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.848    70.047    MMCAM/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.354    70.401 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.267    70.667    MMCAM/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.328    70.995 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.866    72.861    MMCAM/c/delay2/t06
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.355    73.216 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.043    74.259    MMCAM/c/delay2/t07
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.356    74.615 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.625    75.241    MMCAM/c/delay2/t08
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.352    75.593 f  MMCAM/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.434    76.027    MMCAM/c/LB_out
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.358    76.385 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.515    77.900    M/cm/cj_b/Ack_in
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.332    78.232 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    78.923    M/cm/cj_b/delay3/din
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.674    79.721    M/cm/cj_b/delay3/t00
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.152    79.873 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.851    80.724    M/cm/cj_b/delay3/t01
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.354    81.078 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.309    81.387    M/cm/cj_b/delay3/t02
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.332    81.719 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.149    81.868    M/cm/cj_b/delay3/t03
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    81.992 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.433    82.425    M/cm/cj_b/delay3/t04
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.549 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.658    83.207    M/cm/cj_b/delay3/t05
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.331 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.466    83.797    M/cm/cj_b/delay3/t06
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.921 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.680    84.601    M/cm/cj_b/delay3/t07
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.150    84.751 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=1, routed)           0.845    85.597    M/cm/cj_b/delay3/t08
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.356    85.953 f  M/cm/cj_b/delay3/buf_inst_09/O
                         net (fo=2, routed)           0.816    86.768    M/cm/cj_b/LC_out
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.348    87.116 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    87.391    M/cm/cj_b/nand3_out
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.124    87.515 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.845    88.360    M/cm/cj_b/nand2_out
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.124    88.484 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.453    88.937    M/cm/cj_b/delay2/din
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.153    89.090 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.590    89.679    M/cm/cj_b/delay2/t00
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.327    90.006 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    90.293    M/cm/cj_b/delay2/t01
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    90.417 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.844    91.261    M/cm/cj_b/delay2/t02
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.385 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    91.851    M/cm/cj_b/delay2/t03
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.975 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.680    92.655    M/cm/cj_b/delay2/t04
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.150    92.805 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.845    93.650    M/cm/cj_b/delay2/t05
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.356    94.006 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.286    94.292    M/cm/cj_b/delay2/t06
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.341    94.633 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.692    95.325    M/cm/cj_b/delay2/t07
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.363    95.688 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.813    96.502    M/cm/cj_b/delay2/t08
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.355    96.857 r  M/cm/cj_b/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.518    97.375    M/cm/cj_b/LB_out
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    97.499 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.825    98.324    M/cm/arb/ARB_Ack_out_b
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.124    98.448 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.162    98.610    M/cm/arb/nand4_out
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    98.734 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.723    99.457    M/cm/arb/nand3_out
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124    99.581 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.274    99.855    M/cm/arb/nand6_out
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    99.979 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.857   100.835    M/cm/cj_a/G
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124   100.959 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.649   101.608    M/cm/cj_a/nand3_out
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.124   101.732 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   102.165    M/cm/cj_a/nand4_out
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.124   102.289 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.542   102.831    M/cm/cj_a/nand5_out
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.124   102.955 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.452   104.407    M/cm/cp_a
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124   104.531 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          0.685   105.216    M/AEB
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124   105.340 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.630   113.970    MMCAM/entry_fd_loop[2].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.124   114.094 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   114.094    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.644 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   114.644    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.801 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.060   115.861    MMCAM/entry_fd_loop[2].ef/FIRE11_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.329   116.190 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0/O
                         net (fo=5, routed)           1.245   117.434    MMCAM/oam/FIRE[2]
    SLICE_X30Y29         LUT4 (Prop_lut4_I2_O)        0.124   117.558 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           0.971   118.530    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.124   118.654 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.432   119.086    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124   119.210 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          1.110   120.319    MMCAM/oam/FIRE_OR
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124   120.443 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           1.006   121.449    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124   121.573 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.998   122.571    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X25Y29         LUT5 (Prop_lut5_I0_O)        0.124   122.695 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.988   123.684    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X25Y32         LUT4 (Prop_lut4_I3_O)        0.124   123.808 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          5.265   129.073    MMCAM/entry_fd_loop[14].ef/EN
    SLICE_X30Y57         FDPE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.024ns  (logic 26.979ns (20.910%)  route 102.045ns (79.090%))
  Logic Levels:           144  (CARRY4=2 IBUF=1 LUT1=91 LUT2=15 LUT3=17 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        3.486     4.482    c/MR
    SLICE_X43Y44         LUT1 (Prop_lut1_I0_O)        0.152     4.634 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.683     5.317    c/not1_out
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.649 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     6.315    c/nand2_out
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.439 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758     7.196    c/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.148     7.344 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845     8.190    c/delay2/t00
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.356     8.546 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     8.832    c/delay2/t01
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.341     9.173 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.639     9.811    c/delay2/t02
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.331    10.142 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    10.407    c/delay2/t03
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.640    11.171    c/delay2/t04
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.295 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.728    c/delay2/t05
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.852 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.665    12.517    c/delay2/t06
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.152    12.669 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    13.321    c/delay2/t07
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.354    13.675 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.267    13.941    c/delay2/t08
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.328    14.269 f  c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.950    15.220    c/LB_out
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.327    15.547 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.798    16.345    B/cb/CB_Ack_in_b
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.469 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.643    17.112    B/cb/cf/Ack_in
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124    17.236 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    17.511    B/cb/cf/nand3_out
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.635 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    18.290    B/cb/cf/nand2_out
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124    18.414 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.745    19.160    B/cb/cf/delay2/din
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.284 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    19.433    B/cb/cf/delay2/t00
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.557 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.729    20.286    B/cb/cf/delay2/t01
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    20.696    B/cb/cf/delay2/t02
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.820 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.161    20.981    B/cb/cf/delay2/t03
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.105 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    21.806    B/cb/cf/LB_out
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.894    22.824    COPY/cx2/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    22.948 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.830    23.779    COPY/cx2/cf1/Ack_in
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.124    23.903 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    24.200    COPY/cx2/cf1/nand3_out
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.324 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    24.485    COPY/cx2/cf1/nand2_out
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124    24.609 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.798    25.407    COPY/cx2/cf1/delay2/din
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.661    26.192    COPY/cx2/cf1/delay2/t00
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.316 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    26.602    COPY/cx2/cf1/delay2/t01
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.726 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    26.887    COPY/cx2/cf1/delay2/t02
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.011 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    27.477    COPY/cx2/cf1/delay2/t03
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.601 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    28.475    COPY/cx2/cf1/LB_out
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    28.599 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.695    29.293    MA/c/Ack_in
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124    29.417 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    29.843    MA/c/nand3_out
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.124    29.967 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    30.460    MA/c/nand2_out
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124    30.584 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.025    31.609    MA/c/delay2/din
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.733 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    32.019    MA/c/delay2/t00
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.143 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    32.304    MA/c/delay2/t01
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.428 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    32.894    MA/c/delay2/t02
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.018 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    33.698    MA/c/delay2/t03
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.150    33.848 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.662    34.510    MA/c/delay2/t04
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.328    34.838 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    35.304    MA/c/delay2/t05
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.124    35.428 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.680    36.108    MA/c/delay2/t06
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.150    36.258 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.035    37.293    MA/c/delay2/t07
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.356    37.649 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.286    37.935    MA/c/delay2/t08
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.341    38.276 f  MA/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.289    38.565    MA/c/LB_out
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.331    38.896 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.452    39.348    FP/ce/CE_Ack_in
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.124    39.472 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.818    40.290    FP/ce/cf/Ack_in
    SLICE_X28Y50         LUT4 (Prop_lut4_I3_O)        0.124    40.414 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.775    41.189    FP/ce/cf/nand3_out
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.124    41.313 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.865    42.179    FP/ce/cf/nand2_out
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124    42.303 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.265    43.568    FP/ce/cf/delay2/din
    SLICE_X26Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.692 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.873    44.564    FP/ce/cf/delay2/t00
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    44.688 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    44.953    FP/ce/cf/delay2/t01
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.077 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    45.226    FP/ce/cf/delay2/t02
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.350 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    45.783    FP/ce/cf/delay2/t03
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.907 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.949    46.856    FP/ce/cf/LB_out
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.124    46.980 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.893    47.873    PS/c/Ack_in
    SLICE_X24Y52         LUT4 (Prop_lut4_I3_O)        0.124    47.997 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    48.295    PS/c/nand3_out
    SLICE_X24Y52         LUT3 (Prop_lut3_I2_O)        0.124    48.419 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    48.590    PS/c/nand2_out
    SLICE_X24Y52         LUT2 (Prop_lut2_I1_O)        0.124    48.714 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.771    49.485    PS/c/delay2/din
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.124    49.609 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    50.289    PS/c/delay2/t00
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.150    50.439 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.440    50.879    PS/c/delay2/t01
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.321    51.200 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    51.486    PS/c/delay2/t02
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.341    51.827 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    52.519    PS/c/delay2/t03
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.363    52.882 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.802    53.684    PS/c/delay2/t04
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.355    54.039 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    54.303    PS/c/delay2/t05
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.427 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    54.576    PS/c/delay2/t06
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.700 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    55.133    PS/c/delay2/t07
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    55.257 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    55.922    PS/c/delay2/t08
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.152    56.074 f  PS/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.803    56.877    PS/c/LB_out
    SLICE_X23Y52         LUT1 (Prop_lut1_I0_O)        0.352    57.229 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    57.666    MMRAM/ce/CE_Ack_in
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.332    57.998 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    58.596    MMRAM/ce/cf/Ack_in
    SLICE_X21Y52         LUT4 (Prop_lut4_I3_O)        0.124    58.720 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.809    59.528    MMRAM/ce/cf/nand3_out
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.124    59.652 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    59.916    MMRAM/ce/cf/nand2_out
    SLICE_X21Y51         LUT2 (Prop_lut2_I1_O)        0.124    60.040 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.176    60.216    MMRAM/ce/cf/delay2/din
    SLICE_X21Y51         LUT1 (Prop_lut1_I0_O)        0.124    60.340 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.474    60.815    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    60.939 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    61.203    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.327 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    61.476    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.600 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    62.033    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    62.157 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.870    63.027    MMRAM/ce/cf/LB_out
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.124    63.151 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.842    63.994    MMCAM/c/Ack_in
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.124    64.118 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    64.415    MMCAM/c/nand3_out
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.124    64.539 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    65.195    MMCAM/c/nand2_out
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    65.319 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.024    66.343    MMCAM/c/delay2/din
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.467 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.732    MMCAM/c/delay2/t00
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.856 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    67.701    MMCAM/c/delay2/t01
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    67.825 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    68.258    MMCAM/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    68.382 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.665    69.047    MMCAM/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.152    69.199 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.848    70.047    MMCAM/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.354    70.401 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.267    70.667    MMCAM/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.328    70.995 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.866    72.861    MMCAM/c/delay2/t06
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.355    73.216 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.043    74.259    MMCAM/c/delay2/t07
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.356    74.615 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.625    75.241    MMCAM/c/delay2/t08
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.352    75.593 f  MMCAM/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.434    76.027    MMCAM/c/LB_out
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.358    76.385 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.515    77.900    M/cm/cj_b/Ack_in
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.332    78.232 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    78.923    M/cm/cj_b/delay3/din
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.674    79.721    M/cm/cj_b/delay3/t00
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.152    79.873 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.851    80.724    M/cm/cj_b/delay3/t01
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.354    81.078 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.309    81.387    M/cm/cj_b/delay3/t02
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.332    81.719 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.149    81.868    M/cm/cj_b/delay3/t03
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    81.992 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.433    82.425    M/cm/cj_b/delay3/t04
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.549 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.658    83.207    M/cm/cj_b/delay3/t05
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.331 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.466    83.797    M/cm/cj_b/delay3/t06
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.921 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.680    84.601    M/cm/cj_b/delay3/t07
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.150    84.751 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=1, routed)           0.845    85.597    M/cm/cj_b/delay3/t08
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.356    85.953 f  M/cm/cj_b/delay3/buf_inst_09/O
                         net (fo=2, routed)           0.816    86.768    M/cm/cj_b/LC_out
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.348    87.116 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    87.391    M/cm/cj_b/nand3_out
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.124    87.515 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.845    88.360    M/cm/cj_b/nand2_out
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.124    88.484 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.453    88.937    M/cm/cj_b/delay2/din
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.153    89.090 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.590    89.679    M/cm/cj_b/delay2/t00
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.327    90.006 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    90.293    M/cm/cj_b/delay2/t01
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    90.417 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.844    91.261    M/cm/cj_b/delay2/t02
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.385 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    91.851    M/cm/cj_b/delay2/t03
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.975 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.680    92.655    M/cm/cj_b/delay2/t04
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.150    92.805 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.845    93.650    M/cm/cj_b/delay2/t05
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.356    94.006 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.286    94.292    M/cm/cj_b/delay2/t06
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.341    94.633 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.692    95.325    M/cm/cj_b/delay2/t07
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.363    95.688 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.813    96.502    M/cm/cj_b/delay2/t08
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.355    96.857 r  M/cm/cj_b/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.518    97.375    M/cm/cj_b/LB_out
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    97.499 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.825    98.324    M/cm/arb/ARB_Ack_out_b
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.124    98.448 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.162    98.610    M/cm/arb/nand4_out
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    98.734 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.723    99.457    M/cm/arb/nand3_out
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124    99.581 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.274    99.855    M/cm/arb/nand6_out
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    99.979 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.857   100.835    M/cm/cj_a/G
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124   100.959 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.649   101.608    M/cm/cj_a/nand3_out
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.124   101.732 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   102.165    M/cm/cj_a/nand4_out
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.124   102.289 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.542   102.831    M/cm/cj_a/nand5_out
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.124   102.955 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.452   104.407    M/cm/cp_a
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124   104.531 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          0.685   105.216    M/AEB
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124   105.340 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.630   113.970    MMCAM/entry_fd_loop[2].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.124   114.094 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   114.094    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.644 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   114.644    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.801 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.060   115.861    MMCAM/entry_fd_loop[2].ef/FIRE11_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.329   116.190 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0/O
                         net (fo=5, routed)           1.245   117.434    MMCAM/oam/FIRE[2]
    SLICE_X30Y29         LUT4 (Prop_lut4_I2_O)        0.124   117.558 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           0.971   118.530    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.124   118.654 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.432   119.086    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124   119.210 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          1.110   120.319    MMCAM/oam/FIRE_OR
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124   120.443 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           1.006   121.449    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124   121.573 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.998   122.571    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X25Y29         LUT5 (Prop_lut5_I0_O)        0.124   122.695 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.988   123.684    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X25Y32         LUT4 (Prop_lut4_I3_O)        0.124   123.808 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          5.093   128.900    MMCAM/entry_fd_loop[14].ef/EN
    SLICE_X23Y55         LUT3 (Prop_lut3_I1_O)        0.124   129.024 r  MMCAM/entry_fd_loop[14].ef/ENTRY[16]_C_i_1/O
                         net (fo=1, routed)           0.000   129.024    MMCAM/entry_fd_loop[14].ef/ENTRY[16]_C_i_1_n_0
    SLICE_X23Y55         FDCE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        129.003ns  (logic 26.979ns (20.914%)  route 102.023ns (79.086%))
  Logic Levels:           144  (CARRY4=2 IBUF=1 LUT1=91 LUT2=15 LUT3=17 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        3.486     4.482    c/MR
    SLICE_X43Y44         LUT1 (Prop_lut1_I0_O)        0.152     4.634 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.683     5.317    c/not1_out
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.649 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     6.315    c/nand2_out
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.439 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758     7.196    c/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.148     7.344 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845     8.190    c/delay2/t00
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.356     8.546 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     8.832    c/delay2/t01
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.341     9.173 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.639     9.811    c/delay2/t02
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.331    10.142 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    10.407    c/delay2/t03
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.640    11.171    c/delay2/t04
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.295 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.728    c/delay2/t05
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.852 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.665    12.517    c/delay2/t06
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.152    12.669 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    13.321    c/delay2/t07
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.354    13.675 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.267    13.941    c/delay2/t08
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.328    14.269 f  c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.950    15.220    c/LB_out
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.327    15.547 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.798    16.345    B/cb/CB_Ack_in_b
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.469 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.643    17.112    B/cb/cf/Ack_in
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124    17.236 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    17.511    B/cb/cf/nand3_out
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.635 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    18.290    B/cb/cf/nand2_out
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124    18.414 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.745    19.160    B/cb/cf/delay2/din
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.284 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    19.433    B/cb/cf/delay2/t00
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.557 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.729    20.286    B/cb/cf/delay2/t01
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    20.696    B/cb/cf/delay2/t02
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.820 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.161    20.981    B/cb/cf/delay2/t03
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.105 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    21.806    B/cb/cf/LB_out
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.894    22.824    COPY/cx2/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    22.948 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.830    23.779    COPY/cx2/cf1/Ack_in
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.124    23.903 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    24.200    COPY/cx2/cf1/nand3_out
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.324 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    24.485    COPY/cx2/cf1/nand2_out
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124    24.609 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.798    25.407    COPY/cx2/cf1/delay2/din
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.661    26.192    COPY/cx2/cf1/delay2/t00
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.316 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    26.602    COPY/cx2/cf1/delay2/t01
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.726 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    26.887    COPY/cx2/cf1/delay2/t02
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.011 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    27.477    COPY/cx2/cf1/delay2/t03
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.601 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    28.475    COPY/cx2/cf1/LB_out
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    28.599 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.695    29.293    MA/c/Ack_in
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124    29.417 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    29.843    MA/c/nand3_out
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.124    29.967 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    30.460    MA/c/nand2_out
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124    30.584 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.025    31.609    MA/c/delay2/din
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.733 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    32.019    MA/c/delay2/t00
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.143 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    32.304    MA/c/delay2/t01
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.428 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    32.894    MA/c/delay2/t02
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.018 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    33.698    MA/c/delay2/t03
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.150    33.848 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.662    34.510    MA/c/delay2/t04
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.328    34.838 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    35.304    MA/c/delay2/t05
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.124    35.428 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.680    36.108    MA/c/delay2/t06
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.150    36.258 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.035    37.293    MA/c/delay2/t07
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.356    37.649 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.286    37.935    MA/c/delay2/t08
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.341    38.276 f  MA/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.289    38.565    MA/c/LB_out
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.331    38.896 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.452    39.348    FP/ce/CE_Ack_in
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.124    39.472 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.818    40.290    FP/ce/cf/Ack_in
    SLICE_X28Y50         LUT4 (Prop_lut4_I3_O)        0.124    40.414 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.775    41.189    FP/ce/cf/nand3_out
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.124    41.313 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.865    42.179    FP/ce/cf/nand2_out
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124    42.303 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.265    43.568    FP/ce/cf/delay2/din
    SLICE_X26Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.692 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.873    44.564    FP/ce/cf/delay2/t00
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    44.688 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    44.953    FP/ce/cf/delay2/t01
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.077 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    45.226    FP/ce/cf/delay2/t02
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.350 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    45.783    FP/ce/cf/delay2/t03
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.907 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.949    46.856    FP/ce/cf/LB_out
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.124    46.980 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.893    47.873    PS/c/Ack_in
    SLICE_X24Y52         LUT4 (Prop_lut4_I3_O)        0.124    47.997 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    48.295    PS/c/nand3_out
    SLICE_X24Y52         LUT3 (Prop_lut3_I2_O)        0.124    48.419 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    48.590    PS/c/nand2_out
    SLICE_X24Y52         LUT2 (Prop_lut2_I1_O)        0.124    48.714 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.771    49.485    PS/c/delay2/din
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.124    49.609 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    50.289    PS/c/delay2/t00
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.150    50.439 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.440    50.879    PS/c/delay2/t01
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.321    51.200 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    51.486    PS/c/delay2/t02
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.341    51.827 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    52.519    PS/c/delay2/t03
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.363    52.882 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.802    53.684    PS/c/delay2/t04
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.355    54.039 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    54.303    PS/c/delay2/t05
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.427 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    54.576    PS/c/delay2/t06
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.700 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    55.133    PS/c/delay2/t07
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    55.257 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    55.922    PS/c/delay2/t08
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.152    56.074 f  PS/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.803    56.877    PS/c/LB_out
    SLICE_X23Y52         LUT1 (Prop_lut1_I0_O)        0.352    57.229 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    57.666    MMRAM/ce/CE_Ack_in
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.332    57.998 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    58.596    MMRAM/ce/cf/Ack_in
    SLICE_X21Y52         LUT4 (Prop_lut4_I3_O)        0.124    58.720 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.809    59.528    MMRAM/ce/cf/nand3_out
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.124    59.652 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    59.916    MMRAM/ce/cf/nand2_out
    SLICE_X21Y51         LUT2 (Prop_lut2_I1_O)        0.124    60.040 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.176    60.216    MMRAM/ce/cf/delay2/din
    SLICE_X21Y51         LUT1 (Prop_lut1_I0_O)        0.124    60.340 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.474    60.815    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    60.939 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    61.203    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.327 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    61.476    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.600 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    62.033    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    62.157 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.870    63.027    MMRAM/ce/cf/LB_out
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.124    63.151 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.842    63.994    MMCAM/c/Ack_in
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.124    64.118 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    64.415    MMCAM/c/nand3_out
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.124    64.539 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    65.195    MMCAM/c/nand2_out
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    65.319 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.024    66.343    MMCAM/c/delay2/din
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.467 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.732    MMCAM/c/delay2/t00
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.856 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    67.701    MMCAM/c/delay2/t01
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    67.825 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    68.258    MMCAM/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    68.382 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.665    69.047    MMCAM/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.152    69.199 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.848    70.047    MMCAM/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.354    70.401 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.267    70.667    MMCAM/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.328    70.995 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.866    72.861    MMCAM/c/delay2/t06
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.355    73.216 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.043    74.259    MMCAM/c/delay2/t07
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.356    74.615 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.625    75.241    MMCAM/c/delay2/t08
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.352    75.593 f  MMCAM/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.434    76.027    MMCAM/c/LB_out
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.358    76.385 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.515    77.900    M/cm/cj_b/Ack_in
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.332    78.232 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    78.923    M/cm/cj_b/delay3/din
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.674    79.721    M/cm/cj_b/delay3/t00
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.152    79.873 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.851    80.724    M/cm/cj_b/delay3/t01
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.354    81.078 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.309    81.387    M/cm/cj_b/delay3/t02
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.332    81.719 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.149    81.868    M/cm/cj_b/delay3/t03
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    81.992 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.433    82.425    M/cm/cj_b/delay3/t04
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.549 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.658    83.207    M/cm/cj_b/delay3/t05
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.331 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.466    83.797    M/cm/cj_b/delay3/t06
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.921 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.680    84.601    M/cm/cj_b/delay3/t07
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.150    84.751 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=1, routed)           0.845    85.597    M/cm/cj_b/delay3/t08
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.356    85.953 f  M/cm/cj_b/delay3/buf_inst_09/O
                         net (fo=2, routed)           0.816    86.768    M/cm/cj_b/LC_out
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.348    87.116 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    87.391    M/cm/cj_b/nand3_out
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.124    87.515 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.845    88.360    M/cm/cj_b/nand2_out
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.124    88.484 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.453    88.937    M/cm/cj_b/delay2/din
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.153    89.090 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.590    89.679    M/cm/cj_b/delay2/t00
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.327    90.006 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    90.293    M/cm/cj_b/delay2/t01
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    90.417 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.844    91.261    M/cm/cj_b/delay2/t02
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.385 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    91.851    M/cm/cj_b/delay2/t03
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.975 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.680    92.655    M/cm/cj_b/delay2/t04
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.150    92.805 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.845    93.650    M/cm/cj_b/delay2/t05
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.356    94.006 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.286    94.292    M/cm/cj_b/delay2/t06
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.341    94.633 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.692    95.325    M/cm/cj_b/delay2/t07
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.363    95.688 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.813    96.502    M/cm/cj_b/delay2/t08
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.355    96.857 r  M/cm/cj_b/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.518    97.375    M/cm/cj_b/LB_out
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    97.499 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.825    98.324    M/cm/arb/ARB_Ack_out_b
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.124    98.448 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.162    98.610    M/cm/arb/nand4_out
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    98.734 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.723    99.457    M/cm/arb/nand3_out
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124    99.581 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.274    99.855    M/cm/arb/nand6_out
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    99.979 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.857   100.835    M/cm/cj_a/G
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124   100.959 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.649   101.608    M/cm/cj_a/nand3_out
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.124   101.732 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   102.165    M/cm/cj_a/nand4_out
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.124   102.289 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.542   102.831    M/cm/cj_a/nand5_out
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.124   102.955 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.452   104.407    M/cm/cp_a
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124   104.531 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          0.685   105.216    M/AEB
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124   105.340 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.630   113.970    MMCAM/entry_fd_loop[2].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.124   114.094 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   114.094    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.644 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   114.644    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.801 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.060   115.861    MMCAM/entry_fd_loop[2].ef/FIRE11_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.329   116.190 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0/O
                         net (fo=5, routed)           1.245   117.434    MMCAM/oam/FIRE[2]
    SLICE_X30Y29         LUT4 (Prop_lut4_I2_O)        0.124   117.558 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           0.971   118.530    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.124   118.654 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.432   119.086    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124   119.210 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          1.110   120.319    MMCAM/oam/FIRE_OR
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124   120.443 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           1.006   121.449    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124   121.573 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.998   122.571    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X25Y29         LUT5 (Prop_lut5_I0_O)        0.124   122.695 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.988   123.684    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X25Y32         LUT4 (Prop_lut4_I3_O)        0.124   123.808 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          5.071   128.879    MMCAM/entry_fd_loop[14].ef/EN
    SLICE_X30Y58         LUT3 (Prop_lut3_I1_O)        0.124   129.003 r  MMCAM/entry_fd_loop[14].ef/ENTRY[15]_C_i_1/O
                         net (fo=1, routed)           0.000   129.003    MMCAM/entry_fd_loop[14].ef/ENTRY[15]_C_i_1_n_0
    SLICE_X30Y58         FDCE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]/F1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        128.910ns  (logic 26.855ns (20.833%)  route 102.054ns (79.167%))
  Logic Levels:           143  (CARRY4=2 IBUF=1 LUT1=91 LUT2=15 LUT3=16 LUT4=10 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        3.486     4.482    c/MR
    SLICE_X43Y44         LUT1 (Prop_lut1_I0_O)        0.152     4.634 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.683     5.317    c/not1_out
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.332     5.649 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.665     6.315    c/nand2_out
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.439 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.758     7.196    c/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.148     7.344 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.845     8.190    c/delay2/t00
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.356     8.546 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286     8.832    c/delay2/t01
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.341     9.173 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.639     9.811    c/delay2/t02
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.331    10.142 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.264    10.407    c/delay2/t03
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.531 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.640    11.171    c/delay2/t04
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.295 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.433    11.728    c/delay2/t05
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.852 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.665    12.517    c/delay2/t06
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.152    12.669 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.652    13.321    c/delay2/t07
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.354    13.675 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.267    13.941    c/delay2/t08
    SLICE_X43Y45         LUT1 (Prop_lut1_I0_O)        0.328    14.269 f  c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.950    15.220    c/LB_out
    SLICE_X41Y46         LUT1 (Prop_lut1_I0_O)        0.327    15.547 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.798    16.345    B/cb/CB_Ack_in_b
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124    16.469 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.643    17.112    B/cb/cf/Ack_in
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124    17.236 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    17.511    B/cb/cf/nand3_out
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.124    17.635 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    18.290    B/cb/cf/nand2_out
    SLICE_X40Y47         LUT2 (Prop_lut2_I1_O)        0.124    18.414 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.745    19.160    B/cb/cf/delay2/din
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.284 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.149    19.433    B/cb/cf/delay2/t00
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    19.557 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.729    20.286    B/cb/cf/delay2/t01
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.410 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    20.696    B/cb/cf/delay2/t02
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    20.820 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.161    20.981    B/cb/cf/delay2/t03
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.105 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    21.806    B/cb/cf/LB_out
    SLICE_X39Y50         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.894    22.824    COPY/cx2/Ack_in
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.124    22.948 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           0.830    23.779    COPY/cx2/cf1/Ack_in
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.124    23.903 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    24.200    COPY/cx2/cf1/nand3_out
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.124    24.324 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.161    24.485    COPY/cx2/cf1/nand2_out
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124    24.609 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.798    25.407    COPY/cx2/cf1/delay2/din
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    25.531 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.661    26.192    COPY/cx2/cf1/delay2/t00
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.316 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    26.602    COPY/cx2/cf1/delay2/t01
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    26.726 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    26.887    COPY/cx2/cf1/delay2/t02
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.011 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    27.477    COPY/cx2/cf1/delay2/t03
    SLICE_X34Y52         LUT1 (Prop_lut1_I0_O)        0.124    27.601 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.873    28.475    COPY/cx2/cf1/LB_out
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124    28.599 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.695    29.293    MA/c/Ack_in
    SLICE_X32Y51         LUT4 (Prop_lut4_I3_O)        0.124    29.417 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.426    29.843    MA/c/nand3_out
    SLICE_X32Y50         LUT3 (Prop_lut3_I2_O)        0.124    29.967 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.493    30.460    MA/c/nand2_out
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124    30.584 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.025    31.609    MA/c/delay2/din
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.733 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    32.019    MA/c/delay2/t00
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.143 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    32.304    MA/c/delay2/t01
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    32.428 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.466    32.894    MA/c/delay2/t02
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.018 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.680    33.698    MA/c/delay2/t03
    SLICE_X28Y54         LUT1 (Prop_lut1_I0_O)        0.150    33.848 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.662    34.510    MA/c/delay2/t04
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.328    34.838 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.466    35.304    MA/c/delay2/t05
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.124    35.428 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.680    36.108    MA/c/delay2/t06
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.150    36.258 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.035    37.293    MA/c/delay2/t07
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.356    37.649 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.286    37.935    MA/c/delay2/t08
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.341    38.276 f  MA/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.289    38.565    MA/c/LB_out
    SLICE_X28Y52         LUT1 (Prop_lut1_I0_O)        0.331    38.896 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.452    39.348    FP/ce/CE_Ack_in
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.124    39.472 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.818    40.290    FP/ce/cf/Ack_in
    SLICE_X28Y50         LUT4 (Prop_lut4_I3_O)        0.124    40.414 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.775    41.189    FP/ce/cf/nand3_out
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.124    41.313 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.865    42.179    FP/ce/cf/nand2_out
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.124    42.303 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.265    43.568    FP/ce/cf/delay2/din
    SLICE_X26Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.692 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.873    44.564    FP/ce/cf/delay2/t00
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    44.688 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    44.953    FP/ce/cf/delay2/t01
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.077 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    45.226    FP/ce/cf/delay2/t02
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.350 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    45.783    FP/ce/cf/delay2/t03
    SLICE_X27Y56         LUT1 (Prop_lut1_I0_O)        0.124    45.907 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.949    46.856    FP/ce/cf/LB_out
    SLICE_X26Y52         LUT1 (Prop_lut1_I0_O)        0.124    46.980 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.893    47.873    PS/c/Ack_in
    SLICE_X24Y52         LUT4 (Prop_lut4_I3_O)        0.124    47.997 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    48.295    PS/c/nand3_out
    SLICE_X24Y52         LUT3 (Prop_lut3_I2_O)        0.124    48.419 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    48.590    PS/c/nand2_out
    SLICE_X24Y52         LUT2 (Prop_lut2_I1_O)        0.124    48.714 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.771    49.485    PS/c/delay2/din
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.124    49.609 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.680    50.289    PS/c/delay2/t00
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.150    50.439 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.440    50.879    PS/c/delay2/t01
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.321    51.200 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.286    51.486    PS/c/delay2/t02
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.341    51.827 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.692    52.519    PS/c/delay2/t03
    SLICE_X24Y55         LUT1 (Prop_lut1_I0_O)        0.363    52.882 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.802    53.684    PS/c/delay2/t04
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.355    54.039 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    54.303    PS/c/delay2/t05
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.427 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    54.576    PS/c/delay2/t06
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    54.700 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    55.133    PS/c/delay2/t07
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.124    55.257 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    55.922    PS/c/delay2/t08
    SLICE_X23Y54         LUT1 (Prop_lut1_I0_O)        0.152    56.074 f  PS/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.803    56.877    PS/c/LB_out
    SLICE_X23Y52         LUT1 (Prop_lut1_I0_O)        0.352    57.229 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.436    57.666    MMRAM/ce/CE_Ack_in
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.332    57.998 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.598    58.596    MMRAM/ce/cf/Ack_in
    SLICE_X21Y52         LUT4 (Prop_lut4_I3_O)        0.124    58.720 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.809    59.528    MMRAM/ce/cf/nand3_out
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.124    59.652 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.264    59.916    MMRAM/ce/cf/nand2_out
    SLICE_X21Y51         LUT2 (Prop_lut2_I1_O)        0.124    60.040 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.176    60.216    MMRAM/ce/cf/delay2/din
    SLICE_X21Y51         LUT1 (Prop_lut1_I0_O)        0.124    60.340 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.474    60.815    MMRAM/ce/cf/delay2/t00
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    60.939 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    61.203    MMRAM/ce/cf/delay2/t01
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.327 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    61.476    MMRAM/ce/cf/delay2/t02
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    61.600 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    62.033    MMRAM/ce/cf/delay2/t03
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124    62.157 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.870    63.027    MMRAM/ce/cf/LB_out
    SLICE_X14Y52         LUT1 (Prop_lut1_I0_O)        0.124    63.151 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.842    63.994    MMCAM/c/Ack_in
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.124    64.118 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.298    64.415    MMCAM/c/nand3_out
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.124    64.539 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656    65.195    MMCAM/c/nand2_out
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124    65.319 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           1.024    66.343    MMCAM/c/delay2/din
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.467 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    66.732    MMCAM/c/delay2/t00
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    66.856 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.845    67.701    MMCAM/c/delay2/t01
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    67.825 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    68.258    MMCAM/c/delay2/t02
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.124    68.382 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.665    69.047    MMCAM/c/delay2/t03
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.152    69.199 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.848    70.047    MMCAM/c/delay2/t04
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.354    70.401 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.267    70.667    MMCAM/c/delay2/t05
    SLICE_X13Y48         LUT1 (Prop_lut1_I0_O)        0.328    70.995 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.866    72.861    MMCAM/c/delay2/t06
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.355    73.216 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           1.043    74.259    MMCAM/c/delay2/t07
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.356    74.615 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.625    75.241    MMCAM/c/delay2/t08
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.352    75.593 f  MMCAM/c/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.434    76.027    MMCAM/c/LB_out
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.358    76.385 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           1.515    77.900    M/cm/cj_b/Ack_in
    SLICE_X40Y41         LUT3 (Prop_lut3_I2_O)        0.332    78.232 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.691    78.923    M/cm/cj_b/delay3/din
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.047 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.674    79.721    M/cm/cj_b/delay3/t00
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.152    79.873 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.851    80.724    M/cm/cj_b/delay3/t01
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.354    81.078 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.309    81.387    M/cm/cj_b/delay3/t02
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.332    81.719 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.149    81.868    M/cm/cj_b/delay3/t03
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    81.992 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.433    82.425    M/cm/cj_b/delay3/t04
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    82.549 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.658    83.207    M/cm/cj_b/delay3/t05
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.331 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.466    83.797    M/cm/cj_b/delay3/t06
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124    83.921 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.680    84.601    M/cm/cj_b/delay3/t07
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.150    84.751 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=1, routed)           0.845    85.597    M/cm/cj_b/delay3/t08
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.356    85.953 f  M/cm/cj_b/delay3/buf_inst_09/O
                         net (fo=2, routed)           0.816    86.768    M/cm/cj_b/LC_out
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.348    87.116 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.275    87.391    M/cm/cj_b/nand3_out
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.124    87.515 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.845    88.360    M/cm/cj_b/nand2_out
    SLICE_X41Y41         LUT2 (Prop_lut2_I1_O)        0.124    88.484 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.453    88.937    M/cm/cj_b/delay2/din
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.153    89.090 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.590    89.679    M/cm/cj_b/delay2/t00
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.327    90.006 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    90.293    M/cm/cj_b/delay2/t01
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    90.417 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.844    91.261    M/cm/cj_b/delay2/t02
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.385 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    91.851    M/cm/cj_b/delay2/t03
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.124    91.975 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.680    92.655    M/cm/cj_b/delay2/t04
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.150    92.805 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.845    93.650    M/cm/cj_b/delay2/t05
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.356    94.006 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.286    94.292    M/cm/cj_b/delay2/t06
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.341    94.633 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.692    95.325    M/cm/cj_b/delay2/t07
    SLICE_X42Y41         LUT1 (Prop_lut1_I0_O)        0.363    95.688 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.813    96.502    M/cm/cj_b/delay2/t08
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.355    96.857 r  M/cm/cj_b/delay2/buf_inst_09/O
                         net (fo=1, routed)           0.518    97.375    M/cm/cj_b/LB_out
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    97.499 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.825    98.324    M/cm/arb/ARB_Ack_out_b
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.124    98.448 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.162    98.610    M/cm/arb/nand4_out
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    98.734 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.723    99.457    M/cm/arb/nand3_out
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124    99.581 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.274    99.855    M/cm/arb/nand6_out
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.124    99.979 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.857   100.835    M/cm/cj_a/G
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.124   100.959 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.649   101.608    M/cm/cj_a/nand3_out
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.124   101.732 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433   102.165    M/cm/cj_a/nand4_out
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.124   102.289 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.542   102.831    M/cm/cj_a/nand5_out
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.124   102.955 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.452   104.407    M/cm/cp_a
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124   104.531 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          0.685   105.216    M/AEB
    SLICE_X41Y40         LUT3 (Prop_lut3_I2_O)        0.124   105.340 r  M/PACKET_OUT[25]_INST_0/O
                         net (fo=101, routed)         8.630   113.970    MMCAM/entry_fd_loop[2].ef/COLOR_GEN_DEST_LR[6]
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.124   114.094 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7/O
                         net (fo=1, routed)           0.000   114.094    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.644 r  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   114.644    MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.801 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           1.060   115.861    MMCAM/entry_fd_loop[2].ef/FIRE11_in
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.329   116.190 f  MMCAM/entry_fd_loop[2].ef/FIRE_INST_0/O
                         net (fo=5, routed)           1.245   117.434    MMCAM/oam/FIRE[2]
    SLICE_X30Y29         LUT4 (Prop_lut4_I2_O)        0.124   117.558 f  MMCAM/oam/R_ADDR_inferred_i_6/O
                         net (fo=2, routed)           0.971   118.530    MMCAM/oam/R_ADDR_inferred_i_6_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.124   118.654 f  MMCAM/oam/FIRE_OR_inferred_i_3/O
                         net (fo=2, routed)           0.432   119.086    MMCAM/oam/FIRE_OR_inferred_i_3_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124   119.210 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          1.110   120.319    MMCAM/oam/FIRE_OR
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124   120.443 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           1.006   121.449    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X29Y29         LUT5 (Prop_lut5_I0_O)        0.124   121.573 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.998   122.571    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X25Y29         LUT5 (Prop_lut5_I0_O)        0.124   122.695 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.988   123.684    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X25Y32         LUT4 (Prop_lut4_I3_O)        0.124   123.808 r  MMCAM/oam/EN[14]_INST_0/O
                         net (fo=77, routed)          5.102   128.910    MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]/CE
    SLICE_X30Y59         FDCE                                         r  MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]/F1/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MA/DL_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COPY/DL_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDCE                         0.000     0.000 r  MA/DL_reg[2]/C
    SLICE_X26Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MA/DL_reg[2]/Q
                         net (fo=1, routed)           0.054     0.195    MA/DL[2]
    SLICE_X27Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.240 r  MA/PACKET_OUT[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.240    COPY/PACKET_IN[2]
    SLICE_X27Y42         FDCE                                         r  COPY/DL_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS/DL_reg[45]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FP/DL_reg[55]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE                         0.000     0.000 r  PS/DL_reg[45]/C
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PS/DL_reg[45]/Q
                         net (fo=1, routed)           0.112     0.253    FP/PACKET_IN[55]
    SLICE_X37Y44         FDCE                                         r  FP/DL_reg[55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS/DL_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FP/DL_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE                         0.000     0.000 r  PS/DL_reg[8]/C
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PS/DL_reg[8]/Q
                         net (fo=1, routed)           0.112     0.253    FP/PACKET_IN[8]
    SLICE_X36Y41         FDCE                                         r  FP/DL_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/DL_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DL_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.379%)  route 0.114ns (44.621%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE                         0.000     0.000 r  B/DL_reg[17]/C
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B/DL_reg[17]/Q
                         net (fo=2, routed)           0.114     0.255    B_PACKET_OUT[17]
    SLICE_X42Y48         FDCE                                         r  DL_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS/DL_reg[41]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FP/DL_reg[51]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE                         0.000     0.000 r  PS/DL_reg[41]/C
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PS/DL_reg[41]/Q
                         net (fo=1, routed)           0.116     0.257    FP/PACKET_IN[51]
    SLICE_X38Y42         FDCE                                         r  FP/DL_reg[51]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/DL_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DL_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.554%)  route 0.117ns (45.446%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE                         0.000     0.000 r  B/DL_reg[27]/C
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B/DL_reg[27]/Q
                         net (fo=2, routed)           0.117     0.258    B_PACKET_OUT[27]
    SLICE_X43Y47         FDCE                                         r  DL_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/DL_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M/DL_IN_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.462%)  route 0.131ns (50.538%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE                         0.000     0.000 r  B/DL_reg[3]/C
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B/DL_reg[3]/Q
                         net (fo=2, routed)           0.131     0.259    M/PACKET_IN_INTERNAL[3]
    SLICE_X38Y41         FDCE                                         r  M/DL_IN_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS/DL_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FP/DL_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  PS/DL_reg[32]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PS/DL_reg[32]/Q
                         net (fo=1, routed)           0.118     0.259    FP/PACKET_IN[32]
    SLICE_X36Y39         FDCE                                         r  FP/DL_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.199%)  route 0.119ns (45.801%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  COPY/DL_reg[30]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[30]/Q
                         net (fo=1, routed)           0.119     0.260    B/PACKET_IN[28]
    SLICE_X40Y42         FDCE                                         r  B/DL_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.148ns (56.321%)  route 0.115ns (43.679%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE                         0.000     0.000 r  MMCAM/DL_reg[18]/C
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  MMCAM/DL_reg[18]/Q
                         net (fo=2, routed)           0.115     0.263    MMRAM/DATA_IN[18]
    SLICE_X37Y36         FDCE                                         r  MMRAM/DL_reg[18]/D
  -------------------------------------------------------------------    -------------------





