;redcode
;assert 1
	SPL 0, -435
	CMP -207, <-130
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @121, 102
	MOV -11, <-20
	SUB -247, <-130
	SLT 91, -270
	SUB <-127, 100
	SUB <-127, 100
	SUB -247, <-130
	SUB 1, <-1
	SPL 1, @-1
	SUB <-127, @100
	SUB #92, <200
	SUB @121, @106
	SUB <-127, @100
	MOV -11, <-20
	SPL 0, #2
	ADD -1, <-20
	SUB #72, @300
	SUB 82, 10
	CMP -207, <-130
	SLT 121, 0
	SLT 121, 0
	SUB @121, @106
	SUB <-127, @100
	MOV -11, <-20
	SUB <-127, 100
	ADD <331, 41
	SUB <-127, 100
	ADD <331, 41
	SUB <-127, 100
	CMP 1, <-1
	SUB -7, <-23
	CMP 1, <-1
	SLT 121, 0
	SUB -7, <-23
	SPL 0, #2
	MOV 921, 0
	MOV 921, 0
	SPL 300, -435
	SPL 0, -435
	CMP -207, <-130
	MOV -1, <-20
	SUB -207, <-330
	DJN -1, @-20
	SUB 1, <-1
	CMP -207, <-130
	SUB 1, <-1
