{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 18:10:29 2013 " "Info: Processing started: Fri Nov 29 18:10:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "reset " "Info: Assuming node \"reset\" is an undefined clock" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1447 " "Warning: Found 1447 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~48 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~48\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~1 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~1\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c1~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c1~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 41 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~46 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~46\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~8 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~8\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~44 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~44\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~3 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~3\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~11 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~11\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c4~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c4~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 44 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c4~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~42 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~42\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~12 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~12\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~0 " "Info: Detected gated clock \"decoder_6:decode\|output~0\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r1~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r1~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 33 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~51 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~51\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~0 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~0\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~22 " "Info: Detected gated clock \"decoder_6:decode\|output~22\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r3~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r3~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 35 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~2 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~2\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~62 " "Info: Detected gated clock \"decoder_6:decode\|output~62\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r7~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r7~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 39 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~38 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~38\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~6 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~6\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~85 " "Info: Detected gated clock \"decoder_6:decode\|output~85\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~33 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~33\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~34 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~34\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~35 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~35\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~95 " "Info: Detected gated clock \"decoder_6:decode\|output~95\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~96 " "Info: Detected gated clock \"decoder_6:decode\|output~96\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~36 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~36\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c5~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c5~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 45 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c5~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~13 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~13\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~30 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~30\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~94 " "Info: Detected gated clock \"decoder_6:decode\|output~94\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~31 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~31\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r5~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r5~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 37 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~4 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~4\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~92 " "Info: Detected gated clock \"decoder_6:decode\|output~92\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~93 " "Info: Detected gated clock \"decoder_6:decode\|output~93\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~26 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~26\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c3~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c3~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 43 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c3~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~27 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~27\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~28 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~28\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~10 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~10\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~86 " "Info: Detected gated clock \"decoder_6:decode\|output~86\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~21 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~21\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~89 " "Info: Detected gated clock \"decoder_6:decode\|output~89\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~90 " "Info: Detected gated clock \"decoder_6:decode\|output~90\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~90" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~91 " "Info: Detected gated clock \"decoder_6:decode\|output~91\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~87 " "Info: Detected gated clock \"decoder_6:decode\|output~87\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~88 " "Info: Detected gated clock \"decoder_6:decode\|output~88\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~22 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~22\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~23 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~23\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c2~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c2~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 42 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c2~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~24 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~24\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~9 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~9\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~20 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~20\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~7 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~7\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~81 " "Info: Detected gated clock \"decoder_6:decode\|output~81\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~82 " "Info: Detected gated clock \"decoder_6:decode\|output~82\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~18 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~18\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_out_fd " "Info: Detected gated clock \"ctrl_out_fd\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 219 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_out_fd" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:16:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:16:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:16:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:14:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:14:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:14:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:15:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:15:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:15:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:11:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:11:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:11:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:13:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:13:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:13:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:12:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:12:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:12:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~60 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~60\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~137 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~137\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~137" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~136 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~136\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~136" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~62 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~62\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~64 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~64\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~68 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~68\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~66 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~66\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~70 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~70\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~72 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~72\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~21 " "Info: Detected gated clock \"alu_a_in~21\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~19 " "Info: Detected gated clock \"alu_a_in~19\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~23 " "Info: Detected gated clock \"alu_a_in~23\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~22 " "Info: Detected gated clock \"alu_a_in~22\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~26 " "Info: Detected gated clock \"alu_a_in~26\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:9:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:9:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:9:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~14 " "Info: Detected gated clock \"alu_a_in~14\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~24 " "Info: Detected gated clock \"alu_a_in~24\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~12 " "Info: Detected gated clock \"alu_a_in~12\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~15 " "Info: Detected gated clock \"alu_a_in~15\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~18 " "Info: Detected gated clock \"alu_a_in~18\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~20 " "Info: Detected gated clock \"alu_a_in~20\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:7:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:7:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:7:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~25 " "Info: Detected gated clock \"alu_a_in~25\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:10:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:10:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:10:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:6:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:6:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:6:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~61 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~61\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~138 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~138\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~138" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~63 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~63\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~65 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~65\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~69 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~69\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~67 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~67\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~71 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~71\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~73 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~73\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~26 " "Info: Detected gated clock \"alu_b_in~26\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~58 " "Info: Detected gated clock \"alu_a_in~58\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~56 " "Info: Detected gated clock \"alu_a_in~56\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~60 " "Info: Detected gated clock \"alu_a_in~60\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~59 " "Info: Detected gated clock \"alu_a_in~59\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~36 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~36\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~34 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~34\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~32 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~32\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~117 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~117\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~117" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~116 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~116\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~116" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~38 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~38\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~40 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~40\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~42 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~42\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~44 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~44\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~48 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~48\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~50 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~50\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~46 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~46\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~126 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~126\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~126" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~127 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~127\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~127" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~54 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~54\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~52 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~52\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~58 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~58\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~56 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~56\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~4 " "Info: Detected gated clock \"ctrl_R_dx~4\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 220 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~5 " "Info: Detected gated clock \"ctrl_R_dx~5\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 220 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~3 " "Info: Detected gated clock \"ctrl_R_dx~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 220 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~114 " "Info: Detected gated clock \"alu_b_in~114\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~114" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~63 " "Info: Detected gated clock \"alu_a_in~63\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~28 " "Info: Detected gated clock \"alu_a_in~28\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~10 " "Info: Detected gated clock \"alu_a_in~10\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~51 " "Info: Detected gated clock \"alu_a_in~51\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~13 " "Info: Detected gated clock \"alu_a_in~13\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~16 " "Info: Detected gated clock \"alu_a_in~16\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~11 " "Info: Detected gated clock \"alu_a_in~11\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_I_instr~1 " "Info: Detected gated clock \"ctrl_I_instr~1\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 199 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_I_instr~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~61 " "Info: Detected gated clock \"alu_a_in~61\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~49 " "Info: Detected gated clock \"alu_a_in~49\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~52 " "Info: Detected gated clock \"alu_a_in~52\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~55 " "Info: Detected gated clock \"alu_a_in~55\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~57 " "Info: Detected gated clock \"alu_a_in~57\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~30 " "Info: Detected gated clock \"alu_a_in~30\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[18\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[18\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[20\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[20\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:8:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:8:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:8:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~62 " "Info: Detected gated clock \"alu_a_in~62\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[19\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[19\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~27 " "Info: Detected gated clock \"alu_a_in~27\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~31 " "Info: Detected gated clock \"alu_a_in~31\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~139 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~139\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~139" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~140 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~140\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~142 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~142\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~142" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~143 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~143\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~143" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~64 " "Info: Detected gated clock \"alu_b_in~64\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~32 " "Info: Detected gated clock \"alu_a_in~32\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:5:G1:G3:halfadder1\|sum~1 " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:5:G1:G3:halfadder1\|sum~1\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:5:G1:G3:halfadder1\|sum~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~102 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~102\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~166 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~166\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~166" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~167 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~167\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~167" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~104 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~104\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~106 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~106\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~110 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~110\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~110" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~108 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~108\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~108" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~114 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~114\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~114" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~112 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~112\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~112" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[16\] " "Info: Detected gated clock \"alu_a_in\[16\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[18\] " "Info: Detected gated clock \"alu_a_in\[18\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[14\] " "Info: Detected gated clock \"alu_a_in\[14\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[15\] " "Info: Detected gated clock \"alu_a_in\[15\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~83 " "Info: Detected gated clock \"alu_a_in~83\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~82 " "Info: Detected gated clock \"alu_a_in~82\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~96 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~96\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~94 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~94\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~100 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~100\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~98 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~98\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~98" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~92 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~92\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~90 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~90\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~90" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~88 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~88\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~156 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~156\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~156" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~157 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~157\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~157" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~78 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~78\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~76 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~76\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~74 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~74\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~147 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~147\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~147" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~146 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~146\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~146" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~86 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~86\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~84 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~84\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~82 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~82\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~80 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~80\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[17\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[17\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[16\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[16\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~37 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~37\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~35 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~35\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~33 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~33\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~118 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~118\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~118" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~39 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~39\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~41 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~41\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~43 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~43\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~45 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~45\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~27 " "Info: Detected gated clock \"alu_b_in~27\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[0\]~65 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[0\]~65\" as buffer" {  } { { "hw3/ls_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[0\]~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[4\]~66 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[4\]~66\" as buffer" {  } { { "hw3/ls_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[4\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~28 " "Info: Detected gated clock \"alu_b_in~28\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~49 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~49\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~51 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~51\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~47 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~47\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~128 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~128\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~128" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~55 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~55\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~53 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~53\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~59 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~59\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~57 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~57\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~9 " "Info: Detected gated clock \"alu_a_in~9\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:14:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:14:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:14:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:12:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:12:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:12:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:15:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:15:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:15:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:13:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:13:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:13:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~6 " "Info: Detected gated clock \"ctrl_R_dx~6\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 220 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~116 " "Info: Detected gated clock \"alu_b_in~116\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~116" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~113 " "Info: Detected gated clock \"alu_b_in~113\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~113" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[11\] " "Info: Detected gated clock \"alu_a_in\[11\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~65 " "Info: Detected gated clock \"alu_a_in~65\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~8 " "Info: Detected gated clock \"alu_a_in~8\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~47 " "Info: Detected gated clock \"alu_a_in~47\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~17 " "Info: Detected gated clock \"alu_a_in~17\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[23\] " "Info: Detected gated clock \"alu_a_in\[23\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[23\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~50 " "Info: Detected gated clock \"alu_a_in~50\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~53 " "Info: Detected gated clock \"alu_a_in~53\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~48 " "Info: Detected gated clock \"alu_a_in~48\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_I_instr " "Info: Detected gated clock \"ctrl_I_instr\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 199 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_I_instr" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[13\] " "Info: Detected gated clock \"alu_a_in\[13\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[25\] " "Info: Detected gated clock \"alu_a_in\[25\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[25\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[22\] " "Info: Detected gated clock \"alu_a_in\[22\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[22\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[19\] " "Info: Detected gated clock \"alu_a_in\[19\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[17\] " "Info: Detected gated clock \"alu_a_in\[17\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~67 " "Info: Detected gated clock \"alu_a_in~67\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[1\]~67 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[1\]~67\" as buffer" {  } { { "hw3/ls_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[1\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[5\]~68 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[5\]~68\" as buffer" {  } { { "hw3/ls_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[5\]~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[10\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[10\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[12\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[12\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~29 " "Info: Detected gated clock \"alu_a_in~29\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[12\] " "Info: Detected gated clock \"alu_a_in\[12\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[11\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[11\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~64 " "Info: Detected gated clock \"alu_a_in~64\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~68 " "Info: Detected gated clock \"alu_a_in~68\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Blatch_DX\|dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"reg_32:Blatch_DX\|dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Blatch_DX\|dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~141 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~141\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~141" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~144 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~144\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~144" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~101 " "Info: Detected gated clock \"alu_b_in~101\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~101" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~69 " "Info: Detected gated clock \"alu_a_in~69\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:5:G1:G3:halfadder1\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:5:G1:G3:halfadder1\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:5:G1:G3:halfadder1\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:2:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:2:G2:halfadder3\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:2:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:3:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:3:G2:halfadder3\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:3:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:4:G1:G3:halfadder1\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:4:G1:G3:halfadder1\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:4:G1:G3:halfadder1\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~103 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~103\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~103" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~168 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~168\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~168" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~105 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~105\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~105" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~107 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~107\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~111 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~111\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~111" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~109 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~109\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~115 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~115\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~115" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~113 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~113\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~113" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[4\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[12\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[12\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[8\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[8\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[0\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[2\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[10\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[10\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[14\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[14\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[6\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[6\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[5\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[13\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[13\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[1\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[9\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[9\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[3\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[11\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[11\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[7\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[7\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[15\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[15\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~31 " "Info: Detected gated clock \"alu_b_in~31\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~30 " "Info: Detected gated clock \"alu_b_in~30\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~84 " "Info: Detected gated clock \"alu_a_in~84\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~97 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~97\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~95 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~95\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~101 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~101\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~101" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~99 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~99\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~99" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~93 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~93\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~91 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~91\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~89 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~89\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~158 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~158\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~158" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~79 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~79\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~77 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~77\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~75 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~75\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~148 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~148\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~148" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~87 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~87\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~85 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~85\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~83 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~83\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~81 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~81\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[9\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[9\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[8\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[8\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~29 " "Info: Detected gated clock \"alu_b_in~29\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~119 " "Info: Detected gated clock \"alu_b_in~119\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~119" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Blatch_DX\|dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"reg_32:Blatch_DX\|dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Blatch_DX\|dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~120 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~120\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~119 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~119\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~119" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~122 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~122\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~123 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~123\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~65 " "Info: Detected gated clock \"alu_b_in~65\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~33 " "Info: Detected gated clock \"alu_a_in~33\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[7\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[7\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[4\]\" as buffer" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~34 " "Info: Detected gated clock \"alu_a_in~34\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~66 " "Info: Detected gated clock \"alu_b_in~66\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[1\]~71 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[1\]~71\" as buffer" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[1\]~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[3\]~72 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[3\]~72\" as buffer" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[3\]~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[6\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[6\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~130 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~130\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~130" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~129 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~129\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~129" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~132 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~132\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~132" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~133 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~133\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~133" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~46 " "Info: Detected gated clock \"alu_a_in~46\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~7 " "Info: Detected gated clock \"ctrl_R_dx~7\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 220 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~8 " "Info: Detected gated clock \"ctrl_R_dx~8\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 220 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~9 " "Info: Detected gated clock \"ctrl_R_dx~9\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 220 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~115 " "Info: Detected gated clock \"alu_b_in~115\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~115" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~118 " "Info: Detected gated clock \"alu_b_in~118\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~118" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~37 " "Info: Detected gated clock \"alu_b_in~37\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[9\] " "Info: Detected gated clock \"alu_a_in\[9\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~45 " "Info: Detected gated clock \"alu_a_in~45\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[27\] " "Info: Detected gated clock \"alu_a_in\[27\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~54 " "Info: Detected gated clock \"alu_a_in~54\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[24\] " "Info: Detected gated clock \"alu_a_in\[24\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[24\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[21\] " "Info: Detected gated clock \"alu_a_in\[21\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[26\] " "Info: Detected gated clock \"alu_a_in\[26\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~6 " "Info: Detected gated clock \"alu_a_in~6\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~7 " "Info: Detected gated clock \"alu_a_in~7\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[18\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[18\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:14:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:14:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:14:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:14:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:14:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:14:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[14\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[14\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[7\] " "Info: Detected gated clock \"alu_a_in\[7\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[5\]\" as buffer" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[8\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[8\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~66 " "Info: Detected gated clock \"alu_a_in~66\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[10\] " "Info: Detected gated clock \"alu_a_in\[10\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:11:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:11:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:11:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[11\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[11\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[6\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[6\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[5\]\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[6\] " "Info: Detected gated clock \"alu_a_in\[6\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~145 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~145\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~145" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[5\] " "Info: Detected gated clock \"alu_b_in\[5\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[5\] " "Info: Detected gated clock \"alu_a_in\[5\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[5\]\" as buffer" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[5\]\" as buffer" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~169 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~169\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~169" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~170 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~170\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~170" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~172 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~172\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~172" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~173 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~173\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~173" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Blatch_DX\|dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"reg_32:Blatch_DX\|dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Blatch_DX\|dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[4\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[0\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[2\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[6\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[6\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[5\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[1\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[3\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[7\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[7\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~69 " "Info: Detected gated clock \"alu_b_in~69\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~37 " "Info: Detected gated clock \"alu_a_in~37\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~68 " "Info: Detected gated clock \"alu_b_in~68\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~5 " "Info: Detected gated clock \"alu_a_in~5\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~85 " "Info: Detected gated clock \"alu_a_in~85\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~86 " "Info: Detected gated clock \"alu_a_in~86\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~162 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~162\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~162" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~163 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~163\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~163" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~160 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~160\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~160" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~159 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~159\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~159" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~150 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~150\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~150" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~149 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~149\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~149" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~153 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~153\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~153" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~152 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~152\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~152" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[5\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[4\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[0\]~74 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[0\]~74\" as buffer" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[0\]~74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[2\]~73 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[2\]~73\" as buffer" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[2\]~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~67 " "Info: Detected gated clock \"alu_b_in~67\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~74 " "Info: Detected gated clock \"alu_b_in~74\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~35 " "Info: Detected gated clock \"alu_a_in~35\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~121 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~121\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~124 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~124\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~124" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~102 " "Info: Detected gated clock \"alu_b_in~102\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~70 " "Info: Detected gated clock \"alu_a_in~70\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:3:firstrow\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:3:firstrow\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:3:firstrow\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:4:firstrow\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:4:firstrow\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:4:firstrow\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:3:G1:G3:halfadder1\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:3:G1:G3:halfadder1\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:3:G1:G3:halfadder1\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[5\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[4\]\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Blatch_DX\|dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"reg_32:Blatch_DX\|dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Blatch_DX\|dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~71 " "Info: Detected gated clock \"alu_a_in~71\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~103 " "Info: Detected gated clock \"alu_b_in~103\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~103" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[3\]\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[4\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:3:firstrow\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:3:firstrow\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:3:firstrow\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[2\] " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[2\]\" as buffer" {  } { { "hw3/carrysaveadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/carrysaveadder.vhd" 24 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~131 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~131\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~131" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~134 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~134\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[28\] " "Info: Detected gated clock \"alu_a_in\[28\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~10 " "Info: Detected gated clock \"ctrl_R_dx~10\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 220 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~120 " "Info: Detected gated clock \"alu_b_in~120\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~117 " "Info: Detected gated clock \"alu_b_in~117\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~117" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:16:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:16:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:16:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[29\] " "Info: Detected gated clock \"alu_a_in\[29\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[20\] " "Info: Detected gated clock \"alu_a_in\[20\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~43 " "Info: Detected gated clock \"alu_a_in~43\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~44 " "Info: Detected gated clock \"alu_a_in~44\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_mw~2 " "Info: Detected gated clock \"ctrl_R_mw~2\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 225 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_mw~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~79 " "Info: Detected gated clock \"regFile_rA~79\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[22\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[22\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[22\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[19\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[19\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[17\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[17\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:13:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:13:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:13:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:13:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:13:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:13:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[13\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:16:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:16:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:16:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:16:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:16:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:16:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[16\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[16\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:15:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:15:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:15:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:15:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:15:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:15:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[15\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[15\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[8\] " "Info: Detected gated clock \"alu_a_in\[8\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[12\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:12:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:12:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:12:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:12:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:12:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:12:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:9:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:9:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:9:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[9\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[9\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:10:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:10:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:10:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[10\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[10\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:6:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:6:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:6:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[6\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[5\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[5\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~29 " "Info: Detected gated clock \"regFile_rA~29\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[5\]~45 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[5\]~45\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[5\]~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:26:IFF3:0:G2:halfadder3\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:26:IFF3:0:G2:halfadder3\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:26:IFF3:0:G2:halfadder3\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[5\]~44 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[5\]~44\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[5\]~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~171 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~171\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~171" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~174 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~174\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~174" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[0\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[2\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[1\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[3\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~106 " "Info: Detected gated clock \"alu_b_in~106\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:11:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:11:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:11:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:10:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:10:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:10:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:9:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:9:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:9:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:8:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:8:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:8:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~74 " "Info: Detected gated clock \"alu_a_in~74\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Blatch_DX\|dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"reg_32:Blatch_DX\|dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Blatch_DX\|dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~34 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~34\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~105 " "Info: Detected gated clock \"alu_b_in~105\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~105" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~88 " "Info: Detected gated clock \"alu_a_in~88\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~36 " "Info: Detected gated clock \"alu_a_in~36\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~87 " "Info: Detected gated clock \"alu_a_in~87\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~164 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~164\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~164" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~161 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~161\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~161" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Blatch_DX\|dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"reg_32:Blatch_DX\|dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Blatch_DX\|dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~151 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~151\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~151" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~154 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~154\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~154" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:6:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:6:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:6:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[3\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[2\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[1\]~33 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[1\]~33\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[1\]~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[2\]\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~104 " "Info: Detected gated clock \"alu_b_in~104\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~72 " "Info: Detected gated clock \"alu_a_in~72\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[4\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[4\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~125 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~125\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~125" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[4\] " "Info: Detected gated clock \"alu_b_in\[4\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[4\] " "Info: Detected gated clock \"alu_a_in\[4\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:1:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:1:G2:halfadder3\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:1:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[4\]\" as buffer" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[4\]\" as buffer" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[3\] " "Info: Detected gated clock \"alu_a_in\[3\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[3\] " "Info: Detected gated clock \"alu_b_in\[3\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[3\]\" as buffer" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[3\]\" as buffer" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:2:G2:halfadder3\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:2:G2:halfadder3\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:2:G2:halfadder3\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~135 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~135\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~135" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~112 " "Info: Detected gated clock \"alu_b_in~112\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~112" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[20\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[20\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[23\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[23\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[23\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[24\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[24\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[24\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[21\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[21\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[26\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[26\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[31\] " "Info: Detected gated clock \"alu_a_in\[31\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[30\] " "Info: Detected gated clock \"alu_a_in\[30\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~78 " "Info: Detected gated clock \"regFile_rA~78\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~81 " "Info: Detected gated clock \"regFile_rA~81\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~80 " "Info: Detected gated clock \"regFile_rA~80\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[25\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[25\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[25\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:7:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:7:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:7:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[7\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[7\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:8:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:8:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:8:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[8\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[8\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[5\] " "Info: Detected gated clock \"regFile_in\[5\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 158 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~63 " "Info: Detected gated clock \"regFile_rA~63\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[5\]~46 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[5\]~46\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[5\]~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~175 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~175\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~175" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~25 " "Info: Detected gated clock \"alu:alu_compo\|comb~25\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[0\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:7:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:7:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:7:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[1\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[0\] " "Info: Detected gated clock \"alu_b_in\[0\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~32 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~32\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~54 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~54\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~55 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~55\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[0\] " "Info: Detected gated clock \"alu_a_in\[0\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[1\]\" as buffer" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[1\]\" as buffer" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[1\] " "Info: Detected gated clock \"alu_b_in\[1\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~73 " "Info: Detected gated clock \"alu_a_in~73\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~89 " "Info: Detected gated clock \"alu_a_in~89\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~165 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~165\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~165" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~155 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~155\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~155" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~23 " "Info: Detected gated clock \"alu:alu_compo\|comb~23\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 349 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~14 " "Info: Detected gated clock \"alu:alu_compo\|comb~14\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[2\]\" as buffer" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[2\]\" as buffer" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_op\[0\]~0 " "Info: Detected gated clock \"alu_op\[0\]~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 166 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_op\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[2\] " "Info: Detected gated clock \"alu_b_in\[2\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~24 " "Info: Detected gated clock \"alu:alu_compo\|comb~24\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[2\] " "Info: Detected gated clock \"alu_a_in\[2\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:2:G1:G3:halfadder1\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:2:G1:G3:halfadder1\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:2:G1:G3:halfadder1\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:1:G1:G3:halfadder1\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:1:G1:G3:halfadder1\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:1:G1:G3:halfadder1\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[4\] " "Info: Detected gated clock \"regFile_in\[4\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 158 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[3\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[3\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[3\]~42 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[3\]~42\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[3\]~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[3\]~41 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[3\]~41\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[3\]~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:0:G2:halfadder3\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:0:G2:halfadder3\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:0:G2:halfadder3\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~31 " "Info: Detected gated clock \"regFile_rA~31\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[28\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[28\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~10 " "Info: Detected gated clock \"alu:alu_compo\|comb~10\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_lw_mw~3 " "Info: Detected gated clock \"ctrl_lw_mw~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 224 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_lw_mw~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:11:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:11:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:11:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:10:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:10:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:10:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:9:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:9:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:9:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:8:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:8:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:8:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:7:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:7:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:7:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:6:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:6:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:6:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 349 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~83 " "Info: Detected gated clock \"regFile_rA~83\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~84 " "Info: Detected gated clock \"regFile_rA~84\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_eq:rsFD_eq_rdXM\|equal~3 " "Info: Detected gated clock \"addr_eq:rsFD_eq_rdXM\|equal~3\" as buffer" {  } { { "addr_eq.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/addr_eq.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_eq:rsFD_eq_rdXM\|equal~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~85 " "Info: Detected gated clock \"regFile_rA~85\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[29\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[29\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[27\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[27\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[30\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[30\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~82 " "Info: Detected gated clock \"regFile_rA~82\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA\[5\] " "Info: Detected gated clock \"regFile_rA\[5\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~34 " "Info: Detected gated clock \"regFile_rA~34\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[0\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[0\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~18 " "Info: Detected gated clock \"alu:alu_compo\|comb~18\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[0\]\" as buffer" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~57 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~57\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~56 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~56\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[1\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[1\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[1\]~51 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[1\]~51\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[1\]~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[1\]~50 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[1\]~50\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[1\]~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[1\]~52 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[1\]~52\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[1\]~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[1\] " "Info: Detected gated clock \"alu_a_in\[1\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~33 " "Info: Detected gated clock \"regFile_rA~33\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[2\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[2\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~32 " "Info: Detected gated clock \"regFile_rA~32\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~2 " "Info: Detected gated clock \"alu:alu_compo\|comb~2\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[2\]~47 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[2\]~47\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[2\]~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[2\]~48 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[2\]~48\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[2\]~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:0:G2:halfadder3\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:0:G2:halfadder3\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:0:G2:halfadder3\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~64 " "Info: Detected gated clock \"regFile_rA~64\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[3\] " "Info: Detected gated clock \"regFile_in\[3\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 158 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[3\]~43 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[3\]~43\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[3\]~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~65 " "Info: Detected gated clock \"regFile_rA~65\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_xm~2 " "Info: Detected gated clock \"ctrl_R_xm~2\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 227 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_xm~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_lw_mw " "Info: Detected gated clock \"ctrl_lw_mw\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 224 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_lw_mw" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[31\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[31\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~81 " "Info: Detected gated clock \"alu_a_in~81\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 164 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~68 " "Info: Detected gated clock \"regFile_rA~68\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[0\] " "Info: Detected gated clock \"regFile_in\[0\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 158 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~58 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~58\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[1\] " "Info: Detected gated clock \"regFile_in\[1\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 158 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[1\]~53 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[1\]~53\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[1\]~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~67 " "Info: Detected gated clock \"regFile_rA~67\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[2\] " "Info: Detected gated clock \"regFile_in\[2\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 158 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~87 " "Info: Detected gated clock \"regFile_rA~87\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~66 " "Info: Detected gated clock \"regFile_rA~66\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[2\]~49 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[2\]~49\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[2\]~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA\[3\] " "Info: Detected gated clock \"regFile_rA\[3\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA\[0\] " "Info: Detected gated clock \"regFile_rA\[0\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA\[1\] " "Info: Detected gated clock \"regFile_rA\[1\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA\[2\] " "Info: Detected gated clock \"regFile_rA\[2\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~9 " "Info: Detected gated clock \"comb~9\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~10 " "Info: Detected gated clock \"comb~10\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~8 " "Info: Detected gated clock \"comb~8\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "stall~24 " "Info: Detected gated clock \"stall~24\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 248 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "stall~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~11 " "Info: Detected gated clock \"comb~11\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_jr_fd~3 " "Info: Detected gated clock \"ctrl_jr_fd~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 206 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_jr_fd~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[19\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[19\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[21\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[21\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[18\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[18\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[17\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[17\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~75 " "Info: Detected gated clock \"regFile_rA~75\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[20\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[20\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~76 " "Info: Detected gated clock \"regFile_rA~76\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~77 " "Info: Detected gated clock \"regFile_rA~77\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_lw_dx~3 " "Info: Detected gated clock \"ctrl_lw_dx~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 222 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_lw_dx~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\|output register dflipflop:set_at_fall\|output 10.4 MHz 96.132 ns Internal " "Info: Clock \"clock\" has Internal fmax of 10.4 MHz between source register \"reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\|output\" and destination register \"dflipflop:set_at_fall\|output\" (period= 96.132 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "48.470 ns + Longest register register " "Info: + Longest register to register delay is 48.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\|output 1 REG LCFF_X45_Y18_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y18_N13; Fanout = 3; REG Node = 'reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:IRlatch_DX|dflipflop:\G1:31:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.455 ns) 0.859 ns Equal0~0 2 COMB LCCOMB_X45_Y18_N20 13 " "Info: 2: + IC(0.404 ns) + CELL(0.455 ns) = 0.859 ns; Loc. = LCCOMB_X45_Y18_N20; Fanout = 13; COMB Node = 'Equal0~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { reg_32:IRlatch_DX|dflipflop:\G1:31:d|output Equal0~0 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.319 ns) 2.024 ns ctrl_I_instr~1 3 COMB LCCOMB_X41_Y18_N14 1 " "Info: 3: + IC(0.846 ns) + CELL(0.319 ns) = 2.024 ns; Loc. = LCCOMB_X41_Y18_N14; Fanout = 1; COMB Node = 'ctrl_I_instr~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { Equal0~0 ctrl_I_instr~1 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.178 ns) 3.094 ns ctrl_I_instr 4 COMB LCCOMB_X41_Y18_N12 15 " "Info: 4: + IC(0.892 ns) + CELL(0.178 ns) = 3.094 ns; Loc. = LCCOMB_X41_Y18_N12; Fanout = 15; COMB Node = 'ctrl_I_instr'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { ctrl_I_instr~1 ctrl_I_instr } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.178 ns) 5.289 ns alu_b_in\[13\]~150 5 COMB LCCOMB_X50_Y20_N16 1 " "Info: 5: + IC(2.017 ns) + CELL(0.178 ns) = 5.289 ns; Loc. = LCCOMB_X50_Y20_N16; Fanout = 1; COMB Node = 'alu_b_in\[13\]~150'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { ctrl_I_instr alu_b_in[13]~150 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.178 ns) 7.517 ns alu_b_in\[13\]~152 6 COMB LCCOMB_X38_Y15_N20 3 " "Info: 6: + IC(2.050 ns) + CELL(0.178 ns) = 7.517 ns; Loc. = LCCOMB_X38_Y15_N20; Fanout = 3; COMB Node = 'alu_b_in\[13\]~152'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.228 ns" { alu_b_in[13]~150 alu_b_in[13]~152 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.322 ns) 8.151 ns alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[13\] 7 COMB LCCOMB_X38_Y15_N6 4 " "Info: 7: + IC(0.312 ns) + CELL(0.322 ns) = 8.151 ns; Loc. = LCCOMB_X38_Y15_N6; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[13\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { alu_b_in[13]~152 alu:alu_compo|carrysaveadder:addsub|opB_buffer[13] } "NODE_NAME" } } { "hw3/carrysaveadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/carrysaveadder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.521 ns) 9.485 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:12:G2:halfadder3\|sum 8 COMB LCCOMB_X35_Y15_N8 4 " "Info: 8: + IC(0.813 ns) + CELL(0.521 ns) = 9.485 ns; Loc. = LCCOMB_X35_Y15_N8; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:12:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { alu:alu_compo|carrysaveadder:addsub|opB_buffer[13] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.319 ns) 10.129 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:11:G2:halfadder3\|carryout 9 COMB LCCOMB_X35_Y15_N4 2 " "Info: 9: + IC(0.325 ns) + CELL(0.319 ns) = 10.129 ns; Loc. = LCCOMB_X35_Y15_N4; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.322 ns) 10.771 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:11:G2:halfadder3\|carryout 10 COMB LCCOMB_X35_Y15_N28 4 " "Info: 10: + IC(0.320 ns) + CELL(0.322 ns) = 10.771 ns; Loc. = LCCOMB_X35_Y15_N28; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.319 ns) 11.910 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:11:G2:halfadder3\|carryout 11 COMB LCCOMB_X37_Y15_N6 2 " "Info: 11: + IC(0.820 ns) + CELL(0.319 ns) = 11.910 ns; Loc. = LCCOMB_X37_Y15_N6; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.545 ns) 12.813 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:26:IFF3:11:G2:halfadder3\|carryout 12 COMB LCCOMB_X37_Y15_N24 2 " "Info: 12: + IC(0.358 ns) + CELL(0.545 ns) = 12.813 ns; Loc. = LCCOMB_X37_Y15_N24; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:26:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.545 ns) 13.686 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:11:G2:halfadder3\|carryout 13 COMB LCCOMB_X37_Y15_N16 2 " "Info: 13: + IC(0.328 ns) + CELL(0.545 ns) = 13.686 ns; Loc. = LCCOMB_X37_Y15_N16; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.545 ns) 14.788 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:24:IFF3:11:G2:halfadder3\|carryout 14 COMB LCCOMB_X37_Y14_N16 2 " "Info: 14: + IC(0.557 ns) + CELL(0.545 ns) = 14.788 ns; Loc. = LCCOMB_X37_Y14_N16; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:24:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.545 ns) 15.674 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:23:IFF3:11:G2:halfadder3\|carryout 15 COMB LCCOMB_X37_Y14_N26 2 " "Info: 15: + IC(0.341 ns) + CELL(0.545 ns) = 15.674 ns; Loc. = LCCOMB_X37_Y14_N26; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:23:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.521 ns) 16.505 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:22:IFF3:11:G2:halfadder3\|carryout 16 COMB LCCOMB_X37_Y14_N20 2 " "Info: 16: + IC(0.310 ns) + CELL(0.521 ns) = 16.505 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:22:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.545 ns) 17.393 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:11:G2:halfadder3\|carryout 17 COMB LCCOMB_X37_Y14_N18 2 " "Info: 17: + IC(0.343 ns) + CELL(0.545 ns) = 17.393 ns; Loc. = LCCOMB_X37_Y14_N18; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.521 ns) 18.801 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:11:G2:halfadder3\|sum 18 COMB LCCOMB_X38_Y11_N8 5 " "Info: 18: + IC(0.887 ns) + CELL(0.521 ns) = 18.801 ns; Loc. = LCCOMB_X38_Y11_N8; Fanout = 5; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:11:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.322 ns) 20.021 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|carryout 19 COMB LCCOMB_X37_Y12_N6 2 " "Info: 19: + IC(0.898 ns) + CELL(0.322 ns) = 20.021 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.322 ns) 21.191 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:9:G2:halfadder3\|carryout 20 COMB LCCOMB_X38_Y11_N2 3 " "Info: 20: + IC(0.848 ns) + CELL(0.322 ns) = 21.191 ns; Loc. = LCCOMB_X38_Y11_N2; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:9:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:9:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.178 ns) 22.251 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:16:IFF3:9:G2:halfadder3\|carryout 21 COMB LCCOMB_X38_Y12_N0 2 " "Info: 21: + IC(0.882 ns) + CELL(0.178 ns) = 22.251 ns; Loc. = LCCOMB_X38_Y12_N0; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:16:IFF3:9:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.521 ns) 23.081 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:9:G2:halfadder3\|sum 22 COMB LCCOMB_X38_Y12_N26 4 " "Info: 22: + IC(0.309 ns) + CELL(0.521 ns) = 23.081 ns; Loc. = LCCOMB_X38_Y12_N26; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:9:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:9:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.521 ns) 24.498 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|sum 23 COMB LCCOMB_X38_Y16_N20 4 " "Info: 23: + IC(0.896 ns) + CELL(0.521 ns) = 24.498 ns; Loc. = LCCOMB_X38_Y16_N20; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:9:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.544 ns) 25.384 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:9:IFF3:3:G2:halfadder3\|sum 24 COMB LCCOMB_X38_Y16_N22 3 " "Info: 24: + IC(0.342 ns) + CELL(0.544 ns) = 25.384 ns; Loc. = LCCOMB_X38_Y16_N22; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:9:IFF3:3:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.545 ns) 26.787 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:7:IFF3:1:G2:halfadder3\|sum 25 COMB LCCOMB_X42_Y16_N28 4 " "Info: 25: + IC(0.858 ns) + CELL(0.545 ns) = 26.787 ns; Loc. = LCCOMB_X42_Y16_N28; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:7:IFF3:1:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 27.278 ns alu:alu_compo\|data_result\[25\]~181 26 COMB LCCOMB_X42_Y16_N0 3 " "Info: 26: + IC(0.313 ns) + CELL(0.178 ns) = 27.278 ns; Loc. = LCCOMB_X42_Y16_N0; Fanout = 3; COMB Node = 'alu:alu_compo\|data_result\[25\]~181'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|sum alu:alu_compo|data_result[25]~181 } "NODE_NAME" } } { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.178 ns) 29.236 ns regFile_rB\[25\]~580 27 COMB LCCOMB_X46_Y20_N26 1 " "Info: 27: + IC(1.780 ns) + CELL(0.178 ns) = 29.236 ns; Loc. = LCCOMB_X46_Y20_N26; Fanout = 1; COMB Node = 'regFile_rB\[25\]~580'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { alu:alu_compo|data_result[25]~181 regFile_rB[25]~580 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 29.708 ns regFile_rB\[25\]~581 28 COMB LCCOMB_X46_Y20_N18 8 " "Info: 28: + IC(0.294 ns) + CELL(0.178 ns) = 29.708 ns; Loc. = LCCOMB_X46_Y20_N18; Fanout = 8; COMB Node = 'regFile_rB\[25\]~581'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { regFile_rB[25]~580 regFile_rB[25]~581 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.521 ns) 30.820 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:23:G2:halfadder3\|sum~2 29 COMB LCCOMB_X45_Y20_N8 7 " "Info: 29: + IC(0.591 ns) + CELL(0.521 ns) = 30.820 ns; Loc. = LCCOMB_X45_Y20_N8; Fanout = 7; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:23:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { regFile_rB[25]~581 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:23:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.322 ns) 32.321 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:20:G2:halfadder3\|carryout~1 30 COMB LCCOMB_X43_Y19_N2 3 " "Info: 30: + IC(1.179 ns) + CELL(0.322 ns) = 32.321 ns; Loc. = LCCOMB_X43_Y19_N2; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:20:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:23:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:20:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.544 ns) 34.040 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:20:G2:halfadder3\|sum~2 31 COMB LCCOMB_X45_Y20_N18 1 " "Info: 31: + IC(1.175 ns) + CELL(0.544 ns) = 34.040 ns; Loc. = LCCOMB_X45_Y20_N18; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:20:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:20:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 34.519 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:20:G2:halfadder3\|sum~3 32 COMB LCCOMB_X45_Y20_N20 6 " "Info: 32: + IC(0.301 ns) + CELL(0.178 ns) = 34.519 ns; Loc. = LCCOMB_X45_Y20_N20; Fanout = 6; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:20:G2:halfadder3\|sum~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.322 ns) 36.012 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:17:G2:halfadder3\|carryout~1 33 COMB LCCOMB_X46_Y21_N0 1 " "Info: 33: + IC(1.171 ns) + CELL(0.322 ns) = 36.012 ns; Loc. = LCCOMB_X46_Y21_N0; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:17:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.177 ns) 36.488 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:17:G2:halfadder3\|carryout~2 34 COMB LCCOMB_X46_Y21_N8 2 " "Info: 34: + IC(0.299 ns) + CELL(0.177 ns) = 36.488 ns; Loc. = LCCOMB_X46_Y21_N8; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:17:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.544 ns) 37.859 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:16:G2:halfadder3\|sum~1 35 COMB LCCOMB_X44_Y21_N26 3 " "Info: 35: + IC(0.827 ns) + CELL(0.544 ns) = 37.859 ns; Loc. = LCCOMB_X44_Y21_N26; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:16:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.521 ns) 38.714 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:16:G2:halfadder3\|sum~3 36 COMB LCCOMB_X44_Y21_N6 3 " "Info: 36: + IC(0.334 ns) + CELL(0.521 ns) = 38.714 ns; Loc. = LCCOMB_X44_Y21_N6; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:16:G2:halfadder3\|sum~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.322 ns) 39.861 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:15:IFF3:14:G2:halfadder3\|sum~7 37 COMB LCCOMB_X42_Y21_N30 2 " "Info: 37: + IC(0.825 ns) + CELL(0.322 ns) = 39.861 ns; Loc. = LCCOMB_X42_Y21_N30; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:15:IFF3:14:G2:halfadder3\|sum~7'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3|sum~7 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.521 ns) 40.685 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:12:G2:halfadder3\|sum~2 38 COMB LCCOMB_X42_Y21_N2 3 " "Info: 38: + IC(0.303 ns) + CELL(0.521 ns) = 40.685 ns; Loc. = LCCOMB_X42_Y21_N2; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:12:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3|sum~7 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.178 ns) 41.672 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:8:G2:halfadder3\|sum~7 39 COMB LCCOMB_X43_Y21_N8 3 " "Info: 39: + IC(0.809 ns) + CELL(0.178 ns) = 41.672 ns; Loc. = LCCOMB_X43_Y21_N8; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:8:G2:halfadder3\|sum~7'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:8:G2:halfadder3|sum~7 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.516 ns) 43.008 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:6:G2:halfadder3\|sum 40 COMB LCCOMB_X41_Y21_N8 1 " "Info: 40: + IC(0.820 ns) + CELL(0.516 ns) = 43.008 ns; Loc. = LCCOMB_X41_Y21_N8; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:6:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:8:G2:halfadder3|sum~7 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:6:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.322 ns) 43.638 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:4:G2:halfadder3\|sum 41 COMB LCCOMB_X41_Y21_N10 2 " "Info: 41: + IC(0.308 ns) + CELL(0.322 ns) = 43.638 ns; Loc. = LCCOMB_X41_Y21_N10; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:4:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:6:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 44.120 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:3:IFF3:2:G2:halfadder3\|sum 42 COMB LCCOMB_X41_Y21_N20 2 " "Info: 42: + IC(0.304 ns) + CELL(0.178 ns) = 44.120 ns; Loc. = LCCOMB_X41_Y21_N20; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:3:IFF3:2:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.545 ns) 44.988 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~15 43 COMB LCCOMB_X41_Y21_N0 1 " "Info: 43: + IC(0.323 ns) + CELL(0.545 ns) = 44.988 ns; Loc. = LCCOMB_X41_Y21_N0; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~15'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~15 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 45.466 ns reg_32:PC_set_val\|dflipflop:\\G1:0:d\|output~0 44 COMB LCCOMB_X41_Y21_N14 1 " "Info: 44: + IC(0.300 ns) + CELL(0.178 ns) = 45.466 ns; Loc. = LCCOMB_X41_Y21_N14; Fanout = 1; COMB Node = 'reg_32:PC_set_val\|dflipflop:\\G1:0:d\|output~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~15 reg_32:PC_set_val|dflipflop:\G1:0:d|output~0 } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.322 ns) 46.098 ns reg_32:PC_set_val\|dflipflop:\\G1:0:d\|output~1 45 COMB LCCOMB_X41_Y21_N28 13 " "Info: 45: + IC(0.310 ns) + CELL(0.322 ns) = 46.098 ns; Loc. = LCCOMB_X41_Y21_N28; Fanout = 13; COMB Node = 'reg_32:PC_set_val\|dflipflop:\\G1:0:d\|output~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { reg_32:PC_set_val|dflipflop:\G1:0:d|output~0 reg_32:PC_set_val|dflipflop:\G1:0:d|output~1 } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(0.178 ns) 48.374 ns pc_set_buff 46 COMB LCCOMB_X25_Y18_N0 1 " "Info: 46: + IC(2.098 ns) + CELL(0.178 ns) = 48.374 ns; Loc. = LCCOMB_X25_Y18_N0; Fanout = 1; COMB Node = 'pc_set_buff'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { reg_32:PC_set_val|dflipflop:\G1:0:d|output~1 pc_set_buff } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 48.470 ns dflipflop:set_at_fall\|output 47 REG LCFF_X25_Y18_N1 12 " "Info: 47: + IC(0.000 ns) + CELL(0.096 ns) = 48.470 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 12; REG Node = 'dflipflop:set_at_fall\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { pc_set_buff dflipflop:set_at_fall|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.850 ns ( 34.76 % ) " "Info: Total cell delay = 16.850 ns ( 34.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "31.620 ns ( 65.24 % ) " "Info: Total interconnect delay = 31.620 ns ( 65.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "48.470 ns" { reg_32:IRlatch_DX|dflipflop:\G1:31:d|output Equal0~0 ctrl_I_instr~1 ctrl_I_instr alu_b_in[13]~150 alu_b_in[13]~152 alu:alu_compo|carrysaveadder:addsub|opB_buffer[13] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:9:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|sum alu:alu_compo|data_result[25]~181 regFile_rB[25]~580 regFile_rB[25]~581 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:23:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:20:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3|sum~7 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:8:G2:halfadder3|sum~7 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:6:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~15 reg_32:PC_set_val|dflipflop:\G1:0:d|output~0 reg_32:PC_set_val|dflipflop:\G1:0:d|output~1 pc_set_buff dflipflop:set_at_fall|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "48.470 ns" { reg_32:IRlatch_DX|dflipflop:\G1:31:d|output {} Equal0~0 {} ctrl_I_instr~1 {} ctrl_I_instr {} alu_b_in[13]~150 {} alu_b_in[13]~152 {} alu:alu_compo|carrysaveadder:addsub|opB_buffer[13] {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:9:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:9:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|sum {} alu:alu_compo|data_result[25]~181 {} regFile_rB[25]~580 {} regFile_rB[25]~581 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:23:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:20:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~3 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~3 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3|sum~7 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:8:G2:halfadder3|sum~7 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:6:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~15 {} reg_32:PC_set_val|dflipflop:\G1:0:d|output~0 {} reg_32:PC_set_val|dflipflop:\G1:0:d|output~1 {} pc_set_buff {} dflipflop:set_at_fall|output {} } { 0.000ns 0.404ns 0.846ns 0.892ns 2.017ns 2.050ns 0.312ns 0.813ns 0.325ns 0.320ns 0.820ns 0.358ns 0.328ns 0.557ns 0.341ns 0.310ns 0.343ns 0.887ns 0.898ns 0.848ns 0.882ns 0.309ns 0.896ns 0.342ns 0.858ns 0.313ns 1.780ns 0.294ns 0.591ns 1.179ns 1.175ns 0.301ns 1.171ns 0.299ns 0.827ns 0.334ns 0.825ns 0.303ns 0.809ns 0.820ns 0.308ns 0.304ns 0.323ns 0.300ns 0.310ns 2.098ns 0.000ns } { 0.000ns 0.455ns 0.319ns 0.178ns 0.178ns 0.178ns 0.322ns 0.521ns 0.319ns 0.322ns 0.319ns 0.545ns 0.545ns 0.545ns 0.545ns 0.521ns 0.545ns 0.521ns 0.322ns 0.322ns 0.178ns 0.521ns 0.521ns 0.544ns 0.545ns 0.178ns 0.178ns 0.178ns 0.521ns 0.322ns 0.544ns 0.178ns 0.322ns 0.177ns 0.544ns 0.521ns 0.322ns 0.521ns 0.178ns 0.516ns 0.322ns 0.178ns 0.545ns 0.178ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.643 ns - Smallest " "Info: - Smallest clock skew is 0.643 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.261 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 4.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.775 ns) + CELL(0.602 ns) 4.261 ns dflipflop:set_at_fall\|output 2 REG LCFF_X25_Y18_N1 12 " "Info: 2: + IC(2.775 ns) + CELL(0.602 ns) = 4.261 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 12; REG Node = 'dflipflop:set_at_fall\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { clock dflipflop:set_at_fall|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 34.87 % ) " "Info: Total cell delay = 1.486 ns ( 34.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.775 ns ( 65.13 % ) " "Info: Total interconnect delay = 2.775 ns ( 65.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.261 ns" { clock dflipflop:set_at_fall|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.261 ns" { clock {} clock~combout {} dflipflop:set_at_fall|output {} } { 0.000ns 0.000ns 2.775ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.618 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.602 ns) 3.618 ns reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\|output 2 REG LCFF_X45_Y18_N13 3 " "Info: 2: + IC(2.132 ns) + CELL(0.602 ns) = 3.618 ns; Loc. = LCFF_X45_Y18_N13; Fanout = 3; REG Node = 'reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { clock reg_32:IRlatch_DX|dflipflop:\G1:31:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 41.07 % ) " "Info: Total cell delay = 1.486 ns ( 41.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.132 ns ( 58.93 % ) " "Info: Total interconnect delay = 2.132 ns ( 58.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.618 ns" { clock reg_32:IRlatch_DX|dflipflop:\G1:31:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.618 ns" { clock {} clock~combout {} reg_32:IRlatch_DX|dflipflop:\G1:31:d|output {} } { 0.000ns 0.000ns 2.132ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.261 ns" { clock dflipflop:set_at_fall|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.261 ns" { clock {} clock~combout {} dflipflop:set_at_fall|output {} } { 0.000ns 0.000ns 2.775ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.618 ns" { clock reg_32:IRlatch_DX|dflipflop:\G1:31:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.618 ns" { clock {} clock~combout {} reg_32:IRlatch_DX|dflipflop:\G1:31:d|output {} } { 0.000ns 0.000ns 2.132ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "48.470 ns" { reg_32:IRlatch_DX|dflipflop:\G1:31:d|output Equal0~0 ctrl_I_instr~1 ctrl_I_instr alu_b_in[13]~150 alu_b_in[13]~152 alu:alu_compo|carrysaveadder:addsub|opB_buffer[13] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:9:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|sum alu:alu_compo|data_result[25]~181 regFile_rB[25]~580 regFile_rB[25]~581 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:23:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:20:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3|sum~7 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:8:G2:halfadder3|sum~7 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:6:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~15 reg_32:PC_set_val|dflipflop:\G1:0:d|output~0 reg_32:PC_set_val|dflipflop:\G1:0:d|output~1 pc_set_buff dflipflop:set_at_fall|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "48.470 ns" { reg_32:IRlatch_DX|dflipflop:\G1:31:d|output {} Equal0~0 {} ctrl_I_instr~1 {} ctrl_I_instr {} alu_b_in[13]~150 {} alu_b_in[13]~152 {} alu:alu_compo|carrysaveadder:addsub|opB_buffer[13] {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:9:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:9:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:9:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|sum {} alu:alu_compo|data_result[25]~181 {} regFile_rB[25]~580 {} regFile_rB[25]~581 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:23:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:20:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:20:G2:halfadder3|sum~3 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:17:G2:halfadder3|carryout~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:16:G2:halfadder3|sum~3 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3|sum~7 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:8:G2:halfadder3|sum~7 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:6:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~15 {} reg_32:PC_set_val|dflipflop:\G1:0:d|output~0 {} reg_32:PC_set_val|dflipflop:\G1:0:d|output~1 {} pc_set_buff {} dflipflop:set_at_fall|output {} } { 0.000ns 0.404ns 0.846ns 0.892ns 2.017ns 2.050ns 0.312ns 0.813ns 0.325ns 0.320ns 0.820ns 0.358ns 0.328ns 0.557ns 0.341ns 0.310ns 0.343ns 0.887ns 0.898ns 0.848ns 0.882ns 0.309ns 0.896ns 0.342ns 0.858ns 0.313ns 1.780ns 0.294ns 0.591ns 1.179ns 1.175ns 0.301ns 1.171ns 0.299ns 0.827ns 0.334ns 0.825ns 0.303ns 0.809ns 0.820ns 0.308ns 0.304ns 0.323ns 0.300ns 0.310ns 2.098ns 0.000ns } { 0.000ns 0.455ns 0.319ns 0.178ns 0.178ns 0.178ns 0.322ns 0.521ns 0.319ns 0.322ns 0.319ns 0.545ns 0.545ns 0.545ns 0.545ns 0.521ns 0.545ns 0.521ns 0.322ns 0.322ns 0.178ns 0.521ns 0.521ns 0.544ns 0.545ns 0.178ns 0.178ns 0.178ns 0.521ns 0.322ns 0.544ns 0.178ns 0.322ns 0.177ns 0.544ns 0.521ns 0.322ns 0.521ns 0.178ns 0.516ns 0.322ns 0.178ns 0.545ns 0.178ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.261 ns" { clock dflipflop:set_at_fall|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.261 ns" { clock {} clock~combout {} dflipflop:set_at_fall|output {} } { 0.000ns 0.000ns 2.775ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.618 ns" { clock reg_32:IRlatch_DX|dflipflop:\G1:31:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.618 ns" { clock {} clock~combout {} reg_32:IRlatch_DX|dflipflop:\G1:31:d|output {} } { 0.000ns 0.000ns 2.132ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "reset " "Info: No valid register-to-register data paths exist for clock \"reset\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_32:Olatch_XM\|dflipflop:\\G1:5:d\|output led_ctrl:output_control\|assert_signal:assert2\|output clock 18.553 ns " "Info: Found hold time violation between source  pin or register \"reg_32:Olatch_XM\|dflipflop:\\G1:5:d\|output\" and destination pin or register \"led_ctrl:output_control\|assert_signal:assert2\|output\" for clock \"clock\" (Hold time is 18.553 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "22.526 ns + Largest " "Info: + Largest clock skew is 22.526 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 26.139 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 26.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(24.653 ns) + CELL(0.602 ns) 26.139 ns led_ctrl:output_control\|assert_signal:assert2\|output 2 REG LCFF_X47_Y14_N11 2 " "Info: 2: + IC(24.653 ns) + CELL(0.602 ns) = 26.139 ns; Loc. = LCFF_X47_Y14_N11; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert2\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.255 ns" { clock led_ctrl:output_control|assert_signal:assert2|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 5.68 % ) " "Info: Total cell delay = 1.486 ns ( 5.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.653 ns ( 94.32 % ) " "Info: Total interconnect delay = 24.653 ns ( 94.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.139 ns" { clock led_ctrl:output_control|assert_signal:assert2|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.139 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert2|output {} } { 0.000ns 0.000ns 24.653ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.613 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.127 ns) + CELL(0.602 ns) 3.613 ns reg_32:Olatch_XM\|dflipflop:\\G1:5:d\|output 2 REG LCFF_X45_Y17_N19 37 " "Info: 2: + IC(2.127 ns) + CELL(0.602 ns) = 3.613 ns; Loc. = LCFF_X45_Y17_N19; Fanout = 37; REG Node = 'reg_32:Olatch_XM\|dflipflop:\\G1:5:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:5:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 41.13 % ) " "Info: Total cell delay = 1.486 ns ( 41.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 58.87 % ) " "Info: Total interconnect delay = 2.127 ns ( 58.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:5:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.613 ns" { clock {} clock~combout {} reg_32:Olatch_XM|dflipflop:\G1:5:d|output {} } { 0.000ns 0.000ns 2.127ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.139 ns" { clock led_ctrl:output_control|assert_signal:assert2|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.139 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert2|output {} } { 0.000ns 0.000ns 24.653ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:5:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.613 ns" { clock {} clock~combout {} reg_32:Olatch_XM|dflipflop:\G1:5:d|output {} } { 0.000ns 0.000ns 2.127ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.982 ns - Shortest register register " "Info: - Shortest register to register delay is 3.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:Olatch_XM\|dflipflop:\\G1:5:d\|output 1 REG LCFF_X45_Y17_N19 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y17_N19; Fanout = 37; REG Node = 'reg_32:Olatch_XM\|dflipflop:\\G1:5:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:Olatch_XM|dflipflop:\G1:5:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.491 ns) 1.377 ns regFile_rA~63 2 COMB LCCOMB_X45_Y17_N10 1 " "Info: 2: + IC(0.886 ns) + CELL(0.491 ns) = 1.377 ns; Loc. = LCCOMB_X45_Y17_N10; Fanout = 1; COMB Node = 'regFile_rA~63'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { reg_32:Olatch_XM|dflipflop:\G1:5:d|output regFile_rA~63 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 1.855 ns regFile_rA\[5\] 3 COMB LCCOMB_X45_Y17_N24 21 " "Info: 3: + IC(0.300 ns) + CELL(0.178 ns) = 1.855 ns; Loc. = LCCOMB_X45_Y17_N24; Fanout = 21; COMB Node = 'regFile_rA\[5\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { regFile_rA~63 regFile_rA[5] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.322 ns) 3.405 ns led_ctrl:output_control\|comb~7 4 COMB LCCOMB_X47_Y14_N30 2 " "Info: 4: + IC(1.228 ns) + CELL(0.322 ns) = 3.405 ns; Loc. = LCCOMB_X47_Y14_N30; Fanout = 2; COMB Node = 'led_ctrl:output_control\|comb~7'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { regFile_rA[5] led_ctrl:output_control|comb~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.886 ns led_ctrl:output_control\|assert_signal:assert2\|output~0 5 COMB LCCOMB_X47_Y14_N10 1 " "Info: 5: + IC(0.303 ns) + CELL(0.178 ns) = 3.886 ns; Loc. = LCCOMB_X47_Y14_N10; Fanout = 1; COMB Node = 'led_ctrl:output_control\|assert_signal:assert2\|output~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { led_ctrl:output_control|comb~7 led_ctrl:output_control|assert_signal:assert2|output~0 } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.982 ns led_ctrl:output_control\|assert_signal:assert2\|output 6 REG LCFF_X47_Y14_N11 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.982 ns; Loc. = LCFF_X47_Y14_N11; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert2\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { led_ctrl:output_control|assert_signal:assert2|output~0 led_ctrl:output_control|assert_signal:assert2|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.265 ns ( 31.77 % ) " "Info: Total cell delay = 1.265 ns ( 31.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.717 ns ( 68.23 % ) " "Info: Total interconnect delay = 2.717 ns ( 68.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.982 ns" { reg_32:Olatch_XM|dflipflop:\G1:5:d|output regFile_rA~63 regFile_rA[5] led_ctrl:output_control|comb~7 led_ctrl:output_control|assert_signal:assert2|output~0 led_ctrl:output_control|assert_signal:assert2|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.982 ns" { reg_32:Olatch_XM|dflipflop:\G1:5:d|output {} regFile_rA~63 {} regFile_rA[5] {} led_ctrl:output_control|comb~7 {} led_ctrl:output_control|assert_signal:assert2|output~0 {} led_ctrl:output_control|assert_signal:assert2|output {} } { 0.000ns 0.886ns 0.300ns 1.228ns 0.303ns 0.000ns } { 0.000ns 0.491ns 0.178ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.139 ns" { clock led_ctrl:output_control|assert_signal:assert2|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.139 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert2|output {} } { 0.000ns 0.000ns 24.653ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.613 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:5:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.613 ns" { clock {} clock~combout {} reg_32:Olatch_XM|dflipflop:\G1:5:d|output {} } { 0.000ns 0.000ns 2.127ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.982 ns" { reg_32:Olatch_XM|dflipflop:\G1:5:d|output regFile_rA~63 regFile_rA[5] led_ctrl:output_control|comb~7 led_ctrl:output_control|assert_signal:assert2|output~0 led_ctrl:output_control|assert_signal:assert2|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.982 ns" { reg_32:Olatch_XM|dflipflop:\G1:5:d|output {} regFile_rA~63 {} regFile_rA[5] {} led_ctrl:output_control|comb~7 {} led_ctrl:output_control|assert_signal:assert2|output~0 {} led_ctrl:output_control|assert_signal:assert2|output {} } { 0.000ns 0.886ns 0.300ns 1.228ns 0.303ns 0.000ns } { 0.000ns 0.491ns 0.178ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "input_ctrl:input_control\|check\[0\] keyboard_in\[3\] clock 4.675 ns register " "Info: tsu for register \"input_ctrl:input_control\|check\[0\]\" (data pin = \"keyboard_in\[3\]\", clock pin = \"clock\") is 4.675 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.443 ns + Longest pin register " "Info: + Longest pin to register delay is 8.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns keyboard_in\[3\] 1 PIN PIN_W26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'keyboard_in\[3\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_in[3] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.474 ns) + CELL(0.512 ns) 7.870 ns input_ctrl:input_control\|process_0~7 2 COMB LCCOMB_X48_Y21_N28 2 " "Info: 2: + IC(6.474 ns) + CELL(0.512 ns) = 7.870 ns; Loc. = LCCOMB_X48_Y21_N28; Fanout = 2; COMB Node = 'input_ctrl:input_control\|process_0~7'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.986 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 8.347 ns input_ctrl:input_control\|check\[0\]~3 3 COMB LCCOMB_X48_Y21_N2 1 " "Info: 3: + IC(0.299 ns) + CELL(0.178 ns) = 8.347 ns; Loc. = LCCOMB_X48_Y21_N2; Fanout = 1; COMB Node = 'input_ctrl:input_control\|check\[0\]~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.443 ns input_ctrl:input_control\|check\[0\] 4 REG LCFF_X48_Y21_N3 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.443 ns; Loc. = LCFF_X48_Y21_N3; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 19.78 % ) " "Info: Total cell delay = 1.670 ns ( 19.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.773 ns ( 80.22 % ) " "Info: Total interconnect delay = 6.773 ns ( 80.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.443 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.443 ns" { keyboard_in[3] {} keyboard_in[3]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 6.474ns 0.299ns 0.000ns } { 0.000ns 0.884ns 0.512ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.730 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.244 ns) + CELL(0.602 ns) 3.730 ns input_ctrl:input_control\|check\[0\] 2 REG LCFF_X48_Y21_N3 6 " "Info: 2: + IC(2.244 ns) + CELL(0.602 ns) = 3.730 ns; Loc. = LCFF_X48_Y21_N3; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 39.84 % ) " "Info: Total cell delay = 1.486 ns ( 39.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.244 ns ( 60.16 % ) " "Info: Total interconnect delay = 2.244 ns ( 60.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.730 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.244ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.443 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.443 ns" { keyboard_in[3] {} keyboard_in[3]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 6.474ns 0.299ns 0.000ns } { 0.000ns 0.884ns 0.512ns 0.178ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.730 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.244ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock led_14\[3\] led_ctrl:output_control\|assert_signal:assert3\|output 32.759 ns register " "Info: tco from clock \"clock\" to destination pin \"led_14\[3\]\" through register \"led_ctrl:output_control\|assert_signal:assert3\|output\" is 32.759 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 26.140 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 26.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(24.654 ns) + CELL(0.602 ns) 26.140 ns led_ctrl:output_control\|assert_signal:assert3\|output 2 REG LCFF_X38_Y14_N3 2 " "Info: 2: + IC(24.654 ns) + CELL(0.602 ns) = 26.140 ns; Loc. = LCFF_X38_Y14_N3; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert3\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.256 ns" { clock led_ctrl:output_control|assert_signal:assert3|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 5.68 % ) " "Info: Total cell delay = 1.486 ns ( 5.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.654 ns ( 94.32 % ) " "Info: Total interconnect delay = 24.654 ns ( 94.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.140 ns" { clock led_ctrl:output_control|assert_signal:assert3|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.140 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert3|output {} } { 0.000ns 0.000ns 24.654ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.342 ns + Longest register pin " "Info: + Longest register to pin delay is 6.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_ctrl:output_control\|assert_signal:assert3\|output 1 REG LCFF_X38_Y14_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y14_N3; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert3\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_ctrl:output_control|assert_signal:assert3|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.492 ns) + CELL(2.850 ns) 6.342 ns led_14\[3\] 2 PIN PIN_M19 0 " "Info: 2: + IC(3.492 ns) + CELL(2.850 ns) = 6.342 ns; Loc. = PIN_M19; Fanout = 0; PIN Node = 'led_14\[3\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.342 ns" { led_ctrl:output_control|assert_signal:assert3|output led_14[3] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 44.94 % ) " "Info: Total cell delay = 2.850 ns ( 44.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.492 ns ( 55.06 % ) " "Info: Total interconnect delay = 3.492 ns ( 55.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.342 ns" { led_ctrl:output_control|assert_signal:assert3|output led_14[3] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.342 ns" { led_ctrl:output_control|assert_signal:assert3|output {} led_14[3] {} } { 0.000ns 3.492ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.140 ns" { clock led_ctrl:output_control|assert_signal:assert3|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.140 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert3|output {} } { 0.000ns 0.000ns 24.654ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.342 ns" { led_ctrl:output_control|assert_signal:assert3|output led_14[3] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.342 ns" { led_ctrl:output_control|assert_signal:assert3|output {} led_14[3] {} } { 0.000ns 3.492ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "input_ctrl:input_control\|check\[0\] keyboard_in\[1\] clock -3.443 ns register " "Info: th for register \"input_ctrl:input_control\|check\[0\]\" (data pin = \"keyboard_in\[1\]\", clock pin = \"clock\") is -3.443 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.730 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.244 ns) + CELL(0.602 ns) 3.730 ns input_ctrl:input_control\|check\[0\] 2 REG LCFF_X48_Y21_N3 6 " "Info: 2: + IC(2.244 ns) + CELL(0.602 ns) = 3.730 ns; Loc. = LCFF_X48_Y21_N3; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 39.84 % ) " "Info: Total cell delay = 1.486 ns ( 39.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.244 ns ( 60.16 % ) " "Info: Total interconnect delay = 2.244 ns ( 60.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.730 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.244ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.459 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns keyboard_in\[1\] 1 PIN PIN_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N23; Fanout = 2; PIN Node = 'keyboard_in\[1\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_in[1] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.322 ns) 6.886 ns input_ctrl:input_control\|process_0~7 2 COMB LCCOMB_X48_Y21_N28 2 " "Info: 2: + IC(5.700 ns) + CELL(0.322 ns) = 6.886 ns; Loc. = LCCOMB_X48_Y21_N28; Fanout = 2; COMB Node = 'input_ctrl:input_control\|process_0~7'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.022 ns" { keyboard_in[1] input_ctrl:input_control|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 7.363 ns input_ctrl:input_control\|check\[0\]~3 3 COMB LCCOMB_X48_Y21_N2 1 " "Info: 3: + IC(0.299 ns) + CELL(0.178 ns) = 7.363 ns; Loc. = LCCOMB_X48_Y21_N2; Fanout = 1; COMB Node = 'input_ctrl:input_control\|check\[0\]~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.459 ns input_ctrl:input_control\|check\[0\] 4 REG LCFF_X48_Y21_N3 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.459 ns; Loc. = LCFF_X48_Y21_N3; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.460 ns ( 19.57 % ) " "Info: Total cell delay = 1.460 ns ( 19.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.999 ns ( 80.43 % ) " "Info: Total interconnect delay = 5.999 ns ( 80.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.459 ns" { keyboard_in[1] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.459 ns" { keyboard_in[1] {} keyboard_in[1]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 5.700ns 0.299ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.730 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.244ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.459 ns" { keyboard_in[1] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.459 ns" { keyboard_in[1] {} keyboard_in[1]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 5.700ns 0.299ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 18:10:33 2013 " "Info: Processing ended: Fri Nov 29 18:10:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
