
****** PlanAhead v12.4
  **** Build 108585 by hdbuild on Tue Nov  9 17:32:56 MST 2010
    ** Copyright 1986-1999, 2001-2010 Xilinx, Inc. All Rights Reserved.

Release 12.4 - ngc2edif M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Release 12.4 - ngc2edif M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Reading design FPGA_main.ngc ...
WARNING:NetListWriters:298 - No output is written to FPGA_main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus period_count_mux0003<15 : 0> on block
   LTC_clockgen_NO1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus ltc_frame<14 : 0> on block
   LTC_generator_NO1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus period_count_mux0003<15 : 0> on block
   LTC_clockgen is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus ltc_frame<14 : 0> on block LTC_generator
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Mcompar_integrator_limit_cmp_gt0000_lut<14 : 0> on block digital_phase_loop
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mcompar_out_sum_limit_cmp_gt0000_lut<11
   : 0> on block digital_phase_loop is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus integrator<25 : 0> on block
   digital_phase_loop is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus integrator_limit<23 : 8> on block
   digital_phase_loop is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus phase_count_mux0001<9 : 0> on block
   digital_pll_phase_detector is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Mcompar_integrator_limit_cmp_gt0000_lut<16 : 0> on block GPS_phase_loop is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mcompar_out_sum_limit_cmp_gt0000_lut<13
   : 0> on block GPS_phase_loop is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus integrator_limit<23 : 8> on block
   GPS_phase_loop is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus integrator_mux0003<34 : 9> on block
   GPS_phase_loop is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus out_sum_mux0001<24 : 3> on block
   GPS_phase_loop is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus time_out_mux0009<21 : 3> on block
   I2C_engine is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file FPGA_main.edif ...
ngc2edif: Total memory usage is 50012 kilobytes

Release 12.4 - ngc2edif M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Release 12.4 - ngc2edif M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Reading design Chipscope.ngc ...
WARNING:NetListWriters:298 - No output is written to Chipscope.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_SRL16.U_GAND_SR
   L16/sel<11 : 0> on block Chipscope is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_SRL16.U_GAND_S
   RL16/sel<11 : 0> on block Chipscope is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_SRL16.U_GAND_S
   RL16/sel<11 : 0> on block Chipscope is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block Chipscope is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block Chipscope is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus U0/I_YES_D.U_ILA/U_STAT/DSTAT<5 : 0> on
   block Chipscope is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file Chipscope.edif ...
ngc2edif: Total memory usage is 47324 kilobytes

Release 12.4 - ngc2edif M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Release 12.4 - ngc2edif M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Reading design Chipscope_ctrl.ngc ...
WARNING:NetListWriters:298 - No output is written to Chipscope_ctrl.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   Chipscope_ctrl is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file Chipscope_ctrl.edif ...
ngc2edif: Total memory usage is 46876 kilobytes

Release 12.4 - xdl M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Loading device for application Rf_Device from file '3s250e.nph' in environment C:\Xilinx\12.4\ISE_DS\ISE\.
   "FPGA_main" is an NCD, version 3.2, device xc3s250e, package vq100, speed -5
Successfully converted design 'C:\PT8616\development_src\FPGA\FPGA_main.ncd' to 'C:\PT8616\development_src\FPGA\FPGA_main.xdl'.
INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
starting gui ...
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
