<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="279166fs"></ZoomStartTime>
      <ZoomEndTime time="1954167fs"></ZoomEndTime>
      <Cursor1Time time="1675000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="276"></NameColumnWidth>
      <ValueColumnWidth column_width="84"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="24" />
   <wvobject fp_name="/testbench/dut/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/rd_EvTID_ready" type="logic">
      <obj_property name="ElementShortName">rd_EvTID_ready</obj_property>
      <obj_property name="ObjectShortName">rd_EvTID_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/en" type="logic">
      <obj_property name="ElementShortName">en</obj_property>
      <obj_property name="ObjectShortName">en</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/rd_en1" type="logic">
      <obj_property name="ElementShortName">rd_en1</obj_property>
      <obj_property name="ObjectShortName">rd_en1</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/rd_addr1" type="array">
      <obj_property name="ElementShortName">rd_addr1[7:0]</obj_property>
      <obj_property name="ObjectShortName">rd_addr1[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/rd_data1" type="array">
      <obj_property name="ElementShortName">rd_data1[127:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data1[127:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/rd_en2" type="logic">
      <obj_property name="ElementShortName">rd_en2</obj_property>
      <obj_property name="ObjectShortName">rd_en2</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/rd_addr2" type="array">
      <obj_property name="ElementShortName">rd_addr2[7:0]</obj_property>
      <obj_property name="ObjectShortName">rd_addr2[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/rd_data2" type="array">
      <obj_property name="ElementShortName">rd_data2[127:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data2[127:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/top_rd" type="array">
      <obj_property name="ElementShortName">top_rd[127:0]</obj_property>
      <obj_property name="ObjectShortName">top_rd[127:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/rd_EvTID_DONE" type="logic">
      <obj_property name="ElementShortName">rd_EvTID_DONE</obj_property>
      <obj_property name="ObjectShortName">rd_EvTID_DONE</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/ps" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">ps[31:0]</obj_property>
      <obj_property name="ObjectShortName">ps[31:0]</obj_property>
      <obj_property name="label">rd_ps[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/ns" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">ns[31:0]</obj_property>
      <obj_property name="ObjectShortName">ns[31:0]</obj_property>
      <obj_property name="label">rd_ns[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/wr_en" type="logic">
      <obj_property name="ElementShortName">wr_en</obj_property>
      <obj_property name="ObjectShortName">wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/wr_addr" type="array">
      <obj_property name="ElementShortName">wr_addr[7:0]</obj_property>
      <obj_property name="ObjectShortName">wr_addr[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/wr_data" type="array">
      <obj_property name="ElementShortName">wr_data[127:0]</obj_property>
      <obj_property name="ObjectShortName">wr_data[127:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/hls4ml/ap_start" type="logic">
      <obj_property name="ElementShortName">ap_start</obj_property>
      <obj_property name="ObjectShortName">ap_start</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/hls4ml/fc1_input_V_ap_vld" type="logic">
      <obj_property name="ElementShortName">fc1_input_V_ap_vld</obj_property>
      <obj_property name="ObjectShortName">fc1_input_V_ap_vld</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/hls4ml/fc1_input_V" type="array">
      <obj_property name="ElementShortName">fc1_input_V[255:0]</obj_property>
      <obj_property name="ObjectShortName">fc1_input_V[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/hls4ml/layer13_out_0_V_ap_vld" type="logic">
      <obj_property name="ElementShortName">layer13_out_0_V_ap_vld</obj_property>
      <obj_property name="ObjectShortName">layer13_out_0_V_ap_vld</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/hlsOut" type="array">
      <obj_property name="ElementShortName">hlsOut[127:0]</obj_property>
      <obj_property name="ObjectShortName">hlsOut[127:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/wr_EvTID_DONE" type="logic">
      <obj_property name="ElementShortName">wr_EvTID_DONE</obj_property>
      <obj_property name="ObjectShortName">wr_EvTID_DONE</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut/top_wr" type="array">
      <obj_property name="ElementShortName">top_wr[127:0]</obj_property>
      <obj_property name="ObjectShortName">top_wr[127:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
