============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  06:47:47 pm
  Module:                 clip8
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                     Leakage   Internal  
      Gate       Instances   Area  Power (uW) Power (uW)     Library    
------------------------------------------------------------------------
HS65_LS_AND3X4           1   3.640      0.002      0.042    CORE65LPSVT 
HS65_LS_AND4X3           1   5.200      0.003      0.040    CORE65LPSVT 
HS65_LS_AO311X9          1   4.680      0.004      0.114    CORE65LPSVT 
HS65_LS_OR2X4            8  24.960      0.016      0.256    CORE65LPSVT 
------------------------------------------------------------------------
total                   11  38.480      0.024      0.451                


                                         Leakage  Leakage  Internal  Internal 
     Type      Instances  Area  Area % Power (uW) Power % Power (uW)  Power % 
------------------------------------------------------------------------------
logic                 11 38.480  100.0      0.024   100.0      0.451    100.0 
physical_cells         0  0.000    0.0      0.000     0.0      0.000      0.0 
------------------------------------------------------------------------------
total                 11 38.480  100.0      0.024   100.0      0.451    100.0 

