Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0a0ddb4fda3447b1840f25f03a6c43d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fsm_behav xil_defaultlib.tb_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncher
Compiling module xil_defaultlib.switches
Compiling module xil_defaultlib.fsm_control
Compiling module xil_defaultlib.decrement_counter
Compiling module xil_defaultlib.seven_seg_display
Compiling module xil_defaultlib.lab5_top
Compiling module xil_defaultlib.tb_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fsm_behav
