{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683979643106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683979643107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 13 12:07:22 2023 " "Processing started: Sat May 13 12:07:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683979643107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683979643107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683979643107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683979643279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683979643279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh_alu " "Found design unit 1: alu-beh_alu" {  } { { "alu.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653604 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683979653604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 13 6 " "Found 13 design units, including 6 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-beh_and_2 " "Found design unit 1: and_2-beh_and_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/my_components.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 or_2-beh_or_2 " "Found design unit 2: or_2-beh_or_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/my_components.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 xor_2-beh_xor_2 " "Found design unit 3: xor_2-beh_xor_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/my_components.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder1bit-beh_adder " "Found design unit 4: adder1bit-beh_adder" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/my_components.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mul_X_Xinv-beh_mul_X_Xinv " "Found design unit 5: mul_X_Xinv-beh_mul_X_Xinv" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/my_components.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mul_4-beh_mul_4 " "Found design unit 6: mul_4-beh_mul_4" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/my_components.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 my_components " "Found design unit 7: my_components" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/my_components.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653605 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/my_components.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653605 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_2 " "Found entity 2: or_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/my_components.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653605 ""} { "Info" "ISGN_ENTITY_NAME" "3 xor_2 " "Found entity 3: xor_2" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/my_components.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653605 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder1bit " "Found entity 4: adder1bit" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/my_components.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653605 ""} { "Info" "ISGN_ENTITY_NAME" "5 mul_X_Xinv " "Found entity 5: mul_X_Xinv" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/my_components.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653605 ""} { "Info" "ISGN_ENTITY_NAME" "6 mul_4 " "Found entity 6: mul_4" {  } { { "my_components.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/my_components.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683979653605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683979653605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683979653659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_X_Xinv mul_X_Xinv:mulA " "Elaborating entity \"mul_X_Xinv\" for hierarchy \"mul_X_Xinv:mulA\"" {  } { { "alu.vhd" "mulA" { Text "/home/ubuntu/QuartusProjects/Task2/P1/alu.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683979653661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 and_2:AND_gate " "Elaborating entity \"and_2\" for hierarchy \"and_2:AND_gate\"" {  } { { "alu.vhd" "AND_gate" { Text "/home/ubuntu/QuartusProjects/Task2/P1/alu.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683979653662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 or_2:OR_gate " "Elaborating entity \"or_2\" for hierarchy \"or_2:OR_gate\"" {  } { { "alu.vhd" "OR_gate" { Text "/home/ubuntu/QuartusProjects/Task2/P1/alu.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683979653662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2 xor_2:XOR_gate " "Elaborating entity \"xor_2\" for hierarchy \"xor_2:XOR_gate\"" {  } { { "alu.vhd" "XOR_gate" { Text "/home/ubuntu/QuartusProjects/Task2/P1/alu.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683979653663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1bit adder1bit:Adder_1bit " "Elaborating entity \"adder1bit\" for hierarchy \"adder1bit:Adder_1bit\"" {  } { { "alu.vhd" "Adder_1bit" { Text "/home/ubuntu/QuartusProjects/Task2/P1/alu.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683979653663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_4 mul_4:Output_Mux " "Elaborating entity \"mul_4\" for hierarchy \"mul_4:Output_Mux\"" {  } { { "alu.vhd" "Output_Mux" { Text "/home/ubuntu/QuartusProjects/Task2/P1/alu.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683979653664 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[2\] " "No output dependent on input pin \"s\[2\]\"" {  } { { "alu.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683979653986 "|alu|s[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[3\] " "No output dependent on input pin \"s\[3\]\"" {  } { { "alu.vhd" "" { Text "/home/ubuntu/QuartusProjects/Task2/P1/alu.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683979653986 "|alu|s[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683979653986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683979653987 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683979653987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683979653987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683979653987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "895 " "Peak virtual memory: 895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683979654025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 13 12:07:34 2023 " "Processing ended: Sat May 13 12:07:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683979654025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683979654025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683979654025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683979654025 ""}
