****************************************
Report : qor
Design : top
Version: U-2022.12-SP6
Date   : Mon May 26 20:54:50 2025
****************************************


Scenario           'scenarioFF'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              1.95
Critical Path Slack:               7.32
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.01
Critical Path Slack:               7.69
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     66
Critical Path Length:              8.34
Critical Path Slack:               1.27
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              7
Hierarchical Port Count:           1068
Leaf Cell Count:                   1227
Buf/Inv Cell Count:                  73
Buf Cell Count:                       0
Inv Cell Count:                      73
Combinational Cell Count:          1031
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              196
   Integrated Clock-Gating Cell Count:                     4
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       192
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             4303.60
Noncombinational Area:          2257.60
Buf/Inv Area:                     89.60
Total Buffer Area:                 0.00
Total Inverter Area:              89.60
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   12479.40
Net YLength:                   15719.38
----------------------------------------
Cell Area (netlist):                           6561.20
Cell Area (netlist and physical only):         6561.20
Net Length:                    28198.78


Design Rules
----------------------------------------
Total Number of Nets:              1607
Nets with Violations:                14
Max Trans Violations:                14
Max Cap Violations:                  11
----------------------------------------

1
