// Seed: 1778867476
module module_0;
  reg id_2;
  assign {1, 'b0} = id_1;
  reg id_3;
  always @* begin
    if (1 && id_2 == 1) id_3 <= id_1;
    else if (1) id_1 <= 1;
    else
      case (id_2)
        id_1:   id_3 = id_1;
        (id_1): id_2 <= id_1;
      endcase
  end
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output wire  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    output wor   id_5
);
  wire id_7;
  module_0();
endmodule
