head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.20
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.18
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.16
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.14
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.12
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.10
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.8
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.6
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.4
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.2
	binutils-2_19-branchpoint:1.2
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2007.08.30.15.13.45;	author hjl;	state Exp;
branches;
next	1.1;

1.1
date	2007.08.28.17.36.34;	author hjl;	state Exp;
branches;
next	;


desc
@@


1.2
log
@gas/testsuite/

2007-08-30  H.J. Lu  <hongjiu.lu@@intel.com>

	* gas/i386/amd.s: Add rdtscp.
	* gas/i386/amd.d: Updated.

	* gas/i386/mem-intel.d: Update invlpg for BYTE PTR.
	* gas/i386/x86-64-mem-intel.d: Likewise.

	* gas/i386/x86-64-opcode.s: Add swapgs.
	* gas/i386/x86-64-opcode.d: Updated.

opcodes/

2007-08-30  H.J. Lu  <hongjiu.lu@@intel.com>

	* i386-dis.c (INVLPG_Fixup): Removed.
	(OPC_EXT_38): New.
	(OPC_EXT_RM_5): Likewise.
	(grps): Use OPC_EXT_38.
	(opc_ext_table): Add OPC_EXT_38.
	(opc_ext_rm_table): Add OPC_EXT_RM_5.
@
text
@#source: mem.s
#as: -J
#objdump: -dw -Mintel
#name: i386 mem (Intel mode)

.*: +file format .*

Disassembly of section .text:

0+ <_start>:
[ 	]*[a-f0-9]+:	0f 01 06             	sgdtd  \[esi\]
[ 	]*[a-f0-9]+:	0f 01 0e             	sidtd  \[esi\]
[ 	]*[a-f0-9]+:	0f 01 16             	lgdtd  \[esi\]
[ 	]*[a-f0-9]+:	0f 01 1e             	lidtd  \[esi\]
[ 	]*[a-f0-9]+:	0f 01 3e             	invlpg BYTE PTR \[esi\]
[ 	]*[a-f0-9]+:	0f c7 0e             	cmpxchg8b QWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	0f c7 36             	vmptrld QWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	66 0f c7 36          	vmclear QWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	f3 0f c7 36          	vmxon  QWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	0f c7 3e             	vmptrst QWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	0f ae 06             	fxsave \[esi\]
[ 	]*[a-f0-9]+:	0f ae 0e             	fxrstor \[esi\]
[ 	]*[a-f0-9]+:	0f ae 16             	ldmxcsr DWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	0f ae 1e             	stmxcsr DWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	0f ae 3e             	clflush BYTE PTR \[esi\]
[ 	]*[a-f0-9]+:	0f 01 06             	sgdtd  \[esi\]
[ 	]*[a-f0-9]+:	0f 01 0e             	sidtd  \[esi\]
[ 	]*[a-f0-9]+:	0f 01 16             	lgdtd  \[esi\]
[ 	]*[a-f0-9]+:	0f 01 1e             	lidtd  \[esi\]
[ 	]*[a-f0-9]+:	0f 01 3e             	invlpg BYTE PTR \[esi\]
[ 	]*[a-f0-9]+:	0f c7 0e             	cmpxchg8b QWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	0f c7 36             	vmptrld QWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	66 0f c7 36          	vmclear QWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	f3 0f c7 36          	vmxon  QWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	0f c7 3e             	vmptrst QWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	0f ae 06             	fxsave \[esi\]
[ 	]*[a-f0-9]+:	0f ae 0e             	fxrstor \[esi\]
[ 	]*[a-f0-9]+:	0f ae 16             	ldmxcsr DWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	0f ae 1e             	stmxcsr DWORD PTR \[esi\]
[ 	]*[a-f0-9]+:	0f ae 3e             	clflush BYTE PTR \[esi\]
#pass
@


1.1
log
@gas/

2007-08-28  H.J. Lu  <hongjiu.lu@@intel.com>

	* config/tc-i386.c (process_suffix): Handle cmpxchg8b in
	Intel mode.

gas/testsuite/

2007-08-28  H.J. Lu  <hongjiu.lu@@intel.com>

	* gas/i386/mem.s: New. Add tests for instructions with one
	memory operand.
	* gas/i386/x86-64-mem.s: Likewise.

	* gas/i386/mem-intel.d: Updated.
	* gas/i386/mem.d: Likewise.
	* gas/i386/x86-64-mem-intel.d: Likewise.
	* gas/i386/x86-64-mem.d: Likewise.

opcodes/

2007-08-28  H.J. Lu  <hongjiu.lu@@intel.com>

	* i386-dis.c (Md): New.
	(grps): Use 0 on invlpg.  Use M on fxsave and fxrstor.  Use
	Md on ldmxcsr and stmxcsr.  Use b_mode on clflush.
	(OP_0fae): Clear bytemode for sfence.
@
text
@d15 1
a15 1
[ 	]*[a-f0-9]+:	0f 01 3e             	invlpg \[esi\]
d30 1
a30 1
[ 	]*[a-f0-9]+:	0f 01 3e             	invlpg \[esi\]
@

