
;; Function HAL_MspInit (HAL_MspInit, funcdef_no=1438, decl_uid=9919, cgraph_uid=1442, symbol_order=1448)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 68 to 38 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 r3=0x40021000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   9 r2=[r3+0x60]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  10 r2=r2|0x1                               :cortex_m4_ex
;;	  5--> b  0: i  12 [r3+0x60]=r2                            :cortex_m4_a
;;	  5--> b  0: i  13 debug_marker                            :nothing
;;	  6--> b  0: i  15 r2=[r3+0x60]                            :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  68 sp=sp-0x8                               :cortex_m4_ex
;;	  9--> b  0: i  16 r2=r2&0x1                               :cortex_m4_ex
;;	 10--> b  0: i  17 [sp]=r2                                 :cortex_m4_a
;;	 10--> b  0: i  18 debug_marker                            :nothing
;;	 11--> b  0: i  19 r2=[sp]                                 :cortex_m4_a,cortex_m4_b
;;	 11--> b  0: i  20 debug_marker                            :nothing
;;	 11--> b  0: i  21 debug_marker                            :nothing
;;	 11--> b  0: i  22 debug_marker                            :nothing
;;	 11--> b  0: i  23 debug_marker                            :nothing
;;	 12--> b  0: i  25 r2=[r3+0x58]                            :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  26 r2=r2|0x10000000                        :cortex_m4_ex
;;	 15--> b  0: i  28 [r3+0x58]=r2                            :cortex_m4_a
;;	 15--> b  0: i  29 debug_marker                            :nothing
;;	 16--> b  0: i  31 r3=[r3+0x58]                            :cortex_m4_a,cortex_m4_b
;;	 18--> b  0: i  32 r3=r3&0x10000000                        :cortex_m4_ex
;;	 19--> b  0: i  33 [sp+0x4]=r3                             :cortex_m4_a
;;	 19--> b  0: i  34 debug_marker                            :nothing
;;	 20--> b  0: i  35 r3=[sp+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 20--> b  0: i  36 debug_marker                            :nothing
;;	 20--> b  0: i  37 debug_marker                            :nothing
;;	 22--> b  0: i  77 unspec/v[0] 0                           :cortex_m4_ex
;;	 23--> b  0: i  78 sp=sp+0x8                               :cortex_m4_ex
;;	 24--> b  0: i  79 unspec[sp] 4                            :nothing
;;	 24--> b  0: i  38 {call [`HAL_PWREx_DisableUCPDDeadBattery'];return;use 0;}:cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 24
;;   new head = 5
;;   new tail = 38



starting the processing of deferred insns
ending the processing of deferred insns


HAL_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;;  ref usage 	r0={2d} r1={2d} r2={9d,6u} r3={6d,8u} r12={2d} r13={3d,12u} r14={1d,1u} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 142{115d,27u,0e} in 33{32 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 3 r3 [123])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [123])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 2 r2 [orig:113 _1 ] [113])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":72:3 106 {*iorsi3_insn}
     (nil))
(insn 12 10 13 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [123])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 2 r2 [orig:114 _2 ] [114])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:114 _2 ] [114])
        (nil)))
(debug_insn 13 12 15 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 15 13 68 2 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [123])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn/f 68 15 69 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "../Core/Src/stm32g4xx_hal_msp.c":67:1 7 {*arm_addsi3}
     (nil))
(note 69 68 16 2 NOTE_INSN_PROLOGUE_END)
(insn 16 69 17 2 (set (reg:SI 2 r2 [orig:116 _4 ] [116])
        (and:SI (reg:SI 2 r2 [orig:115 _3 ] [115])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":72:3 90 {*arm_andsi3_insn}
     (nil))
(insn 17 16 18 2 (set (mem/v/c:SI (reg/f:SI 13 sp) [1 tmpreg+0 S4 A64])
        (reg:SI 2 r2 [orig:116 _4 ] [116])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:116 _4 ] [116])
        (nil)))
(debug_insn 18 17 19 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 2 r2 [orig:121 vol.0_12 ] [121])
        (mem/v/c:SI (reg/f:SI 13 sp) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 2 r2 [orig:121 vol.0_12 ] [121])
        (nil)))
(debug_insn 20 19 21 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 25 23 26 2 (set (reg:SI 2 r2 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [123])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 28 2 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (ior:SI (reg:SI 2 r2 [orig:117 _5 ] [117])
            (const_int 268435456 [0x10000000]))) "../Core/Src/stm32g4xx_hal_msp.c":73:3 106 {*iorsi3_insn}
     (nil))
(insn 28 26 29 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [123])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 2 r2 [orig:118 _6 ] [118])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:118 _6 ] [118])
        (nil)))
(debug_insn 29 28 31 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 31 29 32 2 (set (reg:SI 3 r3 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [123])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 2 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (and:SI (reg:SI 3 r3 [orig:119 _7 ] [119])
            (const_int 268435456 [0x10000000]))) "../Core/Src/stm32g4xx_hal_msp.c":73:3 90 {*arm_andsi3_insn}
     (nil))
(insn 33 32 34 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:120 _8 ] [120])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:120 _8 ] [120])
        (nil)))
(debug_insn 34 33 35 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 3 r3 [orig:122 vol.1_15 ] [122])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 3 r3 [orig:122 vol.1_15 ] [122])
        (nil)))
(debug_insn 36 35 37 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 37 36 84 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":79:3 -1
     (nil))
(note 84 37 77 2 NOTE_INSN_EPILOGUE_BEG)
(insn 77 84 78 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":84:1 301 {blockage}
     (nil))
(insn/f 78 77 79 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":84:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn 79 78 38 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":84:1 397 {force_register_use}
     (nil))
(call_insn/j 38 79 39 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWREx_DisableUCPDDeadBattery") [flags 0x41]  <function_decl 0000000006af6100 HAL_PWREx_DisableUCPDDeadBattery>) [0 HAL_PWREx_DisableUCPDDeadBattery S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":79:3 292 {*sibcall_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWREx_DisableUCPDDeadBattery") [flags 0x41]  <function_decl 0000000006af6100 HAL_PWREx_DisableUCPDDeadBattery>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(barrier 39 38 43)
(note 43 39 0 NOTE_INSN_DELETED)

;; Function HAL_ADC_MspInit (HAL_ADC_MspInit, funcdef_no=1439, decl_uid=8608, cgraph_uid=1443, symbol_order=1449)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


HAL_ADC_MspInit

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={11d,7u} r1={9d,7u} r2={21d,13u,1e} r3={17d,14u} r4={4d,5u,1e} r5={4d,14u} r6={4d,6u} r12={12d} r13={7d,52u} r14={7d,2u} r15={8d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={9d,1u} r101={6d} r104={6d} r105={6d} r106={6d} 
;;    total ref usage 684{561d,121u,2e} in 107{101 regular + 6 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]

( 2 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 4 [r4] 13 [sp]
;; live  out 	 4 [r4] 13 [sp]

( 4 7 )->[5]->( 8 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 5 8 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 15 [pc]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 13 [sp]

( 4 )->[7]->( 5 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 13 [sp]
;; live  out 	 4 [r4] 13 [sp]

( 5 )->[8]->( 6 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 3 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 26 to worklist
  Adding insn 20 to worklist
  Adding insn 13 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 188 to worklist
  Adding insn 195 to worklist
  Adding insn 194 to worklist
  Adding insn 192 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 135 to worklist
  Adding insn 131 to worklist
  Adding insn 127 to worklist
  Adding insn 206 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 91 to worklist
  Adding insn 85 to worklist
  Adding insn 77 to worklist
  Adding insn 82 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 214 to worklist
  Adding insn 213 to worklist
  Adding insn 211 to worklist
  Adding insn 147 to worklist
  Adding insn 144 to worklist
  Adding insn 221 to worklist
  Adding insn 44 to worklist
  Adding insn 223 to worklist
  Adding insn 138 to worklist
Finished finding needed instructions:
processing block 6 lr out =  4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 212 to worklist
processing block 8 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 5 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 130 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 114 to worklist
  Adding insn 110 to worklist
  Adding insn 200 to worklist
  Adding insn 199 to worklist
  Adding insn 185 to worklist
  Adding insn 184 to worklist
  Adding insn 90 to worklist
  Adding insn 84 to worklist
  Adding insn 93 to worklist
  Adding insn 74 to worklist
  Adding insn 68 to worklist
  Adding insn 58 to worklist
  Adding insn 52 to worklist
  Adding insn 181 to worklist
  Adding insn 50 to worklist
processing block 7 lr out =  4 [r4] 13 [sp]
processing block 4 lr out =  4 [r4] 13 [sp]
  Adding insn 180 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
processing block 3 lr out =  4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
  Adding insn 193 to worklist
processing block 2 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 179 to worklist
  Adding insn 17 to worklist
  Adding insn 2 to worklist
  Adding insn 8 to worklist
  Adding insn 189 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)
;;   ======================================================
;;   -- basic block 2 from 188 to 26 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i 188 {[pre sp+=0xfffffffffffffff0]=unspec[r4] 0;use r5;use r6;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   2 r4=r0                                   :cortex_m4_ex
;;	  6--> b  0: i 189 sp=sp-0x70                              :cortex_m4_ex
;;	  7--> b  0: i   8 r1=0                                    :cortex_m4_ex
;;	  8--> b  0: i  17 r2=0x54                                 :cortex_m4_ex
;;	  9--> b  0: i 179 r0=sp+0x1c                              :cortex_m4_ex
;;	 10--> b  0: i 207 {[sp+0x8]=r1;[sp+0xc]=r1;}              :cortex_m4_ex*3
;;	 13--> b  0: i 208 {[sp+0x10]=r1;[sp+0x14]=r1;}            :cortex_m4_ex*3
;;	 16--> b  0: i  13 [sp+0x18]=r1                            :cortex_m4_a
;;	 16--> b  0: i  14 debug_marker                            :nothing
;;	 17--> b  0: i  20 {r0=call [`memset'];use 0;clobber lr;}  :cortex_m4_ex*3
;;	 17--> b  0: i  22 debug_marker                            :nothing
;;	 20--> b  0: i  23 r3=0x50000500                           :cortex_m4_a,cortex_m4_b
;;	 21--> b  0: i  24 r2=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	 23--> b  0: i  25 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	 24--> b  0: i  26 pc={(cc==0)?L218:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 24
;;   new head = 6
;;   new tail = 26

;;   ======================================================
;;   -- basic block 3 from 192 to 195 -- after reload
;;   ======================================================

;;	  2--> b  0: i 192 unspec/v[0] 0                           :cortex_m4_ex
;;	  3--> b  0: i 193 sp=sp+0x70                              :cortex_m4_ex
;;	  4--> b  0: i 194 unspec[sp] 4                            :nothing
;;	  4--> b  0: i 195 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 4
;;   new head = 192
;;   new tail = 195

;;   ======================================================
;;   -- basic block 4 from 28 to 41 -- after reload
;;   ======================================================

;;	  0--> b  0: i  28 debug_marker                            :nothing
;;	  0--> b  0: i  29 r2=0x10000                              :cortex_m4_ex
;;	  1--> b  0: i  32 r3=0xffffffff80000000                   :cortex_m4_ex
;;	  2--> b  0: i 180 r0=sp+0x1c                              :cortex_m4_ex
;;	  3--> b  0: i  30 [sp+0x1c]=r2                            :cortex_m4_a
;;	  3--> b  0: i  31 debug_marker                            :nothing
;;	  4--> b  0: i  33 [sp+0x64]=r3                            :cortex_m4_a
;;	  4--> b  0: i  34 debug_marker                            :nothing
;;	  5--> b  0: i  37 {r0=call [`HAL_RCCEx_PeriphCLKConfig'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  8--> b  0: i  41 {pc={(r0!=0)?L219:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 28
;;   new tail = 41

;;   ======================================================
;;   -- basic block 5 from 47 to 135 -- after reload
;;   ======================================================

;;	  0--> b  0: i  47 debug_marker                            :nothing
;;	  0--> b  0: i  48 debug_marker                            :nothing
;;	  0--> b  0: i  49 debug_marker                            :nothing
;;	  2--> b  0: i  50 r3=0x40021000                           :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  90 r0=0x48000400                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  51 r2=[r3+0x4c]                            :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  93 r5=`hdma_adc4'                          :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  52 r2=r2|0x4000                            :cortex_m4_ex
;;	  8--> b  0: i  54 [r3+0x4c]=r2                            :cortex_m4_a
;;	  8--> b  0: i  55 debug_marker                            :nothing
;;	  9--> b  0: i  57 r2=[r3+0x4c]                            :cortex_m4_a,cortex_m4_b
;;	 11--> b  0: i  58 r2=r2&0x4000                            :cortex_m4_ex
;;	 12--> b  0: i  59 [sp]=r2                                 :cortex_m4_a
;;	 12--> b  0: i  60 debug_marker                            :nothing
;;	 13--> b  0: i  61 r2=[sp]                                 :cortex_m4_a,cortex_m4_b
;;	 13--> b  0: i  62 debug_marker                            :nothing
;;	 13--> b  0: i  63 debug_marker                            :nothing
;;	 13--> b  0: i  64 debug_marker                            :nothing
;;	 13--> b  0: i  65 debug_marker                            :nothing
;;	 14--> b  0: i  67 r2=[r3+0x4c]                            :cortex_m4_a,cortex_m4_b
;;	 16--> b  0: i  68 r2=r2|0x2                               :cortex_m4_ex
;;	 17--> b  0: i  70 [r3+0x4c]=r2                            :cortex_m4_a
;;	 17--> b  0: i  71 debug_marker                            :nothing
;;	 18--> b  0: i  73 r3=[r3+0x4c]                            :cortex_m4_a,cortex_m4_b
;;	 20--> b  0: i  74 r3=r3&0x2                               :cortex_m4_ex
;;	 21--> b  0: i  75 [sp+0x4]=r3                             :cortex_m4_a
;;	 21--> b  0: i  76 debug_marker                            :nothing
;;	 22--> b  0: i  84 r6=0                                    :cortex_m4_ex
;;	 23--> b  0: i 184 r2=0xc000                               :cortex_m4_ex
;;	 24--> b  0: i 185 r3=0x3                                  :cortex_m4_ex
;;	 25--> b  0: i 181 r1=sp+0x8                               :cortex_m4_ex
;;	 26--> b  0: i  82 [sp+0x8]=r2                             :cortex_m4_ex*3
;;	 29--> b  0: i  85 [sp+0x10]=r6                            :cortex_m4_a
;;	 30--> b  0: i  77 r3=[sp+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 30--> b  0: i  78 debug_marker                            :nothing
;;	 30--> b  0: i  79 debug_marker                            :nothing
;;	 30--> b  0: i  80 debug_marker                            :nothing
;;	 30--> b  0: i  83 debug_marker                            :nothing
;;	 30--> b  0: i  86 debug_marker                            :nothing
;;	 32--> b  0: i  91 {call [`HAL_GPIO_Init'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 32--> b  0: i  92 debug_marker                            :nothing
;;	 35--> b  0: i 199 r2=0x40020008                           :cortex_m4_a,cortex_m4_b
;;	 36--> b  0: i 127 [r5+0x20]=r6                            :cortex_m4_a
;;	 37--> b  0: i 200 r3=0x26                                 :cortex_m4_ex
;;	 38--> b  0: i 201 {[r5]=r2;[r5+0x4]=r3;}                  :cortex_m4_ex*3
;;	 38--> b  0: i 100 debug_marker                            :nothing
;;	 41--> b  0: i 110 r2=0x80                                 :cortex_m4_ex
;;	 42--> b  0: i 114 r3=0x100                                :cortex_m4_ex
;;	 43--> b  0: i 203 {[r5+0x10]=r2;[r5+0x14]=r3;}            :cortex_m4_ex*3
;;	 46--> b  0: i 130 r0=r5                                   :cortex_m4_ex
;;	 47--> b  0: i 204 r2=0x400                                :cortex_m4_ex
;;	 48--> b  0: i 205 r3=0x20                                 :cortex_m4_ex
;;	 49--> b  0: i 202 {[r5+0x8]=r6;[r5+0xc]=r6;}              :cortex_m4_ex*3
;;	 49--> b  0: i 108 debug_marker                            :nothing
;;	 49--> b  0: i 116 debug_marker                            :nothing
;;	 52--> b  0: i 206 {[r5+0x18]=r2;[r5+0x1c]=r3;}            :cortex_m4_ex*3
;;	 52--> b  0: i 124 debug_marker                            :nothing
;;	 52--> b  0: i 128 debug_marker                            :nothing
;;	 55--> b  0: i 131 {r0=call [`HAL_DMA_Init'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 58--> b  0: i 135 {pc={(r0!=0)?L220:pc};clobber cc;}      :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 58
;;   new head = 47
;;   new tail = 135

;;   ======================================================
;;   -- basic block 6 from 141 to 214 -- after reload
;;   ======================================================

;;	  0--> b  0: i 141 debug_marker                            :nothing
;;	  0--> b  0: i 142 debug_marker                            :nothing
;;	  2--> b  0: i 144 [r4+0x54]=r5                            :cortex_m4_a
;;	  2--> b  0: i 145 debug_marker                            :nothing
;;	  3--> b  0: i 147 [r5+0x28]=r4                            :cortex_m4_a
;;	  3--> b  0: i 150 debug_marker                            :nothing
;;	  4--> b  0: i 211 unspec/v[0] 0                           :cortex_m4_ex
;;	  5--> b  0: i 212 sp=sp+0x70                              :cortex_m4_ex
;;	  6--> b  0: i 213 unspec[sp] 4                            :nothing
;;	  6--> b  0: i 214 {return;sp=sp+0x10;r4=[sp];r5=[sp+0x4];r6=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 6
;;   new head = 141
;;   new tail = 214

;;   ======================================================
;;   -- basic block 7 from 43 to 221 -- after reload
;;   ======================================================

;;	  0--> b  0: i  43 debug_marker                            :nothing
;;	  0--> b  0: i  44 {call [`Error_Handler'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  3--> b  0: i 221 pc=L45                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 43
;;   new tail = 221

;;   ======================================================
;;   -- basic block 8 from 137 to 223 -- after reload
;;   ======================================================

;;	  0--> b  0: i 137 debug_marker                            :nothing
;;	  0--> b  0: i 138 {call [`Error_Handler'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  3--> b  0: i 223 pc=L139                                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 137
;;   new tail = 223



starting the processing of deferred insns
ending the processing of deferred insns


HAL_ADC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={11d,7u} r1={9d,7u} r2={21d,13u,1e} r3={17d,14u} r4={4d,5u,1e} r5={4d,14u} r6={4d,6u} r12={12d} r13={7d,52u} r14={7d,2u} r15={8d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={9d,1u} r101={6d} r104={6d} r105={6d} r106={6d} 
;;    total ref usage 684{561d,121u,2e} in 107{101 regular + 6 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 3 7 2 NOTE_INSN_DELETED)
(note 7 15 6 2 NOTE_INSN_DELETED)
(debug_insn 6 7 188 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":94:3 -1
     (nil))
(insn/f 188 6 2 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":93:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [33  S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [33  S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [33  S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))
(insn 2 188 189 2 (set (reg/v/f:SI 4 r4 [orig:126 hadc ] [126])
        (reg:SI 0 r0 [172])) "../Core/Src/stm32g4xx_hal_msp.c":93:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [172])
        (nil)))
(insn/f 189 2 190 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -112 [0xffffffffffffff90]))) "../Core/Src/stm32g4xx_hal_msp.c":93:1 7 {*arm_addsi3}
     (nil))
(note 190 189 8 2 NOTE_INSN_PROLOGUE_END)
(insn 8 190 17 2 (set (reg:SI 1 r1 [128])
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 17 8 179 2 (set (reg:SI 2 r2)
        (const_int 84 [0x54])) "../Core/Src/stm32g4xx_hal_msp.c":95:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 179 17 207 2 (set (reg:SI 0 r0 [176])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 28 [0x1c]))) "../Core/Src/stm32g4xx_hal_msp.c":95:28 7 {*arm_addsi3}
     (nil))
(insn 207 179 208 2 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [3 GPIO_InitStruct+0 S4 A64])
                (reg:SI 1 r1 [128]))
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [3 GPIO_InitStruct+4 S4 A32])
                (reg:SI 1 r1 [128]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":94:20 412 {*thumb2_strd}
     (nil))
(insn 208 207 13 2 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 16 [0x10])) [3 GPIO_InitStruct+8 S4 A64])
                (reg:SI 1 r1 [128]))
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 20 [0x14])) [3 GPIO_InitStruct+12 S4 A32])
                (reg:SI 1 r1 [128]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":94:20 412 {*thumb2_strd}
     (nil))
(insn 13 208 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 1 r1 [128])) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 14 13 20 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":95:3 -1
     (nil))
(call_insn 20 14 22 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004e8e800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":95:28 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_RETURNED (reg/f:SI 129)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004e8e800 __builtin_memset>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 22 20 23 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":96:3 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 3 r3 [132])
        (const_int 1342178560 [0x50000500])) "../Core/Src/stm32g4xx_hal_msp.c":96:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342178560 [0x50000500])
        (nil)))
(insn 24 23 25 2 (set (reg/f:SI 2 r2 [orig:133 hadc_18(D)->Instance ] [133])
        (mem/f:SI (reg/v/f:SI 4 r4 [orig:126 hadc ] [126]) [4 hadc_18(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":96:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 4 r4 [orig:126 hadc ] [126]) [4 hadc_18(D)->Instance+0 S4 A32])
        (nil)))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:133 hadc_18(D)->Instance ] [133])
            (reg:SI 3 r3 [132]))) "../Core/Src/stm32g4xx_hal_msp.c":96:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [132])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:133 hadc_18(D)->Instance ] [133])
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:133 hadc_18(D)->Instance ] [133])
                    (const_int 1342178560 [0x50000500]))
                (nil)))))
(jump_insn 26 25 152 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 218)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":96:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 187153204 (nil)))
 -> 218)
(note 152 26 191 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 191 152 192 3 NOTE_INSN_EPILOGUE_BEG)
(insn 192 191 193 3 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":146:1 301 {blockage}
     (nil))
(insn/f 193 192 194 3 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/stm32g4xx_hal_msp.c":146:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])))
        (nil)))
(insn 194 193 195 3 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":146:1 397 {force_register_use}
     (nil))
(jump_insn 195 194 198 3 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [33  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [33  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":146:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 198 195 218)
(code_label 218 198 27 4 17 (nil) [1 uses])
(note 27 218 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 38 27 40 4 NOTE_INSN_DELETED)
(note 40 38 28 4 NOTE_INSN_DELETED)
(debug_insn 28 40 29 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":103:5 -1
     (nil))
(insn 29 28 32 4 (set (reg:SI 2 r2 [134])
        (const_int 65536 [0x10000])) "../Core/Src/stm32g4xx_hal_msp.c":103:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 65536 [0x10000])
        (nil)))
(insn 32 29 180 4 (set (reg:SI 3 r3 [135])
        (const_int -2147483648 [0xffffffff80000000])) "../Core/Src/stm32g4xx_hal_msp.c":104:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -2147483648 [0xffffffff80000000])
        (nil)))
(insn 180 32 30 4 (set (reg:SI 0 r0 [177])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 28 [0x1c]))) "../Core/Src/stm32g4xx_hal_msp.c":105:9 7 {*arm_addsi3}
     (nil))
(insn 30 180 31 4 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [1 PeriphClkInit.PeriphClockSelection+0 S4 A32])
        (reg:SI 2 r2 [134])) "../Core/Src/stm32g4xx_hal_msp.c":103:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [134])
        (nil)))
(debug_insn 31 30 33 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":104:5 -1
     (nil))
(insn 33 31 34 4 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [1 PeriphClkInit.Adc345ClockSelection+0 S4 A32])
        (reg:SI 3 r3 [135])) "../Core/Src/stm32g4xx_hal_msp.c":104:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [135])
        (nil)))
(debug_insn 34 33 37 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":105:5 -1
     (nil))
(call_insn 37 34 41 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCCEx_PeriphCLKConfig") [flags 0x41]  <function_decl 0000000006860a00 HAL_RCCEx_PeriphCLKConfig>) [0 HAL_RCCEx_PeriphCLKConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":105:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCCEx_PeriphCLKConfig") [flags 0x41]  <function_decl 0000000006860a00 HAL_RCCEx_PeriphCLKConfig>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 41 37 45 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [173])
                        (const_int 0 [0]))
                    (label_ref:SI 219)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":105:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 0 r0 [173])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 354334804 (nil))))
 -> 219)
(code_label 45 41 46 5 8 (nil) [1 uses])
(note 46 45 132 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 132 46 134 5 NOTE_INSN_DELETED)
(note 134 132 47 5 NOTE_INSN_DELETED)
(debug_insn 47 134 48 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 48 47 49 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 50 49 90 5 (set (reg/f:SI 3 r3 [138])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 90 50 51 5 (set (reg:SI 0 r0)
        (const_int 1207960576 [0x48000400])) "../Core/Src/stm32g4xx_hal_msp.c":121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 90 93 5 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 51 52 5 (set (reg/f:SI 5 r5 [170])
        (symbol_ref:SI ("hdma_adc4") [flags 0xc0]  <var_decl 00000000072b57e0 hdma_adc4>)) "../Core/Src/stm32g4xx_hal_msp.c":125:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("hdma_adc4") [flags 0xc0]  <var_decl 00000000072b57e0 hdma_adc4>)
        (nil)))
(insn 52 93 54 5 (set (reg:SI 2 r2 [orig:116 _4 ] [116])
        (ior:SI (reg:SI 2 r2 [orig:115 _3 ] [115])
            (const_int 16384 [0x4000]))) "../Core/Src/stm32g4xx_hal_msp.c":111:5 106 {*iorsi3_insn}
     (nil))
(insn 54 52 55 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 2 r2 [orig:116 _4 ] [116])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:116 _4 ] [116])
        (nil)))
(debug_insn 55 54 57 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 57 55 58 5 (set (reg:SI 2 r2 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 5 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (and:SI (reg:SI 2 r2 [orig:117 _5 ] [117])
            (const_int 16384 [0x4000]))) "../Core/Src/stm32g4xx_hal_msp.c":111:5 90 {*arm_andsi3_insn}
     (nil))
(insn 59 58 60 5 (set (mem/v/c:SI (reg/f:SI 13 sp) [1 tmpreg+0 S4 A64])
        (reg:SI 2 r2 [orig:118 _6 ] [118])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:118 _6 ] [118])
        (nil)))
(debug_insn 60 59 61 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 61 60 62 5 (set (reg:SI 2 r2 [orig:124 vol.2_25 ] [124])
        (mem/v/c:SI (reg/f:SI 13 sp) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 2 r2 [orig:124 vol.2_25 ] [124])
        (nil)))
(debug_insn 62 61 63 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 63 62 64 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 64 63 65 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 65 64 67 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 67 65 68 5 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 70 5 (set (reg:SI 2 r2 [orig:120 _8 ] [120])
        (ior:SI (reg:SI 2 r2 [orig:119 _7 ] [119])
            (const_int 2 [0x2]))) "../Core/Src/stm32g4xx_hal_msp.c":113:5 106 {*iorsi3_insn}
     (nil))
(insn 70 68 71 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 2 r2 [orig:120 _8 ] [120])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:120 _8 ] [120])
        (nil)))
(debug_insn 71 70 73 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 73 71 74 5 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 5 (set (reg:SI 3 r3 [orig:122 _10 ] [122])
        (and:SI (reg:SI 3 r3 [orig:121 _9 ] [121])
            (const_int 2 [0x2]))) "../Core/Src/stm32g4xx_hal_msp.c":113:5 90 {*arm_andsi3_insn}
     (nil))
(insn 75 74 76 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:122 _10 ] [122])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:122 _10 ] [122])
        (nil)))
(debug_insn 76 75 84 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 84 76 184 5 (set (reg:SI 6 r6 [145])
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":120:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 184 84 185 5 (set (reg:SI 2 r2 [144])
        (const_int 49152 [0xc000])) "../Core/Src/stm32g4xx_hal_msp.c":118:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 184 181 5 (set (reg:SI 3 r3 [+4 ])
        (const_int 3 [0x3])) "../Core/Src/stm32g4xx_hal_msp.c":118:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 181 185 82 5 (set (reg:SI 1 r1 [178])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":121:5 7 {*arm_addsi3}
     (nil))
(insn 82 181 85 5 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 2 r2 [144])) "../Core/Src/stm32g4xx_hal_msp.c":118:25 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 2 r2 [144])
        (nil)))
(insn 85 82 77 5 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [1 GPIO_InitStruct.Pull+0 S4 A64])
        (reg:SI 6 r6 [145])) "../Core/Src/stm32g4xx_hal_msp.c":120:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 85 78 5 (set (reg:SI 3 r3 [orig:125 vol.3_28 ] [125])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 3 r3 [orig:125 vol.3_28 ] [125])
        (nil)))
(debug_insn 78 77 79 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 79 78 80 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":118:5 -1
     (nil))
(debug_insn 80 79 83 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":119:5 -1
     (nil))
(debug_insn 83 80 86 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":120:5 -1
     (nil))
(debug_insn 86 83 91 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":121:5 -1
     (nil))
(call_insn 91 86 92 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":121:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 92 91 199 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":125:5 -1
     (nil))
(insn 199 92 127 5 (set (reg:SI 2 r2 [149])
        (const_int 1073872904 [0x40020008])) "../Core/Src/stm32g4xx_hal_msp.c":126:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 199 200 5 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                (const_int 32 [0x20])) [1 hdma_adc4.Init.Priority+0 S4 A32])
        (reg:SI 6 r6 [145])) "../Core/Src/stm32g4xx_hal_msp.c":133:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 6 r6 [145])
        (nil)))
(insn 200 127 201 5 (set (reg:SI 3 r3 [151])
        (const_int 38 [0x26])) "../Core/Src/stm32g4xx_hal_msp.c":126:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 201 200 100 5 (parallel [
            (set (mem/f/c:SI (reg/f:SI 5 r5 [170]) [13 hdma_adc4.Instance+0 S4 A32])
                (reg:SI 2 r2 [149]))
            (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                        (const_int 4 [0x4])) [1 hdma_adc4.Init.Request+0 S4 A32])
                (reg:SI 3 r3 [151]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":126:28 413 {*thumb2_strd_base}
     (expr_list:REG_DEAD (reg:SI 3 r3 [151])
        (expr_list:REG_DEAD (reg:SI 2 r2 [149])
            (nil))))
(debug_insn 100 201 110 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":127:5 -1
     (nil))
(insn 110 100 114 5 (set (reg:SI 2 r2 [157])
        (const_int 128 [0x80])) "../Core/Src/stm32g4xx_hal_msp.c":129:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 128 [0x80])
        (nil)))
(insn 114 110 203 5 (set (reg:SI 3 r3 [159])
        (const_int 256 [0x100])) "../Core/Src/stm32g4xx_hal_msp.c":130:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 256 [0x100])
        (nil)))
(insn 203 114 130 5 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                        (const_int 16 [0x10])) [1 hdma_adc4.Init.MemInc+0 S4 A32])
                (reg:SI 2 r2 [157]))
            (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                        (const_int 20 [0x14])) [1 hdma_adc4.Init.PeriphDataAlignment+0 S4 A32])
                (reg:SI 3 r3 [159]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":130:40 412 {*thumb2_strd}
     (expr_list:REG_DEAD (reg:SI 3 r3 [159])
        (expr_list:REG_DEAD (reg:SI 2 r2 [157])
            (nil))))
(insn 130 203 204 5 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [170])) "../Core/Src/stm32g4xx_hal_msp.c":134:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("hdma_adc4") [flags 0xc0]  <var_decl 00000000072b57e0 hdma_adc4>)
        (nil)))
(insn 204 130 205 5 (set (reg:SI 2 r2 [161])
        (const_int 1024 [0x400])) "../Core/Src/stm32g4xx_hal_msp.c":132:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 205 204 202 5 (set (reg:SI 3 r3 [163])
        (const_int 32 [0x20])) "../Core/Src/stm32g4xx_hal_msp.c":132:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 202 205 108 5 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                        (const_int 8 [0x8])) [1 hdma_adc4.Init.Direction+0 S4 A32])
                (reg:SI 6 r6 [145]))
            (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                        (const_int 12 [0xc])) [1 hdma_adc4.Init.PeriphInc+0 S4 A32])
                (reg:SI 6 r6 [145]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":128:30 412 {*thumb2_strd}
     (nil))
(debug_insn 108 202 116 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":129:5 -1
     (nil))
(debug_insn 116 108 206 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":131:5 -1
     (nil))
(insn 206 116 124 5 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                        (const_int 24 [0x18])) [1 hdma_adc4.Init.MemDataAlignment+0 S4 A32])
                (reg:SI 2 r2 [161]))
            (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                        (const_int 28 [0x1c])) [1 hdma_adc4.Init.Mode+0 S4 A32])
                (reg:SI 3 r3 [163]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":132:25 412 {*thumb2_strd}
     (expr_list:REG_DEAD (reg:SI 3 r3 [163])
        (expr_list:REG_DEAD (reg:SI 2 r2 [161])
            (nil))))
(debug_insn 124 206 128 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":133:5 -1
     (nil))
(debug_insn 128 124 131 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":134:5 -1
     (nil))
(call_insn 131 128 135 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 000000000687f800 HAL_DMA_Init>) [0 HAL_DMA_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":134:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 000000000687f800 HAL_DMA_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 135 131 139 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [174])
                        (const_int 0 [0]))
                    (label_ref:SI 220)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":134:8 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 0 r0 [174])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 354334804 (nil))))
 -> 220)
(code_label 139 135 140 6 9 (nil) [1 uses])
(note 140 139 141 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 141 140 142 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(debug_insn 142 141 144 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(insn 144 142 145 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:126 hadc ] [126])
                (const_int 84 [0x54])) [11 hadc_18(D)->DMA_Handle+0 S4 A32])
        (reg/f:SI 5 r5 [170])) "../Core/Src/stm32g4xx_hal_msp.c":139:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 145 144 147 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(insn 147 145 150 6 (set (mem/f/c:SI (plus:SI (reg/f:SI 5 r5 [170])
                (const_int 40 [0x28])) [16 hdma_adc4.Parent+0 S4 A32])
        (reg/v/f:SI 4 r4 [orig:126 hadc ] [126])) "../Core/Src/stm32g4xx_hal_msp.c":139:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 5 r5 [170])
        (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:126 hadc ] [126])
            (nil))))
(debug_insn 150 147 229 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(note 229 150 211 6 NOTE_INSN_EPILOGUE_BEG)
(insn 211 229 212 6 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":146:1 301 {blockage}
     (nil))
(insn/f 212 211 213 6 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/stm32g4xx_hal_msp.c":146:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])))
        (nil)))
(insn 213 212 214 6 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":146:1 397 {force_register_use}
     (nil))
(jump_insn 214 213 217 6 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [33  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [33  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":146:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 217 214 219)
(code_label 219 217 42 7 18 (nil) [1 uses])
(note 42 219 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":107:7 -1
     (nil))
(call_insn 44 43 221 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":107:7 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(jump_insn 221 44 222 7 (set (pc)
        (label_ref 45)) 284 {*arm_jump}
     (nil)
 -> 45)
(barrier 222 221 220)
(code_label 220 222 136 8 19 (nil) [1 uses])
(note 136 220 137 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 138 8 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":136:7 -1
     (nil))
(call_insn 138 137 223 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":136:7 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(jump_insn 223 138 224 8 (set (pc)
        (label_ref 139)) 284 {*arm_jump}
     (nil)
 -> 139)
(barrier 224 223 177)
(note 177 224 178 NOTE_INSN_DELETED)
(note 178 177 0 NOTE_INSN_DELETED)

;; Function HAL_ADC_MspDeInit (HAL_ADC_MspDeInit, funcdef_no=1440, decl_uid=8610, cgraph_uid=1444, symbol_order=1450)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_ADC_MspDeInit

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={5d,3u,1e} r3={6d,3u} r4={3d,3u,1e} r12={4d} r13={3d,12u} r14={3d,2u} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 229{198d,29u,2e} in 21{19 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]

( 4 3 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 48 to worklist
  Adding insn 26 to worklist
  Adding insn 22 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 41 to worklist
Finished finding needed instructions:
processing block 4 lr out =  4 [r4] 13 [sp] 14 [lr]
  Adding insn 58 to worklist
  Adding insn 25 to worklist
  Adding insn 15 to worklist
  Adding insn 20 to worklist
  Adding insn 21 to worklist
  Adding insn 13 to worklist
  Adding insn 45 to worklist
processing block 3 lr out =  4 [r4] 13 [sp] 14 [lr]
processing block 2 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 6 to 10 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 r3=0x50000500                           :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i   8 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i   9 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	  4--> b  0: i  10 pc={(cc==0)?L60:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 6
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 48 to 48 -- after reload
;;   ======================================================

;;	  2--> b  0: i  48 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 48
;;   new tail = 48

;;   ======================================================
;;   -- basic block 4 from 41 to 26 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 r2=0x40021000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  41 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  7--> b  0: i  14 r3=[r2+0x4c]                            :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  45 r4=r0                                   :cortex_m4_ex
;;	 10--> b  0: i  15 r3=r3&0xffffffffffffbfff                :cortex_m4_ex
;;	 11--> b  0: i  21 r0=0x48000400                           :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i  17 [r2+0x4c]=r3                            :cortex_m4_a
;;	 12--> b  0: i  18 debug_marker                            :nothing
;;	 13--> b  0: i  20 r1=0xc000                               :cortex_m4_ex
;;	 14--> b  0: i  22 {call [`HAL_GPIO_DeInit'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 14--> b  0: i  23 debug_marker                            :nothing
;;	 17--> b  0: i  25 r0=[r4+0x54]                            :cortex_m4_a,cortex_m4_b
;;	 19--> b  0: i  58 {sp=sp+0x8;r4=[sp];lr=[sp+0x4];}        :cortex_m4_ex*5
;;	 24--> b  0: i  26 {r0=call [`HAL_DMA_DeInit'];return;use 0;}:cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 24
;;   new head = 12
;;   new tail = 26



starting the processing of deferred insns
ending the processing of deferred insns


HAL_ADC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={5d,3u,1e} r3={6d,3u} r4={3d,3u,1e} r12={4d} r13={3d,12u} r14={3d,2u} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 229{198d,29u,2e} in 21{19 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":156:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 3 r3 [118])
        (const_int 1342178560 [0x50000500])) "../Core/Src/stm32g4xx_hal_msp.c":156:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342178560 [0x50000500])
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 2 r2 [orig:119 hadc_7(D)->Instance ] [119])
        (mem/f:SI (reg/f:SI 0 r0 [orig:117 hadc ] [117]) [4 hadc_7(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":156:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 4 r4 [orig:117 hadc ] [117]) [4 hadc_7(D)->Instance+0 S4 A32])
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:119 hadc_7(D)->Instance ] [119])
            (reg:SI 3 r3 [118]))) "../Core/Src/stm32g4xx_hal_msp.c":156:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [118])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:119 hadc_7(D)->Instance ] [119])
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:119 hadc_7(D)->Instance ] [119])
                    (const_int 1342178560 [0x50000500]))
                (nil)))))
(jump_insn 10 9 31 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 60)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":156:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 187153204 (nil)))
 -> 60)
(note 31 10 48 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(jump_insn 48 31 49 3 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 49 48 60)
(code_label 60 49 11 4 27 (nil) [1 uses])
(note 11 60 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 24 11 12 4 NOTE_INSN_DELETED)
(debug_insn 12 24 13 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":162:5 -1
     (nil))
(insn 13 12 41 4 (set (reg/f:SI 2 r2 [120])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn/f 41 13 42 4 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":155:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [33  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(note 42 41 14 4 NOTE_INSN_PROLOGUE_END)
(insn 14 42 45 4 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [120])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 14 15 4 (set (reg/v/f:SI 4 r4 [orig:117 hadc ] [117])
        (reg:SI 0 r0 [124])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [124])
        (nil)))
(insn 15 45 21 4 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -16385 [0xffffffffffffbfff]))) "../Core/Src/stm32g4xx_hal_msp.c":162:5 90 {*arm_andsi3_insn}
     (nil))
(insn 21 15 17 4 (set (reg:SI 0 r0)
        (const_int 1207960576 [0x48000400])) "../Core/Src/stm32g4xx_hal_msp.c":168:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 21 18 4 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [120])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [120])
            (nil))))
(debug_insn 18 17 20 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":168:5 -1
     (nil))
(insn 20 18 22 4 (set (reg:SI 1 r1)
        (const_int 49152 [0xc000])) "../Core/Src/stm32g4xx_hal_msp.c":168:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 22 20 23 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":168:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 23 22 25 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":171:5 -1
     (nil))
(insn 25 23 64 4 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 4 r4 [orig:117 hadc ] [117])
                (const_int 84 [0x54])) [11 hadc_7(D)->DMA_Handle+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":171:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:117 hadc ] [117])
        (nil)))
(note 64 25 58 4 NOTE_INSN_EPILOGUE_BEG)
(insn/f 58 64 26 4 (parallel [
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32]))
            (set/f (reg:SI 14 lr)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":177:1 380 {*load_multiple_with_writeback}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (expr_list:REG_CFA_RESTORE (reg:SI 14 lr)
            (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                (nil)))))
(call_insn/j 26 58 27 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_DeInit") [flags 0x41]  <function_decl 000000000687f900 HAL_DMA_DeInit>) [0 HAL_DMA_DeInit S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":171:5 293 {*sibcall_value_insn}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_DeInit") [flags 0x41]  <function_decl 000000000687f900 HAL_DMA_DeInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(barrier 27 26 36)
(note 36 27 37 NOTE_INSN_DELETED)
(note 37 36 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_MspInit (HAL_CORDIC_MspInit, funcdef_no=1441, decl_uid=8704, cgraph_uid=1445, symbol_order=1451)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_CORDIC_MspInit

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={4d,3u,1e} r3={6d,7u} r13={3d,11u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 58{33d,24u,1e} in 25{25 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 13 [sp]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 13 [sp]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 4 3 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 50 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 42 to worklist
  Adding insn 23 to worklist
  Adding insn 15 to worklist
  Adding insn 17 to worklist
  Adding insn 38 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
processing block 2 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 6 to 10 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 r3=0x40020c00                           :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i   8 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i   9 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	  4--> b  0: i  10 pc={(cc==0)?L61:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 6
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 50 to 50 -- after reload
;;   ======================================================

;;	  2--> b  0: i  50 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 50
;;   new tail = 50

rescanning insn with uid = 16.
rescanning insn with uid = 16.
rescanning insn with uid = 19.
rescanning insn with uid = 19.
;;   ======================================================
;;   -- basic block 4 from 38 to 44 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  16 r2=[r3+0x448]                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  17 r2=r2|0x8                               :cortex_m4_ex
;;	  3--> b  0: i  19 [r3+0x448]=r2                           :cortex_m4_a
;;	  4--> b  0: i  15 r3=r3+0x400                             :cortex_m4_ex
;;	  4--> b  0: i  20 debug_marker                            :nothing
;;	  5--> b  0: i  38 sp=sp-0x8                               :cortex_m4_ex
;;	  6--> b  0: i  22 r3=[r3+0x48]                            :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  23 r3=r3&0x8                               :cortex_m4_ex
;;	  9--> b  0: i  24 [sp+0x4]=r3                             :cortex_m4_a
;;	  9--> b  0: i  25 debug_marker                            :nothing
;;	 10--> b  0: i  26 r3=[sp+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  29 debug_marker                            :nothing
;;	 12--> b  0: i  41 unspec/v[0] 0                           :cortex_m4_ex
;;	 13--> b  0: i  42 sp=sp+0x8                               :cortex_m4_ex
;;	 14--> b  0: i  43 unspec[sp] 4                            :nothing
;;	 14--> b  0: i  44 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 14
;;   new head = 12
;;   new tail = 44



starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={4d,3u,1e} r3={6d,7u} r13={3d,11u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 58{33d,24u,1e} in 25{25 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":187:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 3 r3 [120])
        (const_int 1073875968 [0x40020c00])) "../Core/Src/stm32g4xx_hal_msp.c":187:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073875968 [0x40020c00])
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 2 r2 [orig:121 hcordic_8(D)->Instance ] [121])
        (mem/f:SI (reg:SI 0 r0 [125]) [23 hcordic_8(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":187:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [125])
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:121 hcordic_8(D)->Instance ] [121])
            (reg:SI 3 r3 [120]))) "../Core/Src/stm32g4xx_hal_msp.c":187:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:121 hcordic_8(D)->Instance ] [121])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:121 hcordic_8(D)->Instance ] [121])
                (const_int 1073875968 [0x40020c00]))
            (nil))))
(jump_insn 10 9 35 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 61)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":187:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 61)
(note 35 10 36 NOTE_INSN_DELETED)
(note 36 35 48 NOTE_INSN_DELETED)
(note 48 36 50 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(jump_insn 50 48 51 3 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 51 50 61)
(code_label 61 51 11 4 36 (nil) [1 uses])
(note 11 61 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(debug_insn 13 12 14 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(debug_insn 14 13 16 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 16 14 17 4 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [122])
                (const_int 1096 [0x448])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 4 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":193:5 106 {*iorsi3_insn}
     (nil))
(insn 19 17 15 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [122])
                (const_int 1096 [0x448])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])
        (reg:SI 2 r2 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:115 _3 ] [115])
        (nil)))
(insn 15 19 20 4 (set (reg/f:SI 3 r3 [122])
        (plus:SI (reg/f:SI 3 r3 [122])
            (const_int 1024 [0x400]))) "../Core/Src/stm32g4xx_hal_msp.c":193:5 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(debug_insn 20 15 38 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn/f 38 20 39 4 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "../Core/Src/stm32g4xx_hal_msp.c":186:1 7 {*arm_addsi3}
     (nil))
(note 39 38 22 4 NOTE_INSN_PROLOGUE_END)
(insn 22 39 23 4 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [122])
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 4 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (and:SI (reg:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":193:5 90 {*arm_andsi3_insn}
     (nil))
(insn 24 23 25 4 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:117 _5 ] [117])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:117 _5 ] [117])
        (nil)))
(debug_insn 25 24 26 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 26 25 29 4 (set (reg:SI 3 r3 [orig:118 vol.4_11 ] [118])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 3 r3 [orig:118 vol.4_11 ] [118])
        (nil)))
(debug_insn 29 26 63 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(note 63 29 41 4 NOTE_INSN_EPILOGUE_BEG)
(insn 41 63 42 4 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":199:1 301 {blockage}
     (nil))
(insn/f 42 41 43 4 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":199:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (nil)))
(insn 43 42 44 4 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":199:1 397 {force_register_use}
     (nil))
(jump_insn 44 43 60 4 (simple_return) "../Core/Src/stm32g4xx_hal_msp.c":199:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 60 44 0)

;; Function HAL_CORDIC_MspDeInit (HAL_CORDIC_MspDeInit, funcdef_no=1442, decl_uid=8706, cgraph_uid=1446, symbol_order=1452)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_CORDIC_MspDeInit

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={3d,3u,1e} r3={4d,3u} r13={1d,4u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 42{28d,13u,1e} in 12{12 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 31 to worklist
  Adding insn 35 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 15 to worklist
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
processing block 2 lr out =  13 [sp] 14 [lr]
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 6 to 10 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 r3=0x40020c00                           :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i   8 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i   9 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	  4--> b  0: i  10 pc={(cc==0)?L39:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 6
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 31 to 31 -- after reload
;;   ======================================================

;;	  2--> b  0: i  31 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 31
;;   new tail = 31

;;   ======================================================
;;   -- basic block 4 from 12 to 35 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 r2=0x40021000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  14 r3=[r2+0x48]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  15 r3=r3&0xfffffffffffffff7                :cortex_m4_ex
;;	  5--> b  0: i  17 [r2+0x48]=r3                            :cortex_m4_a
;;	  6--> b  0: i  35 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 12
;;   new tail = 35



starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={3d,3u,1e} r3={4d,3u} r13={1d,4u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} 
;;    total ref usage 42{28d,13u,1e} in 12{12 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 29 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 29 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":209:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 3 r3 [117])
        (const_int 1073875968 [0x40020c00])) "../Core/Src/stm32g4xx_hal_msp.c":209:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073875968 [0x40020c00])
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 2 r2 [orig:118 hcordic_6(D)->Instance ] [118])
        (mem/f:SI (reg:SI 0 r0 [121]) [23 hcordic_6(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":209:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [121])
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:118 hcordic_6(D)->Instance ] [118])
            (reg:SI 3 r3 [117]))) "../Core/Src/stm32g4xx_hal_msp.c":209:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [117])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:118 hcordic_6(D)->Instance ] [118])
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:118 hcordic_6(D)->Instance ] [118])
                    (const_int 1073875968 [0x40020c00]))
                (nil)))))
(jump_insn 10 9 21 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 39)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":209:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 39)
(note 21 10 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 21 31 3 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 31 30 32 3 (simple_return) "../Core/Src/stm32g4xx_hal_msp.c":221:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 32 31 39)
(code_label 39 32 11 4 41 (nil) [1 uses])
(note 11 39 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":215:5 -1
     (nil))
(insn 13 12 14 4 (set (reg/f:SI 2 r2 [119])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 14 13 15 4 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [119])
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 4 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -9 [0xfffffffffffffff7]))) "../Core/Src/stm32g4xx_hal_msp.c":215:5 90 {*arm_andsi3_insn}
     (nil))
(insn 17 15 42 4 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [119])
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [119])
            (nil))))
(note 42 17 35 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 35 42 38 4 (simple_return) "../Core/Src/stm32g4xx_hal_msp.c":221:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 38 35 25)
(note 25 38 26 NOTE_INSN_DELETED)
(note 26 25 0 NOTE_INSN_DELETED)

;; Function HAL_SPI_MspInit (HAL_SPI_MspInit, funcdef_no=1443, decl_uid=9054, cgraph_uid=1447, symbol_order=1453)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_SPI_MspInit

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 30 [s14] 31 [s15] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={4d,2u,1e} r2={11d,7u} r3={8d,16u} r12={2d} r13={7d,29u} r14={2d,2u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={3d,1u} r31={3d,1u} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 194{132d,61u,1e} in 61{60 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 30 [s14] 31 [s15]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 82 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 66 to worklist
  Adding insn 60 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 55 to worklist
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 24 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 98 to worklist
  Adding insn 65 to worklist
  Adding insn 59 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 31 to worklist
  Adding insn 25 to worklist
  Adding insn 77 to worklist
  Adding insn 54 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 87 to worklist
processing block 2 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 17 to worklist
  Adding insn 8 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 83 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 82 to 18 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i  82 {[pre sp+=0xfffffffffffffffc]=unspec[lr] 0;}:cortex_m4_ex*5
;;	  5--> b  0: i  15 r2=0x40013000                           :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  16 r1=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  83 sp=sp-0x24                              :cortex_m4_ex
;;	  9--> b  0: i   8 r3=0                                    :cortex_m4_ex
;;	 10--> b  0: i  17 cc=cmp(r1,r2)                           :cortex_m4_ex
;;	 11--> b  0: i  93 {[sp+0x8]=r3;[sp+0xc]=r3;}              :cortex_m4_ex*3
;;	 14--> b  0: i  94 {[sp+0x10]=r3;[sp+0x14]=r3;}            :cortex_m4_ex*3
;;	 17--> b  0: i  13 [sp+0x18]=r3                            :cortex_m4_a
;;	 17--> b  0: i  14 debug_marker                            :nothing
;;	 18--> b  0: i  18 pc={(cc==0)?L104:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 18
;;   new head = 6
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 86 to 89 -- after reload
;;   ======================================================

;;	  2--> b  0: i  86 unspec/v[0] 0                           :cortex_m4_ex
;;	  3--> b  0: i  87 sp=sp+0x24                              :cortex_m4_ex
;;	  4--> b  0: i  88 unspec[sp] 4                            :nothing
;;	  5--> b  0: i  89 {return;pc=[sp++];}                     :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 5
;;   new head = 86
;;   new tail = 89

;;   ======================================================
;;   -- basic block 4 from 20 to 100 -- after reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i  21 debug_marker                            :nothing
;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  0--> b  0: i  78 r3=r3+0x40000000                        :cortex_m4_ex
;;	  1--> b  0: i  79 r3=r3+0x21000                           :cortex_m4_ex
;;	  2--> b  0: i  54 s14=0x20000001c                         :cortex_m4_ex_v*3
;;	  5--> b  0: i  24 r2=[r3+0x60]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  65 r0=0x48001800                           :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  25 r2=r2|0x1000                            :cortex_m4_ex
;;	  9--> b  0: i  27 [r3+0x60]=r2                            :cortex_m4_a
;;	  9--> b  0: i  28 debug_marker                            :nothing
;;	 10--> b  0: i  30 r2=[r3+0x60]                            :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i  31 r2=r2&0x1000                            :cortex_m4_ex
;;	 13--> b  0: i  32 [sp]=r2                                 :cortex_m4_a
;;	 13--> b  0: i  33 debug_marker                            :nothing
;;	 14--> b  0: i  34 r2=[sp]                                 :cortex_m4_a,cortex_m4_b
;;	 14--> b  0: i  35 debug_marker                            :nothing
;;	 14--> b  0: i  36 debug_marker                            :nothing
;;	 14--> b  0: i  37 debug_marker                            :nothing
;;	 14--> b  0: i  38 debug_marker                            :nothing
;;	 15--> b  0: i  40 r2=[r3+0x4c]                            :cortex_m4_a,cortex_m4_b
;;	 17--> b  0: i  41 r2=r2|0x40                              :cortex_m4_ex
;;	 18--> b  0: i  43 [r3+0x4c]=r2                            :cortex_m4_a
;;	 18--> b  0: i  44 debug_marker                            :nothing
;;	 19--> b  0: i  46 r3=[r3+0x4c]                            :cortex_m4_a,cortex_m4_b
;;	 21--> b  0: i  47 r3=r3&0x40                              :cortex_m4_ex
;;	 22--> b  0: i  48 [sp+0x4]=r3                             :cortex_m4_a
;;	 22--> b  0: i  49 debug_marker                            :nothing
;;	 23--> b  0: i  77 r1=sp+0x8                               :cortex_m4_ex
;;	 24--> b  0: i  59 r3=0x5                                  :cortex_m4_ex
;;	 25--> b  0: i  55 [sp+0x8]=s14                            :cortex_m4_ex_v*3
;;	 28--> b  0: i  50 r2=[sp+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 28--> b  0: i  51 debug_marker                            :nothing
;;	 28--> b  0: i  52 debug_marker                            :nothing
;;	 28--> b  0: i  53 debug_marker                            :nothing
;;	 28--> b  0: i  56 debug_marker                            :nothing
;;	 28--> b  0: i  57 debug_marker                            :nothing
;;	 28--> b  0: i  58 debug_marker                            :nothing
;;	 29--> b  0: i  60 [sp+0x18]=r3                            :cortex_m4_a
;;	 29--> b  0: i  61 debug_marker                            :nothing
;;	 30--> b  0: i  66 {call [`HAL_GPIO_Init'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 33--> b  0: i  97 unspec/v[0] 0                           :cortex_m4_ex
;;	 34--> b  0: i  98 sp=sp+0x24                              :cortex_m4_ex
;;	 35--> b  0: i  99 unspec[sp] 4                            :nothing
;;	 36--> b  0: i 100 {return;pc=[sp++];}                     :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 36
;;   new head = 20
;;   new tail = 100



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SPI_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 30 [s14] 31 [s15] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={4d,2u,1e} r2={11d,7u} r3={8d,16u} r12={2d} r13={7d,29u} r14={2d,2u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={3d,1u} r31={3d,1u} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 194{132d,61u,1e} in 61{60 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 7 82 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":231:3 -1
     (nil))
(insn/f 82 6 15 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 14 lr)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":230:1 378 {*push_multi}
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn 15 82 16 2 (set (reg:SI 2 r2 [127])
        (const_int 1073819648 [0x40013000])) "../Core/Src/stm32g4xx_hal_msp.c":232:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073819648 [0x40013000])
        (nil)))
(insn 16 15 83 2 (set (reg/f:SI 1 r1 [orig:128 hspi_13(D)->Instance ] [128])
        (mem/f:SI (reg:SI 0 r0 [139]) [6 hspi_13(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":232:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [139])
        (nil)))
(insn/f 83 16 84 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -36 [0xffffffffffffffdc]))) "../Core/Src/stm32g4xx_hal_msp.c":230:1 7 {*arm_addsi3}
     (nil))
(note 84 83 8 2 NOTE_INSN_PROLOGUE_END)
(insn 8 84 17 2 (set (reg:SI 3 r3 [126])
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 17 8 93 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 1 r1 [orig:128 hspi_13(D)->Instance ] [128])
            (reg:SI 2 r2 [127]))) "../Core/Src/stm32g4xx_hal_msp.c":232:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [127])
        (expr_list:REG_DEAD (reg/f:SI 1 r1 [orig:128 hspi_13(D)->Instance ] [128])
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 1 r1 [orig:128 hspi_13(D)->Instance ] [128])
                    (const_int 1073819648 [0x40013000]))
                (nil)))))
(insn 93 17 94 2 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [3 GPIO_InitStruct+0 S4 A64])
                (reg:SI 3 r3 [126]))
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [3 GPIO_InitStruct+4 S4 A32])
                (reg:SI 3 r3 [126]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":231:20 412 {*thumb2_strd}
     (nil))
(insn 94 93 13 2 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 16 [0x10])) [3 GPIO_InitStruct+8 S4 A64])
                (reg:SI 3 r3 [126]))
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 20 [0x14])) [3 GPIO_InitStruct+12 S4 A32])
                (reg:SI 3 r3 [126]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":231:20 412 {*thumb2_strd}
     (nil))
(insn 13 94 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 3 r3 [126])) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 14 13 18 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":232:3 -1
     (nil))
(jump_insn 18 14 70 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 104)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":232:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 187153204 (nil)))
 -> 104)
(note 70 18 85 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 85 70 86 3 NOTE_INSN_EPILOGUE_BEG)
(insn 86 85 87 3 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":258:1 301 {blockage}
     (nil))
(insn/f 87 86 88 3 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 36 [0x24]))) "../Core/Src/stm32g4xx_hal_msp.c":258:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])))
        (nil)))
(insn 88 87 89 3 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":258:1 397 {force_register_use}
     (nil))
(jump_insn 89 88 92 3 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":258:1 383 {*ldr_with_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (nil))
 -> return)
(barrier 92 89 104)
(code_label 104 92 19 4 47 (nil) [1 uses])
(note 19 104 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 21 20 22 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 22 21 78 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 78 22 79 4 (set (reg/f:SI 3 r3 [129])
        (plus:SI (reg/f:SI 3 r3 [129])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 7 {*arm_addsi3}
     (nil))
(insn 79 78 54 4 (set (reg/f:SI 3 r3 [129])
        (plus:SI (reg/f:SI 3 r3 [129])
            (const_int 135168 [0x21000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const_int 1073876992 [0x40021000])
        (nil)))
(insn 54 79 24 4 (set (reg:DI 30 s14 [135])
        (const_int 8589934620 [0x20000001c])) "../Core/Src/stm32g4xx_hal_msp.c":246:25 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 8589934620 [0x20000001c])
        (nil)))
(insn 24 54 65 4 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [129])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 24 25 4 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":251:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 65 27 4 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 4096 [0x1000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 106 {*iorsi3_insn}
     (nil))
(insn 27 25 28 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [129])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 2 r2 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:115 _3 ] [115])
        (nil)))
(debug_insn 28 27 30 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 30 28 31 4 (set (reg:SI 2 r2 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [129])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 2 r2 [orig:117 _5 ] [117])
        (and:SI (reg:SI 2 r2 [orig:116 _4 ] [116])
            (const_int 4096 [0x1000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 90 {*arm_andsi3_insn}
     (nil))
(insn 32 31 33 4 (set (mem/v/c:SI (reg/f:SI 13 sp) [1 tmpreg+0 S4 A64])
        (reg:SI 2 r2 [orig:117 _5 ] [117])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:117 _5 ] [117])
        (nil)))
(debug_insn 33 32 34 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 34 33 35 4 (set (reg:SI 2 r2 [orig:122 vol.5_16 ] [122])
        (mem/v/c:SI (reg/f:SI 13 sp) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 2 r2 [orig:122 vol.5_16 ] [122])
        (nil)))
(debug_insn 35 34 36 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 38 37 40 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 40 38 41 4 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [129])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 4 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (ior:SI (reg:SI 2 r2 [orig:118 _6 ] [118])
            (const_int 64 [0x40]))) "../Core/Src/stm32g4xx_hal_msp.c":240:5 106 {*iorsi3_insn}
     (nil))
(insn 43 41 44 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [129])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 2 r2 [orig:119 _7 ] [119])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:119 _7 ] [119])
        (nil)))
(debug_insn 44 43 46 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 46 44 47 4 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [129])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 4 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (and:SI (reg:SI 3 r3 [orig:120 _8 ] [120])
            (const_int 64 [0x40]))) "../Core/Src/stm32g4xx_hal_msp.c":240:5 90 {*arm_andsi3_insn}
     (nil))
(insn 48 47 49 4 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:121 _9 ] [121])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:121 _9 ] [121])
        (nil)))
(debug_insn 49 48 77 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 77 49 59 4 (set (reg:SI 1 r1 [141])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":251:5 7 {*arm_addsi3}
     (nil))
(insn 59 77 55 4 (set (reg:SI 3 r3 [136])
        (const_int 5 [0x5])) "../Core/Src/stm32g4xx_hal_msp.c":250:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 5 [0x5])
        (nil)))
(insn 55 59 50 4 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 30 s14 [135])) "../Core/Src/stm32g4xx_hal_msp.c":246:25 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 30 s14 [135])
        (nil)))
(insn 50 55 51 4 (set (reg:SI 2 r2 [orig:123 vol.6_19 ] [123])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 2 r2 [orig:123 vol.6_19 ] [123])
        (nil)))
(debug_insn 51 50 52 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 52 51 53 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":246:5 -1
     (nil))
(debug_insn 53 52 56 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":247:5 -1
     (nil))
(debug_insn 56 53 57 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":248:5 -1
     (nil))
(debug_insn 57 56 58 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":249:5 -1
     (nil))
(debug_insn 58 57 60 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":250:5 -1
     (nil))
(insn 60 58 61 4 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 3 r3 [136])) "../Core/Src/stm32g4xx_hal_msp.c":250:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [136])
        (nil)))
(debug_insn 61 60 66 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":251:5 -1
     (nil))
(call_insn 66 61 107 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":251:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(note 107 66 97 4 NOTE_INSN_EPILOGUE_BEG)
(insn 97 107 98 4 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":258:1 301 {blockage}
     (nil))
(insn/f 98 97 99 4 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 36 [0x24]))) "../Core/Src/stm32g4xx_hal_msp.c":258:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])))
        (nil)))
(insn 99 98 100 4 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":258:1 397 {force_register_use}
     (nil))
(jump_insn 100 99 103 4 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":258:1 383 {*ldr_with_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (nil))
 -> return)
(barrier 103 100 75)
(note 75 103 76 NOTE_INSN_DELETED)
(note 76 75 0 NOTE_INSN_DELETED)

;; Function HAL_SPI_MspDeInit (HAL_SPI_MspDeInit, funcdef_no=1444, decl_uid=9056, cgraph_uid=1448, symbol_order=1454)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_SPI_MspDeInit

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={4d,3u,1e} r3={5d,3u} r12={2d} r13={1d,5u} r14={1d,1u} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 127{110d,16u,1e} in 15{14 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 12 [ip]
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 4 3 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 39 to worklist
  Adding insn 22 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 15 to worklist
  Adding insn 20 to worklist
  Adding insn 21 to worklist
  Adding insn 13 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
processing block 2 lr out =  13 [sp] 14 [lr]
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 6 to 10 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 r3=0x40013000                           :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i   8 r2=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i   9 cc=cmp(r2,r3)                           :cortex_m4_ex
;;	  4--> b  0: i  10 pc={(cc==0)?L41:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 6
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 39 to 39 -- after reload
;;   ======================================================

;;	  2--> b  0: i  39 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 39
;;   new tail = 39

;;   ======================================================
;;   -- basic block 4 from 12 to 22 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 r2=0x40021000                           :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  21 r0=0x48001800                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  14 r3=[r2+0x60]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  15 r3=r3&0xffffffffffffefff                :cortex_m4_ex
;;	  5--> b  0: i  20 r1=0x1c                                 :cortex_m4_ex
;;	  6--> b  0: i  17 [r2+0x60]=r3                            :cortex_m4_a
;;	  6--> b  0: i  18 debug_marker                            :nothing
;;	  7--> b  0: i  22 {call [`HAL_GPIO_DeInit'];return;use 0;}:cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 12
;;   new tail = 22



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SPI_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={4d,3u,1e} r3={5d,3u} r12={2d} r13={1d,5u} r14={1d,1u} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 127{110d,16u,1e} in 15{14 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 37 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 37 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":268:3 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 3 r3 [117])
        (const_int 1073819648 [0x40013000])) "../Core/Src/stm32g4xx_hal_msp.c":268:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073819648 [0x40013000])
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 2 r2 [orig:118 hspi_6(D)->Instance ] [118])
        (mem/f:SI (reg:SI 0 r0 [122]) [6 hspi_6(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":268:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [122])
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 2 r2 [orig:118 hspi_6(D)->Instance ] [118])
            (reg:SI 3 r3 [117]))) "../Core/Src/stm32g4xx_hal_msp.c":268:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [117])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:118 hspi_6(D)->Instance ] [118])
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 2 r2 [orig:118 hspi_6(D)->Instance ] [118])
                    (const_int 1073819648 [0x40013000]))
                (nil)))))
(jump_insn 10 9 27 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 41)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":268:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 187153204 (nil)))
 -> 41)
(note 27 10 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 38 27 39 3 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 39 38 40 3 (simple_return) "../Core/Src/stm32g4xx_hal_msp.c":288:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 40 39 41)
(code_label 41 40 11 4 52 (nil) [1 uses])
(note 11 41 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":274:5 -1
     (nil))
(insn 13 12 21 4 (set (reg/f:SI 2 r2 [119])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 21 13 14 4 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":281:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 21 15 4 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [119])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 20 4 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -4097 [0xffffffffffffefff]))) "../Core/Src/stm32g4xx_hal_msp.c":274:5 90 {*arm_andsi3_insn}
     (nil))
(insn 20 15 17 4 (set (reg:SI 1 r1)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":281:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 20 18 4 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [119])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [119])
            (nil))))
(debug_insn 18 17 22 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":281:5 -1
     (nil))
(call_insn/j 22 18 23 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":281:5 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 23 22 32)
(note 32 23 33 NOTE_INSN_DELETED)
(note 33 32 0 NOTE_INSN_DELETED)

;; Function HAL_TIM_Base_MspInit (HAL_TIM_Base_MspInit, funcdef_no=1445, decl_uid=9622, cgraph_uid=1449, symbol_order=1455)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


HAL_TIM_Base_MspInit

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={6d,3u} r2={10d,8u} r3={16d,19u,2e} r12={4d} r13={11d,36u} r14={3d,2u} r15={5d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 301{225d,74u,2e} in 80{78 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 8 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 3 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 4 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 8 5 6 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 102 to worklist
  Adding insn 34 to worklist
  Adding insn 66 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 129 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 72 to worklist
  Adding insn 59 to worklist
  Adding insn 115 to worklist
  Adding insn 113 to worklist
  Adding insn 56 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
Finished finding needed instructions:
processing block 6 lr out =  13 [sp] 14 [lr]
  Adding insn 121 to worklist
  Adding insn 23 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
processing block 8 lr out =  13 [sp] 14 [lr]
  Adding insn 116 to worklist
  Adding insn 114 to worklist
  Adding insn 58 to worklist
  Adding insn 47 to worklist
  Adding insn 54 to worklist
  Adding insn 41 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 39 to worklist
processing block 7 lr out =  13 [sp] 14 [lr]
  Adding insn 130 to worklist
  Adding insn 79 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
processing block 5 lr out =  13 [sp] 14 [lr]
  Adding insn 107 to worklist
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 65 to worklist
  Adding insn 64 to worklist
processing block 3 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 33 to worklist
processing block 2 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 9 to worklist
  Adding insn 7 to worklist
  Adding insn 8 to worklist
  Adding insn 103 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)
;;   ======================================================
;;   -- basic block 2 from 102 to 10 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i 102 {[pre sp+=0xfffffffffffffffc]=unspec[lr] 0;}:cortex_m4_ex*5
;;	  5--> b  0: i   8 r2=0x40012c00                           :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i   7 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i   9 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  9--> b  0: i 103 sp=sp-0x14                              :cortex_m4_ex
;;	 10--> b  0: i  10 pc={(cc==0)?L136:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 10
;;   new head = 6
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 32 to 34 -- after reload
;;   ======================================================

;;	  0--> b  0: i  32 debug_marker                            :nothing
;;	  2--> b  0: i  33 cc=cmp(r3,0x40000000)                   :cortex_m4_ex
;;	  3--> b  0: i  34 pc={(cc==0)?L137:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 32
;;   new tail = 34

;;   ======================================================
;;   -- basic block 4 from 63 to 66 -- after reload
;;   ======================================================

;;	  0--> b  0: i  63 debug_marker                            :nothing
;;	  2--> b  0: i  64 r2=0x40000c00                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  65 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  5--> b  0: i  66 pc={(cc==0)?L138:pc}                    :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 63
;;   new tail = 66

;;   ======================================================
;;   -- basic block 5 from 106 to 109 -- after reload
;;   ======================================================

;;	  2--> b  0: i 106 unspec/v[0] 0                           :cortex_m4_ex
;;	  3--> b  0: i 107 sp=sp+0x14                              :cortex_m4_ex
;;	  4--> b  0: i 108 unspec[sp] 4                            :nothing
;;	  5--> b  0: i 109 {return;pc=[sp++];}                     :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 5
;;   new head = 106
;;   new tail = 109

;;   ======================================================
;;   -- basic block 6 from 12 to 123 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 debug_marker                            :nothing
;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  15 r3=0x40021000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  16 r2=[r3+0x60]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  17 r2=r2|0x800                             :cortex_m4_ex
;;	  5--> b  0: i  19 [r3+0x60]=r2                            :cortex_m4_a
;;	  5--> b  0: i  20 debug_marker                            :nothing
;;	  6--> b  0: i  22 r3=[r3+0x60]                            :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  23 r3=r3&0x800                             :cortex_m4_ex
;;	  9--> b  0: i  24 [sp+0x4]=r3                             :cortex_m4_a
;;	  9--> b  0: i  25 debug_marker                            :nothing
;;	 10--> b  0: i  26 r3=[sp+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  27 debug_marker                            :nothing
;;	 12--> b  0: i 120 unspec/v[0] 0                           :cortex_m4_ex
;;	 13--> b  0: i 121 sp=sp+0x14                              :cortex_m4_ex
;;	 14--> b  0: i 122 unspec[sp] 4                            :nothing
;;	 15--> b  0: i 123 {return;pc=[sp++];}                     :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 15
;;   new head = 12
;;   new tail = 123

;;   ======================================================
;;   -- basic block 7 from 68 to 132 -- after reload
;;   ======================================================

;;	  0--> b  0: i  68 debug_marker                            :nothing
;;	  0--> b  0: i  69 debug_marker                            :nothing
;;	  0--> b  0: i  70 debug_marker                            :nothing
;;	  0--> b  0: i  71 r3=0x40021000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  72 r2=[r3+0x58]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  73 r2=r2|0x8                               :cortex_m4_ex
;;	  5--> b  0: i  75 [r3+0x58]=r2                            :cortex_m4_a
;;	  5--> b  0: i  76 debug_marker                            :nothing
;;	  6--> b  0: i  78 r3=[r3+0x58]                            :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  79 r3=r3&0x8                               :cortex_m4_ex
;;	  9--> b  0: i  80 [sp+0xc]=r3                             :cortex_m4_a
;;	  9--> b  0: i  81 debug_marker                            :nothing
;;	 10--> b  0: i  82 r3=[sp+0xc]                             :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i  85 debug_marker                            :nothing
;;	 12--> b  0: i 129 unspec/v[0] 0                           :cortex_m4_ex
;;	 13--> b  0: i 130 sp=sp+0x14                              :cortex_m4_ex
;;	 14--> b  0: i 131 unspec[sp] 4                            :nothing
;;	 15--> b  0: i 132 {return;pc=[sp++];}                     :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 15
;;   new head = 68
;;   new tail = 132

;;   ======================================================
;;   -- basic block 8 from 36 to 59 -- after reload
;;   ======================================================

;;	  0--> b  0: i  36 debug_marker                            :nothing
;;	  0--> b  0: i  37 debug_marker                            :nothing
;;	  0--> b  0: i  38 debug_marker                            :nothing
;;	  0--> b  0: i  39 r3=r3+0x21000                           :cortex_m4_ex
;;	  1--> b  0: i  53 r2=0                                    :cortex_m4_ex
;;	  2--> b  0: i  40 r1=[r3+0x58]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  41 r1=r1|0x1                               :cortex_m4_ex
;;	  5--> b  0: i  43 [r3+0x58]=r1                            :cortex_m4_a
;;	  5--> b  0: i  44 debug_marker                            :nothing
;;	  6--> b  0: i  46 r3=[r3+0x58]                            :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  47 r3=r3&0x1                               :cortex_m4_ex
;;	  9--> b  0: i  48 [sp+0x8]=r3                             :cortex_m4_a
;;	  9--> b  0: i  49 debug_marker                            :nothing
;;	 10--> b  0: i  55 r0=0x1c                                 :cortex_m4_ex
;;	 11--> b  0: i  54 r1=r2                                   :cortex_m4_ex
;;	 12--> b  0: i  50 r3=[sp+0x8]                             :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i  51 debug_marker                            :nothing
;;	 12--> b  0: i  52 debug_marker                            :nothing
;;	 14--> b  0: i  56 {call [`HAL_NVIC_SetPriority'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 14--> b  0: i  57 debug_marker                            :nothing
;;	 17--> b  0: i  58 r0=0x1c                                 :cortex_m4_ex
;;	 18--> b  0: i 113 unspec/v[0] 0                           :cortex_m4_ex
;;	 19--> b  0: i 114 sp=sp+0x14                              :cortex_m4_ex
;;	 20--> b  0: i 115 unspec[sp] 4                            :nothing
;;	 21--> b  0: i 116 lr=[sp++]                               :cortex_m4_a,cortex_m4_b
;;	 23--> b  0: i  59 {call [`HAL_NVIC_EnableIRQ'];return;use 0;}:cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 23
;;   new head = 36
;;   new tail = 59



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIM_Base_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={6d,3u} r2={10d,8u} r3={16d,19u,2e} r12={4d} r13={11d,36u} r14={3d,2u} r15={5d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 301{225d,74u,2e} in 80{78 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 102 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":298:3 -1
     (nil))
(insn/f 102 6 8 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 14 lr)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":297:1 378 {*push_multi}
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn 8 102 7 2 (set (reg:SI 2 r2 [130])
        (const_int 1073818624 [0x40012c00])) "../Core/Src/stm32g4xx_hal_msp.c":298:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 7 8 9 2 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 0 r0 [141]) [7 htim_base_16(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":298:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [141])
        (nil)))
(insn 9 7 103 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (reg:SI 2 r2 [130]))) "../Core/Src/stm32g4xx_hal_msp.c":298:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [130])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(insn/f 103 9 104 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -20 [0xffffffffffffffec]))) "../Core/Src/stm32g4xx_hal_msp.c":297:1 7 {*arm_addsi3}
     (nil))
(note 104 103 10 2 NOTE_INSN_PROLOGUE_END)
(jump_insn 10 104 31 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 136)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":298:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 136)
(note 31 10 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":309:8 -1
     (nil))
(insn 33 32 34 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":309:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 34 33 62 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 137)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":309:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 187153204 (nil)))
 -> 137)
(note 62 34 63 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":323:8 -1
     (nil))
(insn 64 63 65 4 (set (reg:SI 2 r2 [137])
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":323:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 65 64 66 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (reg:SI 2 r2 [137]))) "../Core/Src/stm32g4xx_hal_msp.c":323:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (expr_list:REG_DEAD (reg:SI 2 r2 [137])
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                    (const_int 1073744896 [0x40000c00]))
                (nil)))))
(jump_insn 66 65 87 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 138)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":323:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 138)
(note 87 66 105 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 105 87 106 5 NOTE_INSN_EPILOGUE_BEG)
(insn 106 105 107 5 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":335:1 301 {blockage}
     (nil))
(insn/f 107 106 108 5 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 20 [0x14]))) "../Core/Src/stm32g4xx_hal_msp.c":335:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])))
        (nil)))
(insn 108 107 109 5 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":335:1 397 {force_register_use}
     (nil))
(jump_insn 109 108 112 5 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":335:1 383 {*ldr_with_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (nil))
 -> return)
(barrier 112 109 136)
(code_label 136 112 11 6 60 (nil) [1 uses])
(note 11 136 12 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(debug_insn 13 12 14 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(debug_insn 14 13 15 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 15 14 16 6 (set (reg/f:SI 3 r3 [131])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 16 15 17 6 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [131])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 6 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 2048 [0x800]))) "../Core/Src/stm32g4xx_hal_msp.c":304:5 106 {*iorsi3_insn}
     (nil))
(insn 19 17 20 6 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [131])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 2 r2 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:115 _3 ] [115])
        (nil)))
(debug_insn 20 19 22 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 22 20 23 6 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [131])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 6 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (and:SI (reg:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 2048 [0x800]))) "../Core/Src/stm32g4xx_hal_msp.c":304:5 90 {*arm_andsi3_insn}
     (nil))
(insn 24 23 25 6 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:117 _5 ] [117])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:117 _5 ] [117])
        (nil)))
(debug_insn 25 24 26 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 26 25 27 6 (set (reg:SI 3 r3 [orig:128 vol.7_27 ] [128])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 3 r3 [orig:128 vol.7_27 ] [128])
        (nil)))
(debug_insn 27 26 143 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(note 143 27 120 6 NOTE_INSN_EPILOGUE_BEG)
(insn 120 143 121 6 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":335:1 301 {blockage}
     (nil))
(insn/f 121 120 122 6 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 20 [0x14]))) "../Core/Src/stm32g4xx_hal_msp.c":335:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])))
        (nil)))
(insn 122 121 123 6 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":335:1 397 {force_register_use}
     (nil))
(jump_insn 123 122 126 6 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":335:1 383 {*ldr_with_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (nil))
 -> return)
(barrier 126 123 138)
(code_label 138 126 67 7 62 (nil) [1 uses])
(note 67 138 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(debug_insn 69 68 70 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(debug_insn 70 69 71 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 71 70 72 7 (set (reg/f:SI 3 r3 [138])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 72 71 73 7 (set (reg:SI 2 r2 [orig:122 _10 ] [122])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 75 7 (set (reg:SI 2 r2 [orig:123 _11 ] [123])
        (ior:SI (reg:SI 2 r2 [orig:122 _10 ] [122])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":329:5 106 {*iorsi3_insn}
     (nil))
(insn 75 73 76 7 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 2 r2 [orig:123 _11 ] [123])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:123 _11 ] [123])
        (nil)))
(debug_insn 76 75 78 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 78 76 79 7 (set (reg:SI 3 r3 [orig:124 _12 ] [124])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [138])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 7 (set (reg:SI 3 r3 [orig:125 _13 ] [125])
        (and:SI (reg:SI 3 r3 [orig:124 _12 ] [124])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":329:5 90 {*arm_andsi3_insn}
     (nil))
(insn 80 79 81 7 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:125 _13 ] [125])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:125 _13 ] [125])
        (nil)))
(debug_insn 81 80 82 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 82 81 85 7 (set (reg:SI 3 r3 [orig:126 vol.9_19 ] [126])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 3 r3 [orig:126 vol.9_19 ] [126])
        (nil)))
(debug_insn 85 82 144 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(note 144 85 129 7 NOTE_INSN_EPILOGUE_BEG)
(insn 129 144 130 7 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":335:1 301 {blockage}
     (nil))
(insn/f 130 129 131 7 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 20 [0x14]))) "../Core/Src/stm32g4xx_hal_msp.c":335:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])))
        (nil)))
(insn 131 130 132 7 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":335:1 397 {force_register_use}
     (nil))
(jump_insn 132 131 135 7 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":335:1 383 {*ldr_with_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (nil))
 -> return)
(barrier 135 132 137)
(code_label 137 135 35 8 61 (nil) [1 uses])
(note 35 137 36 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 8 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 37 36 38 8 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 38 37 39 8 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 39 38 53 8 (set (reg/f:SI 3 r3 [134])
        (plus:SI (reg/f:SI 3 r3 [134])
            (const_int 135168 [0x21000]))) "../Core/Src/stm32g4xx_hal_msp.c":315:5 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 53 39 40 8 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 53 41 8 (set (reg:SI 1 r1 [orig:118 _6 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [134])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 8 (set (reg:SI 1 r1 [orig:119 _7 ] [119])
        (ior:SI (reg:SI 1 r1 [orig:118 _6 ] [118])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":315:5 106 {*iorsi3_insn}
     (nil))
(insn 43 41 44 8 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [134])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 1 r1 [orig:119 _7 ] [119])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:119 _7 ] [119])
        (nil)))
(debug_insn 44 43 46 8 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 46 44 47 8 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [134])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 8 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (and:SI (reg:SI 3 r3 [orig:120 _8 ] [120])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":315:5 90 {*arm_andsi3_insn}
     (nil))
(insn 48 47 49 8 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 tmpreg+0 S4 A64])
        (reg:SI 3 r3 [orig:121 _9 ] [121])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:121 _9 ] [121])
        (nil)))
(debug_insn 49 48 55 8 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 55 49 54 8 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 55 50 8 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 50 54 51 8 (set (reg:SI 3 r3 [orig:127 vol.8_22 ] [127])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 3 r3 [orig:127 vol.8_22 ] [127])
        (nil)))
(debug_insn 51 50 52 8 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 52 51 56 8 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":317:5 -1
     (nil))
(call_insn 56 52 57 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006885600 HAL_NVIC_SetPriority>) [0 HAL_NVIC_SetPriority S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":317:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006885600 HAL_NVIC_SetPriority>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 57 56 58 8 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":318:5 -1
     (nil))
(insn 58 57 145 8 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":318:5 728 {*thumb2_movsi_vfp}
     (nil))
(note 145 58 113 8 NOTE_INSN_EPILOGUE_BEG)
(insn 113 145 114 8 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":335:1 301 {blockage}
     (nil))
(insn/f 114 113 115 8 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 20 [0x14]))) "../Core/Src/stm32g4xx_hal_msp.c":335:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])))
        (nil)))
(insn 115 114 116 8 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":335:1 397 {force_register_use}
     (nil))
(insn/f 116 115 59 8 (set (reg:SI 14 lr)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [33  S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":335:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg:SI 14 lr)
            (nil))))
(call_insn/j 59 116 60 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006885700 HAL_NVIC_EnableIRQ>) [0 HAL_NVIC_EnableIRQ S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":318:5 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006885700 HAL_NVIC_EnableIRQ>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(barrier 60 59 96)
(note 96 60 97 NOTE_INSN_DELETED)
(note 97 96 0 NOTE_INSN_DELETED)

;; Function HAL_TIM_MspPostInit (HAL_TIM_MspPostInit, funcdef_no=1446, decl_uid=14116, cgraph_uid=1450, symbol_order=1456)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_TIM_MspPostInit

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 30 [s14] 31 [s15] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={4d,2u,1e} r2={6d,3u} r3={8d,13u} r12={2d} r13={7d,27u} r14={2d,2u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={3d,1u} r31={3d,1u} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 180{127d,52u,1e} in 48{47 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 3 [r3] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 30 [s14] 31 [s15]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 66 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 70 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 81 to worklist
  Adding insn 50 to worklist
  Adding insn 44 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 39 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 24 to worklist
Finished finding needed instructions:
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 82 to worklist
  Adding insn 49 to worklist
  Adding insn 43 to worklist
  Adding insn 31 to worklist
  Adding insn 25 to worklist
  Adding insn 61 to worklist
  Adding insn 38 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 71 to worklist
processing block 2 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 17 to worklist
  Adding insn 8 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 67 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 66 to 18 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i  66 {[pre sp+=0xfffffffffffffffc]=unspec[lr] 0;}:cortex_m4_ex*5
;;	  5--> b  0: i  15 r2=0x40000c00                           :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  16 r1=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  67 sp=sp-0x24                              :cortex_m4_ex
;;	  9--> b  0: i   8 r3=0                                    :cortex_m4_ex
;;	 10--> b  0: i  17 cc=cmp(r1,r2)                           :cortex_m4_ex
;;	 11--> b  0: i  77 {[sp+0x8]=r3;[sp+0xc]=r3;}              :cortex_m4_ex*3
;;	 14--> b  0: i  78 {[sp+0x10]=r3;[sp+0x14]=r3;}            :cortex_m4_ex*3
;;	 17--> b  0: i  13 [sp+0x18]=r3                            :cortex_m4_a
;;	 17--> b  0: i  14 debug_marker                            :nothing
;;	 18--> b  0: i  18 pc={(cc==0)?L88:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 18
;;   new head = 6
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 70 to 73 -- after reload
;;   ======================================================

;;	  2--> b  0: i  70 unspec/v[0] 0                           :cortex_m4_ex
;;	  3--> b  0: i  71 sp=sp+0x24                              :cortex_m4_ex
;;	  4--> b  0: i  72 unspec[sp] 4                            :nothing
;;	  5--> b  0: i  73 {return;pc=[sp++];}                     :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 5
;;   new head = 70
;;   new tail = 73

;;   ======================================================
;;   -- basic block 4 from 20 to 84 -- after reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i  21 debug_marker                            :nothing
;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  0--> b  0: i  62 r3=r3+0x40000000                        :cortex_m4_ex
;;	  1--> b  0: i  63 r3=r3+0x21000                           :cortex_m4_ex
;;	  2--> b  0: i  38 s14=0x200000080                         :cortex_m4_ex_v*3
;;	  5--> b  0: i  24 r2=[r3+0x4c]                            :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  49 r0=0x48001400                           :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  25 r2=r2|0x20                              :cortex_m4_ex
;;	  9--> b  0: i  27 [r3+0x4c]=r2                            :cortex_m4_a
;;	  9--> b  0: i  28 debug_marker                            :nothing
;;	 10--> b  0: i  30 r3=[r3+0x4c]                            :cortex_m4_a,cortex_m4_b
;;	 12--> b  0: i  31 r3=r3&0x20                              :cortex_m4_ex
;;	 13--> b  0: i  32 [sp+0x4]=r3                             :cortex_m4_a
;;	 13--> b  0: i  33 debug_marker                            :nothing
;;	 14--> b  0: i  61 r1=sp+0x8                               :cortex_m4_ex
;;	 15--> b  0: i  43 r3=0x6                                  :cortex_m4_ex
;;	 16--> b  0: i  39 [sp+0x8]=s14                            :cortex_m4_ex_v*3
;;	 19--> b  0: i  34 r2=[sp+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 19--> b  0: i  35 debug_marker                            :nothing
;;	 19--> b  0: i  36 debug_marker                            :nothing
;;	 19--> b  0: i  37 debug_marker                            :nothing
;;	 19--> b  0: i  40 debug_marker                            :nothing
;;	 19--> b  0: i  41 debug_marker                            :nothing
;;	 19--> b  0: i  42 debug_marker                            :nothing
;;	 20--> b  0: i  44 [sp+0x18]=r3                            :cortex_m4_a
;;	 20--> b  0: i  45 debug_marker                            :nothing
;;	 21--> b  0: i  50 {call [`HAL_GPIO_Init'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 24--> b  0: i  81 unspec/v[0] 0                           :cortex_m4_ex
;;	 25--> b  0: i  82 sp=sp+0x24                              :cortex_m4_ex
;;	 26--> b  0: i  83 unspec[sp] 4                            :nothing
;;	 27--> b  0: i  84 {return;pc=[sp++];}                     :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 27
;;   new head = 20
;;   new tail = 84



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIM_MspPostInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 30 [s14] 31 [s15] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={4d,2u,1e} r2={6d,3u} r3={8d,13u} r12={2d} r13={7d,27u} r14={2d,2u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={3d,1u} r31={3d,1u} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 180{127d,52u,1e} in 48{47 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 7 66 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":339:3 -1
     (nil))
(insn/f 66 6 15 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 14 lr)
                    ] UNSPEC_PUSH_MULT))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":338:1 378 {*push_multi}
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn 15 66 16 2 (set (reg:SI 2 r2 [122])
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":340:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 16 15 67 2 (set (reg/f:SI 1 r1 [orig:123 htim_9(D)->Instance ] [123])
        (mem/f:SI (reg:SI 0 r0 [131]) [7 htim_9(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":340:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [131])
        (nil)))
(insn/f 67 16 68 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -36 [0xffffffffffffffdc]))) "../Core/Src/stm32g4xx_hal_msp.c":338:1 7 {*arm_addsi3}
     (nil))
(note 68 67 8 2 NOTE_INSN_PROLOGUE_END)
(insn 8 68 17 2 (set (reg:SI 3 r3 [121])
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 17 8 77 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 1 r1 [orig:123 htim_9(D)->Instance ] [123])
            (reg:SI 2 r2 [122]))) "../Core/Src/stm32g4xx_hal_msp.c":340:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [122])
        (expr_list:REG_DEAD (reg/f:SI 1 r1 [orig:123 htim_9(D)->Instance ] [123])
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 1 r1 [orig:123 htim_9(D)->Instance ] [123])
                    (const_int 1073744896 [0x40000c00]))
                (nil)))))
(insn 77 17 78 2 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [3 GPIO_InitStruct+0 S4 A64])
                (reg:SI 3 r3 [121]))
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [3 GPIO_InitStruct+4 S4 A32])
                (reg:SI 3 r3 [121]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":339:20 412 {*thumb2_strd}
     (nil))
(insn 78 77 13 2 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 16 [0x10])) [3 GPIO_InitStruct+8 S4 A64])
                (reg:SI 3 r3 [121]))
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 20 [0x14])) [3 GPIO_InitStruct+12 S4 A32])
                (reg:SI 3 r3 [121]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":339:20 412 {*thumb2_strd}
     (nil))
(insn 13 78 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 3 r3 [121])) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 14 13 18 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":340:3 -1
     (nil))
(jump_insn 18 14 54 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 88)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":340:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 187153204 (nil)))
 -> 88)
(note 54 18 69 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 69 54 70 3 NOTE_INSN_EPILOGUE_BEG)
(insn 70 69 71 3 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":362:1 301 {blockage}
     (nil))
(insn/f 71 70 72 3 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 36 [0x24]))) "../Core/Src/stm32g4xx_hal_msp.c":362:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])))
        (nil)))
(insn 72 71 73 3 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":362:1 397 {force_register_use}
     (nil))
(jump_insn 73 72 76 3 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":362:1 383 {*ldr_with_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (nil))
 -> return)
(barrier 76 73 88)
(code_label 88 76 19 4 68 (nil) [1 uses])
(note 19 88 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 21 20 22 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 22 21 62 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 62 22 63 4 (set (reg/f:SI 3 r3 [124])
        (plus:SI (reg/f:SI 3 r3 [124])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 7 {*arm_addsi3}
     (nil))
(insn 63 62 38 4 (set (reg/f:SI 3 r3 [124])
        (plus:SI (reg/f:SI 3 r3 [124])
            (const_int 135168 [0x21000]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const_int 1073876992 [0x40021000])
        (nil)))
(insn 38 63 24 4 (set (reg:DI 30 s14 [127])
        (const_int 8589934720 [0x200000080])) "../Core/Src/stm32g4xx_hal_msp.c":350:25 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 8589934720 [0x200000080])
        (nil)))
(insn 24 38 49 4 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [124])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 24 25 4 (set (reg:SI 0 r0)
        (const_int 1207964672 [0x48001400])) "../Core/Src/stm32g4xx_hal_msp.c":355:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 49 27 4 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 32 [0x20]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 106 {*iorsi3_insn}
     (nil))
(insn 27 25 28 4 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [124])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 2 r2 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [orig:115 _3 ] [115])
        (nil)))
(debug_insn 28 27 30 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 30 28 31 4 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [124])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 4 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (and:SI (reg:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 32 [0x20]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 90 {*arm_andsi3_insn}
     (nil))
(insn 32 31 33 4 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:117 _5 ] [117])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:117 _5 ] [117])
        (nil)))
(debug_insn 33 32 61 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 61 33 43 4 (set (reg:SI 1 r1 [133])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":355:5 7 {*arm_addsi3}
     (nil))
(insn 43 61 39 4 (set (reg:SI 3 r3 [128])
        (const_int 6 [0x6])) "../Core/Src/stm32g4xx_hal_msp.c":354:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 6 [0x6])
        (nil)))
(insn 39 43 34 4 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 30 s14 [127])) "../Core/Src/stm32g4xx_hal_msp.c":350:25 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 30 s14 [127])
        (nil)))
(insn 34 39 35 4 (set (reg:SI 2 r2 [orig:118 vol.10_12 ] [118])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 2 r2 [orig:118 vol.10_12 ] [118])
        (nil)))
(debug_insn 35 34 36 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 36 35 37 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":350:5 -1
     (nil))
(debug_insn 37 36 40 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":351:5 -1
     (nil))
(debug_insn 40 37 41 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":352:5 -1
     (nil))
(debug_insn 41 40 42 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":353:5 -1
     (nil))
(debug_insn 42 41 44 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":354:5 -1
     (nil))
(insn 44 42 45 4 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 3 r3 [128])) "../Core/Src/stm32g4xx_hal_msp.c":354:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [128])
        (nil)))
(debug_insn 45 44 50 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":355:5 -1
     (nil))
(call_insn 50 45 91 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":355:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(note 91 50 81 4 NOTE_INSN_EPILOGUE_BEG)
(insn 81 91 82 4 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":362:1 301 {blockage}
     (nil))
(insn/f 82 81 83 4 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 36 [0x24]))) "../Core/Src/stm32g4xx_hal_msp.c":362:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])))
        (nil)))
(insn 83 82 84 4 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":362:1 397 {force_register_use}
     (nil))
(jump_insn 84 83 87 4 (parallel [
            (return)
            (set/f (reg:SI 15 pc)
                (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":362:1 383 {*ldr_with_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (nil))
 -> return)
(barrier 87 84 59)
(note 59 87 60 NOTE_INSN_DELETED)
(note 60 59 0 NOTE_INSN_DELETED)

;; Function HAL_TIM_Base_MspDeInit (HAL_TIM_Base_MspDeInit, funcdef_no=1447, decl_uid=9624, cgraph_uid=1451, symbol_order=1457)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


HAL_TIM_Base_MspDeInit

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={7d,10u} r3={9d,9u,2e} r12={2d} r13={1d,9u} r14={1d,1u} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 154{118d,34u,2e} in 33{32 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 8 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 3 )->[4]->( 7 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 100 [cc]
;; live  kill	
;; lr  out 	 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 13 [sp] 14 [lr]

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 4 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
;; live  in  	 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 3 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 12 [ip]
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 8 5 6 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 24 to worklist
  Adding insn 41 to worklist
  Adding insn 68 to worklist
  Adding insn 54 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 72 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
Finished finding needed instructions:
processing block 6 lr out =  13 [sp] 14 [lr]
  Adding insn 15 to worklist
  Adding insn 13 to worklist
processing block 8 lr out =  13 [sp] 14 [lr]
  Adding insn 29 to worklist
  Adding insn 33 to worklist
  Adding insn 27 to worklist
processing block 7 lr out =  13 [sp] 14 [lr]
  Adding insn 46 to worklist
  Adding insn 44 to worklist
processing block 5 lr out =  13 [sp] 14 [lr]
processing block 4 lr out =  2 [r2] 13 [sp] 14 [lr]
  Adding insn 40 to worklist
  Adding insn 39 to worklist
processing block 3 lr out =  3 [r3] 13 [sp] 14 [lr]
  Adding insn 23 to worklist
processing block 2 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 9 to worklist
  Adding insn 7 to worklist
  Adding insn 8 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)
;;   ======================================================
;;   -- basic block 2 from 6 to 10 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   8 r2=0x40012c00                           :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i   7 r3=[r0]                                 :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i   9 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  4--> b  0: i  10 pc={(cc==0)?L76:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 6
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 22 to 24 -- after reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  2--> b  0: i  23 cc=cmp(r3,0x40000000)                   :cortex_m4_ex
;;	  3--> b  0: i  24 pc={(cc==0)?L77:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 22
;;   new tail = 24

;;   ======================================================
;;   -- basic block 4 from 38 to 41 -- after reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing
;;	  2--> b  0: i  39 r2=0x40000c00                           :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  40 cc=cmp(r3,r2)                           :cortex_m4_ex
;;	  5--> b  0: i  41 pc={(cc==0)?L78:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 38
;;   new tail = 41

;;   ======================================================
;;   -- basic block 5 from 68 to 68 -- after reload
;;   ======================================================

;;	  2--> b  0: i  68 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 68
;;   new tail = 68

;;   ======================================================
;;   -- basic block 6 from 12 to 54 -- after reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing
;;	  0--> b  0: i  13 r2=r2+0xe400                            :cortex_m4_ex
;;	  2--> b  0: i  14 r3=[r2+0x60]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  15 r3=r3&0xfffffffffffff7ff                :cortex_m4_ex
;;	  5--> b  0: i  17 [r2+0x60]=r3                            :cortex_m4_a
;;	  6--> b  0: i  54 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 12
;;   new tail = 54

;;   ======================================================
;;   -- basic block 7 from 43 to 72 -- after reload
;;   ======================================================

;;	  0--> b  0: i  43 debug_marker                            :nothing
;;	  0--> b  0: i  44 r2=r2+0x20400                           :cortex_m4_ex
;;	  2--> b  0: i  45 r3=[r2+0x58]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  46 r3=r3&0xfffffffffffffff7                :cortex_m4_ex
;;	  5--> b  0: i  48 [r2+0x58]=r3                            :cortex_m4_a
;;	  6--> b  0: i  72 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 43
;;   new tail = 72

;;   ======================================================
;;   -- basic block 8 from 26 to 34 -- after reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing
;;	  0--> b  0: i  27 r2=0x40021000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  28 r3=[r2+0x58]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  29 r3=r3&0xfffffffffffffffe                :cortex_m4_ex
;;	  5--> b  0: i  33 r0=0x1c                                 :cortex_m4_ex
;;	  6--> b  0: i  31 [r2+0x58]=r3                            :cortex_m4_a
;;	  6--> b  0: i  32 debug_marker                            :nothing
;;	  7--> b  0: i  34 {call [`HAL_NVIC_DisableIRQ'];return;use 0;}:cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 26
;;   new tail = 34



starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIM_Base_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={7d,10u} r3={9d,9u,2e} r12={2d} r13={1d,9u} r14={1d,1u} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 154{118d,34u,2e} in 33{32 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 66 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 66 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 66 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":371:3 -1
     (nil))
(insn 8 6 7 2 (set (reg:SI 2 r2 [121])
        (const_int 1073818624 [0x40012c00])) "../Core/Src/stm32g4xx_hal_msp.c":371:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 7 8 9 2 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (mem/f:SI (reg:SI 0 r0 [129]) [7 htim_base_10(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":371:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [129])
        (nil)))
(insn 9 7 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (reg:SI 2 r2 [121]))) "../Core/Src/stm32g4xx_hal_msp.c":371:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 1073818624 [0x40012c00]))
        (nil)))
(jump_insn 10 9 21 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 76)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":371:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 21 10 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":382:8 -1
     (nil))
(insn 23 22 24 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":382:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 37 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 77)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":382:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 187153204 (nil)))
 -> 77)
(note 37 24 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":396:8 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 2 r2 [126])
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":396:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 40 39 41 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
            (reg:SI 2 r2 [126]))) "../Core/Src/stm32g4xx_hal_msp.c":396:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 3 r3 [orig:113 _1 ] [113])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 41 40 52 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 78)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":396:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 78)
(note 52 41 67 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 67 52 68 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 68 67 69 5 (simple_return) "../Core/Src/stm32g4xx_hal_msp.c":408:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 69 68 76)
(code_label 76 69 11 6 75 (nil) [1 uses])
(note 11 76 12 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":377:5 -1
     (nil))
(insn 13 12 14 6 (set (reg/f:SI 2 r2 [122])
        (plus:SI (reg/f:SI 2 r2 [122])
            (const_int 58368 [0xe400]))) "../Core/Src/stm32g4xx_hal_msp.c":377:5 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 14 13 15 6 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [122])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":377:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 6 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Core/Src/stm32g4xx_hal_msp.c":377:5 90 {*arm_andsi3_insn}
     (nil))
(insn 17 15 54 6 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [122])
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":377:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [122])
            (nil))))
(jump_insn 54 17 55 6 (simple_return) 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 55 54 78)
(code_label 78 55 42 7 77 (nil) [1 uses])
(note 42 78 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":402:5 -1
     (nil))
(insn 44 43 45 7 (set (reg/f:SI 2 r2 [127])
        (plus:SI (reg/f:SI 2 r2 [127])
            (const_int 132096 [0x20400]))) "../Core/Src/stm32g4xx_hal_msp.c":402:5 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 45 44 46 7 (set (reg:SI 3 r3 [orig:118 _6 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [127])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":402:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 48 7 (set (reg:SI 3 r3 [orig:119 _7 ] [119])
        (and:SI (reg:SI 3 r3 [orig:118 _6 ] [118])
            (const_int -9 [0xfffffffffffffff7]))) "../Core/Src/stm32g4xx_hal_msp.c":402:5 90 {*arm_andsi3_insn}
     (nil))
(insn 48 46 82 7 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [127])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 3 r3 [orig:119 _7 ] [119])) "../Core/Src/stm32g4xx_hal_msp.c":402:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:119 _7 ] [119])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [127])
            (nil))))
(note 82 48 72 7 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 72 82 75 7 (simple_return) "../Core/Src/stm32g4xx_hal_msp.c":408:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 75 72 77)
(code_label 77 75 25 8 76 (nil) [1 uses])
(note 25 77 26 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 8 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":388:5 -1
     (nil))
(insn 27 26 28 8 (set (reg/f:SI 2 r2 [124])
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 28 27 29 8 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [124])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 33 8 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (and:SI (reg:SI 3 r3 [orig:116 _4 ] [116])
            (const_int -2 [0xfffffffffffffffe]))) "../Core/Src/stm32g4xx_hal_msp.c":388:5 90 {*arm_andsi3_insn}
     (nil))
(insn 33 29 31 8 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 33 32 8 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [124])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 3 r3 [orig:117 _5 ] [117])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:117 _5 ] [117])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [124])
            (nil))))
(debug_insn 32 31 34 8 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":391:5 -1
     (nil))
(call_insn/j 34 32 35 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_DisableIRQ") [flags 0x41]  <function_decl 0000000006885800 HAL_NVIC_DisableIRQ>) [0 HAL_NVIC_DisableIRQ S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":391:5 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_DisableIRQ") [flags 0x41]  <function_decl 0000000006885800 HAL_NVIC_DisableIRQ>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(barrier 35 34 61)
(note 61 35 62 NOTE_INSN_DELETED)
(note 62 61 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_MspInit (HAL_SRAM_MspInit, funcdef_no=1449, decl_uid=9245, cgraph_uid=1453, symbol_order=1460)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_SRAM_MspInit

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={9d,7u} r2={11d,9u} r3={13d,10u,1e} r4={3d,5u} r6={3d,4u} r7={3d,4u} r12={6d} r13={5d,35u} r14={4d,2u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 384{304d,79u,1e} in 78{75 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(6){ }d-1(7){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 13 [sp] 100 [cc]
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(6){ }u-1(7){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 122 to worklist
  Adding insn 92 to worklist
  Adding insn 81 to worklist
  Adding insn 86 to worklist
  Adding insn 83 to worklist
  Adding insn 75 to worklist
  Adding insn 66 to worklist
  Adding insn 69 to worklist
  Adding insn 64 to worklist
  Adding insn 58 to worklist
  Adding insn 133 to worklist
  Adding insn 40 to worklist
  Adding insn 45 to worklist
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 25 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 126 to worklist
Finished finding needed instructions:
processing block 4 lr out =  4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
  Adding insn 127 to worklist
processing block 3 lr out =  13 [sp] 14 [lr]
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 106 to worklist
  Adding insn 91 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
  Adding insn 74 to worklist
  Adding insn 105 to worklist
  Adding insn 48 to worklist
  Adding insn 104 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 57 to worklist
  Adding insn 37 to worklist
  Adding insn 51 to worklist
  Adding insn 31 to worklist
  Adding insn 24 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
processing block 2 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 13 to worklist
  Adding insn 9 to worklist
  Adding insn 12 to worklist
  Adding insn 123 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 122 to 15 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i 122 {[pre sp+=0xfffffffffffffff0]=unspec[r4] 0;use r6;use r7;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i  12 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i 123 sp=sp-0x20                              :cortex_m4_ex
;;	  8--> b  0: i  13 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i   9 r1=0                                    :cortex_m4_ex
;;	 11--> b  0: i  10 [sp+0x10]=r1                            :cortex_m4_a
;;	 11--> b  0: i  11 debug_marker                            :nothing
;;	 12--> b  0: i  15 {pc={(r2!=0)?L96:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 12
;;   new head = 6
;;   new tail = 15

;;   ======================================================
;;   -- basic block 3 from 22 to 95 -- after reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  2--> b  0: i 107 r2=r2+0x40000000                        :cortex_m4_ex
;;	  3--> b  0: i 108 r2=r2+0x21000                           :cortex_m4_ex
;;	  4--> b  0: i  24 r1=0x1                                  :cortex_m4_ex
;;	  5--> b  0: i  25 [r3]=r1                                 :cortex_m4_a
;;	  5--> b  0: i  26 debug_marker                            :nothing
;;	  5--> b  0: i  27 debug_marker                            :nothing
;;	  5--> b  0: i  28 debug_marker                            :nothing
;;	  6--> b  0: i  30 r3=[r2+0x50]                            :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  57 r0=0x48001000                           :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  31 r3=r3|r1                                :cortex_m4_ex
;;	 10--> b  0: i  33 [r2+0x50]=r3                            :cortex_m4_a
;;	 10--> b  0: i  34 debug_marker                            :nothing
;;	 11--> b  0: i  36 r3=[r2+0x50]                            :cortex_m4_a,cortex_m4_b
;;	 13--> b  0: i  37 r3=r3&r1                                :cortex_m4_ex
;;	 14--> b  0: i  38 [sp+0x4]=r3                             :cortex_m4_a
;;	 14--> b  0: i  39 debug_marker                            :nothing
;;	 15--> b  0: i 110 r2=0xff80                               :cortex_m4_ex
;;	 16--> b  0: i 111 r3=0x2                                  :cortex_m4_ex
;;	 17--> b  0: i  45 [sp+0x8]=r2                             :cortex_m4_ex*3
;;	 20--> b  0: i  51 r4=0xc                                  :cortex_m4_ex
;;	 21--> b  0: i  48 r3=0x3                                  :cortex_m4_ex
;;	 22--> b  0: i 104 r1=sp+0x8                               :cortex_m4_ex
;;	 23--> b  0: i 133 {[sp+0x14]=r3;[sp+0x18]=r4;}            :cortex_m4_ex*3
;;	 26--> b  0: i  40 r2=[sp+0x4]                             :cortex_m4_a,cortex_m4_b
;;	 26--> b  0: i  41 debug_marker                            :nothing
;;	 26--> b  0: i  42 debug_marker                            :nothing
;;	 26--> b  0: i  43 debug_marker                            :nothing
;;	 26--> b  0: i  46 debug_marker                            :nothing
;;	 26--> b  0: i  47 debug_marker                            :nothing
;;	 26--> b  0: i  53 debug_marker                            :nothing
;;	 28--> b  0: i 117 r6=0                                    :cortex_m4_ex
;;	 29--> b  0: i  58 {call [`HAL_GPIO_Init'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 29--> b  0: i  59 debug_marker                            :nothing
;;	 29--> b  0: i  60 debug_marker                            :nothing
;;	 29--> b  0: i  61 debug_marker                            :nothing
;;	 29--> b  0: i  62 debug_marker                            :nothing
;;	 32--> b  0: i 118 r7=0x3                                  :cortex_m4_ex
;;	 33--> b  0: i 114 r2=0xc7b3                               :cortex_m4_ex
;;	 34--> b  0: i 115 r3=0x2                                  :cortex_m4_ex
;;	 35--> b  0: i  74 r0=0x48000c00                           :cortex_m4_a,cortex_m4_b
;;	 36--> b  0: i  69 [sp+0x18]=r4                            :cortex_m4_a
;;	 37--> b  0: i 105 r1=sp+0x8                               :cortex_m4_ex
;;	 38--> b  0: i  64 [sp+0x8]=r2                             :cortex_m4_ex*3
;;	 41--> b  0: i  66 [sp+0x10]=r6                            :cortex_m4_ex*3
;;	 41--> b  0: i  67 debug_marker                            :nothing
;;	 41--> b  0: i  70 debug_marker                            :nothing
;;	 44--> b  0: i  75 {call [`HAL_GPIO_Init'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 44--> b  0: i  76 debug_marker                            :nothing
;;	 44--> b  0: i  77 debug_marker                            :nothing
;;	 44--> b  0: i  78 debug_marker                            :nothing
;;	 44--> b  0: i  79 debug_marker                            :nothing
;;	 47--> b  0: i 120 r2=0x20                                 :cortex_m4_ex
;;	 48--> b  0: i 121 r3=0x2                                  :cortex_m4_ex
;;	 49--> b  0: i  91 r0=0x48001800                           :cortex_m4_a,cortex_m4_b
;;	 50--> b  0: i  86 [sp+0x18]=r4                            :cortex_m4_a
;;	 51--> b  0: i 106 r1=sp+0x8                               :cortex_m4_ex
;;	 52--> b  0: i  83 [sp+0x10]=r6                            :cortex_m4_ex*3
;;	 52--> b  0: i  84 debug_marker                            :nothing
;;	 52--> b  0: i  87 debug_marker                            :nothing
;;	 55--> b  0: i  81 [sp+0x8]=r2                             :cortex_m4_ex*3
;;	 58--> b  0: i  92 {call [`HAL_GPIO_Init'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 58--> b  0: i  95 loc clobber                             :nothing
;;	Ready list (final):  
;;   total time = 58
;;   new head = 22
;;   new tail = 95

;;   ======================================================
;;   -- basic block 4 from 126 to 129 -- after reload
;;   ======================================================

;;	  2--> b  0: i 126 unspec/v[0] 0                           :cortex_m4_ex
;;	  3--> b  0: i 127 sp=sp+0x20                              :cortex_m4_ex
;;	  4--> b  0: i 128 unspec[sp] 4                            :nothing
;;	  4--> b  0: i 129 {return;sp=sp+0x10;r4=[sp];r6=[sp+0x4];r7=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 4
;;   new head = 126
;;   new tail = 129



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={9d,7u} r2={11d,9u} r3={13d,10u,1e} r4={3d,5u} r6={3d,4u} r7={3d,4u} r12={6d} r13={5d,35u} r14={4d,2u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 384{304d,79u,1e} in 78{75 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 14 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":481:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker:BLK) "../Core/Src/stm32g4xx_hal_msp.c":412:13 -1
     (nil))
(debug_insn 8 7 122 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":416:3 -1
     (nil))
(insn/f 122 8 12 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":477:49 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 7 r7)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [33  S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [33  S4 A32])
                                (reg:SI 7 r7))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [33  S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))
(insn 12 122 123 2 (set (reg/f:SI 3 r3 [121])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Core/Src/stm32g4xx_hal_msp.c":417:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn/f 123 12 124 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -32 [0xffffffffffffffe0]))) "../Core/Src/stm32g4xx_hal_msp.c":477:49 7 {*arm_addsi3}
     (nil))
(note 124 123 13 2 NOTE_INSN_PROLOGUE_END)
(insn 13 124 9 2 (set (reg:SI 2 r2 [orig:122 FMC_Initialized ] [122])
        (mem/c:SI (reg/f:SI 3 r3 [121]) [1 FMC_Initialized+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":417:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 3 r3 [121]) [1 FMC_Initialized+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [1 FMC_Initialized+0 S4 A32])
            (nil))))
(insn 9 13 10 2 (set (reg:SI 1 r1 [120])
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":416:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [3 MEM <char[4]> [(struct  *)&GPIO_InitStruct + 8B]+0 S4 A64])
        (reg:SI 1 r1 [120])) "../Core/Src/stm32g4xx_hal_msp.c":416:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [120])
        (nil)))
(debug_insn 11 10 15 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":417:3 -1
     (nil))
(jump_insn 15 11 21 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 2 r2 [orig:122 FMC_Initialized ] [122])
                        (const_int 0 [0]))
                    (label_ref:SI 96)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":417:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 548896828 (nil)))
 -> 96)
(note 21 15 54 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 54 21 22 3 NOTE_INSN_DELETED)
(debug_insn 22 54 107 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":420:3 -1
     (nil))
(insn 107 22 108 3 (set (reg/f:SI 2 r2 [125])
        (plus:SI (reg/f:SI 2 r2 [125])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 7 {*arm_addsi3}
     (nil))
(insn 108 107 24 3 (set (reg/f:SI 2 r2 [125])
        (plus:SI (reg/f:SI 2 r2 [125])
            (const_int 135168 [0x21000]))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const_int 1073876992 [0x40021000])
        (nil)))
(insn 24 108 25 3 (set (reg:SI 1 r1 [124])
        (const_int 1 [0x1])) "../Core/Src/stm32g4xx_hal_msp.c":420:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 25 24 26 3 (set (mem/c:SI (reg/f:SI 3 r3 [121]) [1 FMC_Initialized+0 S4 A32])
        (reg:SI 1 r1 [124])) "../Core/Src/stm32g4xx_hal_msp.c":420:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [121])
        (nil)))
(debug_insn 26 25 27 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 28 27 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 30 28 57 3 (set (reg:SI 3 r3 [orig:114 _4 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [125])
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 30 31 3 (set (reg:SI 0 r0)
        (const_int 1207963648 [0x48001000])) "../Core/Src/stm32g4xx_hal_msp.c":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 57 33 3 (set (reg:SI 3 r3 [orig:115 _5 ] [115])
        (ior:SI (reg:SI 3 r3 [orig:114 _4 ] [114])
            (reg:SI 1 r1))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 106 {*iorsi3_insn}
     (nil))
(insn 33 31 34 3 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [125])
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])
        (reg:SI 3 r3 [orig:115 _5 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _5 ] [115])
        (nil)))
(debug_insn 34 33 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 36 34 37 3 (set (reg:SI 3 r3 [orig:116 _6 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [125])
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [125])
        (nil)))
(insn 37 36 38 3 (set (reg:SI 3 r3 [orig:117 _7 ] [117])
        (and:SI (reg:SI 3 r3 [orig:116 _6 ] [116])
            (reg:SI 1 r1))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))
(insn 38 37 39 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:117 _7 ] [117])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:117 _7 ] [117])
        (nil)))
(debug_insn 39 38 110 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 110 39 111 3 (set (reg:SI 2 r2 [128])
        (const_int 65408 [0xff80])) "../Core/Src/stm32g4xx_hal_msp.c":447:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 110 45 3 (set (reg:SI 3 r3 [+4 ])
        (const_int 2 [0x2])) "../Core/Src/stm32g4xx_hal_msp.c":447:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 111 51 3 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 2 r2 [128])) "../Core/Src/stm32g4xx_hal_msp.c":447:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 2 r2 [128])
        (nil)))
(insn 51 45 48 3 (set (reg:SI 4 r4 [130])
        (const_int 12 [0xc])) "../Core/Src/stm32g4xx_hal_msp.c":453:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 12 [0xc])
        (nil)))
(insn 48 51 104 3 (set (reg:SI 3 r3 [129])
        (const_int 3 [0x3])) "../Core/Src/stm32g4xx_hal_msp.c":452:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 104 48 133 3 (set (reg:SI 1 r1 [144])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":454:3 7 {*arm_addsi3}
     (nil))
(insn 133 104 40 3 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 20 [0x14])) [1 GPIO_InitStruct.Speed+0 S4 A32])
                (reg:SI 3 r3 [129]))
            (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 24 [0x18])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
                (reg:SI 4 r4 [130]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":453:29 412 {*thumb2_strd}
     (expr_list:REG_DEAD (reg:SI 3 r3 [129])
        (nil)))
(insn 40 133 41 3 (set (reg:SI 2 r2 [orig:118 vol.12_8 ] [118])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 2 r2 [orig:118 vol.12_8 ] [118])
        (nil)))
(debug_insn 41 40 42 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 42 41 43 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":447:3 -1
     (nil))
(debug_insn 43 42 46 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":450:3 -1
     (nil))
(debug_insn 46 43 47 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":451:3 -1
     (nil))
(debug_insn 47 46 53 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":452:3 -1
     (nil))
(debug_insn 53 47 117 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":454:3 -1
     (nil))
(insn 117 53 58 3 (set (reg:SI 6 r6 [134])
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 58 117 59 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":454:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 59 58 60 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":456:3 -1
     (nil))
(debug_insn 60 59 61 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":459:3 -1
     (nil))
(debug_insn 61 60 62 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":460:3 -1
     (nil))
(debug_insn 62 61 118 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":461:3 -1
     (nil))
(insn 118 62 114 3 (set (reg:SI 7 r7 [+4 ])
        (const_int 3 [0x3])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 118 115 3 (set (reg:SI 2 r2 [133])
        (const_int 51123 [0xc7b3])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 74 3 (set (reg:SI 3 r3 [+4 ])
        (const_int 2 [0x2])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 115 69 3 (set (reg:SI 0 r0)
        (const_int 1207962624 [0x48000c00])) "../Core/Src/stm32g4xx_hal_msp.c":463:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 74 105 3 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 4 r4 [130])) "../Core/Src/stm32g4xx_hal_msp.c":462:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 69 64 3 (set (reg:SI 1 r1 [145])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":463:3 7 {*arm_addsi3}
     (nil))
(insn 64 105 66 3 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 2 r2 [133])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 2 r2 [133])
        (nil)))
(insn 66 64 67 3 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct + 8B]+0 S8 A64])
        (reg:DI 6 r6 [134])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (nil))
(debug_insn 67 66 70 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":462:3 -1
     (nil))
(debug_insn 70 67 75 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":463:3 -1
     (nil))
(call_insn 75 70 76 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":463:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 76 75 77 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":465:3 -1
     (nil))
(debug_insn 77 76 78 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":466:3 -1
     (nil))
(debug_insn 78 77 79 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":467:3 -1
     (nil))
(debug_insn 79 78 120 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":468:3 -1
     (nil))
(insn 120 79 121 3 (set (reg:SI 2 r2 [138])
        (const_int 32 [0x20])) "../Core/Src/stm32g4xx_hal_msp.c":465:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 91 3 (set (reg:SI 3 r3 [+4 ])
        (const_int 2 [0x2])) "../Core/Src/stm32g4xx_hal_msp.c":465:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 91 121 86 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":470:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 91 106 3 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 4 r4 [130])) "../Core/Src/stm32g4xx_hal_msp.c":469:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4 [130])
        (nil)))
(insn 106 86 83 3 (set (reg:SI 1 r1 [146])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":470:3 7 {*arm_addsi3}
     (nil))
(insn 83 106 84 3 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct + 8B]+0 S8 A64])
        (reg:DI 6 r6 [134])) "../Core/Src/stm32g4xx_hal_msp.c":465:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 6 r6 [134])
        (nil)))
(debug_insn 84 83 87 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":469:3 -1
     (nil))
(debug_insn 87 84 81 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":470:3 -1
     (nil))
(insn 81 87 92 3 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 2 r2 [138])) "../Core/Src/stm32g4xx_hal_msp.c":465:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 2 r2 [138])
        (nil)))
(call_insn 92 81 95 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":470:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 95 92 96 3 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/stm32g4xx_hal_msp.c":481:3 -1
     (nil))
(code_label 96 95 97 4 80 (nil) [1 uses])
(note 97 96 125 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 125 97 126 4 NOTE_INSN_EPILOGUE_BEG)
(insn 126 125 127 4 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "../Core/Src/stm32g4xx_hal_msp.c":485:1 301 {blockage}
     (nil))
(insn/f 127 126 128 4 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 32 [0x20]))) "../Core/Src/stm32g4xx_hal_msp.c":485:1 7 {*arm_addsi3}
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 32 [0x20])))
        (nil)))
(insn 128 127 129 4 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "../Core/Src/stm32g4xx_hal_msp.c":485:1 397 {force_register_use}
     (nil))
(jump_insn 129 128 132 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32]))
            (set/f (reg:SI 6 r6)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [33  S4 A32]))
            (set/f (reg:SI 7 r7)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [33  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":485:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 7 r7)
            (expr_list:REG_CFA_RESTORE (reg:SI 6 r6)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (nil)))))
 -> return)
(barrier 132 129 102)
(note 102 132 103 NOTE_INSN_DELETED)
(note 103 102 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_MspDeInit (HAL_SRAM_MspDeInit, funcdef_no=1451, decl_uid=9247, cgraph_uid=1455, symbol_order=1463)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_SRAM_MspDeInit

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={8d,4u} r2={7d,5u} r3={9d,5u,1e} r12={6d} r13={4d,17u} r14={4d,2u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 322{285d,36u,1e} in 30{27 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 13 [sp] 100 [cc]
;; live  in  	 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 13 [sp]
;; live  kill	 100 [cc]
;; lr  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 13 [sp] 14 [lr]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 2 [r2] 3 [r3] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]

( 4 3 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 59 to worklist
  Adding insn 62 to worklist
  Adding insn 38 to worklist
  Adding insn 33 to worklist
  Adding insn 28 to worklist
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
Finished finding needed instructions:
processing block 3 lr out =  13 [sp] 14 [lr]
processing block 4 lr out =  13 [sp] 14 [lr]
  Adding insn 66 to worklist
  Adding insn 36 to worklist
  Adding insn 37 to worklist
  Adding insn 31 to worklist
  Adding insn 32 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 27 to worklist
  Adding insn 16 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 2 lr out =  2 [r2] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 10 to worklist
  Adding insn 9 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 59 to 12 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i  59 {[pre sp+=0xfffffffffffffff8]=unspec[r3] 0;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   9 r3=`*.LANCHOR1'                         :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  10 r2=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  12 {pc={(r2==0)?L68:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 6
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 62 to 62 -- after reload
;;   ======================================================

;;	  2--> b  0: i  62 {return;sp=sp+0x8;r3=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 2
;;   new head = 62
;;   new tail = 62

;;   ======================================================
;;   -- basic block 4 from 14 to 38 -- after reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing
;;	  0--> b  0: i  52 r2=r2+0x40000000                        :cortex_m4_ex
;;	  1--> b  0: i  53 r2=r2+0x21000                           :cortex_m4_ex
;;	  2--> b  0: i  16 r1=0x1                                  :cortex_m4_ex
;;	  3--> b  0: i  17 [r3]=r1                                 :cortex_m4_a
;;	  3--> b  0: i  18 debug_marker                            :nothing
;;	  4--> b  0: i  20 r3=[r2+0x50]                            :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  27 r0=0x48001000                           :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  21 r3=r3&0xfffffffffffffffe                :cortex_m4_ex
;;	  8--> b  0: i  23 [r2+0x50]=r3                            :cortex_m4_a
;;	  8--> b  0: i  24 debug_marker                            :nothing
;;	  9--> b  0: i  26 r1=0xff80                               :cortex_m4_ex
;;	 10--> b  0: i  28 {call [`HAL_GPIO_DeInit'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 10--> b  0: i  29 debug_marker                            :nothing
;;	 13--> b  0: i  32 r0=0x48000c00                           :cortex_m4_a,cortex_m4_b
;;	 15--> b  0: i  31 r1=0xc7b3                               :cortex_m4_ex
;;	 16--> b  0: i  33 {call [`HAL_GPIO_DeInit'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 16--> b  0: i  34 debug_marker                            :nothing
;;	 19--> b  0: i  66 {sp=sp+0x8;r3=[sp];lr=[sp+0x4];}        :cortex_m4_ex*5
;;	 24--> b  0: i  37 r0=0x48001800                           :cortex_m4_a,cortex_m4_b
;;	 26--> b  0: i  36 r1=0x20                                 :cortex_m4_ex
;;	 27--> b  0: i  38 {call [`HAL_GPIO_DeInit'];return;use 0;}:cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 27
;;   new head = 14
;;   new tail = 38



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={8d,4u} r2={7d,5u} r3={9d,5u,1e} r12={6d} r13={4d,17u} r14={4d,2u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 322{285d,36u,1e} in 30{27 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 11 2 NOTE_INSN_FUNCTION_BEG)
(note 11 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 11 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":541:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker:BLK) "../Core/Src/stm32g4xx_hal_msp.c":489:13 -1
     (nil))
(debug_insn 8 7 59 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":493:3 -1
     (nil))
(insn/f 59 8 60 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [33  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":537:51 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32])
                        (reg:SI 3 r3))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [33  S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))
(note 60 59 9 2 NOTE_INSN_PROLOGUE_END)
(insn 9 60 10 2 (set (reg/f:SI 3 r3 [117])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../Core/Src/stm32g4xx_hal_msp.c":493:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 10 9 12 2 (set (reg:SI 2 r2 [orig:118 FMC_DeInitialized ] [118])
        (mem/c:SI (reg/f:SI 3 r3 [117]) [1 FMC_DeInitialized+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":493:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 3 r3 [117]) [1 FMC_DeInitialized+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [1 FMC_DeInitialized+0 S4 A32])
            (nil))))
(jump_insn 12 10 43 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 2 r2 [orig:118 FMC_DeInitialized ] [118])
                        (const_int 0 [0]))
                    (label_ref:SI 68)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":493:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 524845004 (nil)))
 -> 68)
(note 43 12 61 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 61 43 62 3 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 62 61 65 3 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":545:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                (nil))))
 -> return)
(barrier 65 62 68)
(code_label 68 65 13 4 89 (nil) [1 uses])
(note 13 68 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 52 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":496:3 -1
     (nil))
(insn 52 14 53 4 (set (reg/f:SI 2 r2 [121])
        (plus:SI (reg/f:SI 2 r2 [121])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":498:3 7 {*arm_addsi3}
     (nil))
(insn 53 52 16 4 (set (reg/f:SI 2 r2 [121])
        (plus:SI (reg/f:SI 2 r2 [121])
            (const_int 135168 [0x21000]))) "../Core/Src/stm32g4xx_hal_msp.c":498:3 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const_int 1073876992 [0x40021000])
        (nil)))
(insn 16 53 17 4 (set (reg:SI 1 r1 [120])
        (const_int 1 [0x1])) "../Core/Src/stm32g4xx_hal_msp.c":496:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 17 16 18 4 (set (mem/c:SI (reg/f:SI 3 r3 [117]) [1 FMC_DeInitialized+0 S4 A32])
        (reg:SI 1 r1 [120])) "../Core/Src/stm32g4xx_hal_msp.c":496:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [117])
        (expr_list:REG_DEAD (reg:SI 1 r1 [120])
            (nil))))
(debug_insn 18 17 20 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":498:3 -1
     (nil))
(insn 20 18 27 4 (set (reg:SI 3 r3 [orig:114 _4 ] [114])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [121])
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":498:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 20 21 4 (set (reg:SI 0 r0)
        (const_int 1207963648 [0x48001000])) "../Core/Src/stm32g4xx_hal_msp.c":522:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 27 23 4 (set (reg:SI 3 r3 [orig:115 _5 ] [115])
        (and:SI (reg:SI 3 r3 [orig:114 _4 ] [114])
            (const_int -2 [0xfffffffffffffffe]))) "../Core/Src/stm32g4xx_hal_msp.c":498:3 90 {*arm_andsi3_insn}
     (nil))
(insn 23 21 24 4 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [121])
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])
        (reg:SI 3 r3 [orig:115 _5 ] [115])) "../Core/Src/stm32g4xx_hal_msp.c":498:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _5 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [121])
            (nil))))
(debug_insn 24 23 26 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":522:3 -1
     (nil))
(insn 26 24 28 4 (set (reg:SI 1 r1)
        (const_int 65408 [0xff80])) "../Core/Src/stm32g4xx_hal_msp.c":522:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 28 26 29 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":522:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 29 28 32 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":526:3 -1
     (nil))
(insn 32 29 31 4 (set (reg:SI 0 r0)
        (const_int 1207962624 [0x48000c00])) "../Core/Src/stm32g4xx_hal_msp.c":526:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 32 33 4 (set (reg:SI 1 r1)
        (const_int 51123 [0xc7b3])) "../Core/Src/stm32g4xx_hal_msp.c":526:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 33 31 34 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":526:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 34 33 74 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":530:3 -1
     (nil))
(note 74 34 66 4 NOTE_INSN_EPILOGUE_BEG)
(insn/f 66 74 37 4 (parallel [
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [33  S4 A32]))
            (set/f (reg:SI 14 lr)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [33  S4 A32]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":545:1 380 {*load_multiple_with_writeback}
     (expr_list:REG_UNUSED (reg:SI 3 r3)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (expr_list:REG_CFA_RESTORE (reg:SI 14 lr)
                (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                    (nil))))))
(insn 37 66 36 4 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":530:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 37 38 4 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) "../Core/Src/stm32g4xx_hal_msp.c":530:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 38 36 39 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":530:3 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 39 38 50)
(note 50 39 51 NOTE_INSN_DELETED)
(note 51 50 0 NOTE_INSN_DELETED)
