\hypertarget{group___s_t_m32_h7xx___system___private___functions}{}\doxysection{STM32\+H7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}
\label{group___s_t_m32_h7xx___system___private___functions}\index{STM32H7xx\_System\_Private\_Functions@{STM32H7xx\_System\_Private\_Functions}}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Setup the microcontroller system Initialize the FPU setting and vector table location configuration. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update}} (void)
\begin{DoxyCompactList}\small\item\em Update System\+Core\+Clock variable according to Clock Register Values. The System\+Core\+Clock variable contains the core clock , it can be used by the user application to setup the Sys\+Tick timer or configure other parameters. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___s_t_m32_h7xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}\label{group___s_t_m32_h7xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}} 
\index{STM32H7xx\_System\_Private\_Functions@{STM32H7xx\_System\_Private\_Functions}!SystemCoreClockUpdate@{SystemCoreClockUpdate}}
\index{SystemCoreClockUpdate@{SystemCoreClockUpdate}!STM32H7xx\_System\_Private\_Functions@{STM32H7xx\_System\_Private\_Functions}}
\doxysubsubsection{\texorpdfstring{SystemCoreClockUpdate()}{SystemCoreClockUpdate()}}
{\footnotesize\ttfamily void System\+Core\+Clock\+Update (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Update System\+Core\+Clock variable according to Clock Register Values. The System\+Core\+Clock variable contains the core clock , it can be used by the user application to setup the Sys\+Tick timer or configure other parameters. 

\begin{DoxyNote}{Note}
Each time the core clock changes, this function must be called to update System\+Core\+Clock variable value. Otherwise, any configuration based on this variable will be incorrect.

-\/ The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source\+:
\end{DoxyNote}

\begin{DoxyItemize}
\item If SYSCLK source is CSI, System\+Core\+Clock will contain the \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_ga4dcbff36a4b1cfd045c01d59084255d0}{CSI\+\_\+\+VALUE($\ast$)}}
\item If SYSCLK source is HSI, System\+Core\+Clock will contain the \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE($\ast$$\ast$)}}
\item If SYSCLK source is HSE, System\+Core\+Clock will contain the \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE($\ast$$\ast$$\ast$)}}
\item If SYSCLK source is PLL, System\+Core\+Clock will contain the \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_ga4dcbff36a4b1cfd045c01d59084255d0}{CSI\+\_\+\+VALUE($\ast$)}}, \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE($\ast$$\ast$)}} or \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE($\ast$$\ast$$\ast$)}} multiplied/divided by the PLL factors.
\end{DoxyItemize}

($\ast$) CSI\+\_\+\+VALUE is a constant defined in stm32h7xx\+\_\+hal.\+h file (default value 4 MHz) but the real value may vary depending on the variations in voltage and temperature. ($\ast$$\ast$) HSI\+\_\+\+VALUE is a constant defined in stm32h7xx\+\_\+hal.\+h file (default value 64 MHz) but the real value may vary depending on the variations in voltage and temperature.

($\ast$$\ast$$\ast$)HSE\+\_\+\+VALUE is a constant defined in stm32h7xx\+\_\+hal.\+h file (default value 25 MHz), user has to ensure that HSE\+\_\+\+VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.


\begin{DoxyItemize}
\item The result of this function could be not correct when using fractional value for HSE crystal. 
\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}

\end{DoxyItemize}

Definition at line \mbox{\hyperlink{system__stm32h7xx_8c_source_l00340}{340}} of file \mbox{\hyperlink{system__stm32h7xx_8c_source}{system\+\_\+stm32h7xx.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00341 \{}
\DoxyCodeLine{00342   uint32\_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;}
\DoxyCodeLine{00343   uint32\_t common\_system\_clock;}
\DoxyCodeLine{00344   float\_t fracn1, pllvco;}
\DoxyCodeLine{00345 }
\DoxyCodeLine{00346 }
\DoxyCodeLine{00347   \textcolor{comment}{/* Get SYSCLK source -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00348 }
\DoxyCodeLine{00349   \textcolor{keywordflow}{switch} (RCC-\/>CFGR \& RCC\_CFGR\_SWS)}
\DoxyCodeLine{00350   \{}
\DoxyCodeLine{00351   \textcolor{keywordflow}{case} RCC\_CFGR\_SWS\_HSI:  \textcolor{comment}{/* HSI used as system clock source */}}
\DoxyCodeLine{00352     common\_system\_clock = (uint32\_t) (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}} >> ((RCC-\/>CR \& RCC\_CR\_HSIDIV)>> 3));}
\DoxyCodeLine{00353     \textcolor{keywordflow}{break};}
\DoxyCodeLine{00354 }
\DoxyCodeLine{00355   \textcolor{keywordflow}{case} RCC\_CFGR\_SWS\_CSI:  \textcolor{comment}{/* CSI used as system clock  source */}}
\DoxyCodeLine{00356     common\_system\_clock = \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_ga4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}};}
\DoxyCodeLine{00357     \textcolor{keywordflow}{break};}
\DoxyCodeLine{00358 }
\DoxyCodeLine{00359   \textcolor{keywordflow}{case} RCC\_CFGR\_SWS\_HSE:  \textcolor{comment}{/* HSE used as system clock  source */}}
\DoxyCodeLine{00360     common\_system\_clock = \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{00361     \textcolor{keywordflow}{break};}
\DoxyCodeLine{00362 }
\DoxyCodeLine{00363   \textcolor{keywordflow}{case} RCC\_CFGR\_SWS\_PLL1:  \textcolor{comment}{/* PLL1 used as system clock  source */}}
\DoxyCodeLine{00364 }
\DoxyCodeLine{00365     \textcolor{comment}{/* PLL\_VCO = (HSE\_VALUE or HSI\_VALUE or CSI\_VALUE/ PLLM) * PLLN }}
\DoxyCodeLine{00366 \textcolor{comment}{    SYSCLK = PLL\_VCO / PLLR }}
\DoxyCodeLine{00367 \textcolor{comment}{    */}}
\DoxyCodeLine{00368     pllsource = (RCC-\/>PLLCKSELR \& RCC\_PLLCKSELR\_PLLSRC);}
\DoxyCodeLine{00369     pllm = ((RCC-\/>PLLCKSELR \& RCC\_PLLCKSELR\_DIVM1)>> 4)  ;}
\DoxyCodeLine{00370     pllfracen = ((RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLL1FRACEN)>>RCC\_PLLCFGR\_PLL1FRACEN\_Pos);}
\DoxyCodeLine{00371     fracn1 = (float\_t)(uint32\_t)(pllfracen* ((RCC-\/>PLL1FRACR \& RCC\_PLL1FRACR\_FRACN1)>> 3));}
\DoxyCodeLine{00372 }
\DoxyCodeLine{00373     \textcolor{keywordflow}{if} (pllm != 0U)}
\DoxyCodeLine{00374     \{}
\DoxyCodeLine{00375       \textcolor{keywordflow}{switch} (pllsource)}
\DoxyCodeLine{00376       \{}
\DoxyCodeLine{00377         \textcolor{keywordflow}{case} RCC\_PLLCKSELR\_PLLSRC\_HSI:  \textcolor{comment}{/* HSI used as PLL clock source */}}
\DoxyCodeLine{00378 }
\DoxyCodeLine{00379         hsivalue = (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}} >> ((RCC-\/>CR \& RCC\_CR\_HSIDIV)>> 3)) ;}
\DoxyCodeLine{00380         pllvco = ( (float\_t)hsivalue / (float\_t)pllm) * ((float\_t)(uint32\_t)(RCC-\/>PLL1DIVR \& RCC\_PLL1DIVR\_N1) + (fracn1/(float\_t)0x2000) +(float\_t)1 );}
\DoxyCodeLine{00381 }
\DoxyCodeLine{00382         \textcolor{keywordflow}{break};}
\DoxyCodeLine{00383 }
\DoxyCodeLine{00384         \textcolor{keywordflow}{case} RCC\_PLLCKSELR\_PLLSRC\_CSI:  \textcolor{comment}{/* CSI used as PLL clock source */}}
\DoxyCodeLine{00385           pllvco = ((float\_t)\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_ga4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}} / (float\_t)pllm) * ((float\_t)(uint32\_t)(RCC-\/>PLL1DIVR \& RCC\_PLL1DIVR\_N1) + (fracn1/(float\_t)0x2000) +(float\_t)1 );}
\DoxyCodeLine{00386         \textcolor{keywordflow}{break};}
\DoxyCodeLine{00387 }
\DoxyCodeLine{00388         \textcolor{keywordflow}{case} RCC\_PLLCKSELR\_PLLSRC\_HSE:  \textcolor{comment}{/* HSE used as PLL clock source */}}
\DoxyCodeLine{00389           pllvco = ((float\_t)\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}} / (float\_t)pllm) * ((float\_t)(uint32\_t)(RCC-\/>PLL1DIVR \& RCC\_PLL1DIVR\_N1) + (fracn1/(float\_t)0x2000) +(float\_t)1 );}
\DoxyCodeLine{00390         \textcolor{keywordflow}{break};}
\DoxyCodeLine{00391 }
\DoxyCodeLine{00392       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{00393           hsivalue = (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}} >> ((RCC-\/>CR \& RCC\_CR\_HSIDIV)>> 3)) ;}
\DoxyCodeLine{00394           pllvco = ((float\_t)hsivalue / (float\_t)pllm) * ((float\_t)(uint32\_t)(RCC-\/>PLL1DIVR \& RCC\_PLL1DIVR\_N1) + (fracn1/(float\_t)0x2000) +(float\_t)1 );}
\DoxyCodeLine{00395         \textcolor{keywordflow}{break};}
\DoxyCodeLine{00396       \}}
\DoxyCodeLine{00397       pllp = (((RCC-\/>PLL1DIVR \& RCC\_PLL1DIVR\_P1) >>9) + 1U ) ;}
\DoxyCodeLine{00398       common\_system\_clock =  (uint32\_t)(float\_t)(pllvco/(float\_t)pllp);}
\DoxyCodeLine{00399     \}}
\DoxyCodeLine{00400     \textcolor{keywordflow}{else}}
\DoxyCodeLine{00401     \{}
\DoxyCodeLine{00402       common\_system\_clock = 0U;}
\DoxyCodeLine{00403     \}}
\DoxyCodeLine{00404     \textcolor{keywordflow}{break};}
\DoxyCodeLine{00405 }
\DoxyCodeLine{00406   \textcolor{keywordflow}{default}:}
\DoxyCodeLine{00407     common\_system\_clock = (uint32\_t) (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}} >> ((RCC-\/>CR \& RCC\_CR\_HSIDIV)>> 3));}
\DoxyCodeLine{00408     \textcolor{keywordflow}{break};}
\DoxyCodeLine{00409   \}}
\DoxyCodeLine{00410 }
\DoxyCodeLine{00411   \textcolor{comment}{/* Compute SystemClock frequency -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00412 \textcolor{preprocessor}{\#if defined (RCC\_D1CFGR\_D1CPRE) }}
\DoxyCodeLine{00413   tmp = D1CorePrescTable[(RCC-\/>D1CFGR \& RCC\_D1CFGR\_D1CPRE)>> RCC\_D1CFGR\_D1CPRE\_Pos];}
\DoxyCodeLine{00414 }
\DoxyCodeLine{00415   \textcolor{comment}{/* common\_system\_clock frequency : CM7 CPU frequency  */}}
\DoxyCodeLine{00416   common\_system\_clock >>= tmp;}
\DoxyCodeLine{00417 }
\DoxyCodeLine{00418   \textcolor{comment}{/* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */}}
\DoxyCodeLine{00419   SystemD2Clock = (common\_system\_clock >> ((D1CorePrescTable[(RCC-\/>D1CFGR \& RCC\_D1CFGR\_HPRE)>> RCC\_D1CFGR\_HPRE\_Pos]) \& 0x1FU));}
\DoxyCodeLine{00420 }
\DoxyCodeLine{00421 \textcolor{preprocessor}{\#else }}
\DoxyCodeLine{00422   tmp = D1CorePrescTable[(RCC-\/>CDCFGR1 \& RCC\_CDCFGR1\_CDCPRE)>> RCC\_CDCFGR1\_CDCPRE\_Pos];}
\DoxyCodeLine{00423 }
\DoxyCodeLine{00424   \textcolor{comment}{/* common\_system\_clock frequency : CM7 CPU frequency  */}}
\DoxyCodeLine{00425   common\_system\_clock >>= tmp;}
\DoxyCodeLine{00426 }
\DoxyCodeLine{00427   \textcolor{comment}{/* SystemD2Clock frequency : AXI and AHBs Clock frequency  */}}
\DoxyCodeLine{00428   SystemD2Clock = (common\_system\_clock >> ((D1CorePrescTable[(RCC-\/>CDCFGR1 \& RCC\_CDCFGR1\_HPRE)>> RCC\_CDCFGR1\_HPRE\_Pos]) \& 0x1FU));}
\DoxyCodeLine{00429 }
\DoxyCodeLine{00430 \textcolor{preprocessor}{\#endif }}
\DoxyCodeLine{00431 }
\DoxyCodeLine{00432 \textcolor{preprocessor}{\#if defined(DUAL\_CORE) \&\& defined(CORE\_CM4) }}
\DoxyCodeLine{00433   SystemCoreClock = SystemD2Clock;}
\DoxyCodeLine{00434 \textcolor{preprocessor}{\#else }}
\DoxyCodeLine{00435   SystemCoreClock = common\_system\_clock;}
\DoxyCodeLine{00436 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DUAL\_CORE \&\& CORE\_CM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00437 \}}

\end{DoxyCode}
\mbox{\Hypertarget{group___s_t_m32_h7xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}\label{group___s_t_m32_h7xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}} 
\index{STM32H7xx\_System\_Private\_Functions@{STM32H7xx\_System\_Private\_Functions}!SystemInit@{SystemInit}}
\index{SystemInit@{SystemInit}!STM32H7xx\_System\_Private\_Functions@{STM32H7xx\_System\_Private\_Functions}}
\doxysubsubsection{\texorpdfstring{SystemInit()}{SystemInit()}}
{\footnotesize\ttfamily void System\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Setup the microcontroller system Initialize the FPU setting and vector table location configuration. 


\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{system__stm32h7xx_8c_source_l00175}{175}} of file \mbox{\hyperlink{system__stm32h7xx_8c_source}{system\+\_\+stm32h7xx.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00176 \{}
\DoxyCodeLine{00177 \textcolor{preprocessor}{\#if defined (DATA\_IN\_D2\_SRAM) }}
\DoxyCodeLine{00178  \_\_IO uint32\_t tmpreg;}
\DoxyCodeLine{00179 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DATA\_IN\_D2\_SRAM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00180 }
\DoxyCodeLine{00181   \textcolor{comment}{/* FPU settings -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00182 \textcolor{preprocessor}{  \#if (\_\_FPU\_PRESENT == 1) \&\& (\_\_FPU\_USED == 1) }}
\DoxyCodeLine{00183     SCB-\/>CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  \textcolor{comment}{/* set CP10 and CP11 Full Access */}}
\DoxyCodeLine{00184 \textcolor{preprocessor}{  \#endif }}
\DoxyCodeLine{00185   \textcolor{comment}{/* Reset the RCC clock configuration to the default reset state -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00186 }
\DoxyCodeLine{00187    \textcolor{comment}{/* Increasing the CPU frequency */}}
\DoxyCodeLine{00188   \textcolor{keywordflow}{if}(FLASH\_LATENCY\_DEFAULT  > (READ\_BIT((FLASH-\/>ACR), FLASH\_ACR\_LATENCY)))}
\DoxyCodeLine{00189   \{}
\DoxyCodeLine{00190     \textcolor{comment}{/* Program the new number of wait states to the LATENCY bits in the FLASH\_ACR register */}}
\DoxyCodeLine{00191     MODIFY\_REG(FLASH-\/>ACR, FLASH\_ACR\_LATENCY, (uint32\_t)(FLASH\_LATENCY\_DEFAULT));}
\DoxyCodeLine{00192   \}}
\DoxyCodeLine{00193 }
\DoxyCodeLine{00194   \textcolor{comment}{/* Set HSION bit */}}
\DoxyCodeLine{00195   RCC-\/>CR |= RCC\_CR\_HSION;}
\DoxyCodeLine{00196 }
\DoxyCodeLine{00197   \textcolor{comment}{/* Reset CFGR register */}}
\DoxyCodeLine{00198   RCC-\/>CFGR = 0x00000000;}
\DoxyCodeLine{00199 }
\DoxyCodeLine{00200   \textcolor{comment}{/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */}}
\DoxyCodeLine{00201   RCC-\/>CR \&= 0xEAF6ED7FU;}
\DoxyCodeLine{00202 }
\DoxyCodeLine{00203    \textcolor{comment}{/* Decreasing the number of wait states because of lower CPU frequency */}}
\DoxyCodeLine{00204   \textcolor{keywordflow}{if}(FLASH\_LATENCY\_DEFAULT  < (READ\_BIT((FLASH-\/>ACR), FLASH\_ACR\_LATENCY)))}
\DoxyCodeLine{00205   \{}
\DoxyCodeLine{00206     \textcolor{comment}{/* Program the new number of wait states to the LATENCY bits in the FLASH\_ACR register */}}
\DoxyCodeLine{00207     MODIFY\_REG(FLASH-\/>ACR, FLASH\_ACR\_LATENCY, (uint32\_t)(FLASH\_LATENCY\_DEFAULT));}
\DoxyCodeLine{00208   \}}
\DoxyCodeLine{00209 }
\DoxyCodeLine{00210 \textcolor{preprocessor}{\#if defined(D3\_SRAM\_BASE) }}
\DoxyCodeLine{00211   \textcolor{comment}{/* Reset D1CFGR register */}}
\DoxyCodeLine{00212   RCC-\/>D1CFGR = 0x00000000;}
\DoxyCodeLine{00213 }
\DoxyCodeLine{00214   \textcolor{comment}{/* Reset D2CFGR register */}}
\DoxyCodeLine{00215   RCC-\/>D2CFGR = 0x00000000;}
\DoxyCodeLine{00216 }
\DoxyCodeLine{00217   \textcolor{comment}{/* Reset D3CFGR register */}}
\DoxyCodeLine{00218   RCC-\/>D3CFGR = 0x00000000;}
\DoxyCodeLine{00219 \textcolor{preprocessor}{\#else }}
\DoxyCodeLine{00220   \textcolor{comment}{/* Reset CDCFGR1 register */}}
\DoxyCodeLine{00221   RCC-\/>CDCFGR1 = 0x00000000;}
\DoxyCodeLine{00222 }
\DoxyCodeLine{00223   \textcolor{comment}{/* Reset CDCFGR2 register */}}
\DoxyCodeLine{00224   RCC-\/>CDCFGR2 = 0x00000000;}
\DoxyCodeLine{00225 }
\DoxyCodeLine{00226   \textcolor{comment}{/* Reset SRDCFGR register */}}
\DoxyCodeLine{00227   RCC-\/>SRDCFGR = 0x00000000;}
\DoxyCodeLine{00228 \textcolor{preprocessor}{\#endif }}
\DoxyCodeLine{00229   \textcolor{comment}{/* Reset PLLCKSELR register */}}
\DoxyCodeLine{00230   RCC-\/>PLLCKSELR = 0x02020200;}
\DoxyCodeLine{00231 }
\DoxyCodeLine{00232   \textcolor{comment}{/* Reset PLLCFGR register */}}
\DoxyCodeLine{00233   RCC-\/>PLLCFGR = 0x01FF0000;}
\DoxyCodeLine{00234   \textcolor{comment}{/* Reset PLL1DIVR register */}}
\DoxyCodeLine{00235   RCC-\/>PLL1DIVR = 0x01010280;}
\DoxyCodeLine{00236   \textcolor{comment}{/* Reset PLL1FRACR register */}}
\DoxyCodeLine{00237   RCC-\/>PLL1FRACR = 0x00000000;}
\DoxyCodeLine{00238 }
\DoxyCodeLine{00239   \textcolor{comment}{/* Reset PLL2DIVR register */}}
\DoxyCodeLine{00240   RCC-\/>PLL2DIVR = 0x01010280;}
\DoxyCodeLine{00241 }
\DoxyCodeLine{00242   \textcolor{comment}{/* Reset PLL2FRACR register */}}
\DoxyCodeLine{00243 }
\DoxyCodeLine{00244   RCC-\/>PLL2FRACR = 0x00000000;}
\DoxyCodeLine{00245   \textcolor{comment}{/* Reset PLL3DIVR register */}}
\DoxyCodeLine{00246   RCC-\/>PLL3DIVR = 0x01010280;}
\DoxyCodeLine{00247 }
\DoxyCodeLine{00248   \textcolor{comment}{/* Reset PLL3FRACR register */}}
\DoxyCodeLine{00249   RCC-\/>PLL3FRACR = 0x00000000;}
\DoxyCodeLine{00250 }
\DoxyCodeLine{00251   \textcolor{comment}{/* Reset HSEBYP bit */}}
\DoxyCodeLine{00252   RCC-\/>CR \&= 0xFFFBFFFFU;}
\DoxyCodeLine{00253 }
\DoxyCodeLine{00254   \textcolor{comment}{/* Disable all interrupts */}}
\DoxyCodeLine{00255   RCC-\/>CIER = 0x00000000;}
\DoxyCodeLine{00256 }
\DoxyCodeLine{00257 \textcolor{preprocessor}{\#if (STM32H7\_DEV\_ID == 0x450UL) }}
\DoxyCodeLine{00258   \textcolor{comment}{/* dual core CM7 or single core line */}}
\DoxyCodeLine{00259   \textcolor{keywordflow}{if}((DBGMCU-\/>IDCODE \& 0xFFFF0000U) < 0x20000000U)}
\DoxyCodeLine{00260   \{}
\DoxyCodeLine{00261     \textcolor{comment}{/* if stm32h7 revY*/}}
\DoxyCodeLine{00262     \textcolor{comment}{/* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */}}
\DoxyCodeLine{00263     *((\_\_IO uint32\_t*)0x51008108) = 0x000000001U;}
\DoxyCodeLine{00264   \}}
\DoxyCodeLine{00265 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7\_DEV\_ID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00266 }
\DoxyCodeLine{00267 \textcolor{preprocessor}{\#if defined(DATA\_IN\_D2\_SRAM) }}
\DoxyCodeLine{00268   \textcolor{comment}{/* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) */}}
\DoxyCodeLine{00269 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_D2SRAM3EN) }}
\DoxyCodeLine{00270   RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_D2SRAM1EN | RCC\_AHB2ENR\_D2SRAM2EN | RCC\_AHB2ENR\_D2SRAM3EN);}
\DoxyCodeLine{00271 \textcolor{preprocessor}{\#elif defined(RCC\_AHB2ENR\_D2SRAM2EN) }}
\DoxyCodeLine{00272   RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_D2SRAM1EN | RCC\_AHB2ENR\_D2SRAM2EN);}
\DoxyCodeLine{00273 \textcolor{preprocessor}{\#else }}
\DoxyCodeLine{00274   RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_AHBSRAM1EN | RCC\_AHB2ENR\_AHBSRAM2EN);}
\DoxyCodeLine{00275 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2ENR\_D2SRAM3EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00276 }
\DoxyCodeLine{00277   tmpreg = RCC-\/>AHB2ENR;}
\DoxyCodeLine{00278   (void) tmpreg;}
\DoxyCodeLine{00279 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DATA\_IN\_D2\_SRAM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00280 }
\DoxyCodeLine{00281 \textcolor{preprocessor}{\#if defined(DUAL\_CORE) \&\& defined(CORE\_CM4) }}
\DoxyCodeLine{00282   \textcolor{comment}{/* Configure the Vector Table location add offset address for cortex-\/M4 -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00283 \textcolor{preprocessor}{\#if defined(USER\_VECT\_TAB\_ADDRESS) }}
\DoxyCodeLine{00284   SCB-\/>VTOR = VECT\_TAB\_BASE\_ADDRESS | VECT\_TAB\_OFFSET; \textcolor{comment}{/* Vector Table Relocation in Internal D2 AXI-\/RAM or in Internal FLASH */}}
\DoxyCodeLine{00285 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USER\_VECT\_TAB\_ADDRESS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00286 }
\DoxyCodeLine{00287 \textcolor{preprocessor}{\#else }}
\DoxyCodeLine{00288   \textcolor{comment}{/*}}
\DoxyCodeLine{00289 \textcolor{comment}{   * Disable the FMC bank1 (enabled after reset). }}
\DoxyCodeLine{00290 \textcolor{comment}{   * This, prevents CPU speculation access on this bank which blocks the use of FMC during }}
\DoxyCodeLine{00291 \textcolor{comment}{   * 24us. During this time the others FMC master (such as LTDC) cannot use it! }}
\DoxyCodeLine{00292 \textcolor{comment}{   */}}
\DoxyCodeLine{00293   FMC\_Bank1\_R-\/>BTCR[0] = 0x000030D2;}
\DoxyCodeLine{00294 }
\DoxyCodeLine{00295   \textcolor{comment}{/* Configure the Vector Table location -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00296 \textcolor{preprocessor}{\#if defined(USER\_VECT\_TAB\_ADDRESS) }}
\DoxyCodeLine{00297   SCB-\/>VTOR = VECT\_TAB\_BASE\_ADDRESS | VECT\_TAB\_OFFSET; \textcolor{comment}{/* Vector Table Relocation in Internal D1 AXI-\/RAM or in Internal FLASH */}}
\DoxyCodeLine{00298 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USER\_VECT\_TAB\_ADDRESS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00299 }
\DoxyCodeLine{00300 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE \&\& CORE\_CM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00301 \}}

\end{DoxyCode}
