\hypertarget{group___s32___n_v_i_c___peripheral___access___layer}{}\doxysection{S32\+\_\+\+NVIC Peripheral Access Layer}
\label{group___s32___n_v_i_c___peripheral___access___layer}\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
Collaboration diagram for S32\+\_\+\+NVIC Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s32___n_v_i_c___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___s32___n_v_i_c___register___masks}{S32\+\_\+\+NVIC Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s32___n_v_i_c___type}{S32\+\_\+\+NVIC\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em S32\+\_\+\+NVIC -\/ Register Layout Typedef. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga807f01a7b9216334116726ed9d691b59}{S32\+\_\+\+NVIC\+\_\+\+ISER\+\_\+\+COUNT}}~8u
\begin{DoxyCompactList}\small\item\em S32\+\_\+\+NVIC -\/ Size of Registers Arrays. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_gac0a2ddb02a0d98c46f97b0979668319a}{S32\+\_\+\+NVIC\+\_\+\+ICER\+\_\+\+COUNT}}~8u
\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_gaecc09cb7205d7455861a1d77783c7acc}{S32\+\_\+\+NVIC\+\_\+\+ISPR\+\_\+\+COUNT}}~8u
\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga2799389a071f74c38615c0df0ee49789}{S32\+\_\+\+NVIC\+\_\+\+ICPR\+\_\+\+COUNT}}~8u
\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga5fe58a79b251c42f1d68a41984160c3c}{S32\+\_\+\+NVIC\+\_\+\+IABR\+\_\+\+COUNT}}~8u
\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga599e71609b658c3f5daaf9d05f657f74}{S32\+\_\+\+NVIC\+\_\+\+IP\+\_\+\+COUNT}}~240u
\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga9aab253c47ba49c16d76306651b19583}{S32\+\_\+\+NVIC\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the S32\+\_\+\+NVIC module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga01abf57fcec0f32e96ef8b426fb5b315}{S32\+\_\+\+NVIC\+\_\+\+BASE}}~(0x\+E000\+E100u)
\begin{DoxyCompactList}\small\item\em Peripheral S32\+\_\+\+NVIC base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga9c8a78ea2c926e9a7b833b06d04234de}{S32\+\_\+\+NVIC}}~((\mbox{\hyperlink{struct_s32___n_v_i_c___type}{S32\+\_\+\+NVIC\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga01abf57fcec0f32e96ef8b426fb5b315}{S32\+\_\+\+NVIC\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral S32\+\_\+\+NVIC base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga796b918bb9f531c9349c3beee7d9b09e}{S32\+\_\+\+NVIC\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga01abf57fcec0f32e96ef8b426fb5b315}{S32\+\_\+\+NVIC\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of S32\+\_\+\+NVIC peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga8436caedc89af3f6f34ea09d8768c131}{S32\+\_\+\+NVIC\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga9c8a78ea2c926e9a7b833b06d04234de}{S32\+\_\+\+NVIC}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of S32\+\_\+\+NVIC peripheral base pointers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga00f8e31eb7f1b7510a6d03bad3ba9847}{S32\+\_\+\+NVIC\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt vector arrays for the S32\+\_\+\+NVIC module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_gaa4a18ce1ffd170f092084a1d5580bbfe}{S32\+\_\+\+NVIC\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the S32\+\_\+\+NVIC module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga2aa8e99ba34ec5a43ec51df3e4895ee3}{S32\+\_\+\+NVIC\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4}{SWI\+\_\+\+IRQn}} \}
\begin{DoxyCompactList}\small\item\em Interrupt vectors for the S32\+\_\+\+NVIC peripheral type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_s32___n_v_i_c___type}{S32\+\_\+\+NVIC\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_gabf2b9c5491194c9f7b346812702ce6af}{S32\+\_\+\+NVIC\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_ga9c8a78ea2c926e9a7b833b06d04234de}\label{group___s32___n_v_i_c___peripheral___access___layer_ga9c8a78ea2c926e9a7b833b06d04234de}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC@{S32\_NVIC}}
\index{S32\_NVIC@{S32\_NVIC}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC}{S32\_NVIC}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC~((\mbox{\hyperlink{struct_s32___n_v_i_c___type}{S32\+\_\+\+NVIC\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga01abf57fcec0f32e96ef8b426fb5b315}{S32\+\_\+\+NVIC\+\_\+\+BASE}})}



Peripheral S32\+\_\+\+NVIC base pointer. 

\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_ga01abf57fcec0f32e96ef8b426fb5b315}\label{group___s32___n_v_i_c___peripheral___access___layer_ga01abf57fcec0f32e96ef8b426fb5b315}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_BASE@{S32\_NVIC\_BASE}}
\index{S32\_NVIC\_BASE@{S32\_NVIC\_BASE}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_BASE}{S32\_NVIC\_BASE}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC\+\_\+\+BASE~(0x\+E000\+E100u)}



Peripheral S32\+\_\+\+NVIC base address. 

\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_ga796b918bb9f531c9349c3beee7d9b09e}\label{group___s32___n_v_i_c___peripheral___access___layer_ga796b918bb9f531c9349c3beee7d9b09e}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_BASE\_ADDRS@{S32\_NVIC\_BASE\_ADDRS}}
\index{S32\_NVIC\_BASE\_ADDRS@{S32\_NVIC\_BASE\_ADDRS}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_BASE\_ADDRS}{S32\_NVIC\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga01abf57fcec0f32e96ef8b426fb5b315}{S32\+\_\+\+NVIC\+\_\+\+BASE}} \}}



Array initializer of S32\+\_\+\+NVIC peripheral base addresses. 

\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_ga8436caedc89af3f6f34ea09d8768c131}\label{group___s32___n_v_i_c___peripheral___access___layer_ga8436caedc89af3f6f34ea09d8768c131}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_BASE\_PTRS@{S32\_NVIC\_BASE\_PTRS}}
\index{S32\_NVIC\_BASE\_PTRS@{S32\_NVIC\_BASE\_PTRS}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_BASE\_PTRS}{S32\_NVIC\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_ga9c8a78ea2c926e9a7b833b06d04234de}{S32\+\_\+\+NVIC}} \}}



Array initializer of S32\+\_\+\+NVIC peripheral base pointers. 

\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_ga5fe58a79b251c42f1d68a41984160c3c}\label{group___s32___n_v_i_c___peripheral___access___layer_ga5fe58a79b251c42f1d68a41984160c3c}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_IABR\_COUNT@{S32\_NVIC\_IABR\_COUNT}}
\index{S32\_NVIC\_IABR\_COUNT@{S32\_NVIC\_IABR\_COUNT}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_IABR\_COUNT}{S32\_NVIC\_IABR\_COUNT}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC\+\_\+\+IABR\+\_\+\+COUNT~8u}

\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_gac0a2ddb02a0d98c46f97b0979668319a}\label{group___s32___n_v_i_c___peripheral___access___layer_gac0a2ddb02a0d98c46f97b0979668319a}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_ICER\_COUNT@{S32\_NVIC\_ICER\_COUNT}}
\index{S32\_NVIC\_ICER\_COUNT@{S32\_NVIC\_ICER\_COUNT}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_ICER\_COUNT}{S32\_NVIC\_ICER\_COUNT}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC\+\_\+\+ICER\+\_\+\+COUNT~8u}

\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_ga2799389a071f74c38615c0df0ee49789}\label{group___s32___n_v_i_c___peripheral___access___layer_ga2799389a071f74c38615c0df0ee49789}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_ICPR\_COUNT@{S32\_NVIC\_ICPR\_COUNT}}
\index{S32\_NVIC\_ICPR\_COUNT@{S32\_NVIC\_ICPR\_COUNT}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_ICPR\_COUNT}{S32\_NVIC\_ICPR\_COUNT}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC\+\_\+\+ICPR\+\_\+\+COUNT~8u}

\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_ga9aab253c47ba49c16d76306651b19583}\label{group___s32___n_v_i_c___peripheral___access___layer_ga9aab253c47ba49c16d76306651b19583}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_INSTANCE\_COUNT@{S32\_NVIC\_INSTANCE\_COUNT}}
\index{S32\_NVIC\_INSTANCE\_COUNT@{S32\_NVIC\_INSTANCE\_COUNT}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_INSTANCE\_COUNT}{S32\_NVIC\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the S32\+\_\+\+NVIC module. 

\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_ga599e71609b658c3f5daaf9d05f657f74}\label{group___s32___n_v_i_c___peripheral___access___layer_ga599e71609b658c3f5daaf9d05f657f74}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_IP\_COUNT@{S32\_NVIC\_IP\_COUNT}}
\index{S32\_NVIC\_IP\_COUNT@{S32\_NVIC\_IP\_COUNT}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_IP\_COUNT}{S32\_NVIC\_IP\_COUNT}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC\+\_\+\+IP\+\_\+\+COUNT~240u}

\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_ga2aa8e99ba34ec5a43ec51df3e4895ee3}\label{group___s32___n_v_i_c___peripheral___access___layer_ga2aa8e99ba34ec5a43ec51df3e4895ee3}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_IRQS@{S32\_NVIC\_IRQS}}
\index{S32\_NVIC\_IRQS@{S32\_NVIC\_IRQS}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_IRQS}{S32\_NVIC\_IRQS}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4}{SWI\+\_\+\+IRQn}} \}}



Interrupt vectors for the S32\+\_\+\+NVIC peripheral type. 

\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_ga00f8e31eb7f1b7510a6d03bad3ba9847}\label{group___s32___n_v_i_c___peripheral___access___layer_ga00f8e31eb7f1b7510a6d03bad3ba9847}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_IRQS\_ARR\_COUNT@{S32\_NVIC\_IRQS\_ARR\_COUNT}}
\index{S32\_NVIC\_IRQS\_ARR\_COUNT@{S32\_NVIC\_IRQS\_ARR\_COUNT}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_IRQS\_ARR\_COUNT}{S32\_NVIC\_IRQS\_ARR\_COUNT}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT~(1u)}



Number of interrupt vector arrays for the S32\+\_\+\+NVIC module. 

\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_gaa4a18ce1ffd170f092084a1d5580bbfe}\label{group___s32___n_v_i_c___peripheral___access___layer_gaa4a18ce1ffd170f092084a1d5580bbfe}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_IRQS\_CH\_COUNT@{S32\_NVIC\_IRQS\_CH\_COUNT}}
\index{S32\_NVIC\_IRQS\_CH\_COUNT@{S32\_NVIC\_IRQS\_CH\_COUNT}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_IRQS\_CH\_COUNT}{S32\_NVIC\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(1u)}



Number of interrupt channels for the S32\+\_\+\+NVIC module. 

\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_ga807f01a7b9216334116726ed9d691b59}\label{group___s32___n_v_i_c___peripheral___access___layer_ga807f01a7b9216334116726ed9d691b59}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_ISER\_COUNT@{S32\_NVIC\_ISER\_COUNT}}
\index{S32\_NVIC\_ISER\_COUNT@{S32\_NVIC\_ISER\_COUNT}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_ISER\_COUNT}{S32\_NVIC\_ISER\_COUNT}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC\+\_\+\+ISER\+\_\+\+COUNT~8u}



S32\+\_\+\+NVIC -\/ Size of Registers Arrays. 

\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_gaecc09cb7205d7455861a1d77783c7acc}\label{group___s32___n_v_i_c___peripheral___access___layer_gaecc09cb7205d7455861a1d77783c7acc}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_ISPR\_COUNT@{S32\_NVIC\_ISPR\_COUNT}}
\index{S32\_NVIC\_ISPR\_COUNT@{S32\_NVIC\_ISPR\_COUNT}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_ISPR\_COUNT}{S32\_NVIC\_ISPR\_COUNT}}
{\footnotesize\ttfamily \#define S32\+\_\+\+NVIC\+\_\+\+ISPR\+\_\+\+COUNT~8u}



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___s32___n_v_i_c___peripheral___access___layer_gabf2b9c5491194c9f7b346812702ce6af}\label{group___s32___n_v_i_c___peripheral___access___layer_gabf2b9c5491194c9f7b346812702ce6af}} 
\index{S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}!S32\_NVIC\_MemMapPtr@{S32\_NVIC\_MemMapPtr}}
\index{S32\_NVIC\_MemMapPtr@{S32\_NVIC\_MemMapPtr}!S32\_NVIC Peripheral Access Layer@{S32\_NVIC Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_NVIC\_MemMapPtr}{S32\_NVIC\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_s32___n_v_i_c___type}{S32\+\_\+\+NVIC\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___s32___n_v_i_c___peripheral___access___layer_gabf2b9c5491194c9f7b346812702ce6af}{S32\+\_\+\+NVIC\+\_\+\+Mem\+Map\+Ptr}}}

