#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 18 19:05:47 2025
# Process ID: 16552
# Current directory: C:/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17076 C:\final\project_1.xpr
# Log file: C:/final/vivado.log
# Journal file: C:/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/final/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ivan7/Downloads/final/backup/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 735.215 ; gain = 122.168
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/final/project_1.sdk -hwspec C:/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/final/project_1.sdk -hwspec C:/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/final/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from BD file <C:/final/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 892.582 ; gain = 67.918
set_property location {1048 225} [get_bd_ports uart_rtl_rxd]
file mkdir C:/final/project_1.srcs/sources_1/new
close [ open C:/final/project_1.srcs/sources_1/new/IIR.v w ]
add_files C:/final/project_1.srcs/sources_1/new/IIR.v
update_compile_order -fileset sources_1
open_bd_design {C:/final/project_1.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference simple_filter simple_filter_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins simple_filter_0/clk]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_5bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_5bits
INFO: [board_rule 100-100] connect_bd_intf_net /btns_5bits /axi_gpio_0/GPIO
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {0} CONFIG.C_ALL_INPUTS {0} CONFIG.GPIO_BOARD_INTERFACE {Custom} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {13}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_5bits]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins simple_filter_0/x_in]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
connect_bd_net [get_bd_pins simple_filter_0/y_out] [get_bd_pins axi_dma_0/s_axis_s2mm_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/s_axis_s2mm_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_S2MM
connect_bd_net [get_bd_pins simple_filter_0/y_valid] [get_bd_pins axi_dma_0/s_axis_s2mm_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/s_axis_s2mm_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_S2MM
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_dma_0/m_axi_sg_aclk
/axi_dma_0/m_axi_mm2s_aclk
/axi_dma_0/m_axi_s2mm_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
WARNING: [BD 41-927] Following properties on pin /simple_filter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/simple_filter_0/x_valid

validate_bd_design -force
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
WARNING: [BD 41-927] Following properties on pin /simple_filter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/simple_filter_0/x_valid

delete_bd_objs [get_bd_nets simple_filter_0_y_out]
connect_bd_net [get_bd_pins simple_filter_0/y_valid] [get_bd_pins axi_dma_0/s_axis_s2mm_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/s_axis_s2mm_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_S2MM
delete_bd_objs [get_bd_nets simple_filter_0_y_valid]
connect_bd_net [get_bd_pins axi_dma_0/s_axis_s2mm_tvalid] [get_bd_pins simple_filter_0/y_valid]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/s_axis_s2mm_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_S2MM
connect_bd_net [get_bd_pins simple_filter_0/y_out] [get_bd_pins axi_dma_0/s_axis_s2mm_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axi_dma_0/s_axis_s2mm_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_S2MM
validate_bd_design
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
WARNING: [BD 41-927] Following properties on pin /simple_filter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/simple_filter_0/x_valid

startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {12} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins simple_filter_0/x_valid]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
validate_bd_design
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
WARNING: [BD 41-927] Following properties on pin /simple_filter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
validate_bd_design -force
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
WARNING: [BD 41-927] Following properties on pin /simple_filter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
generate_target all [get_files  C:/final/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/final/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_dma_0/s_axis_s2mm_tdata'(32) to net 'simple_filter_0_y_out'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_dma_0/s_axis_s2mm_tdata'(32) to net 'simple_filter_0_y_out'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/final/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/final/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/final/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block simple_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file C:/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/final/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/final/project_1.ip_user_files -ipstatic_source_dir C:/final/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/final/project_1.cache/compile_simlib/modelsim} {questa=C:/final/project_1.cache/compile_simlib/questa} {riviera=C:/final/project_1.cache/compile_simlib/riviera} {activehdl=C:/final/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Jun 18 19:40:19 2025] Launched synth_1...
Run output will be captured here: C:/final/project_1.runs/synth_1/runme.log
[Wed Jun 18 19:40:19 2025] Launched impl_1...
Run output will be captured here: C:/final/project_1.runs/impl_1/runme.log
file copy -force C:/final/project_1.runs/impl_1/design_1_wrapper.sysdef C:/final/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/final/project_1.sdk -hwspec C:/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/final/project_1.sdk -hwspec C:/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 19 04:44:53 2025...
