m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/borg/Desktop/-Z01.1-EdnaldoPereira
<<<<<<< HEAD
w1648058489
Z1 =======
Z2 w1648055954
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
R0
<<<<<<< HEAD
!i122 73
R2
Z4 8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd
Z5 F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd
R0
<<<<<<< HEAD
!s110 1648059173
!i10b 1
!s108 1648059173.000000
Z6 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd|
Z7 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd|
R1
Z8 !s110 1648058069
!i10b 1
Z9 !s108 1648058069.000000
Z10 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd|
Z11 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd|
R0
<<<<<<< HEAD
!s110 1647809967
!i10b 1
!s108 1647809967.000000
R11
R7
R1
R8
!i10b 1
R9
R10
R11
R0
<<<<<<< HEAD
Z12 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/And16.vhd
!i10b 1
Z13 !s110 1648058070
Z14 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd|
Z15 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd|
R1
R8
!i10b 1
R9
Z16 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd|
Z17 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd|
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R14
R15
R1
R8
!i10b 1
R9
R16
R17
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z18 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/circuito.vhd|
Z19 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/circuito.vhd|
R1
R8
!i10b 1
R9
Z20 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/circuito.vhd|
Z21 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/circuito.vhd|
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R18
R19
R1
R8
!i10b 1
R9
R20
R21
R0
<<<<<<< HEAD
w1647604172
R1
w1648058582
R3
R0
<<<<<<< HEAD
!i122 2
R2
Z22 8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
Z23 F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
R0
<<<<<<< HEAD
Z24 !s110 1647806699
!i10b 1
Z25 !s108 1647806699.000000
Z26 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
Z27 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
R1
Z28 !s110 1648058585
!i10b 1
Z29 !s108 1648058585.000000
Z30 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
Z31 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
R0
<<<<<<< HEAD
!i122 2
l21
L16 9
VzfK^0_[NBf_8iGhJg3NVO3
!s100 GHM5dONB[5kG^YZ5??bfk2
Z32 OV;C;2020.1;71
33
R24
!i10b 1
R25
R26
R27
R1
!i122 125
l22
Z33 L16 15
Z34 VKP6DUe<<>o;PDAFS7en<Z0
Z35 !s100 f`P<`O1k9PRE7SahIe1o81
R32
33
R28
!i10b 1
R29
R30
R31
R0
<<<<<<< HEAD
w1647544891
Z36 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R1
R2
Z37 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R3
R0
<<<<<<< HEAD
!i122 40
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd
l0
Z38 L12 1
R1
Z39 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd
l0
R38
R0
<<<<<<< HEAD
Z40 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd
Z41 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd|
Z42 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd|
R1
Z43 !s108 1648058070.000000
Z44 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd|
Z45 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd|
R0
<<<<<<< HEAD
R40
R41
R42
R1
R43
R44
R45
R0
<<<<<<< HEAD
w1647461977
R1
R2
R3
R0
<<<<<<< HEAD
!i122 22
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z46 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd|
Z47 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd|
R1
R8
!i10b 1
R9
Z48 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd|
Z49 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd|
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R46
R47
R1
R8
!i10b 1
R9
R48
R49
R0
<<<<<<< HEAD
!i122 39
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd
R0
<<<<<<< HEAD
R40
Z50 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd|
Z51 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd|
R1
R43
Z52 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd|
Z53 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd|
R0
<<<<<<< HEAD
R40
R50
R51
R1
R43
R52
R53
R0
<<<<<<< HEAD
!i122 38
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd
R0
<<<<<<< HEAD
R40
Z54 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd|
Z55 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd|
R1
R43
Z56 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd|
Z57 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd|
R0
<<<<<<< HEAD
Z58 L14 9
R1
R58
R0
<<<<<<< HEAD
R40
R54
R55
R1
R43
R56
R57
R0
<<<<<<< HEAD
!i122 37
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd
R0
<<<<<<< HEAD
R13
Z59 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd|
Z60 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd|
R1
R43
Z61 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd|
Z62 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd|
R0
<<<<<<< HEAD
R13
R59
R60
R1
R43
R61
R62
R0
<<<<<<< HEAD
w1647806862
R1
R2
R3
R0
<<<<<<< HEAD
!i122 10
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd
l0
Z63 L10 1
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd
l0
R63
R0
<<<<<<< HEAD
Z64 !s110 1647806865
!i10b 1
Z65 !s108 1647806865.000000
Z66 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd|
Z67 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd|
R1
R8
!i10b 1
R9
Z68 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd|
Z69 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd|
R0
<<<<<<< HEAD
Z70 L17 11
R1
R70
R0
<<<<<<< HEAD
R64
!i10b 1
R65
R66
R67
R1
R8
!i10b 1
R9
R68
R69
R0
<<<<<<< HEAD
w1647805839
R1
R2
R3
R0
<<<<<<< HEAD
!i122 5
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd
l0
R63
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd
l0
R63
R0
<<<<<<< HEAD
R44
!i10b 1
R45
Z71 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd|
Z72 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd|
R1
R8
!i10b 1
R9
Z73 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd|
Z74 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd|
R0
<<<<<<< HEAD
R70
R1
R70
R0
<<<<<<< HEAD
R44
!i10b 1
R45
R71
R72
R1
R8
!i10b 1
R9
R73
R74
R0
<<<<<<< HEAD
w1647455555
R1
R2
R3
R0
<<<<<<< HEAD
!i122 21
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/impressora.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/impressora.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/impressora.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/impressora.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z75 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/impressora.vhd|
Z76 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/impressora.vhd|
R1
R8
!i10b 1
R9
Z77 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/impressora.vhd|
Z78 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/impressora.vhd|
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R75
R76
R1
R8
!i10b 1
R9
R77
R78
R0
<<<<<<< HEAD
w1647828407
R1
R2
R3
R0
<<<<<<< HEAD
!i122 62
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd
R0
<<<<<<< HEAD
Z79 !s110 1647828410
!i10b 1
Z80 !s108 1647828410.000000
Z81 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd|
Z82 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd|
R1
R8
!i10b 1
R9
Z83 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd|
Z84 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd|
R0
<<<<<<< HEAD
Z85 d/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira
Z86 DEx4 work 5 inc16 0 22 ;OmAHIS@A^0AT]ojlejag2
!i122 62
R1
R86
!i122 81
<<<<<<< HEAD
R79
!i10b 1
R80
R81
R82
R1
R8
!i10b 1
R9
R83
R84
R0
<<<<<<< HEAD
w1647805973
R1
R2
R3
R0
<<<<<<< HEAD
!i122 1
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
R0
<<<<<<< HEAD
R44
!i10b 1
R45
Z87 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
Z88 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
R1
Z89 !s110 1648057126
!i10b 1
Z90 !s108 1648057126.000000
Z91 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
Z92 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
R0
<<<<<<< HEAD
R44
!i10b 1
R45
R87
R88
R1
R89
!i10b 1
R90
R91
R92
R0
<<<<<<< HEAD
!i122 36
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux16.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux16.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux16.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux16.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z93 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux16.vhd|
Z94 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux16.vhd|
R1
R13
!i10b 1
R43
Z95 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux16.vhd|
Z96 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux16.vhd|
R0
<<<<<<< HEAD
Z97 L12 6
R1
R97
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R93
R94
R1
R13
!i10b 1
R43
R95
R96
R0
<<<<<<< HEAD
!i122 35
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z98 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd|
Z99 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd|
R1
R13
!i10b 1
R43
Z100 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd|
Z101 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd|
R0
<<<<<<< HEAD
R97
R1
R97
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R98
R99
R1
R13
!i10b 1
R43
R100
R101
R0
<<<<<<< HEAD
!i122 34
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z102 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd|
Z103 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd|
R1
R13
!i10b 1
R43
Z104 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd|
Z105 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd|
R0
<<<<<<< HEAD
R70
R1
R58
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R102
R103
R1
R13
!i10b 1
R43
R104
R105
R0
<<<<<<< HEAD
!i122 33
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z106 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd|
Z107 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd|
R1
R13
!i10b 1
R43
Z108 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd|
Z109 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd|
R0
<<<<<<< HEAD
R70
R1
R58
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R106
R107
R1
R13
!i10b 1
R43
R108
R109
R0
<<<<<<< HEAD
!i122 32
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z110 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd|
Z111 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd|
R1
R13
!i10b 1
R9
Z112 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd|
Z113 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd|
R0
<<<<<<< HEAD
Z114 L18 13
R1
R114
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R110
R111
R1
R13
!i10b 1
R9
R112
R113
R0
<<<<<<< HEAD
!i122 31
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z115 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd|
Z116 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd|
R1
R8
!i10b 1
R9
Z117 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd|
Z118 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd|
R0
<<<<<<< HEAD
R114
R1
R114
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R115
R116
R1
R8
!i10b 1
R9
R117
R118
R0
<<<<<<< HEAD
!i122 30
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nand2.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nand2.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nand2.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nand2.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z119 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nand2.vhd|
Z120 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nand2.vhd|
R1
R8
!i10b 1
R9
Z121 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nand2.vhd|
Z122 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nand2.vhd|
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R119
R120
R1
R8
!i10b 1
R9
R121
R122
R0
<<<<<<< HEAD
!i122 29
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z123 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd|
Z124 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd|
R1
R8
!i10b 1
R9
Z125 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd|
Z126 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd|
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R123
R124
R1
R8
!i10b 1
R9
R125
R126
R0
<<<<<<< HEAD
!i122 28
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Not16.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Not16.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Not16.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Not16.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z127 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Not16.vhd|
Z128 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Not16.vhd|
R1
R8
!i10b 1
R9
Z129 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Not16.vhd|
Z130 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Not16.vhd|
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R127
R128
R1
R8
!i10b 1
R9
R129
R130
R0
<<<<<<< HEAD
!i122 27
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or16.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or16.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or16.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or16.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z131 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or16.vhd|
Z132 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or16.vhd|
R1
R8
!i10b 1
R9
Z133 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or16.vhd|
Z134 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or16.vhd|
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R131
R132
R1
R8
!i10b 1
R9
R133
R134
R0
<<<<<<< HEAD
!i122 26
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or8Way.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or8Way.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or8Way.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or8Way.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z135 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or8Way.vhd|
Z136 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or8Way.vhd|
R1
R8
!i10b 1
R9
Z137 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or8Way.vhd|
Z138 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or8Way.vhd|
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R135
R136
R1
R8
!i10b 1
R9
R137
R138
R0
<<<<<<< HEAD
w1647545498
R1
R2
R3
R0
<<<<<<< HEAD
!i122 20
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd
R0
<<<<<<< HEAD
R12
!i10b 1
R13
Z139 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd|
Z140 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd|
R1
R8
!i10b 1
R9
Z141 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd|
Z142 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd|
R0
<<<<<<< HEAD
R12
!i10b 1
R13
R139
R140
R1
R8
!i10b 1
R9
R141
R142
R0
<<<<<<< HEAD
R39
Z143 D^#x9 vunit_lib 13 vunit_context 0 22 5PF4h;N3nzRfAo898Q8WS3
Z144 DPx9 vunit_lib 18 run_deprecated_pkg 0 22 06HHNn=l0Y?PoSLo8^<h00
Z145 DPx9 vunit_lib 10 runner_pkg 0 22 NQlg?N:7cfzSYD?FX_C9W0
Z146 DPx9 vunit_lib 7 run_pkg 0 22 L;71H6TCjU4gL1AJPm_Vd0
Z147 DPx9 vunit_lib 13 run_types_pkg 0 22 ZfDWW?_fEaQBz>VkefFUV2
Z148 DPx9 vunit_lib 20 check_deprecated_pkg 0 22 Y>TVz>[kI8XoP@P02gCOJ2
Z149 DPx9 vunit_lib 9 check_pkg 0 22 k_?TDGU?=n?1Z0oahO>zF0
Z150 DPx9 vunit_lib 11 checker_pkg 0 22 E?dhhcE;9VWnHLW[lW4`Y1
Z151 DPx9 vunit_lib 8 stop_pkg 0 22 UjKiHFdPQ97>_>m`nM3cg3
Z152 DPx9 vunit_lib 8 core_pkg 0 22 0M7EG>QDghVT?B78KOYPn0
Z153 DPx9 vunit_lib 18 log_deprecated_pkg 0 22 Q7[lfBh_WC:ca^W64YP1U2
Z154 DPx9 vunit_lib 9 print_pkg 0 22 z3A9G[B4JdMci]Ub;PK=S3
Z155 DPx9 vunit_lib 4 path 0 22 ]@TR:IFM`TWfiVL<ZjY=I3
Z156 DPx9 vunit_lib 15 log_handler_pkg 0 22 4LC?iW3FIdm8J@]^l:Fa_0
Z157 DPx9 vunit_lib 8 ansi_pkg 0 22 h9cG]NHf=IYSX>SV5U_OM1
Z158 DPx9 vunit_lib 14 log_levels_pkg 0 22 jGUFnEUH1mU?HKm3YRPGj3
Z159 DPx9 vunit_lib 10 logger_pkg 0 22 Jj3MC9=bR4jQbFA1jSDXY2
Z160 DPx9 vunit_lib 10 dictionary 0 22 _W8>On_YoEFWEDP8TQC@R0
Z161 DPx9 vunit_lib 10 string_ops 0 22 >6lVd?dSYVCeeU;1?_=bg2
Z162 D^#x9 vunit_lib 18 data_types_context 0 22 [Ik[<YbW8Ag;h5P``aP2g3
Z163 DPx9 vunit_lib 8 dict_pkg 0 22 _EQKR[P[ibBW^<0mzPejD2
Z164 DPx9 vunit_lib 19 byte_vector_ptr_pkg 0 22 nMb7G]QlQkbCia?ecQlOB1
Z165 DPx9 vunit_lib 19 string_ptr_pool_pkg 0 22 ;oGa_UEi8nVncYkDRR_Aj1
Z166 DPx9 vunit_lib 14 queue_pool_pkg 0 22 W_@1eWPT4E>cBF2g>m`PC0
Z167 DPx9 vunit_lib 17 integer_array_pkg 0 22 o:H2ie>cVB<O<8]@gJG;:3
Z168 DPx9 vunit_lib 19 external_string_pkg 0 22 iE_JL@S7G[ScLPziLPH3]3
Z169 DPx9 vunit_lib 14 string_ptr_pkg 0 22 n[AzFb_A:6S@HQFZYcL]h0
Z170 DPx9 vunit_lib 9 queue_pkg 0 22 CMi_fVS`R;@j5e>onMNln3
Z171 DPx9 vunit_lib 27 integer_vector_ptr_pool_pkg 0 22 FX=7VbM]W@D7RN`^3N8aJ3
Z172 DPx9 vunit_lib 17 codec_builder_pkg 0 22 lMzaQB]AGo[9c?7g60J_93
R36
Z173 DPx4 ieee 11 numeric_bit 0 22 G2;d`f^X6V]cQEn8_38:i1
Z174 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
Z175 DPx4 ieee 12 math_complex 0 22 lndMRF4<kJnT_9]@:30S@3
Z176 DPx9 vunit_lib 9 codec_pkg 0 22 VE]>YKnj@eiUJ<U1YSEXb3
Z177 DPx9 vunit_lib 27 external_integer_vector_pkg 0 22 hl?S7F7[zeX8D09=mXj_W2
Z178 DPx9 vunit_lib 22 integer_vector_ptr_pkg 0 22 dQHde;mb=n>VUWALE0?M33
Z179 DPx9 vunit_lib 9 types_pkg 0 22 8X1EBI95Q8hI=Vi3D9DP;0
Z180 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
R85
!i122 70
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd
l0
R52
R1
R2
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R3
R180
!i122 115
R85
Z181 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd
Z182 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd
l0
R38
<<<<<<< HEAD
Z183 !s110 1648054909
!i10b 1
Z184 !s108 1648054909.000000
Z185 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd|
Z186 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd|
R1
Z187 !s110 1648058071
!i10b 1
Z188 !s108 1648058071.000000
Z189 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd|
Z190 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd|
R0
<<<<<<< HEAD
R1
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R168
R169
R170
R171
R172
R36
R173
R174
R175
R176
R177
R178
R179
R1
R3
R0
<<<<<<< HEAD
!i122 70
R1
!i122 115
R0
<<<<<<< HEAD
R183
!i10b 1
R184
R185
R186
R1
R187
!i10b 1
R188
R189
R190
R0
<<<<<<< HEAD
R39
R1
R2
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R168
R169
R170
R171
R172
R36
R173
R174
R175
R176
R177
R178
R179
R1
R3
R0
<<<<<<< HEAD
!i122 71
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd
l0
R52
R1
Z191 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd
Z192 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd
l0
R38
R0
<<<<<<< HEAD
R183
!i10b 1
R184
Z193 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd|
Z194 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd|
R1
R187
!i10b 1
R188
Z195 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd|
Z196 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd|
R0
<<<<<<< HEAD
R1
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R191
R192
R195
R196
R172
R36
R173
R174
R175
R176
R177
R178
R179
R1
R3
R0
<<<<<<< HEAD
!i122 71
R1
!i122 116
R0
<<<<<<< HEAD
R183
!i10b 1
R184
R193
R194
R1
R187
!i10b 1
R188
R195
R196
R0
<<<<<<< HEAD
R39
R1
R2
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R191
R192
R195
R196
R172
R36
R173
R174
R175
R176
R177
R178
R179
R1
R3
R0
<<<<<<< HEAD
!i122 66
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_comparador16.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_comparador16.vhd
l0
R52
R1
Z197 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_comparador16.vhd
Z198 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_comparador16.vhd
l0
R38
R0
<<<<<<< HEAD
R183
!i10b 1
R184
Z199 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_comparador16.vhd|
Z200 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_comparador16.vhd|
R1
R187
!i10b 1
R188
Z201 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_comparador16.vhd|
Z202 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_comparador16.vhd|
R0
<<<<<<< HEAD
R1
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R191
R192
R195
R196
R197
R36
R198
R201
R202
R176
R177
R178
R179
R1
R3
R0
<<<<<<< HEAD
!i122 66
R1
!i122 111
R0
<<<<<<< HEAD
R183
!i10b 1
R184
R199
R200
R1
R187
!i10b 1
R188
R201
R202
R0
<<<<<<< HEAD
R39
R1
R2
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R191
R192
R195
R196
R197
R36
R198
R201
R202
R176
R177
R178
R179
R1
R3
R0
<<<<<<< HEAD
!i122 69
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_FullAdder.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_FullAdder.vhd
l0
R52
R1
Z203 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_FullAdder.vhd
Z204 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_FullAdder.vhd
l0
R38
R0
<<<<<<< HEAD
R183
!i10b 1
R184
Z205 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_FullAdder.vhd|
Z206 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_FullAdder.vhd|
R1
R187
!i10b 1
R188
Z207 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_FullAdder.vhd|
Z208 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_FullAdder.vhd|
R0
<<<<<<< HEAD
R1
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R191
R192
R195
R196
R197
R36
R198
R201
R202
R203
R204
R207
R208
R1
R3
R0
<<<<<<< HEAD
!i122 69
R1
!i122 114
R0
<<<<<<< HEAD
R183
!i10b 1
R184
R205
R206
R1
R187
!i10b 1
R188
R207
R208
R0
<<<<<<< HEAD
R39
R1
R2
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R191
R192
R195
R196
R197
R36
R198
R201
R202
R203
R204
R207
R208
R1
R3
R0
<<<<<<< HEAD
!i122 68
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_HalfAdder.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_HalfAdder.vhd
l0
R52
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_HalfAdder.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_HalfAdder.vhd
l0
R38
R0
<<<<<<< HEAD
R183
!i10b 1
R184
Z209 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_HalfAdder.vhd|
Z210 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_HalfAdder.vhd|
R1
R187
!i10b 1
R188
Z211 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_HalfAdder.vhd|
Z212 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_HalfAdder.vhd|
R0
<<<<<<< HEAD
R1
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R191
R192
R195
R196
R197
R36
R198
R201
R202
R203
R204
R207
R208
R1
R3
R0
<<<<<<< HEAD
!i122 68
l27
Z213 L16 43
R1
!i122 113
l27
R213
R0
<<<<<<< HEAD
R211
!i10b 1
R212
R209
R210
R1
R187
!i10b 1
R188
R211
R212
R0
<<<<<<< HEAD
R39
R1
R2
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R191
R192
R195
R196
R197
R36
R198
R201
R202
R203
R204
R207
R208
R1
R3
R0
<<<<<<< HEAD
!i122 67
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd
l0
R52
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd
l0
R38
R0
<<<<<<< HEAD
R211
!i10b 1
R212
Z214 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd|
Z215 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd|
R1
R187
!i10b 1
R188
Z216 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd|
Z217 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd|
R0
<<<<<<< HEAD
R1
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R191
R192
R195
R196
R197
R36
R198
R201
R202
R203
R204
R207
R208
R1
R3
R0
<<<<<<< HEAD
!i122 67
l27
R213
R1
!i122 112
l27
R213
R0
<<<<<<< HEAD
R211
!i10b 1
R212
R214
R215
R1
R187
!i10b 1
R188
R216
R217
R0
<<<<<<< HEAD
R39
R1
R2
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R191
R192
R195
R196
R197
R36
R198
R201
R202
R203
R204
R207
R208
R1
R3
R0
<<<<<<< HEAD
!i122 65
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd
l0
R52
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd
l0
R38
R0
<<<<<<< HEAD
R211
!i10b 1
R212
Z218 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd|
Z219 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd|
R1
R187
!i10b 1
R188
Z220 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd|
Z221 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd|
R0
<<<<<<< HEAD
R1
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R191
R192
R195
R196
R197
R36
R198
R201
R202
R203
R204
R207
R208
R1
R3
R0
<<<<<<< HEAD
!i122 65
R1
!i122 110
R0
<<<<<<< HEAD
R211
!i10b 1
R212
R218
R219
R1
R187
!i10b 1
R188
R220
R221
R0
<<<<<<< HEAD
R39
R1
R2
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R191
R192
R195
R196
R197
R36
R198
R201
R202
R203
R204
R207
R208
R1
R3
R0
<<<<<<< HEAD
!i122 64
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd
l0
R52
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd
l0
R38
R0
<<<<<<< HEAD
R211
!i10b 1
R212
Z222 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd|
Z223 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd|
R1
R187
!i10b 1
R188
Z224 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd|
Z225 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd|
R0
<<<<<<< HEAD
R1
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R0
<<<<<<< HEAD
R181
R182
R187
R188
R189
R190
R191
R192
R195
R196
R197
R36
R198
R201
R202
R203
R204
R207
R208
R1
R3
R0
<<<<<<< HEAD
!i122 64
R1
!i122 109
R0
<<<<<<< HEAD
R211
!i10b 1
R212
R222
R223
R1
R187
!i10b 1
R188
R224
R225
R0
<<<<<<< HEAD
w1647805832
R36
R1
R2
R37
R3
R0
<<<<<<< HEAD
!i122 63
R2
8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/TopLevel.vhd
F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/TopLevel.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/TopLevel.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/TopLevel.vhd
R0
<<<<<<< HEAD
Z226 !s110 1648054905
!i10b 1
Z227 !s108 1648054905.000000
Z228 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/TopLevel.vhd|
Z229 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/TopLevel.vhd|
R1
R8
!i10b 1
R9
Z230 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/TopLevel.vhd|
Z231 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/TopLevel.vhd|
R0
<<<<<<< HEAD
!i122 63
R1
!i122 91
R0
<<<<<<< HEAD
R226
!i10b 1
R227
R228
R229
R1
R8
!i10b 1
R9
R230
R231
R0
<<<<<<< HEAD
R39
R1
w1648058746
R3
R0
<<<<<<< HEAD
!i122 0
R2
Z232 8/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
Z233 F/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
R1
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
R0
<<<<<<< HEAD
R44
!i10b 1
R45
Z234 !s90 -quiet|-modelsimini|/home/borg/Desktop/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
Z235 !s107 /home/borg/Desktop/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
R1
Z236 !s110 1648058753
!i10b 1
Z237 !s108 1648058753.000000
Z238 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
Z239 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
R0
<<<<<<< HEAD
R48
Vi9=1L]S^d>ZS5Oc0d]T4:3
!s100 5ij;S8:lD[lKz4Ml050]e1
R32
33
R44
!i10b 1
R45
R234
R235
R1
Z240 L16 11
Z241 Ve;bkE^SeR]Q_0a[BV<VAV0
Z242 !s100 ^j0S7:cE5`h:e<8N@d79S2
R32
33
R236
!i10b 1
R237
R238
R239
R0
>>>>>>> main
R180
!i122 85
R85
>>>>>>> main
l0
Z243 L29 1
Z244 VelPHld:dETW4X>5>L4eYz0
Z245 !s100 ?lCgWR`hmOQWeKm`TFQ@C3
R32
33
R0
>>>>>>> main
!i113 1
Z246 o-quiet -2008 -work lib
Z247 tExplicit 1 CvgOpt 0
R0
Artl
R3
R180
DEx4 work 3 alu 0 22 MT^L8DV<ch`z60KDB@OUg0
!i122 85
l98
L44 58
Vai?EgbhiPbfQCCCD9S7oV1
!s100 d1IERJ`a8F`k8G:>NPN[60
R32
33
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
!i113 1
R246
R247
R0
Abehaviour
R36
Z248 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R3
R180
DEx4 work 12 binariotobcd 0 22 I19a<iFWbfZ0SWGf=`F:20
!i122 90
l27
L17 77
VA<n<EJ<8U4RkKCGaz5CDV3
!s100 oi0D7`:`AM=OP43658iCn2
R32
33
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 8 circuito 0 22 QBQIj`R>78621b^V>3oQg1
!i122 89
l12
Z249 L10 5
V0o2UNlN_zfZM[UcjS7>>`1
!s100 T_3TFfM9g2VSKPk1S7emk2
R32
33
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R180
!i122 125
R85
>>>>>>> main
l0
L8 1
Z250 VbbjmeK1BQ4Kb7jBbI77Rg2
Z251 !s100 6Q613_:GLMIK913:C5DoD3
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Artl
R3
R180
Z252 DEx4 work 12 comparador16 0 22 bbjmeK1BQ4Kb7jBbI77Rg2
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R180
!i122 106
R85
>>>>>>> main
V]Y8nRGSE6NAcRGHPk=9KG0
!s100 AE5M:R58SBSKJe6hz`Xi;2
R32
33
R13
!i10b 1
R0
>>>>>>> main
!i113 1
R246
R247
R0
Artl
R37
R3
R180
DEx4 work 9 conceitoa 0 22 ]Y8nRGSE6NAcRGHPk=9KG0
!i122 106
l34
L26 27
VPh2aL<jiB9Vhe?45:hMab3
!s100 z6:ODPi41R>3nNWc0fme01
R32
33
R13
!i10b 1
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R180
!i122 88
R85
>>>>>>> main
l0
L4 1
VSd0AX;8RlG:F_LO9J_6j^3
!s100 eBG_FEDA1m8g9Gonl?[8k0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 16 detectordemoedas 0 22 Sd0AX;8RlG:F_LO9J_6j^3
!i122 88
l12
L10 9
VIQJFh`;Ug[SeYool_MoI92
!s100 A8@Y5aeJ2l@LREn;JLO973
R32
33
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
V>:IF]Koi99f<cJ0CmCAM51
!s100 Mk4MPhHXoJhVbDN8OhUzJ0
R32
33
R13
!i10b 1
R0
>>>>>>> main
!i113 1
R246
R247
R0
Artl
R3
R180
DEx4 work 8 dmux2way 0 22 >:IF]Koi99f<cJ0CmCAM51
!i122 105
l13
L12 9
VeCnG^emLLa[Pn_Oz^I_^k2
!s100 XcVBLMW7MS5Z2[ZbAL@eP2
R32
33
R13
!i10b 1
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
VchCWhU[f@SDYOfM[z`KAD3
!s100 ;Fe6?`C@SB@=WbZbaI^E^0
R32
33
R13
!i10b 1
R0
>>>>>>> main
!i113 1
R246
R247
R0
Artl
R3
R180
DEx4 work 8 dmux4way 0 22 chCWhU[f@SDYOfM[z`KAD3
!i122 104
l15
>>>>>>> main
V2RKb2jGdFE7J0=;OBEjfo0
!s100 ZVe`WOaNUkjHf:IYXC6;J2
R32
33
R13
!i10b 1
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
V4@:^4]]>d5jd<9PRAJQi32
!s100 zC5^AWzR72_D_1oKAO8`>2
R32
33
R13
!i10b 1
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 8 dmux8way 0 22 4@:^4]]>d5jd<9PRAJQi32
!i122 103
l19
L18 14
V<MUF>Zl4HlUW1@Jdl<PX30
!s100 :Ro;5<fZoP3f]C?S3?`=c1
R32
33
R13
!i10b 1
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R180
!i122 83
R85
>>>>>>> main
V;RB>US:oiVgf@@2;ERnEW2
!s100 ^oFEXWUb;T^9LUJXBGnJH2
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Artl
R3
R180
DEx4 work 9 fulladder 0 22 ;RB>US:oiVgf@@2;ERnEW2
!i122 83
l22
>>>>>>> main
VO2V:mBJiBR2NElFVaE24X1
!s100 W1>P:c4FC]Sg[<fDD=6kW2
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R180
!i122 82
R85
>>>>>>> main
VL0]G_0fS9^WC^L]C@X[Y^0
!s100 h@?RhTGZ[QMJjM?>AnoBQ0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Artl
R3
R180
DEx4 work 9 halfadder 0 22 L0]G_0fS9^WC^L]C@X[Y^0
!i122 82
l22
>>>>>>> main
Vl`UVeVb;LRO7?jbJ1E1C`1
!s100 ZMCm]_1n`XM9TbI@_a]h30
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R180
!i122 87
R85
>>>>>>> main
l0
L4 1
V2Vf]_[jCT:XbB[Tz[fgb@2
!s100 3VLb^^iLS^2QPXha=FQ=@1
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 10 impressora 0 22 2Vf]_[jCT:XbB[Tz[fgb@2
!i122 87
l12
L10 6
V8lL?2RCfBa]TT]UzzN53G1
!s100 B8CgCI[WaAD1T>b[ObVER2
R32
33
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R180
!i122 81
R85
>>>>>>> main
l0
Z253 L11 1
V;OmAHIS@A^0AT]ojlejag2
!s100 zf5`@f[Vj[mSi<_bFTEQi3
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Artl
R3
R180
>>>>>>> main
l31
L18 22
VC]FG6`DninWQz9MeRlVf?3
!s100 nI27^E2n>1ShX>@IM?ZP71
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R180
!i122 64
R85
>>>>>>> main
l0
L8 1
VVkHiPDk`Ml2f_7V714<nn2
!s100 :1_@R;4H?WBDlVmIlH2LX3
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Artl
R3
R180
DEx4 work 10 inversor16 0 22 VkHiPDk`Ml2f_7V714<nn2
!i122 64
l21
L16 10
VQ9f@EQlX@cWR6kIA4hK6Y3
!s100 @h429P3@RGoN`SJ>DQ<n<0
R32
33
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
V^KK7>>=?KzfHlc;dK>^H53
!s100 IzGKQCSkQ7RCdJh>^j0Q61
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 5 mux16 0 22 ^KK7>>=?KzfHlc;dK>^H53
!i122 102
l13
>>>>>>> main
VZYa?Fc765b>:8?iUA0ED=3
!s100 Tgn7knIXG2hLFFQ1gOk<l1
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
V5Md04iB]KYYIl:m:EPnQ[3
!s100 L]VTV_?L9fN8g2_`K9nZQ2
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 7 mux2way 0 22 5Md04iB]KYYIl:m:EPnQ[3
!i122 101
l13
>>>>>>> main
VHNHUJZ8g_;Fj3djNJcXfW3
!s100 L[BLl`21M<^:OXSik0`<d1
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
VS6DJa:23Uele:d0oQjjO[0
!s100 X`n8^nYIhlnNgIfP_EkID1
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 7 mux4way 0 22 S6DJa:23Uele:d0oQjjO[0
!i122 100
l15
>>>>>>> main
V1QI90Fnd4iZWf>GPfLZ3]3
!s100 Cn;hMgiMBhK4>VLg@>I<71
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
VgIliodZR>K=jaJZeHi]]@1
!s100 8]mCOPe5cHg3o24Lz?cGK0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 9 mux4way16 0 22 gIliodZR>K=jaJZeHi]]@1
!i122 99
l15
>>>>>>> main
VHW<WG>ZENQ?B;8MY3Q0GR3
!s100 M^;n=[b1>BEV3KlooVEg`1
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
VcMIZim^j_>0TGlG7NC03C3
!s100 ^ag5`^MlkFaAfCaX]@3>L0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 7 mux8way 0 22 cMIZim^j_>0TGlG7NC03C3
!i122 98
l19
>>>>>>> main
VIMV1cEkjg62P25WY78@bV0
!s100 gM0^mAH`@^l<ao6bAeB<22
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
V7MWl=:zn]>Q>M5K]`_b<60
!s100 @m115@68;o9gzO2VgfBG]0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 9 mux8way16 0 22 7MWl=:zn]>Q>M5K]`_b<60
!i122 97
l19
>>>>>>> main
VD=YP7YU?ULkMIgch<P=Aj1
!s100 ^jo[fhM@=?Czci^mEB]mY0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
VV6aic[TMmDzJcCEf<O]ge1
!s100 _8@7`=N8;PUn8KC]j]b<H3
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Artl
R3
R180
DEx4 work 5 nand2 0 22 V6aic[TMmDzJcCEf<O]ge1
!i122 96
l13
L12 4
VdUGLBVd0IJVdTd43=H7ef1
!s100 2Q1e]E>@323^hS@;M=L370
R32
33
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
VI6@ZGJd>JSC7UGzNAn6GU2
!s100 bzc2JH[>FOP2l:COLj<IY2
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 7 nor8way 0 22 I6@ZGJd>JSC7UGzNAn6GU2
!i122 95
l18
L17 6
VBAGelAm>giXG>F;gQ89^>2
!s100 :i`2D2R?3fFeTlTR19jaZ0
R32
33
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
VC]SG@M]l`d<egUIK]zP2?0
!s100 fYJ1`YCnUZe9F?2KLeD4V3
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 5 not16 0 22 C]SG@M]l`d<egUIK]zP2?0
!i122 94
l11
R249
V3ZnC_V189Xo[PoP1WefEn2
!s100 oBB;9eH0EiIE@YEGkK@9Y3
R32
33
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
VFm015BPNjKE2P[ZaFANAP1
!s100 >QKR87GJWMdVLQz<g8^hf0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 4 or16 0 22 Fm015BPNjKE2P[ZaFANAP1
!i122 93
l12
L11 6
V_QY6bPoN>cgGNUJMg=KVP2
!s100 4Z0<30]HA<D^f0kbNBKED3
R32
33
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
l0
L4 1
V6_>9FK_U9`n7]^73i4MMa1
!s100 Ag3dFfPkCD2FhoYEajciW3
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 6 or8way 0 22 6_>9FK_U9`n7]^73i4MMa1
!i122 92
l18
L17 5
V7k6CRfl;_feK^FV`bm?aa2
!s100 RKC>c]AMWj84X]ZE2GOn?1
R32
33
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R180
!i122 86
R85
>>>>>>> main
l0
L4 1
VgdITb;WTH[5cZbCd[CR:E0
!s100 XWCP4A?:A0m34fY00Z:oS0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Aarch
R3
R180
DEx4 work 8 sevenseg 0 22 gdITb;WTH[5cZbCd[CR:E0
!i122 86
l11
L10 20
Vz3E3zIZV^f3^KUKkk9[@D3
!s100 h3RWW5Ya5fR^74d=<IP0a0
R32
33
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
VhgNGb2oQ5c1006Y1zQTmz1
!s100 77RA^4iTgKfKX]UO[D^BS0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Atb
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
DEx4 work 8 tb_add16 0 22 hgNGb2oQ5c1006Y1zQTmz1
R0
>>>>>>> main
l28
L16 54
VFYl>djzSJj06iZNgkmO?F3
!s100 @fSmgf?fTP^V=^_e?;XFJ1
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
!i122 116
R85
>>>>>>> main
V<BYgR99dMme>VMNA?@iWh2
!s100 =iE_?APIHc?H1k29OSzE61
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Atb
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
DEx4 work 6 tb_alu 0 22 <BYgR99dMme>VMNA?@iWh2
R0
>>>>>>> main
l37
L16 158
VnD`SIk:XzZhoiQ]E4d4:n0
!s100 92A@DhTmYCJ1iz8UzT;[E0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
!i122 111
R85
>>>>>>> main
VVUDPfQ]`C`2AhKW>>IJ6o1
!s100 I_g]JMk`mXQEHH=P@1gOo2
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Atb
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
DEx4 work 15 tb_comparador16 0 22 VUDPfQ]`C`2AhKW>>IJ6o1
R0
>>>>>>> main
l29
L16 48
VXUgehJe1?XREdG=IlaF_D2
!s100 cVREJcW;_N;b>`<29L:[10
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
!i122 114
R85
>>>>>>> main
VIHgOARFR?[o8i4cV3E^K_0
!s100 B?H4Yi6N6]id;0kbZFZH?1
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Atb
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
DEx4 work 12 tb_fulladder 0 22 IHgOARFR?[o8i4cV3E^K_0
R0
>>>>>>> main
l27
L16 64
Vcn@33bnl<Y@IE[DI0?CcC3
!s100 Xe2EZ6YDc`AV0HAMinEgY0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
!i122 113
R85
>>>>>>> main
VEL1]mXj4HPzTD>UiaJ?dR1
!s100 6QP``nA[z>g7<bmUG3jcQ2
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Atb
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
DEx4 work 12 tb_halfadder 0 22 EL1]mXj4HPzTD>UiaJ?dR1
R0
>>>>>>> main
VW:6UinRLa<W19UlU]HNWU2
!s100 k@j?2_2=XZ=Ai]=[ARz^03
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
!i122 112
R85
>>>>>>> main
VM8Bj`IbE5a<bQ1Q4?o;AQ3
!s100 ?AK^a0iYVQ[RS9`Mcj7E]0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Atb
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
DEx4 work 8 tb_inc16 0 22 M8Bj`IbE5a<bQ1Q4?o;AQ3
R0
>>>>>>> main
VWB>:3=9WB[=SbAZBf;>:31
!s100 Obn9H8cJenTZ?5RZ8Sha?1
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
!i122 110
R85
>>>>>>> main
V3V2MO1R]UfbC[QV8MY3>P0
!s100 PW[am_O=GGFJ3T9NKU>0`3
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Atb
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
DEx4 work 13 tb_inversor16 0 22 3V2MO1R]UfbC[QV8MY3>P0
R0
>>>>>>> main
l28
L16 41
VAbJFbnY:ZoHJSXZdoBbkg3
!s100 KF4ndaa6P<l`^XgJcSa?o3
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
!i122 109
R85
>>>>>>> main
V18^dU4AXcDO7HF<NSj1023
!s100 CjK3oICe3bGE?_EmQ>=oJ0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Atb
>>>>>>> main
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R37
R173
R174
R175
R176
R177
R178
R179
R0
>>>>>>> main
R180
DEx4 work 12 tb_zerador16 0 22 18^dU4AXcDO7HF<NSj1023
R0
>>>>>>> main
l28
L16 38
VB1cHXP6z`@3hL;];j;9Q12
!s100 >=E4LZ7m8DUCVOGUeRoEP2
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R180
!i122 91
R85
>>>>>>> main
l0
L20 1
VFCa<;a8<?R^U<ZKD[QTQj2
!s100 TMGM1N]j:4gl?hLT<M<KU0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Artl
R37
R3
R180
DEx4 work 8 toplevel 0 22 FCa<;a8<?R^U<ZKD[QTQj2
>>>>>>> main
l40
L31 13
V9T`OLbRZW1V6fiPzo>0Pn0
!s100 GgI8@9c=GUV9C_=o_YUz52
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
>>>>>>> main
R180
!i122 126
R85
>>>>>>> main
l0
L8 1
Z254 VnHjHn^^b>WhfhGLTYS^N30
Z255 !s100 GFgmn:R<h:[ci`T3hP7g?0
R32
33
R0
>>>>>>> main
!i113 1
R246
R247
R0
Artl
R3
R180
Z256 DEx4 work 9 zerador16 0 22 nHjHn^^b>WhfhGLTYS^N30
!i122 126
l21
>>>>>>> main
!i113 1
R246
R247
R0
Eadd16
R2
R3
R180
!i122 84
R85
Z257 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd
Z258 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd
l0
R253
V^@FJVKXm8?U0L69OkeYXZ1
!s100 SiSIIDRe2L<Y`4Mn=<Q<i1
R32
33
R8
!i10b 1
R9
Z259 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd|
Z260 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd|
!i113 1
R246
R247
Artl
R3
R180
DEx4 work 5 add16 0 22 ^@FJVKXm8?U0L69OkeYXZ1
!i122 84
l32
L19 144
VzFMNkT`jKM<6>_[GCAk^e0
!s100 E1mlz>F_<KS:hSAdoLe3W2
R32
33
R8
!i10b 1
R9
R259
R260
!i113 1
R246
R247
Ealu
Z261 w1648060193
R3
R180
!i122 132
R0
R4
R5
l0
R243
R244
R245
R32
33
Z262 !s110 1648060196
!i10b 1
Z263 !s108 1648060196.000000
R6
R7
!i113 1
R246
R247
Artl
R3
R180
DEx4 work 3 alu 0 22 elPHld:dETW4X>5>L4eYz0
!i122 132
l100
L44 108
VKX7cJ?E=CI6CL3]zNjWBU3
!s100 ea7KHX=Ta_^:>jPJL^@5]0
R32
33
R262
!i10b 1
R263
R6
R7
!i113 1
R246
R247
Eand16
R2
R3
R180
!i122 108
R85
Z264 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/And16.vhd
R12
l0
L4 1
Vh]ej`Ck73hG:Zd8Jo=jjc1
!s100 4g2NdCHBc<J3K7jR5WC:B0
R32
33
R13
!i10b 1
R43
Z265 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/And16.vhd|
Z266 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/And16.vhd|
!i113 1
R246
R247
Aarch
R3
R180
DEx4 work 5 and16 0 22 h]ej`Ck73hG:Zd8Jo=jjc1
!i122 108
l12
L11 4
VlhmmAn;^j`]CEFHhZjG3Q0
!s100 d1KT]QULl_e@FVSA;<oRz2
R32
33
R13
!i10b 1
R43
R265
R266
!i113 1
R246
R247
Ebarrelshifter16
R2
R37
R3
R180
!i122 107
R85
R40
Z267 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd
l0
L5 1
VCaOo:=TkAZ^2P1A;L3oI:1
!s100 ?`1J2i4@hB[PKidXQj87D0
R32
33
R13
!i10b 1
R43
Z268 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd|
Z269 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd|
!i113 1
R246
R247
Artl
R37
R3
R180
DEx4 work 15 barrelshifter16 0 22 CaOo:=TkAZ^2P1A;L3oI:1
!i122 107
l14
L13 7
VUAT^[XXD^>HXA[:=<e7OE1
!s100 8GA1U<FJN2E:`liQz3bFJ0
R32
33
R13
!i10b 1
R43
R268
R269
!i113 1
R246
R247
Ebinariotobcd
R2
R36
R248
R3
R180
!i122 90
R85
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd
l0
L8 1
VI19a<iFWbfZ0SWGf=`F:20
!s100 :4FYRUlC<2Fb@bHhj3LM<0
R32
33
Ecircuito
R2
R3
R180
!i122 89
R85
8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/circuito.vhd
F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/circuito.vhd
l0
L4 1
VQBQIj`R>78621b^V>3oQg1
!s100 o]3AXHENE2[1YZDZ9QMnG1
R32
33
Ecomparador16
Z270 w1648060066
R3
R180
!i122 128
R0
R22
R23
l0
L8 1
R250
R251
R32
33
Z271 !s110 1648060115
!i10b 1
Z272 !s108 1648060115.000000
R26
R27
!i113 1
R246
R247
Artl
R3
R180
R252
!i122 128
l22
R33
R34
R35
R32
33
R271
!i10b 1
R272
R26
R27
!i113 1
R246
R247
Econceitoa
R0
Edetectordemoedas
R0
Edmux2way
R2
R3
R180
!i122 105
R85
Edmux4way
R2
R3
R180
!i122 104
R85
Edmux8way
R2
R3
R180
!i122 103
R85
Efulladder
R0
Ehalfadder
R0
Eimpressora
R0
Einc16
R0
Einversor16
R0
Emux16
R2
R3
R180
!i122 102
R85
Emux2way
R2
R3
R180
!i122 101
R85
Emux4way
R2
R3
R180
!i122 100
R85
Emux4way16
R2
R3
R180
!i122 99
R85
Emux8way
R2
R3
R180
!i122 98
R85
Emux8way16
R2
R3
R180
!i122 97
R85
Enand2
R2
R3
R180
!i122 96
R85
Enor8way
R2
R3
R180
!i122 95
R85
Enot16
R2
R3
R180
!i122 94
R85
Eor16
R2
R3
R180
!i122 93
R85
Eor8way
R2
R3
R180
!i122 92
R85
Esevenseg
R0
Etb_add16
R0
Etb_alu
R0
Etb_comparador16
R0
Etb_fulladder
R0
Etb_halfadder
R0
Etb_inc16
R0
Etb_inversor16
R0
Etb_zerador16
R0
Etoplevel
R0
Ezerador16
R270
R3
R180
!i122 127
R0
R232
R233
l0
L8 1
R254
R255
R32
33
R271
!i10b 1
R272
R234
R235
!i113 1
R246
R247
Artl
R3
R180
R256
!i122 127
l21
R240
R241
R242
R32
33
R271
!i10b 1
R272
R234
R235
!i113 1
R246
R247
