/**
 * Copyright (c) 2005-2006 Arched Rock Corporation
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * - Redistributions of source code must retain the above copyright
 *   notice, this list of conditions and the following disclaimer.
 * - Redistributions in binary form must reproduce the above copyright
 *   notice, this list of conditions and the following disclaimer in the
 *   documentation and/or other materials provided with the
 *   distribution.
 * - Neither the name of the Arched Rock Corporation nor the names of
 *   its contributors may be used to endorse or promote products derived
 *   from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE
 * ARCHED ROCK OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
 * OF THE POSSIBILITY OF SUCH DAMAGE
 */

/**
 * Copyright (c) 2004-2005, Technische Universitaet Berlin
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * - Redistributions of source code must retain the above copyright notice,
 *   this list of conditions and the following disclaimer.
 * - Redistributions in binary form must reproduce the above copyright
 *   notice, this list of conditions and the following disclaimer in the
 *   documentation and/or other materials provided with the distribution.
 * - Neither the name of the Technische Universitaet Berlin nor the names
 *   of its contributors may be used to endorse or promote products derived
 *   from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
 * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
 * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
 * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include "msp430usart.h"
/**
 * Implementation of USART1 lowlevel functionality - stateless.
 * Setting a mode will by default disable USART-Interrupts.
 *
 * @author: Jan Hauer <hauer@tkn.tu-berlin.de>
 * @author: Jonathan Hui <jhui@archedrock.com>
 * @author: Vlado Handziski <handzisk@tkn.tu-berlin.de>
 * @author: Joe Polastre
 * @version $Revision: 1.4 $ $Date: 2007/10/26 19:42:07 $
 */
 
 
/**
 * Copyright (c) 2007 - The Ohio State University.
 * All rights reserved.
 *
 * Permission to use, copy, modify, and distribute this software and its
 * documentation for any purpose, without fee, and without written agreement is
 * hereby granted, provided that the above copyright notice, the following
 * two paragraphs, and the author attribution appear in all copies of this
 * software.
 *
 * IN NO EVENT SHALL THE OHIO STATE UNIVERSITY BE LIABLE TO ANY PARTY FOR
 * DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING OUT
 * OF THE USE OF THIS SOFTWARE AND ITS DOCUMENTATION, EVEN IF THE OHIO STATE
 * UNIVERSITY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * THE OHIO STATE UNIVERSITY SPECIFICALLY DISCLAIMS ANY WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY
 * AND FITNESS FOR A PARTICULAR PURPOSE.  THE SOFTWARE PROVIDED HEREUNDER IS
 * ON AN "AS IS" BASIS, AND THE OHIO STATE UNIVERSITY HAS NO OBLIGATION TO
 * PROVIDE MAINTENANCE, SUPPORT, UPDATES, ENHANCEMENTS, OR MODIFICATIONS.

	@author 
	Lifeng Sang  <sangl@cse.ohio-state.edu>
	Anish Arora  <anish@cse.ohio-state.edu>	
	$Date: 2007/10/26 19:42:07 $
	
	Porting TinyOS to Intel PSI motes
 */
 

#include "Msp430PSI.h"


module HplMsp430Usart1P {
  provides interface AsyncStdControl;
  provides interface HplMsp430Usart as Usart;
  provides interface HplMsp430UsartInterrupts as Interrupts;

  uses interface HplMsp430GeneralIO as SIMO;
  uses interface HplMsp430GeneralIO as SOMI;
  uses interface HplMsp430GeneralIO as UCLK;
  uses interface HplMsp430GeneralIO as URXD;
  uses interface HplMsp430GeneralIO as UTXD;  
  
  uses interface Leds;
  
  uses interface HplMsp430Interrupt as SPI_CS1_INTERRUPT;
}

implementation
{
  MSP430REG_NORACE(IE2);
  MSP430REG_NORACE(ME2);
  MSP430REG_NORACE(IFG2);
  MSP430REG_NORACE(U1TCTL);
  MSP430REG_NORACE(U1RCTL);
  MSP430REG_NORACE(U1TXBUF);

	uint8_t state=0;
  
  TOSH_SIGNAL(UART1RX_VECTOR) {
    uint8_t temp = U1RXBUF;
    signal Interrupts.rxDone(temp);
  }
  
  
  TOSH_SIGNAL(UART1TX_VECTOR) {  	
    signal Interrupts.txDone();
  }
		
	/*	
  TOSH_SIGNAL(PORT1_VECTOR)
  {
		if (P1IFG & SPI_CS1_INT)
  	{  	  	 	
  	 	 P1IFG &= ~SPI_CS1_INT;  		  	 	 
  	 	 //SPI_CS1_INT is the chip select from the host (EZX) module.
  	 	 //routed to a pin on the MSP that is interruptible
  	 	 //can be used to facilitate communication between the EZX and PSI  	 	    	 
  	}
  }*/  
  
  async event void SPI_CS1_INTERRUPT.fired() 
  { 
  	if (P1IFG & SPI_CS1_INT)
  	{  	  	 	
  	 	 P1IFG &= ~SPI_CS1_INT;  		  	 	 
  	 	 //SPI_CS1_INT is the chip select from the host (EZX) module.
  	 	 //routed to a pin on the MSP that is interruptible
  	 	 //can be used to facilitate communication between the EZX and PSI  	 	    	 
  	}
  }
  
  
  static inline void uart_wiggle(int dir) {  
    if (dir != 1) { // either 0 or -1
			atomic
			{
      	P2DIR |= SPI_NIRQ;
      	P2OUT &= ~SPI_NIRQ;
      }	
      //udelay(1);
    }
    if (dir != 0) { // either 1 or -1
    	atomic
    	{
	      P2OUT |= SPI_NIRQ;
	      //udelay(1);
	      P2DIR &= ~SPI_NIRQ;
	    }
    }  
	}


  async command error_t AsyncStdControl.start() {
    return SUCCESS;
  }

  async command error_t AsyncStdControl.stop() {
    call Usart.disableSpi();
    call Usart.disableUart();
    return SUCCESS;
  }


  async command void Usart.setUctl(msp430_uctl_t control) {
    U1CTL=uctl2int(control);
  }

  async command msp430_uctl_t Usart.getUctl() {
    return int2uctl(U0CTL);
  }

  async command void Usart.setUtctl(msp430_utctl_t control) {
    U1TCTL=utctl2int(control);
  }

  async command msp430_utctl_t Usart.getUtctl() {
    return int2utctl(U1TCTL);
  }

  async command void Usart.setUrctl(msp430_urctl_t control) {
    U1RCTL=urctl2int(control);
  }

  async command msp430_urctl_t Usart.getUrctl() {
    return int2urctl(U1RCTL);
  }

  async command void Usart.setUbr(uint16_t control) {
    atomic {
      U1BR0 = control & 0x00FF;
      U1BR1 = (control >> 8) & 0x00FF;
    }
  }

  async command uint16_t Usart.getUbr() {
    return (U1BR1 << 8) + U1BR0;
  }

  async command void Usart.setUmctl(uint8_t control) {
    U1MCTL=control;
  }

  async command uint8_t Usart.getUmctl() {
    return U1MCTL;
  }

  async command void Usart.resetUsart(bool reset) {
    if (reset)
      SET_FLAG(U1CTL, SWRST);
    else
      CLR_FLAG(U1CTL, SWRST);
  }

  async command bool Usart.isSpi() {
    atomic {
      return (U1CTL & SYNC) && (ME2 & USPIE1);
    }
  }

  async command bool Usart.isUart() {
    atomic {
      return !(U1CTL & SYNC) && ((ME2 & UTXE1) && (ME2 & URXE1));
    }
  }

  async command bool Usart.isUartTx() {
    atomic {
      return !(U1CTL & SYNC) && (ME2 & UTXE1);
    }
  }

  async command bool Usart.isUartRx() {
    atomic {
      return !(U1CTL & SYNC) && (ME2 & URXE1);
    }
  }

  async command msp430_usartmode_t Usart.getMode() {
    if (call Usart.isUart())
      return USART_UART;
    else if (call Usart.isUartRx())
      return USART_UART_RX;
    else if (call Usart.isUartTx())
      return USART_UART_TX;
    else if (call Usart.isSpi())
      return USART_SPI;
    else
      return USART_NONE;
  }

  async command void Usart.enableUart() {  	
    atomic{
      call UTXD.selectModuleFunc();
      call URXD.selectModuleFunc();
    }
        
    ME2 |= (UTXE1 | URXE1);   // USART1 UART module enable
  }

  async command void Usart.disableUart() {
    ME2 &= ~(UTXE1 | URXE1);   // USART1 UART module enable
    
   
    atomic {
      call UTXD.selectIOFunc();
      call URXD.selectIOFunc();
    }
  }

  async command void Usart.enableUartTx() {
    call UTXD.selectModuleFunc(); //Lifeng Sang
    ME2 |= UTXE1;   // USART1 UART Tx module enable
  }

  async command void Usart.disableUartTx() {
    ME2 &= ~UTXE1;   // USART1 UART Tx module enable    
    call UTXD.selectIOFunc(); //Lifeng Sang
  }

  async command void Usart.enableUartRx() {
    call URXD.selectModuleFunc(); //Lifeng Sang
    ME2 |= URXE1;   // USART1 UART Rx module enable
  }

  async command void Usart.disableUartRx() {
    ME2 &= ~URXE1;  // USART1 UART Rx module disable
    call URXD.selectIOFunc(); //Lifeng Sang

  }

  async command void Usart.enableSpi() {
    
    atomic {
      call SIMO.selectModuleFunc();
      call SOMI.selectModuleFunc();
      call UCLK.selectModuleFunc();
    }
    ME2 |= USPIE1;   // USART1 SPI module enable
  }

  async command void Usart.disableSpi() {
    ME2 &= ~USPIE1;   // USART1 SPI module disable    
    atomic {
      call SIMO.selectIOFunc();
      call SOMI.selectIOFunc();
      call UCLK.selectIOFunc();
    }
  }


		void uart_init_spi1() {
		
			  uint8_t spi = 0x40;
				
				atomic
				{
				  U1CTL |= SWRST;				  
				 
				  U1CTL  = CHAR+SWRST+(spi ? SYNC:0);//+MM;				  				  				  
				  U1TCTL = CKPL;
				  
				  
				  U1RCTL = 0;				  
				  U1BR1 = 0x00;
				  U1BR0 = 0x02;				   
				  U1MCTL = 0x6E;				  
				  //enable USART module
				  if (spi)
				    ME2 |= USPIE1;
				  else
				    ME2 |= UTXE1 | URXE1;				
					U1CTL &= ~SWRST;					
					//enable interrupts
				  IE2 &= ~(URXIE1 | UTXIE1);
					
				  //enable the SPI_CS1_INT so that we can detect
				  //the end-of-frame signal to reset the SPI channel
				  				  
				  P1IES &= ~SPI_CS1_INT;
				  P1IE |= SPI_CS1_INT;
				  P1IFG &= ~SPI_CS1_INT;
				}
	}

	/*
	void configSpi(msp430_spi_config_t* config) {
    msp430_uctl_t uctl = call Usart.getUctl();
    msp430_utctl_t utctl = call Usart.getUtctl();

    uctl.clen = config->clen;
    uctl.listen = config->listen;
    uctl.mm = config->mm;
    uctl.sync = 1;

    utctl.ckph = config->ckph;
    utctl.ckpl = config->ckpl;
    utctl.ssel = config->ssel;
    utctl.stc = config->stc;

    call Usart.setUctl(uctl);
    call Usart.setUtctl(utctl);
    call Usart.setUbr(config->ubr);
    call Usart.setUmctl(0x00);    
  }*/

  void configSpi(msp430_spi_config_t* config) {    
    /**by Lifeng Sang, for PSI mote only**/
    //hard coded    
    uart_init_spi1();    
  }

  async command void Usart.setModeSpi(msp430_spi_config_t* config) {    
    
    call Usart.disableUart();
    atomic {
      call Usart.resetUsart(TRUE);
      configSpi(config);
      call Usart.enableSpi();
      call Usart.resetUsart(FALSE);
      call Usart.clrIntr();
      call Usart.disableIntr();
    }     
    return;
  }
	
	/*
  void configUart(msp430_uart_config_t* config) {
    msp430_uctl_t uctl = call Usart.getUctl();
    msp430_utctl_t utctl = call Usart.getUtctl();
    msp430_urctl_t urctl = call Usart.getUrctl();

    uctl.pena = config->pena;
    uctl.pev = config->pev;
    uctl.spb = config->spb;
    uctl.clen = config->clen;
    uctl.listen = config->listen;
    uctl.sync = 0;
    uctl.mm = config->mm;

    utctl.ckpl = config->ckpl;
    utctl.ssel = config->ssel;
    utctl.urxse = config->urxse;

    urctl.urxeie = config->urxeie;
    urctl.urxwie = config->urxwie;

    call Usart.setUctl(uctl);
    call Usart.setUtctl(utctl);
    call Usart.setUrctl(urctl);
    call Usart.setUbr(config->ubr);
    call Usart.setUmctl(config->umctl);
  }*/
  
  void configUart(msp430_uart_config_t* config) {
		//all SPI		
    //hard coded    
    uart_init_spi1();  
	}

  async command void Usart.setModeUartTx(msp430_uart_config_t* config) {
				
    call Usart.disableSpi();
    call Usart.disableUart();
        
    //Lifeng
		//------------------				
		call Usart.setModeSpi(NULL);
        
    /*					
    atomic {    	      
      call UTXD.selectModuleFunc();
      call URXD.selectIOFunc();             
      call Usart.resetUsart(TRUE);
      configUart(config);
      call Usart.enableUartTx();
      call Usart.resetUsart(FALSE);
      call Usart.clrIntr();
      call Usart.disableIntr();
    }*/    
    
    
    return;
  }

  async command void Usart.setModeUartRx(msp430_uart_config_t* config) {
		
		
    call Usart.disableSpi();
    call Usart.disableUart();
   
   	 //Lifeng
		//------------------				
		call Usart.setModeSpi(NULL);
   
   	/*
    atomic {      
      call UTXD.selectIOFunc();
      call URXD.selectModuleFunc();          
      call Usart.resetUsart(TRUE);
      configUart(config);
      call Usart.enableUartRx();
      call Usart.resetUsart(FALSE);
      call Usart.clrIntr();
      call Usart.disableIntr();
    }*/   
    return;
  }

  async command void Usart.setModeUart(msp430_uart_config_t* config) {

		
    call Usart.disableSpi();
    call Usart.disableUart();
    
    
    //Lifeng
		//------------------			
		call Usart.setModeSpi(NULL);		
			
    /*		
    atomic {
      call UTXD.selectModuleFunc();
      call URXD.selectModuleFunc();
      call Usart.resetUsart(TRUE);
      configUart(config);
      call Usart.enableUart();
      call Usart.resetUsart(FALSE);
      call Usart.clrIntr();
      call Usart.disableIntr();
    }*/
    
    
    return;
  }

  async command bool Usart.isTxIntrPending(){
    if (IFG2 & UTXIFG1){
      IFG2 &= ~UTXIFG1;
      return TRUE;
    }
    return FALSE;
  }

  async command bool Usart.isTxEmpty(){
    if (U1TCTL & TXEPT) {
      return TRUE;
    }
    return FALSE;
  }

  async command bool Usart.isRxIntrPending(){
    if (IFG2 & URXIFG1){
      return TRUE;
    }
    return FALSE;
  }

  async command void Usart.clrTxIntr(){
    IFG2 &= ~UTXIFG1;
  }

  async command void Usart.clrRxIntr() {
    IFG2 &= ~URXIFG1;
  }

  async command void Usart.clrIntr() {
    IFG2 &= ~(UTXIFG1 | URXIFG1);
  }

  async command void Usart.disableRxIntr() {
    IE2 &= ~URXIE1;
  }

  async command void Usart.disableTxIntr() {
    IE2 &= ~UTXIE1;
  }

  async command void Usart.disableIntr() {
      IE2 &= ~(UTXIE1 | URXIE1);
  }

  async command void Usart.enableRxIntr() {
    atomic {
      IFG2 &= ~URXIFG1;
      IE2 |= URXIE1;
    }
    uart_wiggle(-1); // signal ready to receive
  }

  async command void Usart.enableTxIntr() {
    atomic {
      IFG2 &= ~UTXIFG1;
      IE2 |= UTXIE1;
    }
  }

  async command void Usart.enableIntr() {
    atomic {
      IFG2 &= ~(UTXIFG1 | URXIFG1);
      IE2 |= (UTXIE1 | URXIE1);
    }
    
    uart_wiggle(-1); // signal ready to receive
  }

  async command void Usart.tx(uint8_t data) {
    atomic 
    {
    		U1TXBUF = data; 
    }
  }

  async command uint8_t Usart.rx() {
    uint8_t value;
    atomic 
    {
    	value = U1RXBUF;
    }
    return value;
  }

}
