0.7
2020.1
May 27 2020
20:09:33
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/BRAM_HIER/ip/BRAM_HIER_blk_mem_gen_0_0/sim/BRAM_HIER_blk_mem_gen_0_0.v,1613870282,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/BRAM_HIER/ip/BRAM_HIER_blk_mem_gen_0_1/sim/BRAM_HIER_blk_mem_gen_0_1.v,,BRAM_HIER_blk_mem_gen_0_0,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/BRAM_HIER/ip/BRAM_HIER_blk_mem_gen_0_1/sim/BRAM_HIER_blk_mem_gen_0_1.v,1613870283,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/BRAM_HIER/ip/BRAM_HIER_blk_mem_gen_0_2/sim/BRAM_HIER_blk_mem_gen_0_2.v,,BRAM_HIER_blk_mem_gen_0_1,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/BRAM_HIER/ip/BRAM_HIER_blk_mem_gen_0_2/sim/BRAM_HIER_blk_mem_gen_0_2.v,1613870283,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/BRAM_HIER/sim/BRAM_HIER.v,,BRAM_HIER_blk_mem_gen_0_2,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/BRAM_HIER/sim/BRAM_HIER.v,1613870282,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v,,BRAM_HIER;bram_hier_C1_imp_NUKJR4,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.sim/sim_1/behav/xsim/glbl.v,1612757485,verilog,,,,glbl,,,,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/Wrappers/integer_adder_32.v,1612475931,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,,integer_adder_32,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/adder.v,1608741491,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Controller_Test_tb.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,adder,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/param_int_adder.v,1613844312,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v,,param_int_adder,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v,1612757507,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,XBar2,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,1613844312,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,matrixAccelerator,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v,1613874047,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/BRAM_HIER/hdl/BRAM_HIER_wrapper.v,,Convolution_Controller,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/BRAM_HIER/hdl/BRAM_HIER_wrapper.v,1613870282,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v,,BRAM_HIER_wrapper,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v,1613873699,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,,bram_coupler,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/Wrappers/integer_multiplier_32.v,1612477500,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,,integer_multiplier_32,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,1612757507,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/param_int_adder.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,multiplyComputePynq,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_Test_tb.v,1611515465,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/lb_tb.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,Controller_wo_LB_TB,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v,1613873470,verilog,,,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,Controller_w_BRAM_TB,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_LB_TB.v,1611799055,verilog,,,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,Controller_w_LB_TB,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/lb_tb.v,1611970730,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_LB_TB.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,lb_tb,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,1612757507,verilog,,,,,,,,,,,,
