DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "subbus"
duLibraryName "idx_fpga_lib"
duName "subbus_io"
elements [
]
mwi 0
uid 137,0
)
(Instance
name "tmp_addr"
duLibraryName "idx_fpga_lib"
duName "temp_addr"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector (15 DOWNTO 0)"
value "BASE_ADDR"
)
]
mwi 0
uid 147,0
)
(Instance
name "avg"
duLibraryName "idx_fpga_lib"
duName "temp_avg"
elements [
]
mwi 0
uid 319,0
)
(Instance
name "U_0"
duLibraryName "idx_fpga_lib"
duName "temp_acquire"
elements [
]
mwi 0
uid 532,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2013.1b (Build 2)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\temp_top\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\temp_top\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\temp_top"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\temp_top"
)
(vvPair
variable "date"
value "05/ 8/2015"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "08"
)
(vvPair
variable "entity_name"
value "temp_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "05/08/15"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "10:08:31"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "temp_top"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\temp_top\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\temp_top\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.3\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "10:09:14"
)
(vvPair
variable "unit"
value "temp_top"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2013.1b (Build 2)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,56000,56000,57000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,56000,48000,57000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,52000,60000,53000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,52000,59200,53000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,54000,56000,55000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,54000,49200,55000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,54000,39000,55000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,54000,37300,55000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,53000,76000,57000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,53200,65400,54200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,52000,76000,53000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,52000,63400,53000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,52000,56000,54000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "42150,52500,48850,53500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,55000,39000,56000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,55000,37300,56000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,56000,39000,57000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,56000,37900,57000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,55000,56000,56000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,55000,49700,56000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "35000,52000,76000,57000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 137,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 110,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,27625,22750,28375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "18800,27500,21000,28500"
st "BdEn"
ju 2
blo "21000,28300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "BdEn"
t "std_ulogic"
o 7
suid 1,0
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,26625,14000,27375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
)
xt "15000,26500,17800,27500"
st "ExpAck"
blo "15000,27300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*15 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,24625,14000,25375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
)
xt "15000,24500,17600,25500"
st "ExpRd"
blo "15000,25300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
suid 3,0
)
)
)
*16 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,25625,14000,26375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
)
xt "15000,25500,17600,26500"
st "ExpWr"
blo "15000,26300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*17 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,27625,14000,28375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
)
xt "15000,27500,17000,28500"
st "F8M"
blo "15000,28300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*18 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,24625,22750,25375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
)
xt "18700,24500,21000,25500"
st "RdEn"
ju 2
blo "21000,25300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 5
suid 6,0
)
)
)
*19 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,25625,22750,26375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
)
xt "18700,25500,21000,26500"
st "WrEn"
ju 2
blo "21000,26300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 6
suid 7,0
)
)
)
]
shape (Rectangle
uid 138,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,24000,22000,30000"
)
oxt "15000,19000,23000,25000"
ttg (MlTextGroup
uid 139,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*20 (Text
uid 140,0
va (VaSet
font "Arial,8,1"
)
xt "15350,30000,20650,31000"
st "idx_fpga_lib"
blo "15350,30800"
tm "BdLibraryNameMgr"
)
*21 (Text
uid 141,0
va (VaSet
font "Arial,8,1"
)
xt "15350,31000,19650,32000"
st "subbus_io"
blo "15350,31800"
tm "CptNameMgr"
)
*22 (Text
uid 142,0
va (VaSet
font "Arial,8,1"
)
xt "15350,32000,18550,33000"
st "subbus"
blo "15350,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 143,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 144,0
text (MLText
uid 145,0
va (VaSet
font "Courier New,8,0"
)
xt "-3000,14800,-3000,14800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 146,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,28250,15750,29750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*23 (Blk
uid 147,0
shape (Rectangle
uid 148,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "14000,34000,22000,39000"
)
oxt "15000,27000,23000,37000"
ttg (MlTextGroup
uid 149,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*24 (Text
uid 150,0
va (VaSet
font "Arial,8,1"
)
xt "15350,34500,20650,35500"
st "idx_fpga_lib"
blo "15350,35300"
tm "BdLibraryNameMgr"
)
*25 (Text
uid 151,0
va (VaSet
font "Arial,8,1"
)
xt "15350,35500,19750,36500"
st "temp_addr"
blo "15350,36300"
tm "BlkNameMgr"
)
*26 (Text
uid 152,0
va (VaSet
font "Arial,8,1"
)
xt "15350,36500,19350,37500"
st "tmp_addr"
blo "15350,37300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 153,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 154,0
text (MLText
uid 155,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "13000,45200,45500,46000"
st "BASE_ADDR = BASE_ADDR    ( std_logic_vector (15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector (15 DOWNTO 0)"
value "BASE_ADDR"
)
]
)
viewicon (ZoomableIcon
uid 156,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,37250,15750,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"Addr"
"ExpRd"
"F8M"
"rst"
"BdEn"
"Sensor"
"Word"
]
)
*27 (PortIoIn
uid 165,0
shape (CompositeShape
uid 166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 167,0
sl 0
ro 270
xt "7000,34625,8500,35375"
)
(Line
uid 168,0
sl 0
ro 270
xt "8500,35000,9000,35000"
pts [
"8500,35000"
"9000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 170,0
va (VaSet
)
xt "4000,34500,6000,35500"
st "Addr"
ju 2
blo "6000,35300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 177,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 178,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,44500,2800"
st "Addr      : std_logic_vector(15 DOWNTO 0)"
)
)
*29 (PortIoIn
uid 179,0
shape (CompositeShape
uid 180,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 181,0
sl 0
ro 270
xt "4000,24625,5500,25375"
)
(Line
uid 182,0
sl 0
ro 270
xt "5500,25000,6000,25000"
pts [
"5500,25000"
"6000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 183,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 184,0
va (VaSet
)
xt "400,24500,3000,25500"
st "ExpRd"
ju 2
blo "3000,25300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 191,0
decl (Decl
n "ExpRd"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 192,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,34000,3600"
st "ExpRd     : std_logic"
)
)
*31 (PortIoIn
uid 193,0
shape (CompositeShape
uid 194,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 195,0
sl 0
ro 270
xt "4000,27625,5500,28375"
)
(Line
uid 196,0
sl 0
ro 270
xt "5500,28000,6000,28000"
pts [
"5500,28000"
"6000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 197,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 198,0
va (VaSet
)
xt "1000,27500,3000,28500"
st "F8M"
ju 2
blo "3000,28300"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 205,0
decl (Decl
n "F8M"
t "std_logic"
o 4
suid 3,0
)
declText (MLText
uid 206,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,34000,5200"
st "F8M       : std_logic"
)
)
*33 (PortIoIn
uid 207,0
shape (CompositeShape
uid 208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 209,0
sl 0
ro 270
xt "6000,37625,7500,38375"
)
(Line
uid 210,0
sl 0
ro 270
xt "7500,38000,8000,38000"
pts [
"7500,38000"
"8000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 212,0
va (VaSet
)
xt "3700,37500,5000,38500"
st "rst"
ju 2
blo "5000,38300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 219,0
decl (Decl
n "rst"
t "std_logic"
eolc "sync high"
o 5
suid 4,0
)
declText (MLText
uid 220,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,40500,6000"
st "rst       : std_logic -- sync high"
)
)
*35 (PortIoOut
uid 223,0
shape (CompositeShape
uid 224,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 225,0
sl 0
ro 270
xt "46500,32625,48000,33375"
)
(Line
uid 226,0
sl 0
ro 270
xt "46000,33000,46500,33000"
pts [
"46000,33000"
"46500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 227,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 228,0
va (VaSet
)
xt "49000,32500,51600,33500"
st "RData"
blo "49000,33300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 235,0
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 5,0
)
declText (MLText
uid 236,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,44500,6800"
st "RData     : std_logic_vector(15 DOWNTO 0)"
)
)
*37 (Net
uid 237,0
lang 10
decl (Decl
n "BdEn"
t "std_ulogic"
o 9
suid 6,0
)
declText (MLText
uid 238,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,38000,10200"
st "SIGNAL BdEn      : std_ulogic"
)
)
*38 (PortIoIn
uid 249,0
shape (CompositeShape
uid 250,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 251,0
sl 0
ro 270
xt "4000,25625,5500,26375"
)
(Line
uid 252,0
sl 0
ro 270
xt "5500,26000,6000,26000"
pts [
"5500,26000"
"6000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 253,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 254,0
va (VaSet
)
xt "400,25500,3000,26500"
st "ExpWr"
ju 2
blo "3000,26300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 261,0
lang 10
decl (Decl
n "ExpWr"
t "std_logic"
o 3
suid 7,0
)
declText (MLText
uid 262,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,34000,4400"
st "ExpWr     : std_logic"
)
)
*40 (Net
uid 295,0
lang 11
decl (Decl
n "Sensor"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 11
suid 8,0
)
declText (MLText
uid 296,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,47500,11800"
st "SIGNAL Sensor    : std_logic_vector(2 DOWNTO 0)"
)
)
*41 (Net
uid 305,0
lang 11
decl (Decl
n "Word"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 12
suid 9,0
)
declText (MLText
uid 306,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,47500,12600"
st "SIGNAL Word      : std_logic_vector(1 DOWNTO 0)"
)
)
*42 (Blk
uid 319,0
shape (Rectangle
uid 320,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "33000,32000,41000,42000"
)
oxt "34000,25000,42000,35000"
ttg (MlTextGroup
uid 321,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 322,0
va (VaSet
font "Arial,8,1"
)
xt "34350,35500,39650,36500"
st "idx_fpga_lib"
blo "34350,36300"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 323,0
va (VaSet
font "Arial,8,1"
)
xt "34350,36500,38450,37500"
st "temp_avg"
blo "34350,37300"
tm "BlkNameMgr"
)
*45 (Text
uid 324,0
va (VaSet
font "Arial,8,1"
)
xt "34350,37500,36150,38500"
st "avg"
blo "34350,38300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 325,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 326,0
text (MLText
uid 327,0
va (VaSet
font "Courier New,8,0"
)
xt "34350,45500,34350,45500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 328,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,40250,34750,41750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*46 (Net
uid 329,0
lang 10
decl (Decl
n "RdEn"
t "std_ulogic"
o 10
suid 10,0
)
declText (MLText
uid 330,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,38000,11000"
st "SIGNAL RdEn      : std_ulogic"
)
)
*47 (Net
uid 337,0
decl (Decl
n "rdy"
t "std_logic"
o 16
suid 11,0
)
declText (MLText
uid 338,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,37500,15800"
st "SIGNAL rdy       : std_logic"
)
)
*48 (Net
uid 347,0
decl (Decl
n "brd_num"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 14
suid 12,0
)
declText (MLText
uid 348,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,47500,14200"
st "SIGNAL brd_num   : std_logic_vector(2 DOWNTO 0)"
)
)
*49 (Net
uid 357,0
decl (Decl
n "rd_data_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
suid 13,0
)
declText (MLText
uid 358,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,48000,15000"
st "SIGNAL rd_data_o : std_logic_vector(31 DOWNTO 0)"
)
)
*50 (Net
uid 407,0
decl (Decl
n "ack"
t "std_logic"
o 13
suid 17,0
)
declText (MLText
uid 408,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,37500,13400"
st "SIGNAL ack       : std_logic"
)
)
*51 (SaComponent
uid 532,0
optionalChildren [
*52 (CptPort
uid 500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,40625,50000,41375"
)
tg (CPTG
uid 502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 503,0
va (VaSet
font "arial,8,0"
)
xt "51000,40500,53800,41500"
st "clk_8M"
blo "51000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_8M"
t "std_logic"
o 2
suid 1,0
)
)
)
*53 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,41625,50000,42375"
)
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
font "arial,8,0"
)
xt "51000,41500,52300,42500"
st "rst"
blo "51000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 2,0
)
)
)
*54 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Diamond
uid 509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,37625,64750,38375"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
font "arial,8,0"
)
xt "61600,37500,63000,38500"
st "scl"
ju 2
blo "63000,38300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic"
o 7
suid 3,0
)
)
)
*55 (CptPort
uid 512,0
ps "OnEdgeStrategy"
shape (Diamond
uid 513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,36625,64750,37375"
)
tg (CPTG
uid 514,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 515,0
va (VaSet
font "arial,8,0"
)
xt "61400,36500,63000,37500"
st "sda"
ju 2
blo "63000,37300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 8
suid 4,0
)
)
)
*56 (CptPort
uid 516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 517,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,37625,50000,38375"
)
tg (CPTG
uid 518,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 519,0
va (VaSet
font "arial,8,0"
)
xt "51000,37500,56900,38500"
st "brd_num : (2:0)"
blo "51000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "brd_num"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*57 (CptPort
uid 520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 521,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,36625,50000,37375"
)
tg (CPTG
uid 522,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 523,0
va (VaSet
font "arial,8,0"
)
xt "51000,36500,52400,37500"
st "rdy"
blo "51000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rdy"
t "std_logic"
o 6
suid 7,0
)
)
)
*58 (CptPort
uid 524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 525,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,35625,50000,36375"
)
tg (CPTG
uid 526,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 527,0
va (VaSet
font "arial,8,0"
)
xt "51000,35500,52500,36500"
st "ack"
blo "51000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "ack"
t "std_logic"
o 1
suid 8,0
)
)
)
*59 (CptPort
uid 528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 529,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,38625,50000,39375"
)
tg (CPTG
uid 530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 531,0
va (VaSet
font "arial,8,0"
)
xt "51000,38500,57700,39500"
st "rd_data_o : (31:0)"
blo "51000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_data_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
suid 10,0
)
)
)
]
shape (Rectangle
uid 533,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,35000,64000,44000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 534,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 535,0
va (VaSet
font "arial,8,1"
)
xt "58200,40000,63500,41000"
st "idx_fpga_lib"
blo "58200,40800"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 536,0
va (VaSet
font "arial,8,1"
)
xt "58200,41000,64000,42000"
st "temp_acquire"
blo "58200,41800"
tm "CptNameMgr"
)
*62 (Text
uid 537,0
va (VaSet
font "arial,8,1"
)
xt "58200,42000,60000,43000"
st "U_0"
blo "58200,42800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 538,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 539,0
text (MLText
uid 540,0
va (VaSet
font "Courier New,8,0"
)
xt "35000,37000,35000,37000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 541,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,42250,51750,43750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*63 (PortIoInOut
uid 558,0
shape (CompositeShape
uid 559,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 560,0
sl 0
xt "66500,36625,68000,37375"
)
(Line
uid 561,0
sl 0
xt "66000,37000,66500,37000"
pts [
"66000,37000"
"66500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 562,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 563,0
va (VaSet
)
xt "69000,36500,70600,37500"
st "sda"
blo "69000,37300"
tm "WireNameMgr"
)
)
)
*64 (PortIoInOut
uid 564,0
shape (CompositeShape
uid 565,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 566,0
sl 0
xt "66500,37625,68000,38375"
)
(Line
uid 567,0
sl 0
xt "66000,38000,66500,38000"
pts [
"66000,38000"
"66500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 568,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 569,0
va (VaSet
)
xt "69000,37500,70400,38500"
st "scl"
blo "69000,38300"
tm "WireNameMgr"
)
)
)
*65 (Net
uid 570,0
decl (Decl
n "sda"
t "std_logic"
o 8
suid 21,0
)
declText (MLText
uid 571,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,34000,8400"
st "sda       : std_logic"
)
)
*66 (Net
uid 576,0
decl (Decl
n "scl"
t "std_logic"
o 7
suid 22,0
)
declText (MLText
uid 577,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,34000,7600"
st "scl       : std_logic"
)
)
*67 (Wire
uid 171,0
shape (OrthoPolyLine
uid 172,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,35000,14000,35000"
pts [
"9000,35000"
"14000,35000"
]
)
start &27
end &23
ss 0
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 176,0
va (VaSet
isHidden 1
)
xt "13000,34000,18000,35000"
st "Addr : (15:0)"
blo "13000,34800"
tm "WireNameMgr"
)
)
on &28
)
*68 (Wire
uid 185,0
optionalChildren [
*69 (BdJunction
uid 285,0
ps "OnConnectorStrategy"
shape (Circle
uid 286,0
va (VaSet
vasetType 1
)
xt "9600,24600,10400,25400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 186,0
va (VaSet
vasetType 3
)
xt "6000,25000,13250,25000"
pts [
"6000,25000"
"13250,25000"
]
)
start &29
end &15
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 190,0
va (VaSet
isHidden 1
)
xt "12000,24000,14600,25000"
st "ExpRd"
blo "12000,24800"
tm "WireNameMgr"
)
)
on &30
)
*70 (Wire
uid 199,0
optionalChildren [
*71 (BdJunction
uid 277,0
ps "OnConnectorStrategy"
shape (Circle
uid 278,0
va (VaSet
vasetType 1
)
xt "8600,27600,9400,28400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 200,0
va (VaSet
vasetType 3
)
xt "6000,28000,13250,28000"
pts [
"6000,28000"
"13250,28000"
]
)
start &31
end &17
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 204,0
va (VaSet
isHidden 1
)
xt "10000,27000,12000,28000"
st "F8M"
blo "10000,27800"
tm "WireNameMgr"
)
)
on &32
)
*72 (Wire
uid 229,0
shape (OrthoPolyLine
uid 230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,33000,46000,33000"
pts [
"41000,33000"
"46000,33000"
]
)
start &42
end &35
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 234,0
va (VaSet
isHidden 1
)
xt "43000,32000,48600,33000"
st "RData : (15:0)"
blo "43000,32800"
tm "WireNameMgr"
)
)
on &36
)
*73 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
)
xt "22000,28000,26000,35000"
pts [
"22750,28000"
"26000,28000"
"26000,35000"
"22000,35000"
]
)
start &13
end &23
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
)
xt "24750,27000,26950,28000"
st "BdEn"
blo "24750,27800"
tm "WireNameMgr"
)
)
on &37
)
*74 (Wire
uid 255,0
shape (OrthoPolyLine
uid 256,0
va (VaSet
vasetType 3
)
xt "6000,26000,13250,26000"
pts [
"6000,26000"
"13250,26000"
]
)
start &38
end &16
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260,0
va (VaSet
isHidden 1
)
xt "12000,25000,14600,26000"
st "ExpWr"
blo "12000,25800"
tm "WireNameMgr"
)
)
on &39
)
*75 (Wire
uid 271,0
shape (OrthoPolyLine
uid 272,0
va (VaSet
vasetType 3
)
xt "9000,28000,14000,37000"
pts [
"9000,28000"
"9000,37000"
"14000,37000"
]
)
start &71
end &23
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
va (VaSet
)
xt "11000,36000,13000,37000"
st "F8M"
blo "11000,36800"
tm "WireNameMgr"
)
)
on &32
)
*76 (Wire
uid 279,0
shape (OrthoPolyLine
uid 280,0
va (VaSet
vasetType 3
)
xt "10000,25000,14000,36000"
pts [
"10000,25000"
"10000,36000"
"14000,36000"
]
)
start &69
end &23
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 284,0
va (VaSet
)
xt "11000,35000,13600,36000"
st "ExpRd"
blo "11000,35800"
tm "WireNameMgr"
)
)
on &30
)
*77 (Wire
uid 287,0
shape (OrthoPolyLine
uid 288,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,36000,33000,36000"
pts [
"22000,36000"
"33000,36000"
]
)
start &23
end &42
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
)
xt "24000,35000,29400,36000"
st "Sensor : (2:0)"
blo "24000,35800"
tm "WireNameMgr"
)
)
on &40
)
*78 (Wire
uid 297,0
shape (OrthoPolyLine
uid 298,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,37000,33000,37000"
pts [
"22000,37000"
"33000,37000"
]
)
start &23
end &42
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 304,0
va (VaSet
)
xt "24000,36000,28800,37000"
st "Word : (1:0)"
blo "24000,36800"
tm "WireNameMgr"
)
)
on &41
)
*79 (Wire
uid 311,0
shape (OrthoPolyLine
uid 312,0
va (VaSet
vasetType 3
)
xt "8000,38000,14000,38000"
pts [
"8000,38000"
"14000,38000"
]
)
start &33
end &23
ss 0
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 318,0
va (VaSet
)
xt "11000,37000,12300,38000"
st "rst"
blo "11000,37800"
tm "WireNameMgr"
)
)
on &34
)
*80 (Wire
uid 331,0
shape (OrthoPolyLine
uid 332,0
va (VaSet
vasetType 3
)
xt "22750,25000,33000,35000"
pts [
"22750,25000"
"28000,25000"
"28000,35000"
"33000,35000"
]
)
start &18
end &42
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336,0
va (VaSet
)
xt "24750,24000,27050,25000"
st "RdEn"
blo "24750,24800"
tm "WireNameMgr"
)
)
on &46
)
*81 (Wire
uid 339,0
shape (OrthoPolyLine
uid 340,0
va (VaSet
vasetType 3
)
xt "41000,37000,49250,37000"
pts [
"49250,37000"
"41000,37000"
]
)
start &57
end &42
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346,0
va (VaSet
)
xt "42000,36000,43400,37000"
st "rdy"
blo "42000,36800"
tm "WireNameMgr"
)
)
on &47
)
*82 (Wire
uid 349,0
shape (OrthoPolyLine
uid 350,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,38000,49250,38000"
pts [
"49250,38000"
"41000,38000"
]
)
start &56
end &42
ss 0
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "42000,37000,47900,38000"
st "brd_num : (2:0)"
blo "42000,37800"
tm "WireNameMgr"
)
)
on &48
)
*83 (Wire
uid 359,0
shape (OrthoPolyLine
uid 360,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,39000,49250,39000"
pts [
"49250,39000"
"41000,39000"
]
)
start &59
end &42
ss 0
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
)
xt "42000,38000,48700,39000"
st "rd_data_o : (31:0)"
blo "42000,38800"
tm "WireNameMgr"
)
)
on &49
)
*84 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
)
xt "29000,40000,33000,40000"
pts [
"29000,40000"
"33000,40000"
]
)
end &42
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 386,0
va (VaSet
)
xt "30000,39000,31300,40000"
st "rst"
blo "30000,39800"
tm "WireNameMgr"
)
)
on &34
)
*85 (Wire
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
)
xt "29000,39000,33000,39000"
pts [
"29000,39000"
"33000,39000"
]
)
end &42
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 396,0
va (VaSet
)
xt "30000,38000,32000,39000"
st "F8M"
blo "30000,38800"
tm "WireNameMgr"
)
)
on &32
)
*86 (Wire
uid 399,0
shape (OrthoPolyLine
uid 400,0
va (VaSet
vasetType 3
)
xt "41000,36000,49250,36000"
pts [
"41000,36000"
"49250,36000"
]
)
start &42
end &58
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 406,0
va (VaSet
)
xt "42000,35000,43500,36000"
st "ack"
blo "42000,35800"
tm "WireNameMgr"
)
)
on &50
)
*87 (Wire
uid 544,0
shape (OrthoPolyLine
uid 545,0
va (VaSet
vasetType 3
)
xt "45000,41000,49250,41000"
pts [
"49250,41000"
"45000,41000"
]
)
start &52
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 549,0
va (VaSet
)
xt "46000,40000,48000,41000"
st "F8M"
blo "46000,40800"
tm "WireNameMgr"
)
)
on &32
)
*88 (Wire
uid 552,0
shape (OrthoPolyLine
uid 553,0
va (VaSet
vasetType 3
)
xt "45000,42000,49250,42000"
pts [
"49250,42000"
"45000,42000"
]
)
start &53
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 557,0
va (VaSet
)
xt "46250,41000,47550,42000"
st "rst"
blo "46250,41800"
tm "WireNameMgr"
)
)
on &34
)
*89 (Wire
uid 572,0
shape (OrthoPolyLine
uid 573,0
va (VaSet
vasetType 3
)
xt "64750,37000,66000,37000"
pts [
"64750,37000"
"66000,37000"
]
)
start &55
end &63
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 575,0
va (VaSet
isHidden 1
)
xt "63750,36000,65350,37000"
st "sda"
blo "63750,36800"
tm "WireNameMgr"
)
)
on &65
)
*90 (Wire
uid 578,0
shape (OrthoPolyLine
uid 579,0
va (VaSet
vasetType 3
)
xt "64750,38000,66000,38000"
pts [
"64750,38000"
"66000,38000"
]
)
start &54
end &64
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 581,0
va (VaSet
isHidden 1
)
xt "63750,37000,65150,38000"
st "scl"
blo "63750,37800"
tm "WireNameMgr"
)
)
on &66
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *91 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*93 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*95 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*96 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*97 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*98 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*99 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*100 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "262,9,1281,699"
viewArea "-17819,11907,48763,57109"
cachedDiagramExtent "0,0,76000,57000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 90
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 715,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*102 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*103 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*105 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*106 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*109 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*111 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*112 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*114 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*115 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*117 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*119 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*121 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,8400,27100,9400"
st "Diagram Signals:"
blo "20000,9200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 22,0
usingSuid 1
emptyRow *122 (LEmptyRow
)
uid 54,0
optionalChildren [
*123 (RefLabelRowHdr
)
*124 (TitleRowHdr
)
*125 (FilterRowHdr
)
*126 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*127 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*128 (GroupColHdr
tm "GroupColHdrMgr"
)
*129 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*130 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*131 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*132 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*133 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*134 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*135 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 157,0
scheme 0
)
*136 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_logic"
o 2
suid 2,0
)
)
uid 159,0
scheme 0
)
*137 (LeafLogPort
port (LogicalPort
decl (Decl
n "F8M"
t "std_logic"
o 4
suid 3,0
)
)
uid 161,0
scheme 0
)
*138 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "sync high"
o 5
suid 4,0
)
)
uid 163,0
scheme 0
)
*139 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 5,0
)
)
uid 221,0
scheme 0
)
*140 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 9
suid 6,0
)
)
uid 245,0
)
*141 (LeafLogPort
port (LogicalPort
lang 10
decl (Decl
n "ExpWr"
t "std_logic"
o 3
suid 7,0
)
)
uid 247,0
scheme 0
)
*142 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Sensor"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 11
suid 8,0
)
)
uid 307,0
)
*143 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Word"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 12
suid 9,0
)
)
uid 309,0
)
*144 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 10
suid 10,0
)
)
uid 367,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rdy"
t "std_logic"
o 16
suid 11,0
)
)
uid 369,0
)
*146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "brd_num"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 14
suid 12,0
)
)
uid 371,0
)
*147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_data_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
suid 13,0
)
)
uid 373,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ack"
t "std_logic"
o 13
suid 17,0
)
)
uid 409,0
)
*149 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 8
suid 21,0
)
)
uid 582,0
)
*150 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic"
o 7
suid 22,0
)
)
uid 584,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*151 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *152 (MRCItem
litem &122
pos 16
dimension 20
)
uid 69,0
optionalChildren [
*153 (MRCItem
litem &123
pos 0
dimension 20
uid 70,0
)
*154 (MRCItem
litem &124
pos 1
dimension 23
uid 71,0
)
*155 (MRCItem
litem &125
pos 2
hidden 1
dimension 20
uid 72,0
)
*156 (MRCItem
litem &135
pos 0
dimension 20
uid 158,0
)
*157 (MRCItem
litem &136
pos 1
dimension 20
uid 160,0
)
*158 (MRCItem
litem &137
pos 2
dimension 20
uid 162,0
)
*159 (MRCItem
litem &138
pos 3
dimension 20
uid 164,0
)
*160 (MRCItem
litem &139
pos 7
dimension 20
uid 222,0
)
*161 (MRCItem
litem &140
pos 14
dimension 20
uid 246,0
)
*162 (MRCItem
litem &141
pos 4
dimension 20
uid 248,0
)
*163 (MRCItem
litem &142
pos 12
dimension 20
uid 308,0
)
*164 (MRCItem
litem &143
pos 11
dimension 20
uid 310,0
)
*165 (MRCItem
litem &144
pos 10
dimension 20
uid 368,0
)
*166 (MRCItem
litem &145
pos 9
dimension 20
uid 370,0
)
*167 (MRCItem
litem &146
pos 8
dimension 20
uid 372,0
)
*168 (MRCItem
litem &147
pos 13
dimension 20
uid 374,0
)
*169 (MRCItem
litem &148
pos 15
dimension 20
uid 410,0
)
*170 (MRCItem
litem &149
pos 5
dimension 20
uid 583,0
)
*171 (MRCItem
litem &150
pos 6
dimension 20
uid 585,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*172 (MRCItem
litem &126
pos 0
dimension 20
uid 74,0
)
*173 (MRCItem
litem &128
pos 1
dimension 50
uid 75,0
)
*174 (MRCItem
litem &129
pos 2
dimension 100
uid 76,0
)
*175 (MRCItem
litem &130
pos 3
dimension 47
uid 77,0
)
*176 (MRCItem
litem &131
pos 4
dimension 100
uid 78,0
)
*177 (MRCItem
litem &132
pos 5
dimension 100
uid 79,0
)
*178 (MRCItem
litem &133
pos 6
dimension 50
uid 80,0
)
*179 (MRCItem
litem &134
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *180 (LEmptyRow
)
uid 83,0
optionalChildren [
*181 (RefLabelRowHdr
)
*182 (TitleRowHdr
)
*183 (FilterRowHdr
)
*184 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*185 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*186 (GroupColHdr
tm "GroupColHdrMgr"
)
*187 (NameColHdr
tm "GenericNameColHdrMgr"
)
*188 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*189 (InitColHdr
tm "GenericValueColHdrMgr"
)
*190 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*191 (EolColHdr
tm "GenericEolColHdrMgr"
)
*192 (LogGeneric
generic (GiElement
name "BASE_ADDR"
type "std_logic_vector (15 DOWNTO 0)"
value "X\"0000\""
)
uid 375,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*193 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *194 (MRCItem
litem &180
pos 1
dimension 20
)
uid 97,0
optionalChildren [
*195 (MRCItem
litem &181
pos 0
dimension 20
uid 98,0
)
*196 (MRCItem
litem &182
pos 1
dimension 23
uid 99,0
)
*197 (MRCItem
litem &183
pos 2
hidden 1
dimension 20
uid 100,0
)
*198 (MRCItem
litem &192
pos 0
dimension 20
uid 376,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*199 (MRCItem
litem &184
pos 0
dimension 20
uid 102,0
)
*200 (MRCItem
litem &186
pos 1
dimension 50
uid 103,0
)
*201 (MRCItem
litem &187
pos 2
dimension 100
uid 104,0
)
*202 (MRCItem
litem &188
pos 3
dimension 173
uid 105,0
)
*203 (MRCItem
litem &189
pos 4
dimension 50
uid 106,0
)
*204 (MRCItem
litem &190
pos 5
dimension 50
uid 107,0
)
*205 (MRCItem
litem &191
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
