
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/top_earlgrey/ip/alert_handler/rtl/autogen/alert_handler_reg_pkg.sv Cov: 89% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Register Package auto-generated by `reggen` containing data structure</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">package alert_handler_reg_pkg;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Param list</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int NAlerts = 1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int EscCntDw = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int AccuCntDw = 16;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int LfsrSeed = 2147483647;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [NAlerts-1:0] AsyncOn = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int N_CLASSES = 4;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int N_ESC_SEV = 4;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int N_PHASES = 4;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int N_LOC_ALERT = 4;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int PING_CNT_DW = 24;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int PHASE_DW = 2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int CLASS_DW = 2;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Typedefs for registers //</pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classa;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classc;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classd;</pre>
<pre id="id39" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_intr_state_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classa;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classc;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classd;</pre>
<pre id="id54" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_intr_enable_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        qe;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classa;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        qe;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        qe;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classc;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        qe;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classd;</pre>
<pre id="id73" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_intr_test_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        q;</pre>
<pre id="id77" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_regen_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [23:0] q;</pre>
<pre id="id81" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_ping_timeout_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        q;</pre>
<pre id="id85" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_alert_en_mreg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [1:0]  q;</pre>
<pre id="id89" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_alert_class_mreg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        q;</pre>
<pre id="id93" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_alert_cause_mreg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        q;</pre>
<pre id="id97" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_loc_alert_en_mreg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [1:0]  q;</pre>
<pre id="id101" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_loc_alert_class_mreg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        q;</pre>
<pre id="id105" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_loc_alert_cause_mreg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } lock;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e3;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e3;</pre>
<pre id="id138" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classa_ctrl_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        qe;</pre>
<pre id="id143" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classa_clr_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [15:0] q;</pre>
<pre id="id147" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classa_accum_thresh_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id151" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classa_timeout_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id155" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classa_phase0_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id159" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classa_phase1_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id163" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classa_phase2_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id167" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classa_phase3_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } lock;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e3;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e3;</pre>
<pre id="id200" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classb_ctrl_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        qe;</pre>
<pre id="id205" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classb_clr_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [15:0] q;</pre>
<pre id="id209" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classb_accum_thresh_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id213" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classb_timeout_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id217" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classb_phase0_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id221" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classb_phase1_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id225" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classb_phase2_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id229" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classb_phase3_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } lock;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e3;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e3;</pre>
<pre id="id262" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classc_ctrl_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        qe;</pre>
<pre id="id267" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classc_clr_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [15:0] q;</pre>
<pre id="id271" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classc_accum_thresh_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id275" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classc_timeout_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id279" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classc_phase0_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id283" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classc_phase1_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id287" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classc_phase2_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id291" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classc_phase3_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } lock;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } en_e3;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [1:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } map_e3;</pre>
<pre id="id324" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classd_ctrl_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        qe;</pre>
<pre id="id329" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classd_clr_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [15:0] q;</pre>
<pre id="id333" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classd_accum_thresh_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id337" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classd_timeout_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id341" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classd_phase0_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id345" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classd_phase1_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id349" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classd_phase2_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id353" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_classd_phase3_cyc_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        de;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classa;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        de;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        de;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classc;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic        de;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } classd;</pre>
<pre id="id373" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_intr_state_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        de;</pre>
<pre id="id378" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_alert_cause_mreg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        de;</pre>
<pre id="id383" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_loc_alert_cause_mreg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        de;</pre>
<pre id="id388" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classa_clren_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [15:0] d;</pre>
<pre id="id392" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classa_accum_cnt_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] d;</pre>
<pre id="id396" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classa_esc_cnt_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [2:0]  d;</pre>
<pre id="id400" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classa_state_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        de;</pre>
<pre id="id405" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classb_clren_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [15:0] d;</pre>
<pre id="id409" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classb_accum_cnt_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] d;</pre>
<pre id="id413" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classb_esc_cnt_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [2:0]  d;</pre>
<pre id="id417" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classb_state_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        de;</pre>
<pre id="id422" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classc_clren_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [15:0] d;</pre>
<pre id="id426" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classc_accum_cnt_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] d;</pre>
<pre id="id430" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classc_esc_cnt_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [2:0]  d;</pre>
<pre id="id434" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classc_state_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        de;</pre>
<pre id="id439" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classd_clren_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [15:0] d;</pre>
<pre id="id443" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classd_accum_cnt_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] d;</pre>
<pre id="id447" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classd_esc_cnt_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [2:0]  d;</pre>
<pre id="id451" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_classd_state_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Register to internal design logic //</pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_intr_state_reg_t intr_state; // [828:825]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_intr_enable_reg_t intr_enable; // [824:821]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_intr_test_reg_t intr_test; // [820:813]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_regen_reg_t regen; // [812:812]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_ping_timeout_cyc_reg_t ping_timeout_cyc; // [811:788]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_alert_en_mreg_t [0:0] alert_en; // [787:787]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_alert_class_mreg_t [0:0] alert_class; // [786:785]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_alert_cause_mreg_t [0:0] alert_cause; // [784:784]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_loc_alert_en_mreg_t [3:0] loc_alert_en; // [783:780]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_loc_alert_class_mreg_t [3:0] loc_alert_class; // [779:772]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_loc_alert_cause_mreg_t [3:0] loc_alert_cause; // [771:768]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classa_ctrl_reg_t classa_ctrl; // [767:754]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classa_clr_reg_t classa_clr; // [753:752]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classa_accum_thresh_reg_t classa_accum_thresh; // [751:736]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classa_timeout_cyc_reg_t classa_timeout_cyc; // [735:704]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classa_phase0_cyc_reg_t classa_phase0_cyc; // [703:672]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classa_phase1_cyc_reg_t classa_phase1_cyc; // [671:640]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classa_phase2_cyc_reg_t classa_phase2_cyc; // [639:608]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classa_phase3_cyc_reg_t classa_phase3_cyc; // [607:576]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classb_ctrl_reg_t classb_ctrl; // [575:562]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classb_clr_reg_t classb_clr; // [561:560]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classb_accum_thresh_reg_t classb_accum_thresh; // [559:544]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classb_timeout_cyc_reg_t classb_timeout_cyc; // [543:512]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classb_phase0_cyc_reg_t classb_phase0_cyc; // [511:480]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classb_phase1_cyc_reg_t classb_phase1_cyc; // [479:448]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classb_phase2_cyc_reg_t classb_phase2_cyc; // [447:416]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classb_phase3_cyc_reg_t classb_phase3_cyc; // [415:384]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classc_ctrl_reg_t classc_ctrl; // [383:370]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classc_clr_reg_t classc_clr; // [369:368]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classc_accum_thresh_reg_t classc_accum_thresh; // [367:352]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classc_timeout_cyc_reg_t classc_timeout_cyc; // [351:320]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classc_phase0_cyc_reg_t classc_phase0_cyc; // [319:288]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classc_phase1_cyc_reg_t classc_phase1_cyc; // [287:256]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classc_phase2_cyc_reg_t classc_phase2_cyc; // [255:224]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classc_phase3_cyc_reg_t classc_phase3_cyc; // [223:192]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classd_ctrl_reg_t classd_ctrl; // [191:178]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classd_clr_reg_t classd_clr; // [177:176]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classd_accum_thresh_reg_t classd_accum_thresh; // [175:160]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classd_timeout_cyc_reg_t classd_timeout_cyc; // [159:128]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classd_phase0_cyc_reg_t classd_phase0_cyc; // [127:96]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classd_phase1_cyc_reg_t classd_phase1_cyc; // [95:64]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classd_phase2_cyc_reg_t classd_phase2_cyc; // [63:32]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_reg2hw_classd_phase3_cyc_reg_t classd_phase3_cyc; // [31:0]</pre>
<pre id="id501" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_reg2hw_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Internal design logic to register //</pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_intr_state_reg_t intr_state; // [229:226]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_alert_cause_mreg_t [0:0] alert_cause; // [225:224]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_loc_alert_cause_mreg_t [3:0] loc_alert_cause; // [223:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classa_clren_reg_t classa_clren; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classa_accum_cnt_reg_t classa_accum_cnt; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classa_esc_cnt_reg_t classa_esc_cnt; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classa_state_reg_t classa_state; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classb_clren_reg_t classb_clren; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classb_accum_cnt_reg_t classb_accum_cnt; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classb_esc_cnt_reg_t classb_esc_cnt; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classb_state_reg_t classb_state; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classc_clren_reg_t classc_clren; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classc_accum_cnt_reg_t classc_accum_cnt; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classc_esc_cnt_reg_t classc_esc_cnt; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classc_state_reg_t classc_state; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classd_clren_reg_t classd_clren; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classd_accum_cnt_reg_t classd_accum_cnt; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classd_esc_cnt_reg_t classd_esc_cnt; // [215:216]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    alert_handler_hw2reg_classd_state_reg_t classd_state; // [215:216]</pre>
<pre id="id526" style="background-color: #FFB6C1; margin:0; padding:0 ">  } alert_handler_hw2reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Register Address</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_INTR_STATE_OFFSET = 8'h 0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_INTR_ENABLE_OFFSET = 8'h 4;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_INTR_TEST_OFFSET = 8'h 8;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_REGEN_OFFSET = 8'h c;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_PING_TIMEOUT_CYC_OFFSET = 8'h 10;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_ALERT_EN_OFFSET = 8'h 14;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_ALERT_CLASS_OFFSET = 8'h 18;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_ALERT_CAUSE_OFFSET = 8'h 1c;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_LOC_ALERT_EN_OFFSET = 8'h 20;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_LOC_ALERT_CLASS_OFFSET = 8'h 24;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_LOC_ALERT_CAUSE_OFFSET = 8'h 28;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSA_CTRL_OFFSET = 8'h 2c;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSA_CLREN_OFFSET = 8'h 30;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSA_CLR_OFFSET = 8'h 34;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSA_ACCUM_CNT_OFFSET = 8'h 38;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSA_ACCUM_THRESH_OFFSET = 8'h 3c;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSA_TIMEOUT_CYC_OFFSET = 8'h 40;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSA_PHASE0_CYC_OFFSET = 8'h 44;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSA_PHASE1_CYC_OFFSET = 8'h 48;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSA_PHASE2_CYC_OFFSET = 8'h 4c;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSA_PHASE3_CYC_OFFSET = 8'h 50;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSA_ESC_CNT_OFFSET = 8'h 54;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSA_STATE_OFFSET = 8'h 58;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSB_CTRL_OFFSET = 8'h 5c;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSB_CLREN_OFFSET = 8'h 60;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSB_CLR_OFFSET = 8'h 64;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSB_ACCUM_CNT_OFFSET = 8'h 68;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSB_ACCUM_THRESH_OFFSET = 8'h 6c;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSB_TIMEOUT_CYC_OFFSET = 8'h 70;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSB_PHASE0_CYC_OFFSET = 8'h 74;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSB_PHASE1_CYC_OFFSET = 8'h 78;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSB_PHASE2_CYC_OFFSET = 8'h 7c;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSB_PHASE3_CYC_OFFSET = 8'h 80;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSB_ESC_CNT_OFFSET = 8'h 84;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSB_STATE_OFFSET = 8'h 88;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSC_CTRL_OFFSET = 8'h 8c;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSC_CLREN_OFFSET = 8'h 90;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSC_CLR_OFFSET = 8'h 94;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSC_ACCUM_CNT_OFFSET = 8'h 98;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSC_ACCUM_THRESH_OFFSET = 8'h 9c;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSC_TIMEOUT_CYC_OFFSET = 8'h a0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSC_PHASE0_CYC_OFFSET = 8'h a4;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSC_PHASE1_CYC_OFFSET = 8'h a8;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSC_PHASE2_CYC_OFFSET = 8'h ac;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSC_PHASE3_CYC_OFFSET = 8'h b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSC_ESC_CNT_OFFSET = 8'h b4;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSC_STATE_OFFSET = 8'h b8;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSD_CTRL_OFFSET = 8'h bc;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSD_CLREN_OFFSET = 8'h c0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSD_CLR_OFFSET = 8'h c4;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSD_ACCUM_CNT_OFFSET = 8'h c8;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSD_ACCUM_THRESH_OFFSET = 8'h cc;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSD_TIMEOUT_CYC_OFFSET = 8'h d0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSD_PHASE0_CYC_OFFSET = 8'h d4;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSD_PHASE1_CYC_OFFSET = 8'h d8;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSD_PHASE2_CYC_OFFSET = 8'h dc;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSD_PHASE3_CYC_OFFSET = 8'h e0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSD_ESC_CNT_OFFSET = 8'h e4;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter ALERT_HANDLER_CLASSD_STATE_OFFSET = 8'h e8;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Register Index</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef enum int {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_INTR_STATE,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_INTR_ENABLE,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_INTR_TEST,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_REGEN,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_PING_TIMEOUT_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_ALERT_EN,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_ALERT_CLASS,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_ALERT_CAUSE,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_LOC_ALERT_EN,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_LOC_ALERT_CLASS,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_LOC_ALERT_CAUSE,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSA_CTRL,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSA_CLREN,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSA_CLR,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSA_ACCUM_CNT,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSA_ACCUM_THRESH,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSA_TIMEOUT_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSA_PHASE0_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSA_PHASE1_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSA_PHASE2_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSA_PHASE3_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSA_ESC_CNT,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSA_STATE,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSB_CTRL,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSB_CLREN,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSB_CLR,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSB_ACCUM_CNT,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSB_ACCUM_THRESH,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSB_TIMEOUT_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSB_PHASE0_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSB_PHASE1_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSB_PHASE2_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSB_PHASE3_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSB_ESC_CNT,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSB_STATE,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSC_CTRL,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSC_CLREN,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSC_CLR,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSC_ACCUM_CNT,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSC_ACCUM_THRESH,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSC_TIMEOUT_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSC_PHASE0_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSC_PHASE1_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSC_PHASE2_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSC_PHASE3_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSC_ESC_CNT,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSC_STATE,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSD_CTRL,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSD_CLREN,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSD_CLR,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSD_ACCUM_CNT,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSD_ACCUM_THRESH,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSD_TIMEOUT_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSD_PHASE0_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSD_PHASE1_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSD_PHASE2_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSD_PHASE3_CYC,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSD_ESC_CNT,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    ALERT_HANDLER_CLASSD_STATE</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  } alert_handler_id_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Register width information to check illegal writes</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam logic [3:0] ALERT_HANDLER_PERMIT [59] = '{</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[ 0] ALERT_HANDLER_INTR_STATE</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[ 1] ALERT_HANDLER_INTR_ENABLE</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[ 2] ALERT_HANDLER_INTR_TEST</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[ 3] ALERT_HANDLER_REGEN</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0111, // index[ 4] ALERT_HANDLER_PING_TIMEOUT_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[ 5] ALERT_HANDLER_ALERT_EN</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[ 6] ALERT_HANDLER_ALERT_CLASS</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[ 7] ALERT_HANDLER_ALERT_CAUSE</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[ 8] ALERT_HANDLER_LOC_ALERT_EN</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[ 9] ALERT_HANDLER_LOC_ALERT_CLASS</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[10] ALERT_HANDLER_LOC_ALERT_CAUSE</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0011, // index[11] ALERT_HANDLER_CLASSA_CTRL</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[12] ALERT_HANDLER_CLASSA_CLREN</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[13] ALERT_HANDLER_CLASSA_CLR</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0011, // index[14] ALERT_HANDLER_CLASSA_ACCUM_CNT</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0011, // index[15] ALERT_HANDLER_CLASSA_ACCUM_THRESH</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[16] ALERT_HANDLER_CLASSA_TIMEOUT_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[17] ALERT_HANDLER_CLASSA_PHASE0_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[18] ALERT_HANDLER_CLASSA_PHASE1_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[19] ALERT_HANDLER_CLASSA_PHASE2_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[20] ALERT_HANDLER_CLASSA_PHASE3_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[21] ALERT_HANDLER_CLASSA_ESC_CNT</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[22] ALERT_HANDLER_CLASSA_STATE</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0011, // index[23] ALERT_HANDLER_CLASSB_CTRL</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[24] ALERT_HANDLER_CLASSB_CLREN</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[25] ALERT_HANDLER_CLASSB_CLR</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0011, // index[26] ALERT_HANDLER_CLASSB_ACCUM_CNT</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0011, // index[27] ALERT_HANDLER_CLASSB_ACCUM_THRESH</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[28] ALERT_HANDLER_CLASSB_TIMEOUT_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[29] ALERT_HANDLER_CLASSB_PHASE0_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[30] ALERT_HANDLER_CLASSB_PHASE1_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[31] ALERT_HANDLER_CLASSB_PHASE2_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[32] ALERT_HANDLER_CLASSB_PHASE3_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[33] ALERT_HANDLER_CLASSB_ESC_CNT</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[34] ALERT_HANDLER_CLASSB_STATE</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0011, // index[35] ALERT_HANDLER_CLASSC_CTRL</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[36] ALERT_HANDLER_CLASSC_CLREN</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[37] ALERT_HANDLER_CLASSC_CLR</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0011, // index[38] ALERT_HANDLER_CLASSC_ACCUM_CNT</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0011, // index[39] ALERT_HANDLER_CLASSC_ACCUM_THRESH</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[40] ALERT_HANDLER_CLASSC_TIMEOUT_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[41] ALERT_HANDLER_CLASSC_PHASE0_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[42] ALERT_HANDLER_CLASSC_PHASE1_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[43] ALERT_HANDLER_CLASSC_PHASE2_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[44] ALERT_HANDLER_CLASSC_PHASE3_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[45] ALERT_HANDLER_CLASSC_ESC_CNT</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[46] ALERT_HANDLER_CLASSC_STATE</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0011, // index[47] ALERT_HANDLER_CLASSD_CTRL</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[48] ALERT_HANDLER_CLASSD_CLREN</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[49] ALERT_HANDLER_CLASSD_CLR</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0011, // index[50] ALERT_HANDLER_CLASSD_ACCUM_CNT</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0011, // index[51] ALERT_HANDLER_CLASSD_ACCUM_THRESH</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[52] ALERT_HANDLER_CLASSD_TIMEOUT_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[53] ALERT_HANDLER_CLASSD_PHASE0_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[54] ALERT_HANDLER_CLASSD_PHASE1_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[55] ALERT_HANDLER_CLASSD_PHASE2_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[56] ALERT_HANDLER_CLASSD_PHASE3_CYC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[57] ALERT_HANDLER_CLASSD_ESC_CNT</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001  // index[58] ALERT_HANDLER_CLASSD_STATE</pre>
<pre style="margin:0; padding:0 ">  };</pre>
<pre style="margin:0; padding:0 ">endpackage</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
