

================================================================
== Vitis HLS Report for 'svd_Pipeline_VITIS_LOOP_372_7'
================================================================
* Date:           Sun Feb  5 17:03:24 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  41.403 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_372_7  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      61|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     8|        0|     106|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       15|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     8|       15|     203|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+-------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module            | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+-------------------------------+---------+----+---+-----+-----+
    |dmul_64ns_64ns_64_1_max_dsp_1_U3946  |dmul_64ns_64ns_64_1_max_dsp_1  |        0|   8|  0|  106|    0|
    +-------------------------------------+-------------------------------+---------+----+---+-----+-----+
    |Total                                |                               |        0|   8|  0|  106|    0|
    +-------------------------------------+-------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln372_fu_134_p2  |         +|   0|  0|  13|           6|           1|
    |add_ln373_fu_123_p2  |         +|   0|  0|  13|           6|           6|
    |sub_ln373_fu_117_p2  |         -|   0|  0|  13|           6|           6|
    |icmp_ln372_fu_99_p2  |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  61|          51|          47|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k       |   9|          2|    6|         12|
    |k_7_fu_36                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |U_val_addr_reg_160       |  6|   0|    6|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |k_7_fu_36                |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_372_7|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_372_7|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_372_7|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_372_7|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_372_7|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  svd_Pipeline_VITIS_LOOP_372_7|  return value|
|trunc_ln337_1         |   in|    6|     ap_none|                  trunc_ln337_1|        scalar|
|ref_tmp_load_40_cast  |   in|   32|     ap_none|           ref_tmp_load_40_cast|        scalar|
|zext_ln337            |   in|    6|     ap_none|                     zext_ln337|        scalar|
|U_val_address0        |  out|    6|   ap_memory|                          U_val|         array|
|U_val_ce0             |  out|    1|   ap_memory|                          U_val|         array|
|U_val_we0             |  out|    1|   ap_memory|                          U_val|         array|
|U_val_d0              |  out|   64|   ap_memory|                          U_val|         array|
|U_val_address1        |  out|    6|   ap_memory|                          U_val|         array|
|U_val_ce1             |  out|    1|   ap_memory|                          U_val|         array|
|U_val_q1              |   in|   64|   ap_memory|                          U_val|         array|
|scale_1_reload        |   in|   64|     ap_none|                 scale_1_reload|        scalar|
+----------------------+-----+-----+------------+-------------------------------+--------------+

