# system info my_nios on 2021.07.08.21:57:19
system_info:
name,value
DEVICE,10CL025YU256C8G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1625748994
#
#
# Files generated for my_nios on 2021.07.08.21:57:19
files:
filepath,kind,attributes,module,is_top
simulation/my_nios.v,VERILOG,,my_nios,true
simulation/submodules/my_nios_jtag_uart_0.v,VERILOG,,my_nios_jtag_uart_0,false
simulation/submodules/my_nios_new_sdram_controller_0.v,VERILOG,,my_nios_new_sdram_controller_0,false
simulation/submodules/my_nios_nios2_gen2_0.v,VERILOG,,my_nios_nios2_gen2_0,false
simulation/submodules/my_nios_onchip_memory2_0.v,VERILOG,,my_nios_onchip_memory2_0,false
simulation/submodules/my_nios_pio_0.v,VERILOG,,my_nios_pio_0,false
simulation/submodules/my_nios_pio_1.v,VERILOG,,my_nios_pio_1,false
simulation/submodules/my_nios_sysid_qsys_0.v,VERILOG,,my_nios_sysid_qsys_0,false
simulation/submodules/my_nios_timer_0.v,VERILOG,,my_nios_timer_0,false
simulation/submodules/my_nios_mm_interconnect_0.v,VERILOG,,my_nios_mm_interconnect_0,false
simulation/submodules/my_nios_irq_mapper.sv,SYSTEM_VERILOG,,my_nios_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/my_nios_nios2_gen2_0_cpu.sdc,SDC,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu.v,VERILOG,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/my_nios_nios2_gen2_0_cpu_test_bench.v,VERILOG,,my_nios_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/my_nios_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_router,false
simulation/submodules/my_nios_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_router_001,false
simulation/submodules/my_nios_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_router_002,false
simulation/submodules/my_nios_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_router_004,false
simulation/submodules/my_nios_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_router_008,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/my_nios_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_cmd_demux,false
simulation/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/my_nios_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_cmd_mux,false
simulation/submodules/my_nios_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/my_nios_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_rsp_demux,false
simulation/submodules/my_nios_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/my_nios_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_rsp_mux,false
simulation/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,my_nios_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006.v,VERILOG,,my_nios_mm_interconnect_0_avalon_st_adapter_006,false
simulation/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv,SYSTEM_VERILOG,,my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
my_nios.jtag_uart_0,my_nios_jtag_uart_0
my_nios.new_sdram_controller_0,my_nios_new_sdram_controller_0
my_nios.nios2_gen2_0,my_nios_nios2_gen2_0
my_nios.nios2_gen2_0.cpu,my_nios_nios2_gen2_0_cpu
my_nios.onchip_memory2_0,my_nios_onchip_memory2_0
my_nios.pio_0,my_nios_pio_0
my_nios.pio_1,my_nios_pio_1
my_nios.sysid_qsys_0,my_nios_sysid_qsys_0
my_nios.timer_0,my_nios_timer_0
my_nios.mm_interconnect_0,my_nios_mm_interconnect_0
my_nios.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
my_nios.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
my_nios.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
my_nios.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
my_nios.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
my_nios.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
my_nios.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
my_nios.mm_interconnect_0.pio_1_s1_translator,altera_merlin_slave_translator
my_nios.mm_interconnect_0.new_sdram_controller_0_s1_translator,altera_merlin_slave_translator
my_nios.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
my_nios.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
my_nios.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
my_nios.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
my_nios.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
my_nios.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
my_nios.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
my_nios.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
my_nios.mm_interconnect_0.pio_1_s1_agent,altera_merlin_slave_agent
my_nios.mm_interconnect_0.new_sdram_controller_0_s1_agent,altera_merlin_slave_agent
my_nios.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
my_nios.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
my_nios.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
my_nios.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
my_nios.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
my_nios.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
my_nios.mm_interconnect_0.pio_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
my_nios.mm_interconnect_0.new_sdram_controller_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
my_nios.mm_interconnect_0.new_sdram_controller_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
my_nios.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
my_nios.mm_interconnect_0.router,my_nios_mm_interconnect_0_router
my_nios.mm_interconnect_0.router_001,my_nios_mm_interconnect_0_router_001
my_nios.mm_interconnect_0.router_002,my_nios_mm_interconnect_0_router_002
my_nios.mm_interconnect_0.router_003,my_nios_mm_interconnect_0_router_002
my_nios.mm_interconnect_0.router_006,my_nios_mm_interconnect_0_router_002
my_nios.mm_interconnect_0.router_007,my_nios_mm_interconnect_0_router_002
my_nios.mm_interconnect_0.router_009,my_nios_mm_interconnect_0_router_002
my_nios.mm_interconnect_0.router_004,my_nios_mm_interconnect_0_router_004
my_nios.mm_interconnect_0.router_005,my_nios_mm_interconnect_0_router_004
my_nios.mm_interconnect_0.router_008,my_nios_mm_interconnect_0_router_008
my_nios.mm_interconnect_0.new_sdram_controller_0_s1_burst_adapter,altera_merlin_burst_adapter
my_nios.mm_interconnect_0.cmd_demux,my_nios_mm_interconnect_0_cmd_demux
my_nios.mm_interconnect_0.cmd_demux_001,my_nios_mm_interconnect_0_cmd_demux_001
my_nios.mm_interconnect_0.cmd_mux,my_nios_mm_interconnect_0_cmd_mux
my_nios.mm_interconnect_0.cmd_mux_001,my_nios_mm_interconnect_0_cmd_mux
my_nios.mm_interconnect_0.cmd_mux_004,my_nios_mm_interconnect_0_cmd_mux
my_nios.mm_interconnect_0.cmd_mux_005,my_nios_mm_interconnect_0_cmd_mux
my_nios.mm_interconnect_0.cmd_mux_007,my_nios_mm_interconnect_0_cmd_mux
my_nios.mm_interconnect_0.cmd_mux_002,my_nios_mm_interconnect_0_cmd_mux_002
my_nios.mm_interconnect_0.cmd_mux_003,my_nios_mm_interconnect_0_cmd_mux_002
my_nios.mm_interconnect_0.cmd_mux_006,my_nios_mm_interconnect_0_cmd_mux_002
my_nios.mm_interconnect_0.rsp_demux,my_nios_mm_interconnect_0_rsp_demux
my_nios.mm_interconnect_0.rsp_demux_001,my_nios_mm_interconnect_0_rsp_demux
my_nios.mm_interconnect_0.rsp_demux_004,my_nios_mm_interconnect_0_rsp_demux
my_nios.mm_interconnect_0.rsp_demux_005,my_nios_mm_interconnect_0_rsp_demux
my_nios.mm_interconnect_0.rsp_demux_007,my_nios_mm_interconnect_0_rsp_demux
my_nios.mm_interconnect_0.rsp_demux_002,my_nios_mm_interconnect_0_rsp_demux_002
my_nios.mm_interconnect_0.rsp_demux_003,my_nios_mm_interconnect_0_rsp_demux_002
my_nios.mm_interconnect_0.rsp_demux_006,my_nios_mm_interconnect_0_rsp_demux_002
my_nios.mm_interconnect_0.rsp_mux,my_nios_mm_interconnect_0_rsp_mux
my_nios.mm_interconnect_0.rsp_mux_001,my_nios_mm_interconnect_0_rsp_mux_001
my_nios.mm_interconnect_0.new_sdram_controller_0_s1_rsp_width_adapter,altera_merlin_width_adapter
my_nios.mm_interconnect_0.new_sdram_controller_0_s1_cmd_width_adapter,altera_merlin_width_adapter
my_nios.mm_interconnect_0.avalon_st_adapter,my_nios_mm_interconnect_0_avalon_st_adapter
my_nios.mm_interconnect_0.avalon_st_adapter.error_adapter_0,my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
my_nios.mm_interconnect_0.avalon_st_adapter_001,my_nios_mm_interconnect_0_avalon_st_adapter
my_nios.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
my_nios.mm_interconnect_0.avalon_st_adapter_002,my_nios_mm_interconnect_0_avalon_st_adapter
my_nios.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
my_nios.mm_interconnect_0.avalon_st_adapter_003,my_nios_mm_interconnect_0_avalon_st_adapter
my_nios.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
my_nios.mm_interconnect_0.avalon_st_adapter_004,my_nios_mm_interconnect_0_avalon_st_adapter
my_nios.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
my_nios.mm_interconnect_0.avalon_st_adapter_005,my_nios_mm_interconnect_0_avalon_st_adapter
my_nios.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
my_nios.mm_interconnect_0.avalon_st_adapter_007,my_nios_mm_interconnect_0_avalon_st_adapter
my_nios.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
my_nios.mm_interconnect_0.avalon_st_adapter_006,my_nios_mm_interconnect_0_avalon_st_adapter_006
my_nios.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
my_nios.irq_mapper,my_nios_irq_mapper
my_nios.rst_controller,altera_reset_controller
