{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756733086555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2025  Altera Corporation. All rights reserved. " "Copyright (C) 2025  Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera IP License Agreement, or other applicable license " "the Altera IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera and sold by Altera or its authorized distributors.  Please " "Altera and sold by Altera or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the Altera Software License Subscription Agreements  " "refer to the Altera Software License Subscription Agreements " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "on the Quartus Prime software download page. " "on the Quartus Prime software download page." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  1 18:53:56 2025 " "Processing started: Mon Sep  1 18:53:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756733086555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733086555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733086556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756733086873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756733086873 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(509) " "Verilog HDL Attribute warning at VexRiscv.v(509): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733093083 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(511) " "Verilog HDL Attribute warning at VexRiscv.v(511): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733093084 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(582) " "Verilog HDL Attribute warning at VexRiscv.v(582): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733093084 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1323 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093085 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1323 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093085 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5381 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093089 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5381 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093089 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5382 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093089 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5382 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093089 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5383 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093089 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5383 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093089 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5384 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093089 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5384 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093089 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5385 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093089 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5385 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093089 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(6071) " "Verilog HDL Attribute warning at VexRiscv.v(6071): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6071 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733093090 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(6086) " "Verilog HDL Attribute warning at VexRiscv.v(6086): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6086 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733093090 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093090 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093090 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093090 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 VexRiscv " "Found entity 1: VexRiscv" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733093093 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataCache " "Found entity 2: DataCache" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733093093 ""} { "Info" "ISGN_ENTITY_NAME" "3 InstructionCache " "Found entity 3: InstructionCache" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6021 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733093093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vexriscv VexRiscv top.v(578) " "Verilog HDL Declaration information at top.v(578): object \"vexriscv\" differs only in case from object \"VexRiscv\" in the same scope" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 578 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756733093096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733093096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733093096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756733093152 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_re top.v(128) " "Verilog HDL or VHDL warning at top.v(128): object \"bus_errors_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093153 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_we top.v(130) " "Verilog HDL or VHDL warning at top.v(130): object \"bus_errors_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank0_bus_errors_r top.v(134) " "Verilog HDL or VHDL warning at top.v(134): object \"csr_bankarray_csrbank0_bus_errors_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank0_reset0_we top.v(141) " "Verilog HDL or VHDL warning at top.v(141): object \"csr_bankarray_csrbank0_reset0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank0_scratch0_we top.v(145) " "Verilog HDL or VHDL warning at top.v(145): object \"csr_bankarray_csrbank0_scratch0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank1_out0_we top.v(150) " "Verilog HDL or VHDL warning at top.v(150): object \"csr_bankarray_csrbank1_out0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank2_in_r top.v(152) " "Verilog HDL or VHDL warning at top.v(152): object \"csr_bankarray_csrbank2_in_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank3_en0_we top.v(160) " "Verilog HDL or VHDL warning at top.v(160): object \"csr_bankarray_csrbank3_en0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank3_ev_enable0_we top.v(164) " "Verilog HDL or VHDL warning at top.v(164): object \"csr_bankarray_csrbank3_ev_enable0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank3_ev_status_r top.v(169) " "Verilog HDL or VHDL warning at top.v(169): object \"csr_bankarray_csrbank3_ev_status_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank3_load0_we top.v(176) " "Verilog HDL or VHDL warning at top.v(176): object \"csr_bankarray_csrbank3_load0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank3_reload0_we top.v(180) " "Verilog HDL or VHDL warning at top.v(180): object \"csr_bankarray_csrbank3_reload0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank3_update_value0_we top.v(185) " "Verilog HDL or VHDL warning at top.v(185): object \"csr_bankarray_csrbank3_update_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank3_value_r top.v(186) " "Verilog HDL or VHDL warning at top.v(186): object \"csr_bankarray_csrbank3_value_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank4_ev_enable0_we top.v(193) " "Verilog HDL or VHDL warning at top.v(193): object \"csr_bankarray_csrbank4_ev_enable0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank4_ev_status_r top.v(198) " "Verilog HDL or VHDL warning at top.v(198): object \"csr_bankarray_csrbank4_ev_status_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank4_rxempty_r top.v(202) " "Verilog HDL or VHDL warning at top.v(202): object \"csr_bankarray_csrbank4_rxempty_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank4_rxfull_r top.v(206) " "Verilog HDL or VHDL warning at top.v(206): object \"csr_bankarray_csrbank4_rxfull_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank4_txempty_r top.v(211) " "Verilog HDL or VHDL warning at top.v(211): object \"csr_bankarray_csrbank4_txempty_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank4_txfull_r top.v(215) " "Verilog HDL or VHDL warning at top.v(215): object \"csr_bankarray_csrbank4_txfull_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_sram_bus_dat_w top.v(249) " "Verilog HDL or VHDL warning at top.v(249): object \"csr_bankarray_sram_bus_dat_w\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_sram_bus_re top.v(250) " "Verilog HDL or VHDL warning at top.v(250): object \"csr_bankarray_sram_bus_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_sram_bus_we top.v(251) " "Verilog HDL or VHDL warning at top.v(251): object \"csr_bankarray_sram_bus_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_bte top.v(286) " "Verilog HDL or VHDL warning at top.v(286): object \"interface0_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_cti top.v(287) " "Verilog HDL or VHDL warning at top.v(287): object \"interface0_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_ram_bus_bte top.v(294) " "Verilog HDL or VHDL warning at top.v(294): object \"interface0_ram_bus_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093154 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_ram_bus_cti top.v(295) " "Verilog HDL or VHDL warning at top.v(295): object \"interface0_ram_bus_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface1_ram_bus_bte top.v(311) " "Verilog HDL or VHDL warning at top.v(311): object \"interface1_ram_bus_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface1_ram_bus_cti top.v(312) " "Verilog HDL or VHDL warning at top.v(312): object \"interface1_ram_bus_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leds_re top.v(323) " "Verilog HDL or VHDL warning at top.v(323): object \"leds_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_bte top.v(333) " "Verilog HDL or VHDL warning at top.v(333): object \"ram_bus_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_cti top.v(334) " "Verilog HDL or VHDL warning at top.v(334): object \"ram_bus_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_dat_w top.v(337) " "Verilog HDL or VHDL warning at top.v(337): object \"ram_bus_dat_w\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_sel top.v(339) " "Verilog HDL or VHDL warning at top.v(339): object \"ram_bus_sel\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_we top.v(341) " "Verilog HDL or VHDL warning at top.v(341): object \"ram_bus_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_source_ready top.v(363) " "Verilog HDL or VHDL warning at top.v(363): object \"rx_source_ready\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scratch_re top.v(366) " "Verilog HDL or VHDL warning at top.v(366): object \"scratch_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switches_re top.v(403) " "Verilog HDL or VHDL warning at top.v(403): object \"switches_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switches_we top.v(405) " "Verilog HDL or VHDL warning at top.v(405): object \"switches_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_en_re top.v(408) " "Verilog HDL or VHDL warning at top.v(408): object \"timer_en_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_enable_re top.v(410) " "Verilog HDL or VHDL warning at top.v(410): object \"timer_enable_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_load_re top.v(413) " "Verilog HDL or VHDL warning at top.v(413): object \"timer_load_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 413 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_pending_we top.v(418) " "Verilog HDL or VHDL warning at top.v(418): object \"timer_pending_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_reload_re top.v(419) " "Verilog HDL or VHDL warning at top.v(419): object \"timer_reload_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_re top.v(421) " "Verilog HDL or VHDL warning at top.v(421): object \"timer_status_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_we top.v(423) " "Verilog HDL or VHDL warning at top.v(423): object \"timer_status_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_re top.v(427) " "Verilog HDL or VHDL warning at top.v(427): object \"timer_value_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_we top.v(429) " "Verilog HDL or VHDL warning at top.v(429): object \"timer_value_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 429 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_zero2 top.v(432) " "Verilog HDL or VHDL warning at top.v(432): object \"timer_zero2\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_first top.v(446) " "Verilog HDL or VHDL warning at top.v(446): object \"tx_sink_first\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_last top.v(447) " "Verilog HDL or VHDL warning at top.v(447): object \"tx_sink_last\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 447 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_enable_re top.v(452) " "Verilog HDL or VHDL warning at top.v(452): object \"uart_enable_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_pending_we top.v(458) " "Verilog HDL or VHDL warning at top.v(458): object \"uart_pending_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 458 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093155 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx2 top.v(461) " "Verilog HDL or VHDL warning at top.v(461): object \"uart_rx2\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 461 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_level1 top.v(472) " "Verilog HDL or VHDL warning at top.v(472): object \"uart_rx_fifo_level1\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_first top.v(485) " "Verilog HDL or VHDL warning at top.v(485): object \"uart_rx_fifo_source_first\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_last top.v(486) " "Verilog HDL or VHDL warning at top.v(486): object \"uart_rx_fifo_source_last\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_wrport_dat_r top.v(497) " "Verilog HDL or VHDL warning at top.v(497): object \"uart_rx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_re top.v(504) " "Verilog HDL or VHDL warning at top.v(504): object \"uart_rxempty_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 504 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_we top.v(506) " "Verilog HDL or VHDL warning at top.v(506): object \"uart_rxempty_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_re top.v(507) " "Verilog HDL or VHDL warning at top.v(507): object \"uart_rxfull_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 507 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_we top.v(509) " "Verilog HDL or VHDL warning at top.v(509): object \"uart_rxfull_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 509 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_re top.v(514) " "Verilog HDL or VHDL warning at top.v(514): object \"uart_status_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 514 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_we top.v(516) " "Verilog HDL or VHDL warning at top.v(516): object \"uart_status_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 516 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx2 top.v(519) " "Verilog HDL or VHDL warning at top.v(519): object \"uart_tx2\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_level1 top.v(530) " "Verilog HDL or VHDL warning at top.v(530): object \"uart_tx_fifo_level1\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 530 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_wrport_dat_r top.v(555) " "Verilog HDL or VHDL warning at top.v(555): object \"uart_tx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 555 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_re top.v(562) " "Verilog HDL or VHDL warning at top.v(562): object \"uart_txempty_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_we top.v(564) " "Verilog HDL or VHDL warning at top.v(564): object \"uart_txempty_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_re top.v(565) " "Verilog HDL or VHDL warning at top.v(565): object \"uart_txfull_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 565 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_we top.v(567) " "Verilog HDL or VHDL warning at top.v(567): object \"uart_txfull_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093156 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 top.v(902) " "Verilog HDL assignment warning at top.v(902): truncated value with size 30 to match size of target (14)" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756733093232 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 top.v(1818) " "Verilog HDL warning at top.v(1818): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1818 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1756733093448 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 top.v(1835) " "Verilog HDL warning at top.v(1835): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1835 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1756733093456 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 top.v(1852) " "Verilog HDL warning at top.v(1852): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1852 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1756733093462 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 top.v(1869) " "Verilog HDL warning at top.v(1869): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1869 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1756733093475 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 4095 top.v(1886) " "Verilog HDL warning at top.v(1886): number of words (0) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1886 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1756733093489 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 4095 top.v(1903) " "Verilog HDL warning at top.v(1903): number of words (0) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1903 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1756733093538 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 4095 top.v(1920) " "Verilog HDL warning at top.v(1920): number of words (0) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1920 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1756733093564 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 4095 top.v(1937) " "Verilog HDL warning at top.v(1937): number of words (0) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1937 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1756733093586 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 top.v(1662) " "Net \"mem.data_a\" at top.v(1662) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1662 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093708 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 top.v(1662) " "Net \"mem.waddr_a\" at top.v(1662) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1662 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093708 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain0.data_a 0 top.v(1756) " "Net \"rom_grain0.data_a\" at top.v(1756) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1756 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093708 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain0.waddr_a 0 top.v(1756) " "Net \"rom_grain0.waddr_a\" at top.v(1756) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1756 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093708 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain1.data_a 0 top.v(1771) " "Net \"rom_grain1.data_a\" at top.v(1771) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1771 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093708 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain1.waddr_a 0 top.v(1771) " "Net \"rom_grain1.waddr_a\" at top.v(1771) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1771 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093708 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain2.data_a 0 top.v(1786) " "Net \"rom_grain2.data_a\" at top.v(1786) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1786 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093708 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain2.waddr_a 0 top.v(1786) " "Net \"rom_grain2.waddr_a\" at top.v(1786) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1786 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093708 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain3.data_a 0 top.v(1801) " "Net \"rom_grain3.data_a\" at top.v(1801) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1801 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093708 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain3.waddr_a 0 top.v(1801) " "Net \"rom_grain3.waddr_a\" at top.v(1801) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1801 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093708 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 top.v(1662) " "Net \"mem.we_a\" at top.v(1662) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1662 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093709 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain0.we_a 0 top.v(1756) " "Net \"rom_grain0.we_a\" at top.v(1756) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1756 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093709 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain1.we_a 0 top.v(1771) " "Net \"rom_grain1.we_a\" at top.v(1771) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1771 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093709 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain2.we_a 0 top.v(1786) " "Net \"rom_grain2.we_a\" at top.v(1786) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1786 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093709 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain3.we_a 0 top.v(1801) " "Net \"rom_grain3.we_a\" at top.v(1801) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1801 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1756733093709 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscv VexRiscv:VexRiscv " "Elaborating entity \"VexRiscv\" for hierarchy \"VexRiscv:VexRiscv\"" {  } { { "top.v" "VexRiscv" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733093785 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_FORMAL_PC_NEXT VexRiscv.v(422) " "Verilog HDL or VHDL warning at VexRiscv.v(422): object \"writeBack_FORMAL_PC_NEXT\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093797 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isMoving VexRiscv.v(539) " "Verilog HDL or VHDL warning at VexRiscv.v(539): object \"decode_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 539 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093797 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isFiring VexRiscv.v(540) " "Verilog HDL or VHDL warning at VexRiscv.v(540): object \"decode_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 540 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093797 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isMoving VexRiscv.v(550) " "Verilog HDL or VHDL warning at VexRiscv.v(550): object \"execute_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 550 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093797 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isFiring VexRiscv.v(551) " "Verilog HDL or VHDL warning at VexRiscv.v(551): object \"execute_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093797 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isMoving VexRiscv.v(561) " "Verilog HDL or VHDL warning at VexRiscv.v(561): object \"memory_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093797 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isFiring VexRiscv.v(562) " "Verilog HDL or VHDL warning at VexRiscv.v(562): object \"memory_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_arbitration_isMoving VexRiscv.v(572) " "Verilog HDL or VHDL warning at VexRiscv.v(572): object \"writeBack_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageInstruction VexRiscv.v(574) " "Verilog HDL or VHDL warning at VexRiscv.v(574): object \"lastStageInstruction\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 574 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStagePc VexRiscv.v(575) " "Verilog HDL or VHDL warning at VexRiscv.v(575): object \"lastStagePc\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 575 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsValid VexRiscv.v(576) " "Verilog HDL or VHDL warning at VexRiscv.v(576): object \"lastStageIsValid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 576 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsFiring VexRiscv.v(577) " "Verilog HDL or VHDL warning at VexRiscv.v(577): object \"lastStageIsFiring\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 577 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_incomingInstruction VexRiscv.v(580) " "Verilog HDL or VHDL warning at VexRiscv.v(580): object \"IBusCachedPlugin_incomingInstruction\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_decodePrediction_rsp_wasWrong VexRiscv.v(584) " "Verilog HDL or VHDL warning at VexRiscv.v(584): object \"IBusCachedPlugin_decodePrediction_rsp_wasWrong\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 584 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_1 VexRiscv.v(586) " "Verilog HDL or VHDL warning at VexRiscv.v(586): object \"IBusCachedPlugin_pcValids_1\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 586 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_2 VexRiscv.v(587) " "Verilog HDL or VHDL warning at VexRiscv.v(587): object \"IBusCachedPlugin_pcValids_2\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 587 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_3 VexRiscv.v(588) " "Verilog HDL or VHDL warning at VexRiscv.v(588): object \"IBusCachedPlugin_pcValids_3\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 588 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscv.v(592) " "Verilog HDL or VHDL warning at VexRiscv.v(592): object \"IBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscv.v(593) " "Verilog HDL or VHDL warning at VexRiscv.v(593): object \"IBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 593 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscv.v(595) " "Verilog HDL or VHDL warning at VexRiscv.v(595): object \"IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 595 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_end VexRiscv.v(605) " "Verilog HDL or VHDL warning at VexRiscv.v(605): object \"IBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 605 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dBus_cmd_payload_uncached VexRiscv.v(610) " "Verilog HDL or VHDL warning at VexRiscv.v(610): object \"dBus_cmd_payload_uncached\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 610 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dBus_cmd_payload_last VexRiscv.v(615) " "Verilog HDL or VHDL warning at VexRiscv.v(615): object \"dBus_cmd_payload_last\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscv.v(620) " "Verilog HDL or VHDL warning at VexRiscv.v(620): object \"DBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 620 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscv.v(621) " "Verilog HDL or VHDL warning at VexRiscv.v(621): object \"DBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscv.v(623) " "Verilog HDL or VHDL warning at VexRiscv.v(623): object \"DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 623 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_end VexRiscv.v(633) " "Verilog HDL or VHDL warning at VexRiscv.v(633): object \"DBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 633 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BranchPlugin_inDebugNoFetchFlag VexRiscv.v(648) " "Verilog HDL or VHDL warning at VexRiscv.v(648): object \"BranchPlugin_inDebugNoFetchFlag\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_csrMapping_hazardFree VexRiscv.v(653) " "Verilog HDL or VHDL warning at VexRiscv.v(653): object \"CsrPlugin_csrMapping_hazardFree\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 653 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_inWfi VexRiscv.v(655) " "Verilog HDL or VHDL warning at VexRiscv.v(655): object \"CsrPlugin_inWfi\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 655 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_0 VexRiscv.v(659) " "Verilog HDL or VHDL warning at VexRiscv.v(659): object \"CsrPlugin_exceptionPendings_0\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_1 VexRiscv.v(660) " "Verilog HDL or VHDL warning at VexRiscv.v(660): object \"CsrPlugin_exceptionPendings_1\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 660 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_2 VexRiscv.v(661) " "Verilog HDL or VHDL warning at VexRiscv.v(661): object \"CsrPlugin_exceptionPendings_2\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 661 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_3 VexRiscv.v(662) " "Verilog HDL or VHDL warning at VexRiscv.v(662): object \"CsrPlugin_exceptionPendings_3\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 662 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contextSwitching VexRiscv.v(664) " "Verilog HDL or VHDL warning at VexRiscv.v(664): object \"contextSwitching\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_allowEbreakException VexRiscv.v(672) " "Verilog HDL or VHDL warning at VexRiscv.v(672): object \"CsrPlugin_allowEbreakException\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xretAwayFromMachine VexRiscv.v(673) " "Verilog HDL or VHDL warning at VexRiscv.v(673): object \"CsrPlugin_xretAwayFromMachine\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 673 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_fetchPc_corrected VexRiscv.v(689) " "Verilog HDL or VHDL warning at VexRiscv.v(689): object \"IBusCachedPlugin_fetchPc_corrected\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 689 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_output_payload VexRiscv.v(706) " "Verilog HDL or VHDL warning at VexRiscv.v(706): object \"IBusCachedPlugin_iBusRsp_stages_0_output_payload\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 706 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iBus_cmd_payload_size VexRiscv.v(767) " "Verilog HDL or VHDL warning at VexRiscv.v(767): object \"iBus_cmd_payload_size\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_base VexRiscv.v(928) " "Verilog HDL or VHDL warning at VexRiscv.v(928): object \"CsrPlugin_misa_base\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 928 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_extensions VexRiscv.v(929) " "Verilog HDL or VHDL warning at VexRiscv.v(929): object \"CsrPlugin_misa_extensions\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 929 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CsrPlugin_mtvec_mode VexRiscv.v(930) " "Verilog HDL warning at VexRiscv.v(930): object CsrPlugin_mtvec_mode used but never assigned" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 930 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_lastStageWasWfi VexRiscv.v(977) " "Verilog HDL or VHDL warning at VexRiscv.v(977): object \"CsrPlugin_lastStageWasWfi\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 977 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_trapCauseEbreakDebug VexRiscv.v(992) " "Verilog HDL or VHDL warning at VexRiscv.v(992): object \"CsrPlugin_trapCauseEbreakDebug\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 992 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xtvec_mode VexRiscv.v(993) " "Verilog HDL or VHDL warning at VexRiscv.v(993): object \"CsrPlugin_xtvec_mode\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 993 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_wfiWake VexRiscv.v(1000) " "Verilog HDL or VHDL warning at VexRiscv.v(1000): object \"execute_CsrPlugin_wfiWake\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1000 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalAccess VexRiscv.v(1003) " "Verilog HDL or VHDL warning at VexRiscv.v(1003): object \"execute_CsrPlugin_illegalAccess\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1003 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalInstruction VexRiscv.v(1004) " "Verilog HDL or VHDL warning at VexRiscv.v(1004): object \"execute_CsrPlugin_illegalInstruction\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1004 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_readEnable VexRiscv.v(1011) " "Verilog HDL or VHDL warning at VexRiscv.v(1011): object \"execute_CsrPlugin_readEnable\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1011 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_string VexRiscv.v(1243) " "Verilog HDL or VHDL warning at VexRiscv.v(1243): object \"_zz_memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_1_string VexRiscv.v(1244) " "Verilog HDL or VHDL warning at VexRiscv.v(1244): object \"_zz_memory_to_writeBack_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_string VexRiscv.v(1245) " "Verilog HDL or VHDL warning at VexRiscv.v(1245): object \"_zz_execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_1_string VexRiscv.v(1246) " "Verilog HDL or VHDL warning at VexRiscv.v(1246): object \"_zz_execute_to_memory_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ENV_CTRL_string VexRiscv.v(1247) " "Verilog HDL or VHDL warning at VexRiscv.v(1247): object \"decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_string VexRiscv.v(1248) " "Verilog HDL or VHDL warning at VexRiscv.v(1248): object \"_zz_decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_string VexRiscv.v(1249) " "Verilog HDL or VHDL warning at VexRiscv.v(1249): object \"_zz_decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_1_string VexRiscv.v(1250) " "Verilog HDL or VHDL warning at VexRiscv.v(1250): object \"_zz_decode_to_execute_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_string VexRiscv.v(1251) " "Verilog HDL or VHDL warning at VexRiscv.v(1251): object \"_zz_decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_1_string VexRiscv.v(1252) " "Verilog HDL or VHDL warning at VexRiscv.v(1252): object \"_zz_decode_to_execute_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_string VexRiscv.v(1253) " "Verilog HDL or VHDL warning at VexRiscv.v(1253): object \"_zz_execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_1_string VexRiscv.v(1254) " "Verilog HDL or VHDL warning at VexRiscv.v(1254): object \"_zz_execute_to_memory_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SHIFT_CTRL_string VexRiscv.v(1255) " "Verilog HDL or VHDL warning at VexRiscv.v(1255): object \"decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_string VexRiscv.v(1256) " "Verilog HDL or VHDL warning at VexRiscv.v(1256): object \"_zz_decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_string VexRiscv.v(1257) " "Verilog HDL or VHDL warning at VexRiscv.v(1257): object \"_zz_decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_1_string VexRiscv.v(1258) " "Verilog HDL or VHDL warning at VexRiscv.v(1258): object \"_zz_decode_to_execute_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_BITWISE_CTRL_string VexRiscv.v(1259) " "Verilog HDL or VHDL warning at VexRiscv.v(1259): object \"decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_string VexRiscv.v(1260) " "Verilog HDL or VHDL warning at VexRiscv.v(1260): object \"_zz_decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_string VexRiscv.v(1261) " "Verilog HDL or VHDL warning at VexRiscv.v(1261): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string VexRiscv.v(1262) " "Verilog HDL or VHDL warning at VexRiscv.v(1262): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC2_CTRL_string VexRiscv.v(1263) " "Verilog HDL or VHDL warning at VexRiscv.v(1263): object \"decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_string VexRiscv.v(1264) " "Verilog HDL or VHDL warning at VexRiscv.v(1264): object \"_zz_decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC2_CTRL_string VexRiscv.v(1265) " "Verilog HDL or VHDL warning at VexRiscv.v(1265): object \"_zz_decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC2_CTRL_1_string VexRiscv.v(1266) " "Verilog HDL or VHDL warning at VexRiscv.v(1266): object \"_zz_decode_to_execute_SRC2_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_CTRL_string VexRiscv.v(1267) " "Verilog HDL or VHDL warning at VexRiscv.v(1267): object \"decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_string VexRiscv.v(1268) " "Verilog HDL or VHDL warning at VexRiscv.v(1268): object \"_zz_decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_string VexRiscv.v(1269) " "Verilog HDL or VHDL warning at VexRiscv.v(1269): object \"_zz_decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_1_string VexRiscv.v(1270) " "Verilog HDL or VHDL warning at VexRiscv.v(1270): object \"_zz_decode_to_execute_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC1_CTRL_string VexRiscv.v(1271) " "Verilog HDL or VHDL warning at VexRiscv.v(1271): object \"decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_string VexRiscv.v(1272) " "Verilog HDL or VHDL warning at VexRiscv.v(1272): object \"_zz_decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC1_CTRL_string VexRiscv.v(1273) " "Verilog HDL or VHDL warning at VexRiscv.v(1273): object \"_zz_decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SRC1_CTRL_1_string VexRiscv.v(1274) " "Verilog HDL or VHDL warning at VexRiscv.v(1274): object \"_zz_decode_to_execute_SRC1_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_ENV_CTRL_string VexRiscv.v(1275) " "Verilog HDL or VHDL warning at VexRiscv.v(1275): object \"memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_ENV_CTRL_string VexRiscv.v(1276) " "Verilog HDL or VHDL warning at VexRiscv.v(1276): object \"_zz_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ENV_CTRL_string VexRiscv.v(1277) " "Verilog HDL or VHDL warning at VexRiscv.v(1277): object \"execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ENV_CTRL_string VexRiscv.v(1278) " "Verilog HDL or VHDL warning at VexRiscv.v(1278): object \"_zz_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_ENV_CTRL_string VexRiscv.v(1279) " "Verilog HDL or VHDL warning at VexRiscv.v(1279): object \"writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093798 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_writeBack_ENV_CTRL_string VexRiscv.v(1280) " "Verilog HDL or VHDL warning at VexRiscv.v(1280): object \"_zz_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_BRANCH_CTRL_string VexRiscv.v(1281) " "Verilog HDL or VHDL warning at VexRiscv.v(1281): object \"execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_BRANCH_CTRL_string VexRiscv.v(1282) " "Verilog HDL or VHDL warning at VexRiscv.v(1282): object \"_zz_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_SHIFT_CTRL_string VexRiscv.v(1283) " "Verilog HDL or VHDL warning at VexRiscv.v(1283): object \"memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_SHIFT_CTRL_string VexRiscv.v(1284) " "Verilog HDL or VHDL warning at VexRiscv.v(1284): object \"_zz_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SHIFT_CTRL_string VexRiscv.v(1285) " "Verilog HDL or VHDL warning at VexRiscv.v(1285): object \"execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SHIFT_CTRL_string VexRiscv.v(1286) " "Verilog HDL or VHDL warning at VexRiscv.v(1286): object \"_zz_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC2_CTRL_string VexRiscv.v(1287) " "Verilog HDL or VHDL warning at VexRiscv.v(1287): object \"execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SRC2_CTRL_string VexRiscv.v(1288) " "Verilog HDL or VHDL warning at VexRiscv.v(1288): object \"_zz_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC1_CTRL_string VexRiscv.v(1289) " "Verilog HDL or VHDL warning at VexRiscv.v(1289): object \"execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SRC1_CTRL_string VexRiscv.v(1290) " "Verilog HDL or VHDL warning at VexRiscv.v(1290): object \"_zz_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_CTRL_string VexRiscv.v(1291) " "Verilog HDL or VHDL warning at VexRiscv.v(1291): object \"execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_CTRL_string VexRiscv.v(1292) " "Verilog HDL or VHDL warning at VexRiscv.v(1292): object \"_zz_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_BITWISE_CTRL_string VexRiscv.v(1293) " "Verilog HDL or VHDL warning at VexRiscv.v(1293): object \"execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_BITWISE_CTRL_string VexRiscv.v(1294) " "Verilog HDL or VHDL warning at VexRiscv.v(1294): object \"_zz_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_1_string VexRiscv.v(1295) " "Verilog HDL or VHDL warning at VexRiscv.v(1295): object \"_zz_decode_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_string VexRiscv.v(1296) " "Verilog HDL or VHDL warning at VexRiscv.v(1296): object \"_zz_decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_1_string VexRiscv.v(1297) " "Verilog HDL or VHDL warning at VexRiscv.v(1297): object \"_zz_decode_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_1_string VexRiscv.v(1298) " "Verilog HDL or VHDL warning at VexRiscv.v(1298): object \"_zz_decode_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_1_string VexRiscv.v(1299) " "Verilog HDL or VHDL warning at VexRiscv.v(1299): object \"_zz_decode_SRC2_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_1_string VexRiscv.v(1300) " "Verilog HDL or VHDL warning at VexRiscv.v(1300): object \"_zz_decode_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_1_string VexRiscv.v(1301) " "Verilog HDL or VHDL warning at VexRiscv.v(1301): object \"_zz_decode_SRC1_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_BRANCH_CTRL_string VexRiscv.v(1302) " "Verilog HDL or VHDL warning at VexRiscv.v(1302): object \"decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_1_string VexRiscv.v(1303) " "Verilog HDL or VHDL warning at VexRiscv.v(1303): object \"_zz_decode_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_2_string VexRiscv.v(1304) " "Verilog HDL or VHDL warning at VexRiscv.v(1304): object \"_zz_decode_SRC1_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_2_string VexRiscv.v(1305) " "Verilog HDL or VHDL warning at VexRiscv.v(1305): object \"_zz_decode_ALU_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1305 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_2_string VexRiscv.v(1306) " "Verilog HDL or VHDL warning at VexRiscv.v(1306): object \"_zz_decode_SRC2_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_2_string VexRiscv.v(1307) " "Verilog HDL or VHDL warning at VexRiscv.v(1307): object \"_zz_decode_ALU_BITWISE_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_2_string VexRiscv.v(1308) " "Verilog HDL or VHDL warning at VexRiscv.v(1308): object \"_zz_decode_SHIFT_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_2_string VexRiscv.v(1309) " "Verilog HDL or VHDL warning at VexRiscv.v(1309): object \"_zz_decode_BRANCH_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_2_string VexRiscv.v(1310) " "Verilog HDL or VHDL warning at VexRiscv.v(1310): object \"_zz_decode_ENV_CTRL_2_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC1_CTRL_string VexRiscv.v(1311) " "Verilog HDL or VHDL warning at VexRiscv.v(1311): object \"decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_CTRL_string VexRiscv.v(1312) " "Verilog HDL or VHDL warning at VexRiscv.v(1312): object \"decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC2_CTRL_string VexRiscv.v(1313) " "Verilog HDL or VHDL warning at VexRiscv.v(1313): object \"decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_BITWISE_CTRL_string VexRiscv.v(1314) " "Verilog HDL or VHDL warning at VexRiscv.v(1314): object \"decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SHIFT_CTRL_string VexRiscv.v(1315) " "Verilog HDL or VHDL warning at VexRiscv.v(1315): object \"decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_SHIFT_CTRL_string VexRiscv.v(1316) " "Verilog HDL or VHDL warning at VexRiscv.v(1316): object \"execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_BRANCH_CTRL_string VexRiscv.v(1317) " "Verilog HDL or VHDL warning at VexRiscv.v(1317): object \"decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ENV_CTRL_string VexRiscv.v(1318) " "Verilog HDL or VHDL warning at VexRiscv.v(1318): object \"decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_ENV_CTRL_string VexRiscv.v(1319) " "Verilog HDL or VHDL warning at VexRiscv.v(1319): object \"execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_to_writeBack_ENV_CTRL_string VexRiscv.v(1320) " "Verilog HDL or VHDL warning at VexRiscv.v(1320): object \"memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 VexRiscv.v(1349) " "Verilog HDL assignment warning at VexRiscv.v(1349): truncated value with size 32 to match size of target (27)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 VexRiscv.v(1390) " "Verilog HDL assignment warning at VexRiscv.v(1390): truncated value with size 32 to match size of target (27)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(3473) " "Verilog HDL Case Statement information at VexRiscv.v(3473): all case item expressions in this case statement are onehot" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 3473 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(3487) " "Verilog HDL Case Statement information at VexRiscv.v(3487): all case item expressions in this case statement are onehot" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 3487 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(4210) " "Verilog HDL Case Statement information at VexRiscv.v(4210): all case item expressions in this case statement are onehot" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4210 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(4224) " "Verilog HDL Case Statement information at VexRiscv.v(4224): all case item expressions in this case statement are onehot" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4224 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 VexRiscv.v(4538) " "Verilog HDL assignment warning at VexRiscv.v(4538): truncated value with size 32 to match size of target (30)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756733093799 "|top|VexRiscv:VexRiscv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache " "Elaborating entity \"InstructionCache\" for hierarchy \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_cache" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733093800 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willClear VexRiscv.v(6083) " "Verilog HDL or VHDL warning at VexRiscv.v(6083): object \"lineLoader_wayToAllocate_willClear\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6083 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093802 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willOverflow VexRiscv.v(6085) " "Verilog HDL or VHDL warning at VexRiscv.v(6085): object \"lineLoader_wayToAllocate_willOverflow\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6085 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093802 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_isIoAccess VexRiscv.v(6115) " "Verilog HDL or VHDL warning at VexRiscv.v(6115): object \"decodeStage_mmuRsp_isIoAccess\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093802 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowRead VexRiscv.v(6117) " "Verilog HDL or VHDL warning at VexRiscv.v(6117): object \"decodeStage_mmuRsp_allowRead\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093802 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowWrite VexRiscv.v(6118) " "Verilog HDL or VHDL warning at VexRiscv.v(6118): object \"decodeStage_mmuRsp_allowWrite\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093802 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_bypassTranslation VexRiscv.v(6122) " "Verilog HDL or VHDL warning at VexRiscv.v(6122): object \"decodeStage_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093802 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache VexRiscv:VexRiscv\|DataCache:dataCache_1 " "Elaborating entity \"DataCache\" for hierarchy \"VexRiscv:VexRiscv\|DataCache:dataCache_1\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "dataCache_1" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733093802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltCpu VexRiscv.v(5243) " "Verilog HDL or VHDL warning at VexRiscv.v(5243): object \"haltCpu\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093804 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_valid VexRiscv.v(5252) " "Verilog HDL or VHDL warning at VexRiscv.v(5252): object \"tagsWriteLastCmd_valid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093804 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_way VexRiscv.v(5253) " "Verilog HDL or VHDL warning at VexRiscv.v(5253): object \"tagsWriteLastCmd_payload_way\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093804 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_address VexRiscv.v(5254) " "Verilog HDL or VHDL warning at VexRiscv.v(5254): object \"tagsWriteLastCmd_payload_address\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093804 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_valid VexRiscv.v(5255) " "Verilog HDL or VHDL warning at VexRiscv.v(5255): object \"tagsWriteLastCmd_payload_data_valid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093804 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_error VexRiscv.v(5256) " "Verilog HDL or VHDL warning at VexRiscv.v(5256): object \"tagsWriteLastCmd_payload_data_error\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093804 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_address VexRiscv.v(5257) " "Verilog HDL or VHDL warning at VexRiscv.v(5257): object \"tagsWriteLastCmd_payload_data_address\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093804 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage0_isAmo VexRiscv.v(5285) " "Verilog HDL or VHDL warning at VexRiscv.v(5285): object \"stage0_isAmo\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093804 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isAmo VexRiscv.v(5292) " "Verilog HDL or VHDL warning at VexRiscv.v(5292): object \"stageA_isAmo\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093804 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isLrsc VexRiscv.v(5293) " "Verilog HDL or VHDL warning at VexRiscv.v(5293): object \"stageA_isLrsc\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093804 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_request_totalyConsistent VexRiscv.v(5304) " "Verilog HDL or VHDL warning at VexRiscv.v(5304): object \"stageB_request_totalyConsistent\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093804 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_allowExecute VexRiscv.v(5312) " "Verilog HDL or VHDL warning at VexRiscv.v(5312): object \"stageB_mmuRsp_allowExecute\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093804 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_bypassTranslation VexRiscv.v(5315) " "Verilog HDL or VHDL warning at VexRiscv.v(5315): object \"stageB_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093805 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_valid VexRiscv.v(5317) " "Verilog HDL or VHDL warning at VexRiscv.v(5317): object \"stageB_tagsReadRsp_0_valid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093805 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_address VexRiscv.v(5319) " "Verilog HDL or VHDL warning at VexRiscv.v(5319): object \"stageB_tagsReadRsp_0_address\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756733093805 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_cpu_writeBack_exclusiveOk VexRiscv.v(5210) " "Output port \"io_cpu_writeBack_exclusiveOk\" at VexRiscv.v(5210) has no driver" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756733093805 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_cpu_writesPending VexRiscv.v(5216) " "Output port \"io_cpu_writesPending\" at VexRiscv.v(5216) has no driver" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756733093805 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1756733094862 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1756733094863 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1756733094863 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram5_top_1fc36.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram5_top_1fc36.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1756733094870 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram9_top_1fc36.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram9_top_1fc36.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1756733094884 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram6_top_1fc36.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram6_top_1fc36.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1756733094892 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram10_top_1fc36.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram10_top_1fc36.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1756733094909 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram7_top_1fc36.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram7_top_1fc36.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1756733094919 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram11_top_1fc36.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram11_top_1fc36.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1756733094935 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram8_top_1fc36.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram8_top_1fc36.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1756733094944 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram12_top_1fc36.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram12_top_1fc36.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1756733094962 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1756733094962 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1756733094962 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1756733094962 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1756733094962 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage " "RAM logic \"storage\" is uninferred due to asynchronous read logic" {  } { { "top.v" "storage" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1678 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1756733094963 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem " "RAM logic \"mem\" is uninferred due to inappropriate RAM size" {  } { { "top.v" "mem" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1662 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1756733094963 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage_1 " "RAM logic \"storage_1\" is uninferred due to asynchronous read logic" {  } { { "top.v" "storage_1" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 1699 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1756733094963 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1756733094963 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 39 /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram0_top_1fc36.hdl.mif " "Memory depth (64) in the design file differs from memory depth (39) in the Memory Initialization File \"/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/top.ram0_top_1fc36.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1756733094964 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "19 " "Inferred 19 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram5_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/top.ram5_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main_ram_grain0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main_ram_grain0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram9_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/top.ram9_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram6_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/top.ram6_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main_ram_grain1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main_ram_grain1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram10_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/top.ram10_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram7_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/top.ram7_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main_ram_grain2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main_ram_grain2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram11_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/top.ram11_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram8_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/top.ram8_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main_ram_grain3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main_ram_grain3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram12_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/top.ram12_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_grain0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_grain0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6125 " "Parameter NUMWORDS_A set to 6125" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram1_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/top.ram1_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_grain1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_grain1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6125 " "Parameter NUMWORDS_A set to 6125" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram2_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/top.ram2_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_grain2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_grain2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6125 " "Parameter NUMWORDS_A set to 6125" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram3_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/top.ram3_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_grain3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_grain3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6125 " "Parameter NUMWORDS_A set to 6125" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram4_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/top.ram4_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1756733096025 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1756733096025 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult3\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult3" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2374 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733096027 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult1\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult1" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2372 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733096027 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult0\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult0" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2371 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733096027 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult2\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult2" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2373 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733096027 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1756733096027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 21 " "Parameter \"WIDTH_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 21 " "Parameter \"WIDTH_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096066 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gsd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gsd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gsd1 " "Found entity 1: altsyncram_gsd1" {  } { { "db/altsyncram_gsd1.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_gsd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096103 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02e1 " "Found entity 1: altsyncram_02e1" {  } { { "db/altsyncram_02e1.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_02e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain0_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain0_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram5_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram5_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096138 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t481 " "Found entity 1: altsyncram_t481" {  } { { "db/altsyncram_t481.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_t481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:main_ram_grain0_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:main_ram_grain0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:main_ram_grain0_rtl_0 " "Instantiated megafunction \"altsyncram:main_ram_grain0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram9_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram9_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096168 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7581.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7581.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7581 " "Found entity 1: altsyncram_7581" {  } { { "db/altsyncram_7581.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_7581.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain1_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain1_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram6_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram6_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096199 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u481 " "Found entity 1: altsyncram_u481" {  } { { "db/altsyncram_u481.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_u481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:main_ram_grain1_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:main_ram_grain1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:main_ram_grain1_rtl_0 " "Instantiated megafunction \"altsyncram:main_ram_grain1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram10_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram10_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096232 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f681 " "Found entity 1: altsyncram_f681" {  } { { "db/altsyncram_f681.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_f681.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain2_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain2_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram7_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram7_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096265 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v481 " "Found entity 1: altsyncram_v481" {  } { { "db/altsyncram_v481.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_v481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:main_ram_grain2_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:main_ram_grain2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:main_ram_grain2_rtl_0 " "Instantiated megafunction \"altsyncram:main_ram_grain2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram11_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram11_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096297 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g681 " "Found entity 1: altsyncram_g681" {  } { { "db/altsyncram_g681.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_g681.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain3_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain3_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram8_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram8_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096331 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0581.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0581.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0581 " "Found entity 1: altsyncram_0581" {  } { { "db/altsyncram_0581.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_0581.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:main_ram_grain3_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:main_ram_grain3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:main_ram_grain3_rtl_0 " "Instantiated megafunction \"altsyncram:main_ram_grain3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram12_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram12_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096362 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h681 " "Found entity 1: altsyncram_h681" {  } { { "db/altsyncram_h681.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_h681.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096391 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6vd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6vd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6vd1 " "Found entity 1: altsyncram_6vd1" {  } { { "db/altsyncram_6vd1.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_6vd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_grain0_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_grain0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_grain0_rtl_0 " "Instantiated megafunction \"altsyncram:rom_grain0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6125 " "Parameter \"NUMWORDS_A\" = \"6125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram1_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram1_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096437 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d161.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d161.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d161 " "Found entity 1: altsyncram_d161" {  } { { "db/altsyncram_d161.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_d161.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_grain1_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_grain1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_grain1_rtl_0 " "Instantiated megafunction \"altsyncram:rom_grain1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6125 " "Parameter \"NUMWORDS_A\" = \"6125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram2_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram2_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096514 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e161.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e161.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e161 " "Found entity 1: altsyncram_e161" {  } { { "db/altsyncram_e161.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_e161.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_grain2_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_grain2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_grain2_rtl_0 " "Instantiated megafunction \"altsyncram:rom_grain2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6125 " "Parameter \"NUMWORDS_A\" = \"6125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram3_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram3_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096584 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f161.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f161.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f161 " "Found entity 1: altsyncram_f161" {  } { { "db/altsyncram_f161.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_f161.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_grain3_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_grain3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_grain3_rtl_0 " "Instantiated megafunction \"altsyncram:rom_grain3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6125 " "Parameter \"NUMWORDS_A\" = \"6125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram4_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram4_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096653 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g161.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g161.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g161 " "Found entity 1: altsyncram_g161" {  } { { "db/altsyncram_g161.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/altsyncram_g161.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult3\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2374 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult3 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096712 ""}  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2374 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult1\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2372 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult1 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096736 ""}  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2372 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/db/mult_76t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756733096762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733096762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult0\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2371 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096764 ""}  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2371 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult2\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2373 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733096766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult2 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756733096766 ""}  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2373 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756733096766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756733098970 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1756733101346 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[0\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[0\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[0\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[9\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[9\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[9\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[9\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[9\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[9\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[8\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[8\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[8\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[8\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[8\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[8\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[7\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[7\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[7\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[7\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[7\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[7\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[6\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[6\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[6\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[6\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[6\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[6\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[5\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[5\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[5\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[5\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[5\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[5\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[4\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[4\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[4\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[4\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[4\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[4\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[3\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[3\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[3\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[3\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[3\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[3\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[2\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[2\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[2\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[2\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[2\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[2\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[1\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[1\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[1\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[1\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[1\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[1\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[0\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[0\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[0\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[9\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[9\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[9\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[31\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[31\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[31\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[31\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[31\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[31\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[10\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[10\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[10\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[10\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[10\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[10\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[11\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[11\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[11\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[12\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[12\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[12\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[12\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[12\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[12\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[11\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[11\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[11\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[13\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[13\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[13\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[14\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[14\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[14\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[14\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[14\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[14\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[13\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[13\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[13\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[15\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[15\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[15\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[16\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[16\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[16\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[16\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[16\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[16\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[15\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[15\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[15\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[17\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[17\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[17\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[18\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[18\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[18\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[18\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[18\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[18\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[17\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[17\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[17\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[19\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[19\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[19\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[20\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[20\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[20\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[20\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[20\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[20\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[19\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[19\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[19\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[21\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[21\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[21\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[22\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[22\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[22\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[22\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[22\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[22\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[21\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[21\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[21\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[23\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[23\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[23\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[24\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[24\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[24\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[24\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[24\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[24\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[23\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[23\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[23\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[25\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[25\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[25\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[26\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[26\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[26\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[26\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[26\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[26\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[25\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[25\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[25\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[27\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[27\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[27\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[28\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[28\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[28\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[28\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[28\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[28\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[27\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[27\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[27\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[30\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[30\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[30\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[30\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[30\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[30\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[29\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[29\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[29\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[29\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[29\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[29\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[12\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[12\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[12\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[13\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[13\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[13\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[5\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[5\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[5\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[6\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[6\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[6\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[7\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[7\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[7\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[8\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[8\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[8\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[10\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[10\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[10\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[11\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[11\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[11\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[14\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[14\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[14\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[15\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[15\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[15\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[16\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[16\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[16\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[17\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[17\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[17\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[18\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[18\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[18\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[19\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[19\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[19\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[20\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[20\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[20\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[21\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[21\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[21\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[22\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[22\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[22\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[23\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[23\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[23\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[24\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[24\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[24\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[25\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[25\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[25\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[26\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[26\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[26\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[27\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[27\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[27\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[28\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[28\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[28\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[29\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[29\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[29\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[30\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[30\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[30\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[31\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[31\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[31\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[4\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[4\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[4\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[3\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[3\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[3\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[2\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[2\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[2\]" { Text "/home/anoushka-tripathi/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1756733101369 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1756733101369 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.map.smsg " "Generated suppressed messages file /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733101534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756733101822 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756733101822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7504 " "Implemented 7504 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756733102087 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756733102087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7278 " "Implemented 7278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756733102087 ""} { "Info" "ICUT_CUT_TM_RAMS" "202 " "Implemented 202 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1756733102087 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1756733102087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756733102087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 287 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 287 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756733102108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  1 18:55:02 2025 " "Processing ended: Mon Sep  1 18:55:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756733102108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756733102108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756733102108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756733102108 ""}
