

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_43_5'
================================================================
* Date:           Tue Jun 20 15:44:15 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       34|  30.000 ns|  0.340 us|    3|   34|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_43_5  |        1|       32|         1|          1|          1|  1 ~ 32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%startIdx = alloca i32 1"   --->   Operation 4 'alloca' 'startIdx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%crc_V_96_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_96_reload"   --->   Operation 5 'read' 'crc_V_96_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%crc_V_147_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_147_reload"   --->   Operation 6 'read' 'crc_V_147_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%crc_V_146_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_146_reload"   --->   Operation 7 'read' 'crc_V_146_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%crc_V_93_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_93_reload"   --->   Operation 8 'read' 'crc_V_93_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%crc_V_145_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_145_reload"   --->   Operation 9 'read' 'crc_V_145_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%crc_V_144_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_144_reload"   --->   Operation 10 'read' 'crc_V_144_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crc_V_143_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_143_reload"   --->   Operation 11 'read' 'crc_V_143_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc_V_142_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_142_reload"   --->   Operation 12 'read' 'crc_V_142_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%crc_V_141_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_141_reload"   --->   Operation 13 'read' 'crc_V_141_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%crc_V_87_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_87_reload"   --->   Operation 14 'read' 'crc_V_87_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%crc_V_86_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_86_reload"   --->   Operation 15 'read' 'crc_V_86_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%crc_V_140_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_140_reload"   --->   Operation 16 'read' 'crc_V_140_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%crc_V_139_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_139_reload"   --->   Operation 17 'read' 'crc_V_139_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%crc_V_83_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_83_reload"   --->   Operation 18 'read' 'crc_V_83_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%crc_V_82_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_82_reload"   --->   Operation 19 'read' 'crc_V_82_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%crc_V_138_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_138_reload"   --->   Operation 20 'read' 'crc_V_138_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%crc_V_80_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_80_reload"   --->   Operation 21 'read' 'crc_V_80_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%crc_V_79_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_79_reload"   --->   Operation 22 'read' 'crc_V_79_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%crc_V_137_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_137_reload"   --->   Operation 23 'read' 'crc_V_137_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%crc_V_136_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_136_reload"   --->   Operation 24 'read' 'crc_V_136_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%crc_V_76_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_76_reload"   --->   Operation 25 'read' 'crc_V_76_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%crc_V_75_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_75_reload"   --->   Operation 26 'read' 'crc_V_75_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%crc_V_74_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_74_reload"   --->   Operation 27 'read' 'crc_V_74_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%crc_V_73_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_73_reload"   --->   Operation 28 'read' 'crc_V_73_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%crc_V_135_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_135_reload"   --->   Operation 29 'read' 'crc_V_135_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%crc_V_71_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_71_reload"   --->   Operation 30 'read' 'crc_V_71_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%crc_V_70_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_70_reload"   --->   Operation 31 'read' 'crc_V_70_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%crc_V_69_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_69_reload"   --->   Operation 32 'read' 'crc_V_69_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%crc_V_68_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_68_reload"   --->   Operation 33 'read' 'crc_V_68_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%crc_V_67_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_67_reload"   --->   Operation 34 'read' 'crc_V_67_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%crc_V_66_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_66_reload"   --->   Operation 35 'read' 'crc_V_66_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%crc_V_65_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_65_reload"   --->   Operation 36 'read' 'crc_V_65_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %startIdx"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%startIdx_1 = load i6 %startIdx"   --->   Operation 39 'load' 'startIdx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty = trunc i6 %startIdx_1"   --->   Operation 40 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%icmp_ln43 = icmp_eq  i6 %startIdx_1, i6 32" [../codes/crc.cpp:43]   --->   Operation 42 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16"   --->   Operation 43 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln44 = add i6 %startIdx_1, i6 1" [../codes/crc.cpp:44]   --->   Operation 44 'add' 'add_ln44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %land.rhs, void %while.cond.while.end_crit_edge.exitStub" [../codes/crc.cpp:43]   --->   Operation 45 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln1788 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6"   --->   Operation 46 'specloopname' 'specloopname_ln1788' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%tmp = mux i1 @_ssdm_op_Mux.ap_auto.32i1.i5, i1 %crc_V_65_reload_read, i1 %crc_V_66_reload_read, i1 %crc_V_67_reload_read, i1 %crc_V_68_reload_read, i1 %crc_V_69_reload_read, i1 %crc_V_70_reload_read, i1 %crc_V_71_reload_read, i1 %crc_V_135_reload_read, i1 %crc_V_73_reload_read, i1 %crc_V_74_reload_read, i1 %crc_V_75_reload_read, i1 %crc_V_76_reload_read, i1 %crc_V_136_reload_read, i1 %crc_V_137_reload_read, i1 %crc_V_79_reload_read, i1 %crc_V_80_reload_read, i1 %crc_V_138_reload_read, i1 %crc_V_82_reload_read, i1 %crc_V_83_reload_read, i1 %crc_V_139_reload_read, i1 %crc_V_140_reload_read, i1 %crc_V_86_reload_read, i1 %crc_V_87_reload_read, i1 %crc_V_141_reload_read, i1 %crc_V_142_reload_read, i1 %crc_V_143_reload_read, i1 %crc_V_144_reload_read, i1 %crc_V_145_reload_read, i1 %crc_V_93_reload_read, i1 %crc_V_146_reload_read, i1 %crc_V_147_reload_read, i1 %crc_V_96_reload_read, i5 %empty"   --->   Operation 47 'mux' 'tmp' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %tmp, void %while.body, void %land.rhs.while.end_crit_edge.exitStub" [../codes/crc.cpp:43]   --->   Operation 48 'br' 'br_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln43 = store i6 %add_ln44, i6 %startIdx" [../codes/crc.cpp:43]   --->   Operation 49 'store' 'store_ln43' <Predicate = (!icmp_ln43 & !tmp)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln43 = br void %while.cond" [../codes/crc.cpp:43]   --->   Operation 50 'br' 'br_ln43' <Predicate = (!icmp_ln43 & !tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %startIdx_out, i5 %empty"   --->   Operation 51 'write' 'write_ln0' <Predicate = (!icmp_ln43 & tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln43_out, i1 0"   --->   Operation 52 'write' 'write_ln0' <Predicate = (!icmp_ln43 & tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln43 & tmp)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %startIdx_out, i5 %empty"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %icmp_ln43_out, i1 1"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 56 'br' 'br_ln0' <Predicate = (icmp_ln43)> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %while.cond.while.end_crit_edge.exitStub, i1 0, void %land.rhs.while.end_crit_edge.exitStub"   --->   Operation 57 'phi' 'UnifiedRetVal' <Predicate = (tmp) | (icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (tmp) | (icmp_ln43)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.5ns
The critical path consists of the following:
	'alloca' operation ('startIdx') [35]  (0 ns)
	'load' operation ('startIdx') on local variable 'startIdx' [71]  (0 ns)
	'add' operation ('add_ln44', ../codes/crc.cpp:44) [76]  (0.781 ns)
	'store' operation ('store_ln43', ../codes/crc.cpp:43) of variable 'add_ln44', ../codes/crc.cpp:44 on local variable 'startIdx' [83]  (0.427 ns)
	blocking operation 0.295 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
