<stg><name>Crypto_Pipeline_VITIS_LOOP_149_10</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i13 0, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc218:0 %i_5 = load i13 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc218:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc218:2 %icmp_ln149 = icmp_eq  i13 %i_5, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc218:3 %add_ln149 = add i13 %i_5, i13 1

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc218:4 %br_ln149 = br i1 %icmp_ln149, void %for.inc218.split, void %INTT_STAGE_LOOP.exitStub

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="13">
<![CDATA[
for.inc218.split:0 %i_5_cast = zext i13 %i_5

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc218.split:3 %bit_reversed_input_addr = getelementptr i32 %bit_reversed_input, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="bit_reversed_input_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="12">
<![CDATA[
for.inc218.split:5 %bit_reversed_input_load = load i12 %bit_reversed_input_addr

]]></Node>
<StgValue><ssdm name="bit_reversed_input_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc218.split:7 %store_ln149 = store i13 %add_ln149, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="12">
<![CDATA[
for.inc218.split:5 %bit_reversed_input_load = load i12 %bit_reversed_input_addr

]]></Node>
<StgValue><ssdm name="bit_reversed_input_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
INTT_STAGE_LOOP.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc218.split:1 %speclooptripcount_ln149 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln149"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc218.split:2 %specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc218.split:4 %DataTemp_addr = getelementptr i32 %DataTemp, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="DataTemp_addr"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc218.split:6 %store_ln150 = store i32 %bit_reversed_input_load, i12 %DataTemp_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
for.inc218.split:8 %br_ln149 = br void %for.inc218

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="bit_reversed_input" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bit_reversed_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="DataTemp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataTemp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="i" fromId="38" toId="6">
</dataflow>
<dataflow id="41" from="StgValue_40" to="store_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="42" from="i" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="43" from="i" to="i_5" fromId="6" toId="9">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="44" toId="10">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_38" to="specpipeline_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="53" from="p_str" to="specpipeline_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="54" from="i_5" to="icmp_ln149" fromId="9" toId="11">
</dataflow>
<dataflow id="56" from="StgValue_55" to="icmp_ln149" fromId="55" toId="11">
</dataflow>
<dataflow id="57" from="i_5" to="add_ln149" fromId="9" toId="12">
</dataflow>
<dataflow id="59" from="StgValue_58" to="add_ln149" fromId="58" toId="12">
</dataflow>
<dataflow id="60" from="icmp_ln149" to="br_ln149" fromId="11" toId="13">
</dataflow>
<dataflow id="61" from="i_5" to="i_5_cast" fromId="9" toId="14">
</dataflow>
<dataflow id="62" from="bit_reversed_input" to="bit_reversed_input_addr" fromId="36" toId="15">
</dataflow>
<dataflow id="64" from="StgValue_63" to="bit_reversed_input_addr" fromId="63" toId="15">
</dataflow>
<dataflow id="65" from="i_5_cast" to="bit_reversed_input_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="66" from="bit_reversed_input_addr" to="bit_reversed_input_load" fromId="15" toId="16">
</dataflow>
<dataflow id="67" from="add_ln149" to="store_ln149" fromId="12" toId="17">
</dataflow>
<dataflow id="68" from="i" to="store_ln149" fromId="6" toId="17">
</dataflow>
<dataflow id="69" from="bit_reversed_input_addr" to="bit_reversed_input_load" fromId="15" toId="18">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln149" fromId="70" toId="19">
</dataflow>
<dataflow id="73" from="StgValue_72" to="speclooptripcount_ln149" fromId="72" toId="19">
</dataflow>
<dataflow id="74" from="StgValue_72" to="speclooptripcount_ln149" fromId="72" toId="19">
</dataflow>
<dataflow id="75" from="StgValue_72" to="speclooptripcount_ln149" fromId="72" toId="19">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecLoopName" to="specloopname_ln149" fromId="76" toId="20">
</dataflow>
<dataflow id="79" from="empty_6" to="specloopname_ln149" fromId="78" toId="20">
</dataflow>
<dataflow id="80" from="DataTemp" to="DataTemp_addr" fromId="37" toId="21">
</dataflow>
<dataflow id="81" from="StgValue_63" to="DataTemp_addr" fromId="63" toId="21">
</dataflow>
<dataflow id="82" from="i_5_cast" to="DataTemp_addr" fromId="14" toId="21">
</dataflow>
<dataflow id="83" from="bit_reversed_input_load" to="store_ln150" fromId="18" toId="22">
</dataflow>
<dataflow id="84" from="DataTemp_addr" to="store_ln150" fromId="21" toId="22">
</dataflow>
<dataflow id="85" from="icmp_ln149" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="86" from="icmp_ln149" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
