

================================================================
== Vitis HLS Report for 'RoundRobin_Pipeline_VITIS_LOOP_275_6'
================================================================
* Date:           Mon May 12 19:57:05 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.595 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  0.575 us|  0.575 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_275_6  |      257|      257|         3|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_11 = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275]   --->   Operation 6 'alloca' 'j_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln275 = muxlogic i9 0"   --->   Operation 11 'muxlogic' 'muxLogicData_to_store_ln275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln275 = muxlogic i9 %j_11"   --->   Operation 12 'muxlogic' 'muxLogicAddr_to_store_ln275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln275 = store i9 0, i9 %j_11" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275]   --->   Operation 13 'store' 'store_ln275' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc37"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_j = muxlogic i9 %j_11"   --->   Operation 15 'muxlogic' 'MuxLogicAddr_to_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = load i9 %j_11" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275]   --->   Operation 16 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.75ns)   --->   "%j_12 = add i9 %j, i9 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275]   --->   Operation 17 'add' 'j_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.75ns)   --->   "%icmp_ln275 = icmp_eq  i9 %j, i9 256" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275]   --->   Operation 18 'icmp' 'icmp_ln275' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln275 = br i1 %icmp_ln275, void %for.inc37.split, void %for.inc48.preheader.exitStub" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275]   --->   Operation 19 'br' 'br_ln275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln275 = muxlogic i9 %j_12"   --->   Operation 20 'muxlogic' 'muxLogicData_to_store_ln275' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln275 = muxlogic i9 %j_11"   --->   Operation 21 'muxlogic' 'muxLogicAddr_to_store_ln275' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln275 = store i9 %j_12, i9 %j_11" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275]   --->   Operation 22 'store' 'store_ln275' <Predicate = (!icmp_ln275)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicCE_to_receive_fifo_0_read = muxlogic"   --->   Operation 23 'muxlogic' 'muxLogicCE_to_receive_fifo_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.96ns)   --->   "%receive_fifo_0_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:277]   --->   Operation 24 'read' 'receive_fifo_0_read' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln275)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.94>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln276 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:276]   --->   Operation 25 'specpipeline' 'specpipeline_ln276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln275 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln275 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275]   --->   Operation 27 'specloopname' 'specloopname_ln275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln278 = muxlogic i128 %receive_fifo_0_read"   --->   Operation 28 'muxlogic' 'muxLogicData_to_write_ln278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.94ns)   --->   "%write_ln278 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %send_fifo_1, i128 %receive_fifo_0_read" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:278]   --->   Operation 29 'write' 'write_ln278' <Predicate = true> <Delay = 0.94> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 512> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln275 = br void %for.inc37" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275]   --->   Operation 30 'br' 'br_ln275' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.222ns, clock uncertainty: 0.600ns.

 <State 1>: 1.595ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln275', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275) of constant 0 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275 [10]  (0.420 ns)
	'load' operation 9 bit ('j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275) on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275 [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln275', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275) [16]  (0.756 ns)
	'store' operation 0 bit ('store_ln275', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275) of variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275 [28]  (0.420 ns)

 <State 2>: 0.964ns
The critical path consists of the following:
	'muxlogic' operation 128 bit ('muxLogicCE_to_receive_fifo_0_read') [22]  (0.000 ns)
	fifo read operation ('receive_fifo_0_read', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:277) on port 'receive_fifo_0' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:277) [23]  (0.964 ns)

 <State 3>: 0.943ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln278') [24]  (0.000 ns)
	fifo write operation ('write_ln278', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:278) on port 'send_fifo_1' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:278) [25]  (0.943 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
