
---------- Begin Simulation Statistics ----------
final_tick                                36142549375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    336                       # Simulator instruction rate (inst/s)
host_mem_usage                               10707876                       # Number of bytes of host memory used
host_op_rate                                      344                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48131.70                       # Real time elapsed on the host
host_tick_rate                                 599469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16195224                       # Number of instructions simulated
sim_ops                                      16581060                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028853                       # Number of seconds simulated
sim_ticks                                 28853484375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.832606                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  791772                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               809313                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1008                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5473                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803427                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6019                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8238                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2219                       # Number of indirect misses.
system.cpu.branchPred.lookups                  845951                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14277                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1203                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5015774                       # Number of instructions committed
system.cpu.committedOps                       5087787                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.373642                       # CPI: cycles per instruction
system.cpu.discardedOps                         15253                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2540174                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            152237                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1565149                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5089372                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296416                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1008                       # number of quiesce instructions executed
system.cpu.numCycles                         16921426                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1008                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3325482     65.36%     65.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2146      0.04%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                 165174      3.25%     68.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1594985     31.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5087787                       # Class of committed instruction
system.cpu.quiesceCycles                     29244149                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11832054                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1483686                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              473386                       # Transaction distribution
system.membus.trans_dist::ReadResp             474320                       # Transaction distribution
system.membus.trans_dist::WriteReq             277433                       # Transaction distribution
system.membus.trans_dist::WriteResp            277433                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          600                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict              519                       # Transaction distribution
system.membus.trans_dist::ReadExReq               353                       # Transaction distribution
system.membus.trans_dist::ReadExResp              354                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            251                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           683                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       740637                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        740637                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1484334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1504750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1481274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1481274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2986609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       136112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47400428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47400428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47552604                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2233781                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000009                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003066                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2233760    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2233781                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3763781093                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20625124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              553859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4210500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17143930                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2888176945                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             10.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1260250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       570880                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       570880                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       987109                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       987109                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2965504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2990080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3115978                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47448064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47841280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49618740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5211121625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4196789121                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2700517000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2271337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1703503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2271337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6246178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2271337                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1703503                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      3974841                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2271337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      3974841                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3974841                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     10221019                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1703503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      3974841                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        5678344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1703503                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       585718                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2289221                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1703503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      5678344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       585718                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       7967565                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       472349                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       472349                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       268288                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       268288                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1470464                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1481274                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47054848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47400428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       915241                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       915241    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       915241                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2125740375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2630020000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1114474757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      9085350                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     13628025                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1137188132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22713375                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22748032                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     45461407                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1137188132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31833382                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     13628025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1182649539                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16842752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49152000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48562176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       526336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8474624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5445632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20442037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1099327332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    583733728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1703503097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    622346465                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1060714595                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1683061060                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20442037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1721673797                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1644448323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3386564157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16064                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16064                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          251                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          272                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       556744                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        46580                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         603324                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       556744                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       556744                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       556744                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        46580                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        603324                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30212096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          65024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30295020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16842752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17209024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       472064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              473365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          603                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       263168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             268891                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        34658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1047086570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       585718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2253593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1049960539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1337516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      9085350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    583733728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2271337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            596427931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1337516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      9120008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1630820298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2271337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       585718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2253593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1646388470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    735149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448907500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          439                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          439                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              857198                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             286091                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      473364                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     268891                       # Number of write requests accepted
system.mem_ctrls.readBursts                    473364                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   268891                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     83                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16805                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15264144335                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2366405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27687770585                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32251.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58501.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       395                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   441411                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  250323                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                473363                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               268891                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  418141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    792                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.627468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.142665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.295106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1226      2.43%      2.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1220      2.42%      4.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          828      1.64%      6.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          654      1.30%      7.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          813      1.61%      9.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          754      1.49%     10.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          878      1.74%     12.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          760      1.51%     14.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43311     85.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50444                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1078.097950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    976.532376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           178     40.55%     40.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.23%     40.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           66     15.03%     55.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.46%     56.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          186     42.37%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.23%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.23%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           439                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     612.514806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    257.193059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.026908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            123     28.02%     28.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      3.19%     31.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            25      5.69%     36.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      1.82%     38.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.68%     39.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      1.37%     40.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.23%     41.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.23%     41.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.68%     41.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.46%     42.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.23%     42.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.23%     42.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           29      6.61%     49.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          222     50.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           439                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30289984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17209216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30294956                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17209024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1049.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       596.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1049.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    596.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28853172500                       # Total gap between requests
system.mem_ctrls.avgGap                      38872.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30206784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16841792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 34657.859238187761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1046902467.910342335701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 585717.821125373244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2251374.536112677306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1377441.957562534604                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 9085349.852135492489                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 583700456.454836726189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2271337.463033873122                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       472064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          603                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       263168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1170455                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27624308555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18642630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43648945                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  36532996440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4776514000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 485597373875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2510100750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58522.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58518.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70349.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43003.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  60585400.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1166141.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1845199.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2451270.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18595920005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1560930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8698957370                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2016                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18132928.199405                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    111052313.357736                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1008    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       955375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17864557750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18277991625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2696872                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2696872                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2696872                       # number of overall hits
system.cpu.icache.overall_hits::total         2696872                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          251                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            251                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          251                       # number of overall misses
system.cpu.icache.overall_misses::total           251                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10895000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10895000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10895000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10895000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2697123                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2697123                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2697123                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2697123                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000093                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000093                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000093                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000093                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43406.374502                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43406.374502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43406.374502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43406.374502                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          251                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          251                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          251                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          251                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10500000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10500000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000093                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000093                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000093                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000093                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41832.669323                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41832.669323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41832.669323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41832.669323                       # average overall mshr miss latency
system.cpu.icache.replacements                     83                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2696872                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2696872                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          251                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           251                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2697123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2697123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43406.374502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43406.374502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          251                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          251                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10500000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10500000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41832.669323                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41832.669323                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.686534                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1378624                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                83                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16609.927711                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.686534                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5394497                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5394497                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       270013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           270013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       270013                       # number of overall hits
system.cpu.dcache.overall_hits::total          270013                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1353                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1353                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1353                       # number of overall misses
system.cpu.dcache.overall_misses::total          1353                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    101619250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    101619250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    101619250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    101619250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       271366                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       271366                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       271366                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       271366                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004986                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004986                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75106.614930                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75106.614930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75106.614930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75106.614930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          600                       # number of writebacks
system.cpu.dcache.writebacks::total               600                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          317                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          317                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1036                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1036                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1036                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10182                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10182                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     77917375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77917375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     77917375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77917375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22516250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22516250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003818                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003818                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003818                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003818                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75209.821429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75209.821429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75209.821429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75209.821429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.377922                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.377922                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1036                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       166506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          166506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55870750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55870750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       167242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       167242                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004401                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004401                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75911.345109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75911.345109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1037                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1037                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52329000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52329000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22516250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22516250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76616.398243                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76616.398243                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21712.873674                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21712.873674                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45748500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45748500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       104124                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       104124                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74146.677472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74146.677472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9145                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9145                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     25588375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25588375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72488.314448                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72488.314448                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       740637                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       740637                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7741173250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7741173250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10452.047697                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10452.047697                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       117062                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       117062                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       623575                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       623575                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7455179593                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7455179593                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11955.545994                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11955.545994                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.166649                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20037                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1039                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.284889                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.166649                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998372                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998372                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7011597                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7011597                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36142549375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                36142701875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    336                       # Simulator instruction rate (inst/s)
host_mem_usage                               10707876                       # Number of bytes of host memory used
host_op_rate                                      344                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48131.80                       # Real time elapsed on the host
host_tick_rate                                 599471                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16195233                       # Number of instructions simulated
sim_ops                                      16581075                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028854                       # Number of seconds simulated
sim_ticks                                 28853636875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.832370                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  791774                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               809317                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1009                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5475                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803427                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6019                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8238                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2219                       # Number of indirect misses.
system.cpu.branchPred.lookups                  845957                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14279                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1203                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5015783                       # Number of instructions committed
system.cpu.committedOps                       5087802                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.373685                       # CPI: cycles per instruction
system.cpu.discardedOps                         15260                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2540191                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            152237                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1565152                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5089567                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296412                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1008                       # number of quiesce instructions executed
system.cpu.numCycles                         16921670                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1008                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3325490     65.36%     65.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2146      0.04%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                 165180      3.25%     68.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1594985     31.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5087802                       # Class of committed instruction
system.cpu.quiesceCycles                     29244149                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11832103                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1483690                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              473386                       # Transaction distribution
system.membus.trans_dist::ReadResp             474322                       # Transaction distribution
system.membus.trans_dist::WriteReq             277433                       # Transaction distribution
system.membus.trans_dist::WriteResp            277433                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          602                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict              519                       # Transaction distribution
system.membus.trans_dist::ReadExReq               353                       # Transaction distribution
system.membus.trans_dist::ReadExResp              354                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            251                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           685                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       740637                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        740637                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1484340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1504756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1481274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1481274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2986615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       136368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47400428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47400428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47552860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2233783                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000009                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003066                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2233762    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2233783                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3763795468                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20625124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              553859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4210500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17155430                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2888176945                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             10.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1260250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       570880                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       570880                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       987109                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       987109                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2965504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2990080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3115978                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47448064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47841280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49618740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5211121625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4196789121                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2700517000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2271325                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1703494                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2271325                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6246145                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2271325                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1703494                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      3974820                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2271325                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      3974820                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3974820                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     10220965                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1703494                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      3974820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        5678314                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1703494                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       585715                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2289209                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1703494                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      5678314                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       585715                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       7967522                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       472349                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       472349                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       268288                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       268288                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1470464                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1481274                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     47054848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47400428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       915241                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       915241    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       915241                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2125740375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2630020000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1114468867                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      9085302                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     13627953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1137182122                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22713255                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22747912                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     45461167                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1137182122                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31833214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     13627953                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1182643289                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16842752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49152000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30605312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48562176                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       526336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8474624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       956416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5445632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20441929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1099321522                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    583730643                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1703494094                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    622343176                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1060708989                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1683052165                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20441929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1721664697                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1644439632                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3386546258                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16064                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16064                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          251                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          272                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       556741                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        46580                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         603321                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       556741                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       556741                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       556741                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        46580                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        603321                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30212096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          65152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30295148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16842752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17209152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       472064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              473367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          605                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       263168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             268893                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        34658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1047081036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       585715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2258017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1049959426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1341945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      9085302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    583730643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2271325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            596429215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1341945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      9119960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1630811679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2271325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       585715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2258017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1646388641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    735149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006448907500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          439                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          439                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              857204                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             286091                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      473366                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     268893                       # Number of write requests accepted
system.mem_ctrls.readBursts                    473366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   268893                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     83                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16805                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15264144335                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2366415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27687823085                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32251.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58501.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       395                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   441413                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  250323                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                473365                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               268893                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  418141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    792                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.627468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   866.142665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.295106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1226      2.43%      2.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1220      2.42%      4.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          828      1.64%      6.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          654      1.30%      7.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          813      1.61%      9.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          754      1.49%     10.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          878      1.74%     12.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          760      1.51%     14.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43311     85.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50444                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1078.097950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    976.532376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           178     40.55%     40.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.23%     40.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           66     15.03%     55.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.46%     56.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          186     42.37%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.23%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.23%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           439                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     612.514806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    257.193059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    482.026908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            123     28.02%     28.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      3.19%     31.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            25      5.69%     36.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      1.82%     38.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.68%     39.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      1.37%     40.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.23%     41.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.23%     41.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.68%     41.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.46%     42.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.23%     42.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.23%     42.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           29      6.61%     49.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          222     50.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           439                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30290112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17209216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30295084                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17209152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1049.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       596.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1049.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    596.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28853666250                       # Total gap between requests
system.mem_ctrls.avgGap                      38872.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30206784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        65088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16841792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 34657.676061156846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1046896934.721335649490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 585714.725433550659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2255798.819468576927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1377434.677374617662                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 9085301.833375900984                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 583697371.425382852554                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2271325.458343975246                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       472064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          605                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       263168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1170455                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27624308555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18642630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43701445                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  36532996440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4776514000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 485597373875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2510100750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58522.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58518.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70349.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42970.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  60385118.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1166141.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1845199.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2451270.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18595920005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1560930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8699109870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2016                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18132928.199405                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    111052313.357736                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1008    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       955375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17864710250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18277991625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2696884                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2696884                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2696884                       # number of overall hits
system.cpu.icache.overall_hits::total         2696884                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          251                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            251                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          251                       # number of overall misses
system.cpu.icache.overall_misses::total           251                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10895000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10895000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10895000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10895000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2697135                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2697135                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2697135                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2697135                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000093                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000093                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000093                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000093                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43406.374502                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43406.374502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43406.374502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43406.374502                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          251                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          251                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          251                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          251                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10500000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10500000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000093                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000093                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000093                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000093                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41832.669323                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41832.669323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41832.669323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41832.669323                       # average overall mshr miss latency
system.cpu.icache.replacements                     83                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2696884                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2696884                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          251                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           251                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10895000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2697135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2697135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43406.374502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43406.374502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          251                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          251                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10500000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10500000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41832.669323                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41832.669323                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.686546                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5887444                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               497                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11845.963783                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.686546                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5394521                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5394521                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       270017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           270017                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       270017                       # number of overall hits
system.cpu.dcache.overall_hits::total          270017                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1355                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1355                       # number of overall misses
system.cpu.dcache.overall_misses::total          1355                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    101739875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    101739875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    101739875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    101739875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       271372                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       271372                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       271372                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       271372                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004993                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004993                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004993                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004993                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75084.778598                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75084.778598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75084.778598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75084.778598                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          602                       # number of writebacks
system.cpu.dcache.writebacks::total               602                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          317                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          317                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1038                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1038                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1038                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1038                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10182                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10182                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     78035125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     78035125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     78035125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     78035125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22516250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22516250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003825                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003825                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003825                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003825                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75178.347784                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75178.347784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75178.347784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75178.347784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.377922                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.377922                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1038                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       166510                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          166510                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55991375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55991375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       167248                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       167248                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004413                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004413                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75869.071816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75869.071816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          685                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          685                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1037                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1037                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52446750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52446750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22516250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22516250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76564.598540                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76564.598540                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21712.873674                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21712.873674                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45748500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45748500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       104124                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       104124                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74146.677472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74146.677472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9145                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9145                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     25588375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25588375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72488.314448                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72488.314448                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       740637                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       740637                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7741173250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7741173250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10452.047697                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10452.047697                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       117062                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       117062                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       623575                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       623575                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7455179593                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7455179593                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11955.545994                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11955.545994                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.166643                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              274275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1551                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            176.837524                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.166643                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998372                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998372                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7011623                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7011623                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36142701875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
