TimeQuest Timing Analyzer report for i2s
Sun Oct 15 21:12:23 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'
 13. Slow 1200mV 85C Model Setup: 'BUTTON[2]'
 14. Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'cnt_sync:inst9|CNTVAL[0]'
 16. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'cnt_sync:inst9|CNTVAL[0]'
 19. Slow 1200mV 85C Model Hold: 'BUTTON[2]'
 20. Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'
 22. Slow 1200mV 85C Model Recovery: 'cnt_sync:inst9|CNTVAL[0]'
 23. Slow 1200mV 85C Model Removal: 'cnt_sync:inst9|CNTVAL[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'BUTTON[2]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'cnt_sync:inst9|CNTVAL[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 85C Model Metastability Report
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'
 39. Slow 1200mV 0C Model Setup: 'BUTTON[2]'
 40. Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Setup: 'cnt_sync:inst9|CNTVAL[0]'
 42. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 44. Slow 1200mV 0C Model Hold: 'cnt_sync:inst9|CNTVAL[0]'
 45. Slow 1200mV 0C Model Hold: 'BUTTON[2]'
 46. Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Hold: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'
 48. Slow 1200mV 0C Model Recovery: 'cnt_sync:inst9|CNTVAL[0]'
 49. Slow 1200mV 0C Model Removal: 'cnt_sync:inst9|CNTVAL[0]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'BUTTON[2]'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'cnt_sync:inst9|CNTVAL[0]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Slow 1200mV 0C Model Metastability Report
 58. Fast 1200mV 0C Model Setup Summary
 59. Fast 1200mV 0C Model Hold Summary
 60. Fast 1200mV 0C Model Recovery Summary
 61. Fast 1200mV 0C Model Removal Summary
 62. Fast 1200mV 0C Model Minimum Pulse Width Summary
 63. Fast 1200mV 0C Model Setup: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'
 64. Fast 1200mV 0C Model Setup: 'BUTTON[2]'
 65. Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Setup: 'cnt_sync:inst9|CNTVAL[0]'
 67. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 68. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 69. Fast 1200mV 0C Model Hold: 'cnt_sync:inst9|CNTVAL[0]'
 70. Fast 1200mV 0C Model Hold: 'BUTTON[2]'
 71. Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Hold: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'
 73. Fast 1200mV 0C Model Recovery: 'cnt_sync:inst9|CNTVAL[0]'
 74. Fast 1200mV 0C Model Removal: 'cnt_sync:inst9|CNTVAL[0]'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'BUTTON[2]'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'cnt_sync:inst9|CNTVAL[0]'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Fast 1200mV 0C Model Metastability Report
 83. Multicorner Timing Analysis Summary
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Board Trace Model Assignments
 87. Input Transition Times
 88. Slow Corner Signal Integrity Metrics
 89. Fast Corner Signal Integrity Metrics
 90. Setup Transfers
 91. Hold Transfers
 92. Recovery Transfers
 93. Removal Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; i2s                                                 ;
; Device Family      ; Cyclone III                                         ;
; Device Name        ; EP3C16F484C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.75        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  75.0%      ;
;     Processors 3-4         ;  50.0%      ;
;     Processors 5-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-----------------------------------------------------------------------+
; Clock Name                                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                                               ;
+-------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-----------------------------------------------------------------------+
; BUTTON[2]                                                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { BUTTON[2] }                                                         ;
; CLOCK_50                                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                                          ;
; cnt_sync:inst9|CNTVAL[0]                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { cnt_sync:inst9|CNTVAL[0] }                                          ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] } ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; Generated ; 40.695 ; 24.57 MHz  ; 0.000 ; 20.347 ; 50.00      ; 234       ; 115         ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst6|altpll_component|auto_generated|pll1|inclk[0] ; { inst6|altpll_component|auto_generated|pll1|clk[0] }                 ;
+-------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                               ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; 89.85 MHz  ; 89.85 MHz       ; BUTTON[2]                                                         ;                                                               ;
; 89.85 MHz  ; 89.85 MHz       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ;                                                               ;
; 217.25 MHz ; 217.25 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ;                                                               ;
; 250.44 MHz ; 250.0 MHz       ; CLOCK_50                                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 553.4 MHz  ; 500.0 MHz       ; cnt_sync:inst9|CNTVAL[0]                                          ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                         ;
+-------------------------------------------------------------------+---------+---------------+
; Clock                                                             ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------+---------+---------------+
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -12.074 ; -19755.979    ;
; BUTTON[2]                                                         ; -10.130 ; -14047.531    ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; -2.734  ; -63.672       ;
; cnt_sync:inst9|CNTVAL[0]                                          ; -2.381  ; -67.420       ;
; CLOCK_50                                                          ; -0.121  ; -0.341        ;
+-------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                         ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                          ; -2.237 ; -30.815       ;
; cnt_sync:inst9|CNTVAL[0]                                          ; -1.409 ; -45.618       ;
; BUTTON[2]                                                         ; -0.617 ; -0.617        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; 0.051  ; 0.000         ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.361  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; cnt_sync:inst9|CNTVAL[0] ; -1.035 ; -28.849       ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary             ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; cnt_sync:inst9|CNTVAL[0] ; -0.637 ; -13.504       ;
+--------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                          ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; BUTTON[2]                                                         ; -3.000 ; -3215.963     ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -2.484 ; -3208.676     ;
; cnt_sync:inst9|CNTVAL[0]                                          ; -1.000 ; -37.000       ;
; CLOCK_50                                                          ; 9.674  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; 20.102 ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; -12.074 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.512     ; 11.047     ;
; -12.038 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.523     ; 11.000     ;
; -12.022 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.512     ; 10.995     ;
; -11.996 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.512     ; 10.969     ;
; -11.994 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.512     ; 10.967     ;
; -11.989 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.523     ; 10.951     ;
; -11.980 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.512     ; 10.953     ;
; -11.968 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.523     ; 10.930     ;
; -11.928 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[6]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.512     ; 10.901     ;
; -11.926 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 11.241     ;
; -11.909 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.512     ; 10.882     ;
; -11.898 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.523     ; 10.860     ;
; -11.890 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[8]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.512     ; 10.863     ;
; -11.865 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.523     ; 10.827     ;
; -11.833 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 11.148     ;
; -11.812 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.512     ; 10.785     ;
; -11.810 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 11.125     ;
; -11.805 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.174     ; 11.116     ;
; -11.804 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 11.119     ;
; -11.803 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[10] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.512     ; 10.776     ;
; -11.802 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.181     ; 11.106     ;
; -11.799 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.174     ; 11.110     ;
; -11.797 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.181     ; 11.101     ;
; -11.779 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.181     ; 11.083     ;
; -11.777 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.184     ; 11.078     ;
; -11.777 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.523     ; 10.739     ;
; -11.744 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.184     ; 11.045     ;
; -11.741 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.168     ; 11.058     ;
; -11.735 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.168     ; 11.052     ;
; -11.733 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.165     ; 11.053     ;
; -11.733 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.181     ; 11.037     ;
; -11.731 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.513     ; 10.703     ;
; -11.727 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[33]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.186     ; 11.026     ;
; -11.723 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.180     ; 11.028     ;
; -11.722 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 11.037     ;
; -11.721 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[32]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.186     ; 11.020     ;
; -11.720 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[27]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.186     ; 11.019     ;
; -11.719 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.181     ; 11.023     ;
; -11.717 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.180     ; 11.022     ;
; -11.717 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 11.032     ;
; -11.712 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.185     ; 11.012     ;
; -11.711 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 11.026     ;
; -11.705 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.181     ; 11.009     ;
; -11.694 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[29] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 11.009     ;
; -11.694 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 11.009     ;
; -11.689 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.174     ; 11.000     ;
; -11.689 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.180     ; 10.994     ;
; -11.688 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 11.003     ;
; -11.688 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 11.003     ;
; -11.686 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.181     ; 10.990     ;
; -11.685 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[11] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.512     ; 10.658     ;
; -11.683 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.174     ; 10.994     ;
; -11.683 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[9]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.512     ; 10.656     ;
; -11.683 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.168     ; 11.000     ;
; -11.682 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.174     ; 10.993     ;
; -11.681 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.181     ; 10.985     ;
; -11.681 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.165     ; 11.001     ;
; -11.680 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.175     ; 10.990     ;
; -11.678 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.184     ; 10.979     ;
; -11.677 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.180     ; 10.982     ;
; -11.677 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.168     ; 10.994     ;
; -11.677 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.513     ; 10.649     ;
; -11.676 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.174     ; 10.987     ;
; -11.674 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.175     ; 10.984     ;
; -11.673 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.181     ; 10.977     ;
; -11.664 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.176     ; 10.973     ;
; -11.663 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.181     ; 10.967     ;
; -11.661 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.184     ; 10.962     ;
; -11.660 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[6]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.523     ; 10.622     ;
; -11.660 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.513     ; 10.632     ;
; -11.659 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.181     ; 10.963     ;
; -11.655 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.173     ; 10.967     ;
; -11.655 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.165     ; 10.975     ;
; -11.653 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.165     ; 10.973     ;
; -11.650 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[26]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.186     ; 10.949     ;
; -11.650 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[27]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.186     ; 10.949     ;
; -11.647 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.513     ; 10.619     ;
; -11.646 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.184     ; 10.947     ;
; -11.645 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.184     ; 10.946     ;
; -11.639 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.165     ; 10.959     ;
; -11.637 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.181     ; 10.941     ;
; -11.631 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[26]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.183     ; 10.933     ;
; -11.630 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 10.945     ;
; -11.630 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 10.945     ;
; -11.628 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.184     ; 10.929     ;
; -11.625 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.170     ; 10.940     ;
; -11.625 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.168     ; 10.942     ;
; -11.621 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[19]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.513     ; 10.593     ;
; -11.619 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.168     ; 10.936     ;
; -11.619 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[20]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.513     ; 10.591     ;
; -11.617 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.165     ; 10.937     ;
; -11.617 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.181     ; 10.921     ;
; -11.615 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.513     ; 10.587     ;
; -11.615 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.176     ; 10.924     ;
; -11.614 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[24] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.510     ; 10.589     ;
; -11.613 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.185     ; 10.913     ;
; -11.613 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.180     ; 10.918     ;
; -11.611 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.165     ; 10.931     ;
; -11.611 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[31]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.186     ; 10.910     ;
; -11.611 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.173     ; 10.923     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BUTTON[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.130 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.078     ; 11.047     ;
; -10.080 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.075     ; 11.000     ;
; -10.078 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.078     ; 10.995     ;
; -10.052 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.078     ; 10.969     ;
; -10.050 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.078     ; 10.967     ;
; -10.036 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.078     ; 10.953     ;
; -10.031 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.075     ; 10.951     ;
; -10.010 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.075     ; 10.930     ;
; -9.984  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[6]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.078     ; 10.901     ;
; -9.968  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.278      ; 11.241     ;
; -9.965  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.078     ; 10.882     ;
; -9.946  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[8]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.078     ; 10.863     ;
; -9.940  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.075     ; 10.860     ;
; -9.907  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.075     ; 10.827     ;
; -9.875  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.278      ; 11.148     ;
; -9.868  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.078     ; 10.785     ;
; -9.861  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.260      ; 11.116     ;
; -9.859  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[10] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.078     ; 10.776     ;
; -9.858  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.253      ; 11.106     ;
; -9.855  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.260      ; 11.110     ;
; -9.853  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.253      ; 11.101     ;
; -9.852  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.278      ; 11.125     ;
; -9.846  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.278      ; 11.119     ;
; -9.821  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.267      ; 11.083     ;
; -9.819  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.264      ; 11.078     ;
; -9.819  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.075     ; 10.739     ;
; -9.797  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.266      ; 11.058     ;
; -9.791  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.266      ; 11.052     ;
; -9.789  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.269      ; 11.053     ;
; -9.787  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.079     ; 10.703     ;
; -9.786  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.264      ; 11.045     ;
; -9.783  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[33]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.248      ; 11.026     ;
; -9.777  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[32]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.248      ; 11.020     ;
; -9.775  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.267      ; 11.037     ;
; -9.773  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.254      ; 11.022     ;
; -9.768  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.249      ; 11.012     ;
; -9.765  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.268      ; 11.028     ;
; -9.764  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.278      ; 11.037     ;
; -9.762  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[27]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.262      ; 11.019     ;
; -9.761  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.267      ; 11.023     ;
; -9.759  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.278      ; 11.032     ;
; -9.753  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.278      ; 11.026     ;
; -9.747  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.267      ; 11.009     ;
; -9.745  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.260      ; 11.000     ;
; -9.742  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.253      ; 10.990     ;
; -9.741  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[11] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.078     ; 10.658     ;
; -9.739  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.260      ; 10.994     ;
; -9.739  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[9]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.078     ; 10.656     ;
; -9.739  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.266      ; 11.000     ;
; -9.738  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.260      ; 10.993     ;
; -9.737  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.253      ; 10.985     ;
; -9.737  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.269      ; 11.001     ;
; -9.736  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[29] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.278      ; 11.009     ;
; -9.736  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.259      ; 10.990     ;
; -9.736  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.278      ; 11.009     ;
; -9.733  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.254      ; 10.982     ;
; -9.733  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.266      ; 10.994     ;
; -9.733  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.079     ; 10.649     ;
; -9.732  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.260      ; 10.987     ;
; -9.731  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.268      ; 10.994     ;
; -9.730  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.278      ; 11.003     ;
; -9.730  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.259      ; 10.984     ;
; -9.730  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.278      ; 11.003     ;
; -9.720  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.264      ; 10.979     ;
; -9.716  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.079     ; 10.632     ;
; -9.715  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.267      ; 10.977     ;
; -9.711  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.261      ; 10.967     ;
; -9.711  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.269      ; 10.975     ;
; -9.709  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.269      ; 10.973     ;
; -9.706  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.272      ; 10.973     ;
; -9.705  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.267      ; 10.967     ;
; -9.703  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.264      ; 10.962     ;
; -9.703  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.079     ; 10.619     ;
; -9.702  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[6]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.075     ; 10.622     ;
; -9.701  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.267      ; 10.963     ;
; -9.695  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.269      ; 10.959     ;
; -9.692  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[26]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.262      ; 10.949     ;
; -9.692  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[27]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.262      ; 10.949     ;
; -9.688  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.264      ; 10.947     ;
; -9.687  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.264      ; 10.946     ;
; -9.686  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.264      ; 10.945     ;
; -9.681  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.264      ; 10.940     ;
; -9.681  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.266      ; 10.942     ;
; -9.679  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.267      ; 10.941     ;
; -9.677  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[19]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.079     ; 10.593     ;
; -9.675  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[20]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.079     ; 10.591     ;
; -9.675  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.266      ; 10.936     ;
; -9.673  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[26]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.265      ; 10.933     ;
; -9.673  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.269      ; 10.937     ;
; -9.672  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.278      ; 10.945     ;
; -9.671  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.079     ; 10.587     ;
; -9.670  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[24] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.076     ; 10.589     ;
; -9.670  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.264      ; 10.929     ;
; -9.669  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.249      ; 10.913     ;
; -9.667  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.269      ; 10.931     ;
; -9.667  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[31]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.248      ; 10.910     ;
; -9.667  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.261      ; 10.923     ;
; -9.666  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[25] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.078     ; 10.583     ;
; -9.666  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[9]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.254      ; 10.915     ;
; -9.665  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.283      ; 10.943     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.734 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[31] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 3.138      ;
; -2.653 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[30] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 3.057      ;
; -2.647 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[31] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 3.051      ;
; -2.618 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[29] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 3.022      ;
; -2.612 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[30] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 3.016      ;
; -2.537 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[28] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.941      ;
; -2.531 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[29] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.935      ;
; -2.502 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[27] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.906      ;
; -2.496 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[28] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.900      ;
; -2.421 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[26] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.825      ;
; -2.415 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[27] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.819      ;
; -2.386 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[25] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.790      ;
; -2.380 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[26] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.784      ;
; -2.305 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[24] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.709      ;
; -2.299 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[25] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.703      ;
; -2.270 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[23] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.674      ;
; -2.264 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[24] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.668      ;
; -2.189 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[22] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.593      ;
; -2.183 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[23] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.587      ;
; -2.154 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[21] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.558      ;
; -2.148 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[22] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.552      ;
; -2.073 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[20] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.477      ;
; -2.067 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[21] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.471      ;
; -2.038 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[19] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.442      ;
; -2.032 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[20] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.436      ;
; -1.957 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[18] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.361      ;
; -1.951 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[19] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.355      ;
; -1.922 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.326      ;
; -1.916 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[18] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.320      ;
; -1.841 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[16] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.245      ;
; -1.835 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.239      ;
; -1.809 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.862      ;
; -1.807 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.254      ; 2.210      ;
; -1.800 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[16] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.255      ; 2.204      ;
; -1.728 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.781      ;
; -1.726 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.254      ; 2.129      ;
; -1.722 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.775      ;
; -1.720 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.254      ; 2.123      ;
; -1.704 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.757      ;
; -1.704 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.757      ;
; -1.704 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.757      ;
; -1.704 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.757      ;
; -1.704 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.757      ;
; -1.704 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.757      ;
; -1.704 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.757      ;
; -1.704 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.757      ;
; -1.693 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.746      ;
; -1.691 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.254      ; 2.094      ;
; -1.687 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.740      ;
; -1.685 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.254      ; 2.088      ;
; -1.640 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.693      ;
; -1.640 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.693      ;
; -1.640 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.693      ;
; -1.640 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.693      ;
; -1.640 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.693      ;
; -1.640 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.693      ;
; -1.640 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.096     ; 1.693      ;
; -1.610 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.254      ; 2.013      ;
; -1.604 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.254      ; 2.007      ;
; -1.575 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.254      ; 1.978      ;
; -1.569 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.254      ; 1.972      ;
; -1.494 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.254      ; 1.897      ;
; -1.488 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.254      ; 1.891      ;
; -1.453 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.254      ; 1.856      ;
; 36.092 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 4.172      ;
; 36.092 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 4.172      ;
; 36.092 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 4.172      ;
; 36.092 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 4.172      ;
; 36.092 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 4.172      ;
; 36.092 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 4.172      ;
; 36.092 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 4.172      ;
; 36.092 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 4.172      ;
; 36.092 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 4.172      ;
; 36.092 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 4.172      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[19] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[16] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[17] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[18] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[21] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[20] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[22] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[24] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[23] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[26] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[25] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[30] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[27] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[28] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[29] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.130 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[31] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.075     ; 4.485      ;
; 36.268 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 3.996      ;
; 36.268 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 3.996      ;
; 36.268 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 3.996      ;
; 36.268 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 3.996      ;
; 36.268 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 3.996      ;
; 36.268 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 3.996      ;
; 36.268 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 3.996      ;
; 36.268 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 3.996      ;
; 36.268 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 3.996      ;
; 36.268 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.426     ; 3.996      ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cnt_sync:inst9|CNTVAL[0]'                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                      ; Launch Clock                                                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; -2.381 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.557      ;
; -2.289 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.465      ;
; -2.289 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.464      ;
; -2.269 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.445      ;
; -2.254 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.429      ;
; -2.215 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]  ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.390      ;
; -2.174 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.349      ;
; -2.157 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.332      ;
; -2.144 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.319      ;
; -2.142 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]  ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.317      ;
; -2.139 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.314      ;
; -2.137 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]  ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.312      ;
; -2.134 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.310      ;
; -2.128 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]  ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.303      ;
; -2.127 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]  ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.303      ;
; -2.113 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.289      ;
; -2.091 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.267      ;
; -2.067 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[9]  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.243      ;
; -2.044 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.220      ;
; -2.040 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.216      ;
; -2.038 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]  ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.213      ;
; -2.021 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15] ; piso_shift_reg:inst|shift_reg[31]            ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.196      ;
; -2.011 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]  ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.187      ;
; -2.002 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]  ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.177      ;
; -1.999 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.175      ;
; -1.992 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]  ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.167      ;
; -1.991 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]  ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.166      ;
; -1.988 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]  ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.310     ; 1.163      ;
; -1.983 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]  ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.159      ;
; -1.983 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15] ; piso_shift_reg:inst1|shift_reg[31]           ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.159      ;
; -1.982 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]  ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.158      ;
; -1.976 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[9]  ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.309     ; 1.152      ;
; -0.807 ; piso_shift_reg:inst|shift_reg[20]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.742      ;
; -0.772 ; piso_shift_reg:inst1|shift_reg[24]~25                                                                                                        ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.171      ; 1.438      ;
; -0.762 ; piso_shift_reg:inst1|shift_reg[28]~9                                                                                                         ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.031      ; 1.288      ;
; -0.743 ; piso_shift_reg:inst1|shift_reg[23]~29                                                                                                        ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.173      ; 1.411      ;
; -0.686 ; piso_shift_reg:inst|shift_reg[20]~41                                                                                                         ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.239      ; 1.920      ;
; -0.668 ; piso_shift_reg:inst1|shift_reg[21]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.603      ;
; -0.627 ; piso_shift_reg:inst1|shift_reg[17]~53                                                                                                        ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.067      ; 1.189      ;
; -0.616 ; piso_shift_reg:inst1|shift_reg[28]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.551      ;
; -0.611 ; piso_shift_reg:inst1|shift_reg[23]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.546      ;
; -0.558 ; piso_shift_reg:inst|shift_reg[24]~25                                                                                                         ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.060      ; 1.613      ;
; -0.531 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.031      ; 1.557      ;
; -0.525 ; piso_shift_reg:inst1|shift_reg[16]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.460      ;
; -0.516 ; piso_shift_reg:inst|shift_reg[19]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.451      ;
; -0.501 ; piso_shift_reg:inst|shift_reg[22]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.436      ;
; -0.500 ; piso_shift_reg:inst1|shift_reg[21]~37                                                                                                        ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.169      ; 1.164      ;
; -0.498 ; piso_shift_reg:inst|shift_reg[28]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.433      ;
; -0.496 ; piso_shift_reg:inst1|shift_reg[19]~45                                                                                                        ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.054      ; 1.045      ;
; -0.489 ; piso_shift_reg:inst1|shift_reg[22]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.424      ;
; -0.488 ; piso_shift_reg:inst|shift_reg[23]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.423      ;
; -0.477 ; piso_shift_reg:inst|shift_reg[18]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.061     ; 1.411      ;
; -0.474 ; piso_shift_reg:inst1|shift_reg[26]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.409      ;
; -0.459 ; piso_shift_reg:inst|shift_reg[23]~29                                                                                                         ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.347      ; 1.801      ;
; -0.451 ; piso_shift_reg:inst|shift_reg[25]~21                                                                                                         ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.369      ; 1.815      ;
; -0.450 ; piso_shift_reg:inst|shift_reg[21]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.385      ;
; -0.439 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.030      ; 1.464      ;
; -0.439 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.031      ; 1.465      ;
; -0.431 ; piso_shift_reg:inst1|shift_reg[26]~17                                                                                                        ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.272      ; 1.198      ;
; -0.428 ; piso_shift_reg:inst|shift_reg[24]~25                                                                                                         ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.060      ; 1.483      ;
; -0.421 ; piso_shift_reg:inst1|shift_reg[15]~61                                                                                                        ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.096      ; 1.012      ;
; -0.419 ; piso_shift_reg:inst|shift_reg[26]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.354      ;
; -0.419 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.031      ; 1.445      ;
; -0.404 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.030      ; 1.429      ;
; -0.399 ; piso_shift_reg:inst1|shift_reg[30]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[31]           ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.334      ;
; -0.399 ; piso_shift_reg:inst|shift_reg[25]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.334      ;
; -0.397 ; piso_shift_reg:inst1|shift_reg[25]~21                                                                                                        ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.311      ; 1.203      ;
; -0.394 ; piso_shift_reg:inst|shift_reg[29]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.061     ; 1.328      ;
; -0.375 ; piso_shift_reg:inst|shift_reg[19]~45                                                                                                         ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.243      ; 1.613      ;
; -0.370 ; piso_shift_reg:inst|shift_reg[27]~13                                                                                                         ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.345      ; 1.710      ;
; -0.365 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]  ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.030      ; 1.390      ;
; -0.363 ; piso_shift_reg:inst|shift_reg[17]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.061     ; 1.297      ;
; -0.361 ; piso_shift_reg:inst|shift_reg[24]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.296      ;
; -0.360 ; piso_shift_reg:inst1|shift_reg[25]~21                                                                                                        ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.311      ; 1.166      ;
; -0.355 ; piso_shift_reg:inst1|shift_reg[18]~49                                                                                                        ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.183      ; 1.033      ;
; -0.354 ; piso_shift_reg:inst1|shift_reg[24]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.289      ;
; -0.352 ; piso_shift_reg:inst1|shift_reg[18]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.287      ;
; -0.351 ; piso_shift_reg:inst1|shift_reg[25]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.286      ;
; -0.350 ; piso_shift_reg:inst1|shift_reg[22]~33                                                                                                        ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.168      ; 1.013      ;
; -0.349 ; piso_shift_reg:inst1|shift_reg[26]~17                                                                                                        ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.272      ; 1.116      ;
; -0.348 ; piso_shift_reg:inst1|shift_reg[20]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.283      ;
; -0.346 ; piso_shift_reg:inst1|shift_reg[17]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.281      ;
; -0.345 ; piso_shift_reg:inst1|shift_reg[24]~25                                                                                                        ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.171      ; 1.011      ;
; -0.344 ; piso_shift_reg:inst1|shift_reg[29]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.279      ;
; -0.344 ; piso_shift_reg:inst1|shift_reg[19]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.279      ;
; -0.343 ; piso_shift_reg:inst1|shift_reg[27]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.278      ;
; -0.334 ; piso_shift_reg:inst|shift_reg[22]~33                                                                                                         ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.247      ; 1.576      ;
; -0.332 ; piso_shift_reg:inst|shift_reg[27]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.060     ; 1.267      ;
; -0.331 ; piso_shift_reg:inst1|shift_reg[29]~5                                                                                                         ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.179      ; 1.005      ;
; -0.324 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.030      ; 1.349      ;
; -0.319 ; piso_shift_reg:inst1|shift_reg[17]~53                                                                                                        ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.067      ; 0.881      ;
; -0.307 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.030      ; 1.332      ;
; -0.300 ; piso_shift_reg:inst|shift_reg[27]~13                                                                                                         ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.345      ; 1.640      ;
; -0.294 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.030      ; 1.319      ;
; -0.292 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]  ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.030      ; 1.317      ;
; -0.289 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.030      ; 1.314      ;
; -0.287 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]  ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.030      ; 1.312      ;
; -0.284 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.031      ; 1.310      ;
; -0.278 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]  ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.030      ; 1.303      ;
; -0.277 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]  ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.031      ; 1.303      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.121 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 1.621      ; 2.426      ;
; -0.118 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 1.621      ; 2.423      ;
; -0.055 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 2.329      ; 3.068      ;
; -0.038 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 1.621      ; 2.343      ;
; -0.009 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 1.621      ; 2.314      ;
; 0.030  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 1.621      ; 2.275      ;
; 0.052  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 1.621      ; 2.253      ;
; 0.368  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 1.621      ; 2.437      ;
; 0.411  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 1.621      ; 2.394      ;
; 0.432  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 1.621      ; 2.373      ;
; 0.436  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 1.621      ; 2.369      ;
; 0.444  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 1.621      ; 2.361      ;
; 0.523  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 1.621      ; 2.282      ;
; 0.563  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 2.329      ; 2.950      ;
; 0.886  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.657      ; 3.734      ;
; 0.886  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.657      ; 3.734      ;
; 0.886  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.657      ; 3.734      ;
; 0.886  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.657      ; 3.734      ;
; 0.886  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.657      ; 3.734      ;
; 0.886  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.657      ; 3.734      ;
; 0.886  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.657      ; 3.734      ;
; 1.048  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.657      ; 3.764      ;
; 1.048  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.657      ; 3.764      ;
; 1.048  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.657      ; 3.764      ;
; 1.048  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.657      ; 3.764      ;
; 1.048  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.657      ; 3.764      ;
; 1.048  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.657      ; 3.764      ;
; 1.048  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.657      ; 3.764      ;
; 1.551  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 5.365      ; 3.777      ;
; 1.551  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 5.365      ; 3.777      ;
; 1.551  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 5.365      ; 3.777      ;
; 1.551  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 5.365      ; 3.777      ;
; 1.551  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 5.365      ; 3.777      ;
; 1.551  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 5.365      ; 3.777      ;
; 1.551  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 5.365      ; 3.777      ;
; 1.551  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 5.365      ; 3.777      ;
; 1.551  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 5.365      ; 3.777      ;
; 1.726  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 5.365      ; 3.794      ;
; 1.726  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 5.365      ; 3.794      ;
; 1.726  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 5.365      ; 3.794      ;
; 1.726  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 5.365      ; 3.794      ;
; 1.726  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 5.365      ; 3.794      ;
; 1.726  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 5.365      ; 3.794      ;
; 1.726  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 5.365      ; 3.794      ;
; 1.726  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 5.365      ; 3.794      ;
; 1.726  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 5.365      ; 3.794      ;
; 16.007 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.062     ; 3.926      ;
; 16.091 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.062     ; 3.842      ;
; 16.126 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.062     ; 3.807      ;
; 16.206 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.062     ; 3.727      ;
; 16.234 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.969      ;
; 16.239 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.062     ; 3.694      ;
; 16.314 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.889      ;
; 16.317 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.886      ;
; 16.318 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.885      ;
; 16.321 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.062     ; 3.612      ;
; 16.346 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.857      ;
; 16.352 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.062     ; 3.581      ;
; 16.353 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.850      ;
; 16.382 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.821      ;
; 16.385 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.818      ;
; 16.390 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.813      ;
; 16.407 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.796      ;
; 16.429 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.774      ;
; 16.430 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.773      ;
; 16.433 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.062     ; 3.500      ;
; 16.433 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.770      ;
; 16.436 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.767      ;
; 16.459 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.744      ;
; 16.462 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.741      ;
; 16.465 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.738      ;
; 16.466 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.737      ;
; 16.497 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.706      ;
; 16.504 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.699      ;
; 16.505 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.698      ;
; 16.526 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.677      ;
; 16.544 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.659      ;
; 16.545 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.658      ;
; 16.548 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.655      ;
; 16.549 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.654      ;
; 16.574 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.629      ;
; 16.578 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.625      ;
; 16.579 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.624      ;
; 16.581 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.622      ;
; 16.602 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.601      ;
; 16.612 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.591      ;
; 16.617 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.586      ;
; 16.620 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.583      ;
; 16.639 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.564      ;
; 16.660 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.543      ;
; 16.660 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.543      ;
; 16.662 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.541      ;
; 16.663 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.540      ;
; 16.689 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.514      ;
; 16.691 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.512      ;
; 16.723 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.480      ;
; 16.730 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.473      ;
; 16.731 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.472      ;
; 16.739 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.464      ;
; 16.752 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.792     ; 2.451      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.237 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.696      ; 3.751      ;
; -2.237 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.696      ; 3.751      ;
; -2.237 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.696      ; 3.751      ;
; -2.237 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.696      ; 3.751      ;
; -2.237 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.696      ; 3.751      ;
; -2.237 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.696      ; 3.751      ;
; -2.237 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.696      ; 3.751      ;
; -2.237 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.696      ; 3.751      ;
; -2.237 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.696      ; 3.751      ;
; -2.063 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.696      ; 3.733      ;
; -2.063 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.696      ; 3.733      ;
; -2.063 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.696      ; 3.733      ;
; -2.063 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.696      ; 3.733      ;
; -2.063 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.696      ; 3.733      ;
; -2.063 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.696      ; 3.733      ;
; -2.063 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.696      ; 3.733      ;
; -2.063 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.696      ; 3.733      ;
; -2.063 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.696      ; 3.733      ;
; -1.526 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.957      ; 3.723      ;
; -1.526 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.957      ; 3.723      ;
; -1.526 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.957      ; 3.723      ;
; -1.526 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.957      ; 3.723      ;
; -1.526 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.957      ; 3.723      ;
; -1.526 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.957      ; 3.723      ;
; -1.526 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.957      ; 3.723      ;
; -1.364 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.957      ; 3.693      ;
; -1.364 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.957      ; 3.693      ;
; -1.364 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.957      ; 3.693      ;
; -1.364 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.957      ; 3.693      ;
; -1.364 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.957      ; 3.693      ;
; -1.364 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.957      ; 3.693      ;
; -1.364 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.957      ; 3.693      ;
; -0.222 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.838      ;
; -0.113 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.947      ;
; -0.087 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 2.413      ; 2.712      ;
; -0.071 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.989      ;
; -0.070 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 1.674      ; 1.990      ;
; -0.056 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 1.674      ; 2.004      ;
; 0.202  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 1.674      ; 2.262      ;
; 0.416  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 1.674      ; 1.976      ;
; 0.458  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 1.674      ; 2.018      ;
; 0.471  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 1.674      ; 2.031      ;
; 0.472  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 1.674      ; 2.032      ;
; 0.492  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 2.413      ; 2.791      ;
; 0.525  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 1.674      ; 2.085      ;
; 0.568  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 0.787      ;
; 0.569  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.570  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 0.789      ;
; 0.571  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.571  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.573  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.590  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 0.809      ;
; 0.731  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 1.674      ; 2.291      ;
; 0.843  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.843  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.844  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.063      ;
; 0.857  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.076      ;
; 0.858  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.077      ;
; 0.858  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.077      ;
; 0.859  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.078      ;
; 0.860  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.079      ;
; 0.860  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.079      ;
; 0.862  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.081      ;
; 0.953  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.172      ;
; 0.953  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.172      ;
; 0.954  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.173      ;
; 0.955  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.174      ;
; 0.955  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.174      ;
; 0.969  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.188      ;
; 0.970  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.189      ;
; 0.971  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.190      ;
; 0.972  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.191      ;
; 0.972  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.191      ;
; 1.065  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.284      ;
; 1.065  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.284      ;
; 1.067  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.286      ;
; 1.081  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.300      ;
; 1.082  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.301      ;
; 1.083  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.302      ;
; 1.177  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.396      ;
; 1.193  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.062      ; 1.412      ;
; 1.342  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.038      ; 1.537      ;
; 1.395  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.597      ;
; 1.403  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.605      ;
; 1.419  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.621      ;
; 1.477  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.679      ;
; 1.546  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.748      ;
; 1.550  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.752      ;
; 1.597  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.799      ;
; 1.614  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.816      ;
; 1.636  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.838      ;
; 1.671  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.873      ;
; 1.678  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.880      ;
; 1.689  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.891      ;
; 1.731  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.933      ;
; 1.746  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.948      ;
; 1.748  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.950      ;
; 1.752  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.954      ;
; 1.780  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.045      ; 1.982      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cnt_sync:inst9|CNTVAL[0]'                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock                                                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; -1.409 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|serial_out               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.762      ;
; -1.398 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[31]            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.773      ;
; -1.391 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.780      ;
; -1.386 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|serial_out              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.785      ;
; -1.386 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; mux_2:inst5|out                              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.785      ;
; -1.381 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.790      ;
; -1.370 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.801      ;
; -1.369 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.802      ;
; -1.368 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.803      ;
; -1.351 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.820      ;
; -1.338 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.833      ;
; -1.338 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.833      ;
; -1.336 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.835      ;
; -1.334 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.837      ;
; -1.332 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.839      ;
; -1.318 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.853      ;
; -1.317 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.854      ;
; -1.316 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.855      ;
; -1.314 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.857      ;
; -1.313 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[31]           ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.858      ;
; -1.302 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.869      ;
; -1.299 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.872      ;
; -1.299 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.872      ;
; -1.287 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.884      ;
; -1.281 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.890      ;
; -1.260 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.911      ;
; -1.258 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.913      ;
; -1.257 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.914      ;
; -1.254 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.917      ;
; -1.243 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.928      ;
; -1.242 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.929      ;
; -1.212 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.959      ;
; -1.192 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 2.979      ;
; -1.121 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.050      ;
; -1.046 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.125      ;
; -0.858 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[31]            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.813      ;
; -0.858 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|serial_out               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.813      ;
; -0.855 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|serial_out              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.816      ;
; -0.855 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; mux_2:inst5|out                              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.816      ;
; -0.847 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.824      ;
; -0.844 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.827      ;
; -0.835 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.836      ;
; -0.814 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.857      ;
; -0.793 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.878      ;
; -0.793 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.878      ;
; -0.792 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.879      ;
; -0.791 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[31]           ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.880      ;
; -0.789 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.882      ;
; -0.784 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.887      ;
; -0.783 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.888      ;
; -0.768 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.903      ;
; -0.755 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.916      ;
; -0.754 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.917      ;
; -0.751 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.920      ;
; -0.747 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.924      ;
; -0.745 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.926      ;
; -0.740 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.931      ;
; -0.737 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.934      ;
; -0.736 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.935      ;
; -0.723 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.948      ;
; -0.720 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.951      ;
; -0.712 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.959      ;
; -0.691 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.980      ;
; -0.691 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.980      ;
; -0.690 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.981      ;
; -0.690 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.981      ;
; -0.686 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 2.985      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.034      ;
; -0.568 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.103      ;
; -0.503 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.168      ;
; -0.239 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|serial_out               ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.122      ;
; -0.228 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.133      ;
; -0.221 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.140      ;
; -0.216 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|serial_out              ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.145      ;
; -0.216 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; mux_2:inst5|out                              ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.145      ;
; -0.211 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.150      ;
; -0.200 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.161      ;
; -0.199 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.162      ;
; -0.198 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.163      ;
; -0.181 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.180      ;
; -0.168 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.193      ;
; -0.168 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.193      ;
; -0.166 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.195      ;
; -0.164 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.197      ;
; -0.162 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.199      ;
; -0.148 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.213      ;
; -0.147 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.214      ;
; -0.146 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.215      ;
; -0.144 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.217      ;
; -0.143 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.218      ;
; -0.132 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.229      ;
; -0.129 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.232      ;
; -0.129 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.232      ;
; -0.117 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.244      ;
; -0.111 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.250      ;
; -0.094 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|serial_out               ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.267      ;
; -0.090 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.271      ;
; -0.088 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.273      ;
; -0.087 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.274      ;
; -0.084 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.277      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BUTTON[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.617 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.510      ; 0.580      ;
; 0.347  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[9]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.510      ; 1.544      ;
; 0.361  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; BUTTON[2]                                                         ; BUTTON[2]   ; 0.000        ; 0.062      ; 0.580      ;
; 0.421  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[7]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.510      ; 1.618      ;
; 0.431  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[5]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.510      ; 1.628      ;
; 0.492  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[4]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.510      ; 1.689      ;
; 0.533  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[6]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.510      ; 1.730      ;
; 0.668  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.872      ; 2.227      ;
; 0.670  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[23]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.872      ; 2.229      ;
; 0.695  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[22]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.852      ; 2.234      ;
; 0.698  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[18]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.870      ; 2.255      ;
; 0.709  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[8]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.510      ; 1.906      ;
; 0.715  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[18]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.872      ; 2.274      ;
; 0.728  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[3]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.510      ; 1.925      ;
; 0.735  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[21]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.876      ; 2.298      ;
; 0.746  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[14]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[14]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.867      ; 2.300      ;
; 0.763  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.875      ; 2.325      ;
; 0.777  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[24]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[24]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.860      ; 2.324      ;
; 0.789  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[1]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.510      ; 1.986      ;
; 0.796  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[20]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[20]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.504      ; 1.987      ;
; 0.798  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[12]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.865      ; 2.350      ;
; 0.803  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[17]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.864      ; 2.354      ;
; 0.815  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[21]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.860      ; 2.362      ;
; 0.815  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[18]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.852      ; 2.354      ;
; 0.818  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[21]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.881      ; 2.386      ;
; 0.822  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[0]                 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.528      ; 2.037      ;
; 0.827  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[20]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[20]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.860      ; 2.374      ;
; 0.829  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_addout_reg[33]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.872      ; 2.388      ;
; 0.830  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[25]                                                                   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.514      ; 2.031      ;
; 0.842  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.854      ; 2.383      ;
; 0.843  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[11]                                                                                                                      ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|SelsignRegister_reg[0]                                                                                                               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.498      ; 2.028      ;
; 0.846  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[28]                                                                   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10]                                                               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.511      ; 2.044      ;
; 0.847  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.860      ; 2.394      ;
; 0.847  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|DitherGen:u_dither_inst|pn_reg[10]                                                                                                                           ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|DitherGen:u_dither_inst|pn_reg[6]                                                                                                                            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.511      ; 2.045      ;
; 0.849  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.873      ; 2.409      ;
; 0.850  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.521      ; 2.058      ;
; 0.850  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg2[15]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[15]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.501      ; 2.038      ;
; 0.852  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_142 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.682      ; 1.887      ;
; 0.852  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_145 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.682      ; 1.887      ;
; 0.855  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[19]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[19]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.903      ; 2.445      ;
; 0.855  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_144 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.682      ; 1.890      ;
; 0.855  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_146 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.682      ; 1.890      ;
; 0.857  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[19]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[19]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.504      ; 2.048      ;
; 0.860  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_addout_reg[20]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[20]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.890      ; 2.437      ;
; 0.861  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_189 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.993      ; 2.541      ;
; 0.861  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[14]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg2[14]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.511      ; 2.059      ;
; 0.861  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_190 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.993      ; 2.541      ;
; 0.861  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_191 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.993      ; 2.541      ;
; 0.861  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_192 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.993      ; 2.541      ;
; 0.863  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_addout_reg[30]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.533      ; 2.083      ;
; 0.864  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[6]                 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[6]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.504      ; 2.055      ;
; 0.865  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[26]                                                                   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]                                                                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.514      ; 2.066      ;
; 0.868  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[20]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[20]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.534      ; 2.089      ;
; 0.869  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_addout_reg[1]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[25]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.871      ; 2.427      ;
; 0.869  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[20]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[20]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.852      ; 2.408      ;
; 0.869  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[19]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[19]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.854      ; 2.410      ;
; 0.869  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[11]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.878      ; 2.434      ;
; 0.871  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[17]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.519      ; 2.077      ;
; 0.872  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[16]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[16]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.881      ; 2.440      ;
; 0.873  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[3]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[3]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.517      ; 2.077      ;
; 0.874  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[6]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[7]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.882      ; 2.443      ;
; 0.875  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[27]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[27]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.533      ; 2.095      ;
; 0.876  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg2[15]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[15]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.528      ; 2.091      ;
; 0.876  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.432      ; 1.661      ;
; 0.877  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[24]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[24]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.505      ; 2.069      ;
; 0.878  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_addout_reg[14]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[14]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.511      ; 2.076      ;
; 0.878  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[20]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.876      ; 2.441      ;
; 0.879  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[20]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.873      ; 2.439      ;
; 0.879  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.870      ; 2.436      ;
; 0.880  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[20]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[22]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.876      ; 2.443      ;
; 0.882  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_addout_reg[31]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[31]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.529      ; 2.098      ;
; 0.882  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_din1_reg2[12]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_din1_reg1[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.525      ; 2.094      ;
; 0.882  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[13]                                                                                                                                             ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accoffsete_reg[13]                                                                                                                                           ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.511      ; 2.080      ;
; 0.883  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[22]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[22]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.505      ; 2.075      ;
; 0.883  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_addout_reg[16]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[17]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.842      ; 2.412      ;
; 0.883  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg2[2]                 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[2]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.516      ; 2.086      ;
; 0.884  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_112 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.430      ; 1.667      ;
; 0.885  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_addout_reg[16]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.842      ; 2.414      ;
; 0.886  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[23]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[23]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.852      ; 2.425      ;
; 0.888  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_din1_reg2[12]                 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_din1_reg1[12]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.505      ; 2.080      ;
; 0.888  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg2[5]                 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[5]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.527      ; 2.102      ;
; 0.889  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[23]                                                                   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]                                                                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.511      ; 2.087      ;
; 0.889  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[19]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[19]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.852      ; 2.428      ;
; 0.891  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_110 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[23]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.993      ; 2.571      ;
; 0.891  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[19]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.881      ; 2.459      ;
; 0.891  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_din1_reg2[13]                 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_din1_reg1[13]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.883      ; 2.461      ;
; 0.891  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_111 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[23]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.993      ; 2.571      ;
; 0.891  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_112 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[23]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.993      ; 2.571      ;
; 0.891  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_113 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[23]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.993      ; 2.571      ;
; 0.891  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_114 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[23]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.993      ; 2.571      ;
; 0.891  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_115 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[23]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.993      ; 2.571      ;
; 0.892  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[19]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[20]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.860      ; 2.439      ;
; 0.893  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[33]                                                                   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15]                                                               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.513      ; 2.093      ;
; 0.893  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[32]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[32]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.521      ; 2.101      ;
; 0.893  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_addout_reg[24]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[24]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.516      ; 2.096      ;
; 0.893  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_addout_reg[1]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.509      ; 2.089      ;
; 0.893  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.989      ; 2.569      ;
; 0.893  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[20]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.881      ; 2.461      ;
; 0.893  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.989      ; 2.569      ;
; 0.893  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_187 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.989      ; 2.569      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.051 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 0.810      ;
; 0.116 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 0.875      ;
; 0.318 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.077      ;
; 0.320 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.079      ;
; 0.353 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.112      ;
; 0.404 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.527      ;
; 0.430 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.189      ;
; 0.432 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.191      ;
; 0.463 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.222      ;
; 0.465 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.224      ;
; 0.481 ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.064      ;
; 0.498 ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.081      ;
; 0.511 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.634      ;
; 0.511 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.634      ;
; 0.511 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.634      ;
; 0.511 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.634      ;
; 0.511 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.634      ;
; 0.542 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.301      ;
; 0.544 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.303      ;
; 0.547 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.670      ;
; 0.549 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.672      ;
; 0.554 ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.787      ;
; 0.554 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.787      ;
; 0.555 ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.556 ; cnt_sync:inst9|CNTVAL[19] ; cnt_sync:inst9|CNTVAL[19] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.788      ;
; 0.556 ; cnt_sync:inst9|CNTVAL[29] ; cnt_sync:inst9|CNTVAL[29] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.788      ;
; 0.557 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[17] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.789      ;
; 0.557 ; cnt_sync:inst9|CNTVAL[21] ; cnt_sync:inst9|CNTVAL[21] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.789      ;
; 0.557 ; cnt_sync:inst9|CNTVAL[27] ; cnt_sync:inst9|CNTVAL[27] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.789      ;
; 0.557 ; cnt_sync:inst9|CNTVAL[31] ; cnt_sync:inst9|CNTVAL[31] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.789      ;
; 0.558 ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.558 ; cnt_sync:inst9|CNTVAL[16] ; cnt_sync:inst9|CNTVAL[16] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.790      ;
; 0.558 ; cnt_sync:inst9|CNTVAL[22] ; cnt_sync:inst9|CNTVAL[22] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.790      ;
; 0.559 ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.792      ;
; 0.559 ; cnt_sync:inst9|CNTVAL[18] ; cnt_sync:inst9|CNTVAL[18] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.791      ;
; 0.559 ; cnt_sync:inst9|CNTVAL[23] ; cnt_sync:inst9|CNTVAL[23] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.791      ;
; 0.559 ; cnt_sync:inst9|CNTVAL[25] ; cnt_sync:inst9|CNTVAL[25] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.791      ;
; 0.559 ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.792      ;
; 0.560 ; cnt_sync:inst9|CNTVAL[30] ; cnt_sync:inst9|CNTVAL[30] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.792      ;
; 0.561 ; cnt_sync:inst9|CNTVAL[20] ; cnt_sync:inst9|CNTVAL[20] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.793      ;
; 0.561 ; cnt_sync:inst9|CNTVAL[24] ; cnt_sync:inst9|CNTVAL[24] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.793      ;
; 0.561 ; cnt_sync:inst9|CNTVAL[26] ; cnt_sync:inst9|CNTVAL[26] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.793      ;
; 0.561 ; cnt_sync:inst9|CNTVAL[28] ; cnt_sync:inst9|CNTVAL[28] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.793      ;
; 0.568 ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.695      ;
; 0.572 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.695      ;
; 0.572 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.695      ;
; 0.572 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.695      ;
; 0.573 ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.575 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.334      ;
; 0.577 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.336      ;
; 0.591 ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.174      ;
; 0.593 ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.176      ;
; 0.593 ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.176      ;
; 0.608 ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.191      ;
; 0.608 ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.191      ;
; 0.610 ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.193      ;
; 0.654 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.413      ;
; 0.656 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.415      ;
; 0.687 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.446      ;
; 0.689 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.448      ;
; 0.703 ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.286      ;
; 0.703 ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.286      ;
; 0.704 ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.287      ;
; 0.705 ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.288      ;
; 0.705 ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.288      ;
; 0.718 ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.301      ;
; 0.720 ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.303      ;
; 0.720 ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.303      ;
; 0.722 ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.305      ;
; 0.722 ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.305      ;
; 0.740 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[16] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.863      ;
; 0.766 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.525      ;
; 0.799 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.558      ;
; 0.801 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.560      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[19] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[18] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[21] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[20] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[22] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[24] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[23] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[26] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[25] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[30] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[27] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[28] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[29] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.812 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[31] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.667      ; 1.935      ;
; 0.814 ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.397      ;
; 0.815 ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.398      ;
; 0.815 ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.398      ;
+-------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.361 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.062      ; 0.580      ;
; 0.828 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[9]                                                                ; piso_shift_reg:inst|shift_reg[24]~25                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.082      ; 0.910      ;
; 0.833 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]                                                                ; piso_shift_reg:inst|shift_reg[20]~41                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.097     ; 0.736      ;
; 0.921 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13]                                                               ; piso_shift_reg:inst1|shift_reg[28]~9                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.111      ; 0.552      ;
; 0.953 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]                                                                ; piso_shift_reg:inst1|shift_reg[19]~45                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.088      ; 0.561      ;
; 0.974 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]                                                                ; piso_shift_reg:inst|shift_reg[19]~45                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.102     ; 0.872      ;
; 0.977 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]                                                                ; piso_shift_reg:inst1|shift_reg[17]~53                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.075      ; 0.572      ;
; 0.980 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]                                                                ; piso_shift_reg:inst|shift_reg[21]~37                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.104     ; 0.876      ;
; 0.987 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]                                                                ; piso_shift_reg:inst1|shift_reg[15]~61                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.046      ; 0.553      ;
; 1.003 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10]                                                               ; piso_shift_reg:inst|shift_reg[25]~21                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.227     ; 0.776      ;
; 1.014 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                                ; piso_shift_reg:inst|shift_reg[22]~33                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.105     ; 0.909      ;
; 1.042 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]                                                                ; piso_shift_reg:inst1|shift_reg[20]~41                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.001     ; 0.561      ;
; 1.061 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12]                                                               ; piso_shift_reg:inst1|shift_reg[27]~13                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.029     ; 0.552      ;
; 1.063 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]                                                                ; piso_shift_reg:inst1|shift_reg[23]~29                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.031     ; 0.552      ;
; 1.065 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                                ; piso_shift_reg:inst1|shift_reg[22]~33                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.026     ; 0.559      ;
; 1.068 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]                                                                ; piso_shift_reg:inst1|shift_reg[21]~37                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.027     ; 0.561      ;
; 1.076 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14]                                                               ; piso_shift_reg:inst1|shift_reg[29]~5                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.037     ; 0.559      ;
; 1.081 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]                                                                ; piso_shift_reg:inst1|shift_reg[16]~57                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.040     ; 0.561      ;
; 1.090 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15]                                                               ; piso_shift_reg:inst1|shift_reg[30]~1                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.038     ; 0.572      ;
; 1.100 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]                                                                ; piso_shift_reg:inst1|shift_reg[18]~49                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.041     ; 0.579      ;
; 1.121 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]                                                                ; piso_shift_reg:inst|shift_reg[16]~57                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.203     ; 0.918      ;
; 1.122 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11]                                                               ; piso_shift_reg:inst1|shift_reg[26]~17                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.130     ; 0.512      ;
; 1.126 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]                                                                ; piso_shift_reg:inst|shift_reg[15]~61                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.207     ; 0.919      ;
; 1.137 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]                                                                ; piso_shift_reg:inst|shift_reg[17]~53                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.206     ; 0.931      ;
; 1.160 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14]                                                               ; piso_shift_reg:inst|shift_reg[29]~5                                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.252     ; 0.908      ;
; 1.181 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12]                                                               ; piso_shift_reg:inst|shift_reg[27]~13                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.203     ; 0.978      ;
; 1.311 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10]                                                               ; piso_shift_reg:inst1|shift_reg[25]~21                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.169     ; 0.662      ;
; 1.325 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[9]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.062      ; 1.544      ;
; 1.334 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[9]                                                                ; piso_shift_reg:inst1|shift_reg[24]~25                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.029     ; 0.825      ;
; 1.384 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15]                                                               ; piso_shift_reg:inst|shift_reg[30]~1                                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.251     ; 1.133      ;
; 1.399 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[7]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.062      ; 1.618      ;
; 1.409 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[5]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.062      ; 1.628      ;
; 1.470 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[4]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.062      ; 1.689      ;
; 1.511 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[6]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.062      ; 1.730      ;
; 1.514 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]                                                                ; piso_shift_reg:inst|shift_reg[18]~49                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.203     ; 1.311      ;
; 1.646 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.424      ; 2.227      ;
; 1.648 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[23]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.424      ; 2.229      ;
; 1.673 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[22]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.404      ; 2.234      ;
; 1.675 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13]                                                               ; piso_shift_reg:inst|shift_reg[28]~9                                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.202     ; 1.473      ;
; 1.676 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[18]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.422      ; 2.255      ;
; 1.678 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11]                                                               ; piso_shift_reg:inst|shift_reg[26]~17                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.202     ; 1.476      ;
; 1.680 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13]                                                               ; piso_shift_reg:inst1|shift_reg[28]~9                                                                                                                                                                       ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.158     ; 0.552      ;
; 1.687 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[8]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.062      ; 1.906      ;
; 1.693 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[18]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.424      ; 2.274      ;
; 1.706 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[3]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.062      ; 1.925      ;
; 1.712 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]                                                                ; piso_shift_reg:inst1|shift_reg[19]~45                                                                                                                                                                      ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.181     ; 0.561      ;
; 1.713 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[21]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.428      ; 2.298      ;
; 1.724 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]                                                                ; piso_shift_reg:inst|shift_reg[23]~29                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.205     ; 1.519      ;
; 1.724 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[14]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[14]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.419      ; 2.300      ;
; 1.736 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]                                                                ; piso_shift_reg:inst1|shift_reg[17]~53                                                                                                                                                                      ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.194     ; 0.572      ;
; 1.741 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.427      ; 2.325      ;
; 1.741 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[24]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[24]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.426      ; 2.324      ;
; 1.746 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]                                                                ; piso_shift_reg:inst1|shift_reg[15]~61                                                                                                                                                                      ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.223     ; 0.553      ;
; 1.760 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[20]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[20]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.070      ; 1.987      ;
; 1.767 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[1]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.062      ; 1.986      ;
; 1.776 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[12]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.417      ; 2.350      ;
; 1.779 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[21]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.426      ; 2.362      ;
; 1.781 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[17]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.416      ; 2.354      ;
; 1.786 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[0]                 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.094      ; 2.037      ;
; 1.791 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[20]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[20]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.426      ; 2.374      ;
; 1.793 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[18]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.404      ; 2.354      ;
; 1.796 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[21]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.433      ; 2.386      ;
; 1.801 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]                                                                ; piso_shift_reg:inst1|shift_reg[20]~41                                                                                                                                                                      ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.270     ; 0.561      ;
; 1.807 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_addout_reg[33]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.424      ; 2.388      ;
; 1.808 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[25]                                                                   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.066      ; 2.031      ;
; 1.811 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.426      ; 2.394      ;
; 1.813 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.439      ; 2.409      ;
; 1.819 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[19]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[19]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.469      ; 2.445      ;
; 1.820 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.406      ; 2.383      ;
; 1.820 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12]                                                               ; piso_shift_reg:inst1|shift_reg[27]~13                                                                                                                                                                      ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.298     ; 0.552      ;
; 1.821 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[11]                                                                                                                      ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|SelsignRegister_reg[0]                                                                                                               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.050      ; 2.028      ;
; 1.821 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[19]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[19]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.070      ; 2.048      ;
; 1.822 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]                                                                ; piso_shift_reg:inst1|shift_reg[23]~29                                                                                                                                                                      ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.300     ; 0.552      ;
; 1.824 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_addout_reg[20]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[20]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.456      ; 2.437      ;
; 1.824 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[28]                                                                   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10]                                                               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.063      ; 2.044      ;
; 1.824 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                                ; piso_shift_reg:inst1|shift_reg[22]~33                                                                                                                                                                      ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.295     ; 0.559      ;
; 1.825 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|DitherGen:u_dither_inst|pn_reg[10]                                                                                                                           ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|DitherGen:u_dither_inst|pn_reg[6]                                                                                                                            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.063      ; 2.045      ;
; 1.827 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]                                                                ; piso_shift_reg:inst1|shift_reg[21]~37                                                                                                                                                                      ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.296     ; 0.561      ;
; 1.828 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.073      ; 2.058      ;
; 1.828 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg2[15]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[15]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.053      ; 2.038      ;
; 1.830 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_142 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.234      ; 1.887      ;
; 1.830 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_145 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.234      ; 1.887      ;
; 1.833 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_144 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.234      ; 1.890      ;
; 1.833 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_146 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.234      ; 1.890      ;
; 1.835 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14]                                                               ; piso_shift_reg:inst1|shift_reg[29]~5                                                                                                                                                                       ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.306     ; 0.559      ;
; 1.838 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[6]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[7]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.448      ; 2.443      ;
; 1.839 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_189 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.545      ; 2.541      ;
; 1.839 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_190 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.545      ; 2.541      ;
; 1.839 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_191 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.545      ; 2.541      ;
; 1.839 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_192 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.545      ; 2.541      ;
; 1.839 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[14]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg2[14]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.063      ; 2.059      ;
; 1.840 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg2[15]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[15]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.094      ; 2.091      ;
; 1.840 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]                                                                ; piso_shift_reg:inst1|shift_reg[16]~57                                                                                                                                                                      ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.309     ; 0.561      ;
; 1.841 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[24]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[24]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.071      ; 2.069      ;
; 1.841 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_addout_reg[30]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.085      ; 2.083      ;
; 1.842 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_addout_reg[14]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[14]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.077      ; 2.076      ;
; 1.842 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[6]                 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[6]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.056      ; 2.055      ;
; 1.843 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[26]                                                                   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]                                                                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.066      ; 2.066      ;
; 1.846 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[20]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[20]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.086      ; 2.089      ;
; 1.847 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[22]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[22]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.071      ; 2.075      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cnt_sync:inst9|CNTVAL[0]'                                                                                                                                                   ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; -1.035 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.973      ;
; -1.035 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.973      ;
; -1.035 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.973      ;
; -1.035 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.973      ;
; -1.029 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.967      ;
; -1.029 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.967      ;
; -1.029 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.967      ;
; -1.029 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.967      ;
; -0.993 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.952      ; 3.930      ;
; -0.993 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.952      ; 3.930      ;
; -0.987 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.952      ; 3.924      ;
; -0.987 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.952      ; 3.924      ;
; -0.985 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.923      ;
; -0.985 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.923      ;
; -0.985 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.923      ;
; -0.985 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.923      ;
; -0.985 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.923      ;
; -0.979 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.917      ;
; -0.979 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.917      ;
; -0.979 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.917      ;
; -0.979 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.917      ;
; -0.979 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.917      ;
; -0.961 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.899      ;
; -0.961 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.899      ;
; -0.961 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.899      ;
; -0.961 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.899      ;
; -0.950 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.888      ;
; -0.950 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.888      ;
; -0.950 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.888      ;
; -0.950 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.888      ;
; -0.950 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.888      ;
; -0.944 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.882      ;
; -0.944 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.882      ;
; -0.944 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.882      ;
; -0.944 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.882      ;
; -0.944 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.882      ;
; -0.940 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.878      ;
; -0.940 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.878      ;
; -0.940 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.878      ;
; -0.940 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.878      ;
; -0.940 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.878      ;
; -0.940 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.878      ;
; -0.940 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.878      ;
; -0.934 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.872      ;
; -0.934 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.872      ;
; -0.934 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.872      ;
; -0.934 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.872      ;
; -0.934 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.872      ;
; -0.934 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.872      ;
; -0.934 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.872      ;
; -0.919 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.952      ; 3.856      ;
; -0.919 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.952      ; 3.856      ;
; -0.911 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.849      ;
; -0.911 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.849      ;
; -0.911 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.849      ;
; -0.911 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.849      ;
; -0.911 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.849      ;
; -0.876 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.814      ;
; -0.876 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.814      ;
; -0.876 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.814      ;
; -0.876 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.814      ;
; -0.876 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.814      ;
; -0.869 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.807      ;
; -0.869 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.807      ;
; -0.869 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.807      ;
; -0.869 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.807      ;
; -0.866 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.804      ;
; -0.866 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.804      ;
; -0.866 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.804      ;
; -0.866 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.804      ;
; -0.866 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.804      ;
; -0.866 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.804      ;
; -0.866 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.804      ;
; -0.865 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.803      ;
; -0.865 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.803      ;
; -0.865 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.803      ;
; -0.865 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.803      ;
; -0.827 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.952      ; 3.764      ;
; -0.827 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.952      ; 3.764      ;
; -0.823 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.952      ; 3.760      ;
; -0.823 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.952      ; 3.760      ;
; -0.819 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.757      ;
; -0.819 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.757      ;
; -0.819 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.757      ;
; -0.819 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.757      ;
; -0.819 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.757      ;
; -0.815 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.753      ;
; -0.815 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.753      ;
; -0.815 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.753      ;
; -0.815 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.753      ;
; -0.815 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.753      ;
; -0.784 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.722      ;
; -0.784 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.722      ;
; -0.784 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.722      ;
; -0.784 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.722      ;
; -0.784 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.722      ;
; -0.780 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.718      ;
; -0.780 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.718      ;
; -0.780 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.718      ;
; -0.780 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.953      ; 3.718      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cnt_sync:inst9|CNTVAL[0]'                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock                                                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.534      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.534      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.534      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.534      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.534      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.534      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.534      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.534      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.534      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.534      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.534      ;
; -0.307 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.864      ;
; -0.307 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.864      ;
; -0.307 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.864      ;
; -0.307 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.864      ;
; -0.307 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.864      ;
; -0.307 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.864      ;
; -0.307 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.864      ;
; -0.298 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.873      ;
; -0.298 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.873      ;
; -0.298 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.873      ;
; -0.298 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.873      ;
; -0.298 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.873      ;
; -0.273 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.898      ;
; -0.273 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[31]            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.898      ;
; -0.272 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.899      ;
; -0.272 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.899      ;
; -0.272 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.899      ;
; -0.272 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.899      ;
; -0.272 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[31]           ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.899      ;
; -0.238 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.933      ;
; -0.238 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.933      ;
; -0.238 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.933      ;
; -0.238 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.795      ; 3.933      ;
; -0.098 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.573      ;
; -0.098 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.573      ;
; -0.098 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.573      ;
; -0.098 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.573      ;
; -0.098 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.573      ;
; -0.098 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.573      ;
; -0.098 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.573      ;
; -0.098 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.573      ;
; -0.098 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.573      ;
; -0.098 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.573      ;
; -0.098 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.573      ;
; 0.271  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.942      ;
; 0.271  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.942      ;
; 0.271  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.942      ;
; 0.271  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.942      ;
; 0.271  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.942      ;
; 0.271  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.942      ;
; 0.271  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.942      ;
; 0.281  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.952      ;
; 0.281  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.952      ;
; 0.281  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.952      ;
; 0.281  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.952      ;
; 0.281  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.952      ;
; 0.290  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.961      ;
; 0.290  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[31]            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.961      ;
; 0.315  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.986      ;
; 0.315  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.986      ;
; 0.315  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.986      ;
; 0.315  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.986      ;
; 0.315  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[31]           ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 3.986      ;
; 0.332  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 4.003      ;
; 0.332  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 4.003      ;
; 0.332  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 4.003      ;
; 0.332  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.795      ; 4.003      ;
; 0.533  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.894      ;
; 0.533  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.894      ;
; 0.533  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.894      ;
; 0.533  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.894      ;
; 0.533  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.894      ;
; 0.533  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.894      ;
; 0.533  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.894      ;
; 0.533  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.894      ;
; 0.533  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.894      ;
; 0.533  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.894      ;
; 0.533  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 2.894      ;
; 0.678  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.039      ;
; 0.678  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.039      ;
; 0.678  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.039      ;
; 0.678  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.039      ;
; 0.678  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.039      ;
; 0.678  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.039      ;
; 0.678  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.039      ;
; 0.678  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.039      ;
; 0.678  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.039      ;
; 0.678  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.039      ;
; 0.678  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.039      ;
; 0.761  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.122      ;
; 0.761  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.122      ;
; 0.761  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.122      ;
; 0.761  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.122      ;
; 0.761  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.122      ;
; 0.761  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.122      ;
; 0.761  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.122      ;
; 0.761  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.122      ;
; 0.761  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.122      ;
; 0.761  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.174      ; 3.122      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'BUTTON[2]'                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; BUTTON[2] ; Rise       ; BUTTON[2]                                                                                                                                                                                                  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]                ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_1   ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_10  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_100 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_101 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_102 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_103 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_104 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_105 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_106 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_107 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_108 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_109 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_11  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_110 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_111 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_112 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_113 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_114 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_115 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_116 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_117 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_118 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_119 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_12  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_120 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_121 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_122 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_123 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_124 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_125 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_126 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_127 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_128 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_129 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_13  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_130 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_131 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_132 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_133 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_134 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_135 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_136 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_137 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_138 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_139 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_14  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_140 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_141 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_142 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_143 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_144 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_145 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_146 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_147 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_148 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_149 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_15  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_150 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_151 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_152 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_153 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_154 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_155 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_156 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_157 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_158 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_159 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_16  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_160 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_161 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_162 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_163 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_164 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_165 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_166 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_167 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_168 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_169 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_17  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_170 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_171 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_172 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_173 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_174 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_175 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_176 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_177 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_178 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_179 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_18  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_180 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_181 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_182 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_183 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_184 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_187 ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+-------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                             ; Clock Edge ; Target                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]                ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_1   ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_10  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_100 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_101 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_102 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_103 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_104 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_105 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_106 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_107 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_108 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_109 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_11  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_110 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_111 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_112 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_113 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_114 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_115 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_116 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_117 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_118 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_119 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_12  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_120 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_121 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_122 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_123 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_124 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_125 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_126 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_127 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_128 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_129 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_13  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_130 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_131 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_132 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_133 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_134 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_135 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_136 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_137 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_138 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_139 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_14  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_140 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_141 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_142 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_143 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_144 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_145 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_146 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_147 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_148 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_149 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_15  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_150 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_151 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_152 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_153 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_154 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_155 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_156 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_157 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_158 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_159 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_16  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_160 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_161 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_162 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_163 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_164 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_165 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_166 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_167 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_168 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_169 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_17  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_170 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_171 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_172 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_173 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_174 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_175 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_176 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_177 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_178 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_179 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_18  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_180 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_181 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_182 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_183 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_184 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_187 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_188 ;
+--------+--------------+----------------+------------+-------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cnt_sync:inst9|CNTVAL[0]'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; mux_2:inst5|out                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|serial_out              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[15]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[16]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[17]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[18]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[19]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[20]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[21]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[22]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[23]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[24]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[25]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[26]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[27]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[28]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[29]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[30]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[31]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|serial_out               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[15]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[16]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[17]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[18]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[19]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[20]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[21]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[22]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[23]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[24]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[25]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[26]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[27]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[28]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[29]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[30]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[31]            ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; mux_2:inst5|out                              ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|serial_out              ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[15]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[16]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[17]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[18]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[19]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[20]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[21]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[22]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[23]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[24]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[25]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[26]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[27]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[28]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[29]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[30]~_emulated ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[31]           ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|serial_out               ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[20]~_emulated  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[21]~_emulated  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[22]~_emulated  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[23]~_emulated  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[24]~_emulated  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[25]~_emulated  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[26]~_emulated  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[27]~_emulated  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[28]~_emulated  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[29]~_emulated  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[30]~_emulated  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[31]            ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[15]~_emulated  ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[16]~_emulated  ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[17]~_emulated  ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[18]~_emulated  ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[19]~_emulated  ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[15]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[16]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[17]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[18]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[19]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[20]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[21]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[22]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[23]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[24]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[25]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[26]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[27]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[28]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[29]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[30]~_emulated ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[31]           ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[20]~_emulated  ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[21]~_emulated  ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[22]~_emulated  ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[23]~_emulated  ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[24]~_emulated  ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[25]~_emulated  ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[26]~_emulated  ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[27]~_emulated  ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[28]~_emulated  ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------+
; 9.674  ; 9.858        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ;
; 9.674  ; 9.858        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ;
; 9.674  ; 9.858        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ;
; 9.674  ; 9.858        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ;
; 9.674  ; 9.858        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ;
; 9.674  ; 9.858        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ;
; 9.674  ; 9.858        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout       ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[11]|clk                       ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[12]|clk                       ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[13]|clk                       ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[14]|clk                       ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[15]|clk                       ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[8]|clk                        ;
; 9.836  ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[9]|clk                        ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                  ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[0]|clk                        ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[10]|clk                       ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[1]|clk                        ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[2]|clk                        ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[3]|clk                        ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[4]|clk                        ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[5]|clk                        ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[6]|clk                        ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[7]|clk                        ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                    ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                      ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]               ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ;
; 9.923  ; 10.139       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ;
; 9.923  ; 10.139       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ;
; 9.923  ; 10.139       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ;
; 9.923  ; 10.139       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ;
; 9.923  ; 10.139       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ;
; 9.923  ; 10.139       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ;
; 9.923  ; 10.139       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                  ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]               ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                    ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                      ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[0]|clk                        ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[10]|clk                       ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[1]|clk                        ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[2]|clk                        ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[3]|clk                        ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[4]|clk                        ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[5]|clk                        ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[6]|clk                        ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[7]|clk                        ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                  ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[11]|clk                       ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[12]|clk                       ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[13]|clk                       ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[14]|clk                       ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[15]|clk                       ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[8]|clk                        ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[9]|clk                        ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout       ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[0]                                                ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[1]                                                ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[2]                                                ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[3]                                                ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[4]                                                ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[5]                                                ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[6]                                                ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[7]                                                ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[8]                                                ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[9]                                                ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[16]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[17]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[18]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[19]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[20]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[21]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[22]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[23]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[24]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[25]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[26]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[27]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[28]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[29]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[30]                                               ;
; 20.121 ; 20.337       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[31]                                               ;
; 20.122 ; 20.338       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[10]                                               ;
; 20.122 ; 20.338       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[11]                                               ;
; 20.122 ; 20.338       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[12]                                               ;
; 20.122 ; 20.338       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[13]                                               ;
; 20.122 ; 20.338       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[14]                                               ;
; 20.122 ; 20.338       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[15]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[10]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[11]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[12]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[13]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[14]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[15]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[16]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[17]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[18]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[19]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[20]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[21]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[22]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[23]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[24]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[25]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[26]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[27]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[28]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[29]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[30]                                               ;
; 20.171 ; 20.355       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[31]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[0]                                                ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[1]                                                ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[2]                                                ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[3]                                                ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[4]                                                ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[5]                                                ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[6]                                                ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[7]                                                ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[8]                                                ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[9]                                                ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[10]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[11]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[12]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[13]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[14]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[15]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[16]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[17]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[18]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[19]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[20]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[21]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[22]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[23]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[24]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[25]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[26]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[27]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[28]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[29]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[30]|clk                                                    ;
; 20.333 ; 20.333       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[31]|clk                                                    ;
; 20.335 ; 20.335       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.335 ; 20.335       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.341 ; 20.341       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[0]|clk                                                     ;
; 20.341 ; 20.341       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[1]|clk                                                     ;
; 20.341 ; 20.341       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[2]|clk                                                     ;
; 20.341 ; 20.341       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[3]|clk                                                     ;
; 20.341 ; 20.341       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[4]|clk                                                     ;
; 20.341 ; 20.341       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[5]|clk                                                     ;
; 20.341 ; 20.341       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[6]|clk                                                     ;
; 20.341 ; 20.341       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[7]|clk                                                     ;
; 20.341 ; 20.341       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[8]|clk                                                     ;
; 20.341 ; 20.341       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[9]|clk                                                     ;
; 20.353 ; 20.353       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[0]|clk                                                     ;
; 20.353 ; 20.353       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[1]|clk                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ; 5.275 ;       ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SDATA     ; cnt_sync:inst9|CNTVAL[0] ; 7.636 ; 7.635 ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ;       ; 5.362 ; Fall       ; cnt_sync:inst9|CNTVAL[0]                          ;
; MCLK      ; CLOCK_50                 ; 2.163 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50                 ; 8.262 ; 8.322 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50                 ;       ; 2.112 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ; 5.148 ;       ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SDATA     ; cnt_sync:inst9|CNTVAL[0] ; 7.406 ; 7.403 ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ;       ; 5.228 ; Fall       ; cnt_sync:inst9|CNTVAL[0]                          ;
; MCLK      ; CLOCK_50                 ; 1.791 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50                 ; 4.887 ; 4.939 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50                 ;       ; 1.741 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; 101.34 MHz ; 101.34 MHz      ; BUTTON[2]                                                         ;                                                               ;
; 101.34 MHz ; 101.34 MHz      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ;                                                               ;
; 240.21 MHz ; 240.21 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ;                                                               ;
; 283.85 MHz ; 250.0 MHz       ; CLOCK_50                                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 621.5 MHz  ; 500.0 MHz       ; cnt_sync:inst9|CNTVAL[0]                                          ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                          ;
+-------------------------------------------------------------------+---------+---------------+
; Clock                                                             ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------+---------+---------------+
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -10.732 ; -17663.863    ;
; BUTTON[2]                                                         ; -8.868  ; -12197.734    ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; -2.268  ; -52.423       ;
; cnt_sync:inst9|CNTVAL[0]                                          ; -2.112  ; -59.558       ;
; CLOCK_50                                                          ; 0.026   ; 0.000         ;
+-------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                          ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                          ; -1.964 ; -27.098       ;
; cnt_sync:inst9|CNTVAL[0]                                          ; -1.269 ; -41.458       ;
; BUTTON[2]                                                         ; -0.576 ; -0.576        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; -0.076 ; -0.076        ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.320  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary             ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; cnt_sync:inst9|CNTVAL[0] ; -0.814 ; -22.301       ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary              ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; cnt_sync:inst9|CNTVAL[0] ; -0.624 ; -13.973       ;
+--------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                           ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; BUTTON[2]                                                         ; -3.000 ; -3211.676     ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -2.484 ; -3208.676     ;
; cnt_sync:inst9|CNTVAL[0]                                          ; -1.000 ; -37.000       ;
; CLOCK_50                                                          ; 9.656  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; 20.097 ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; -10.732 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.422     ; 9.795      ;
; -10.724 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.432     ; 9.777      ;
; -10.723 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.422     ; 9.786      ;
; -10.689 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.422     ; 9.752      ;
; -10.680 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.422     ; 9.743      ;
; -10.672 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.432     ; 9.725      ;
; -10.658 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.422     ; 9.721      ;
; -10.655 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.432     ; 9.708      ;
; -10.622 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.993      ;
; -10.594 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.432     ; 9.647      ;
; -10.592 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[6]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.422     ; 9.655      ;
; -10.589 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[8]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.422     ; 9.652      ;
; -10.575 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.422     ; 9.638      ;
; -10.566 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.432     ; 9.619      ;
; -10.558 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.929      ;
; -10.522 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.893      ;
; -10.504 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.875      ;
; -10.491 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.432     ; 9.544      ;
; -10.486 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.422     ; 9.549      ;
; -10.485 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[10] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.422     ; 9.548      ;
; -10.482 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.123     ; 9.844      ;
; -10.470 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.122     ; 9.833      ;
; -10.469 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.117     ; 9.837      ;
; -10.459 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.830      ;
; -10.458 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.829      ;
; -10.457 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.428     ; 9.514      ;
; -10.451 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.822      ;
; -10.444 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.428     ; 9.501      ;
; -10.443 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.123     ; 9.805      ;
; -10.443 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.428     ; 9.500      ;
; -10.440 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.811      ;
; -10.438 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.127     ; 9.796      ;
; -10.436 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.121     ; 9.800      ;
; -10.434 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.106     ; 9.813      ;
; -10.432 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.117     ; 9.800      ;
; -10.430 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.123     ; 9.792      ;
; -10.430 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[9]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.422     ; 9.493      ;
; -10.429 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.111     ; 9.803      ;
; -10.428 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[33]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.127     ; 9.786      ;
; -10.425 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.106     ; 9.804      ;
; -10.422 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[29] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.793      ;
; -10.422 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.122     ; 9.785      ;
; -10.421 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[27]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.128     ; 9.778      ;
; -10.420 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.122     ; 9.783      ;
; -10.419 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.790      ;
; -10.418 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.127     ; 9.776      ;
; -10.404 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.775      ;
; -10.398 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[11] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.422     ; 9.461      ;
; -10.398 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.111     ; 9.772      ;
; -10.395 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.428     ; 9.452      ;
; -10.392 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.119     ; 9.758      ;
; -10.391 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.106     ; 9.770      ;
; -10.389 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.127     ; 9.747      ;
; -10.387 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.127     ; 9.745      ;
; -10.387 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[6]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.432     ; 9.440      ;
; -10.382 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.123     ; 9.744      ;
; -10.382 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.106     ; 9.761      ;
; -10.374 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.119     ; 9.740      ;
; -10.373 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.121     ; 9.737      ;
; -10.372 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.122     ; 9.735      ;
; -10.371 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.112     ; 9.744      ;
; -10.370 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.122     ; 9.733      ;
; -10.369 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.117     ; 9.737      ;
; -10.369 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.127     ; 9.727      ;
; -10.365 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[8]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.428     ; 9.422      ;
; -10.362 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.111     ; 9.736      ;
; -10.362 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[32]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.127     ; 9.720      ;
; -10.360 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.123     ; 9.722      ;
; -10.360 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.117     ; 9.728      ;
; -10.360 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.106     ; 9.739      ;
; -10.360 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[27]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.128     ; 9.717      ;
; -10.359 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.128     ; 9.716      ;
; -10.359 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.730      ;
; -10.358 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[29] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.729      ;
; -10.357 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.116     ; 9.726      ;
; -10.357 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.428     ; 9.414      ;
; -10.357 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.728      ;
; -10.355 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.122     ; 9.718      ;
; -10.354 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.117     ; 9.722      ;
; -10.353 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.112     ; 9.726      ;
; -10.353 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[24] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.425     ; 9.413      ;
; -10.353 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.123     ; 9.715      ;
; -10.351 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.722      ;
; -10.350 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.116     ; 9.719      ;
; -10.344 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.428     ; 9.401      ;
; -10.344 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[24] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.425     ; 9.404      ;
; -10.343 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.123     ; 9.705      ;
; -10.343 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.428     ; 9.400      ;
; -10.341 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.712      ;
; -10.340 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.122     ; 9.703      ;
; -10.340 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.711      ;
; -10.338 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.127     ; 9.696      ;
; -10.336 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.121     ; 9.700      ;
; -10.334 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.106     ; 9.713      ;
; -10.333 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.114     ; 9.704      ;
; -10.332 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.117     ; 9.700      ;
; -10.332 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[25] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.422     ; 9.395      ;
; -10.331 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.432     ; 9.384      ;
; -10.331 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.111     ; 9.705      ;
; -10.330 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.123     ; 9.692      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BUTTON[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.868 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.068     ; 9.795      ;
; -8.859 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.068     ; 9.786      ;
; -8.848 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.066     ; 9.777      ;
; -8.825 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.068     ; 9.752      ;
; -8.816 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.068     ; 9.743      ;
; -8.796 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.066     ; 9.725      ;
; -8.794 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.068     ; 9.721      ;
; -8.779 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.066     ; 9.708      ;
; -8.746 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.993      ;
; -8.728 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[6]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.068     ; 9.655      ;
; -8.725 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[8]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.068     ; 9.652      ;
; -8.718 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.066     ; 9.647      ;
; -8.711 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.068     ; 9.638      ;
; -8.690 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.066     ; 9.619      ;
; -8.682 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.929      ;
; -8.646 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.893      ;
; -8.628 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.875      ;
; -8.622 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.068     ; 9.549      ;
; -8.621 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[10] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.068     ; 9.548      ;
; -8.618 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.231      ; 9.844      ;
; -8.615 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.066     ; 9.544      ;
; -8.605 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.237      ; 9.837      ;
; -8.594 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.244      ; 9.833      ;
; -8.593 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.074     ; 9.514      ;
; -8.583 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.830      ;
; -8.582 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.829      ;
; -8.580 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.074     ; 9.501      ;
; -8.579 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.231      ; 9.805      ;
; -8.579 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.074     ; 9.500      ;
; -8.575 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.822      ;
; -8.570 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.248      ; 9.813      ;
; -8.568 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.237      ; 9.800      ;
; -8.566 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.231      ; 9.792      ;
; -8.566 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[9]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.068     ; 9.493      ;
; -8.565 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.243      ; 9.803      ;
; -8.564 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[33]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.227      ; 9.786      ;
; -8.564 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.811      ;
; -8.562 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.239      ; 9.796      ;
; -8.561 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.248      ; 9.804      ;
; -8.560 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.245      ; 9.800      ;
; -8.546 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[29] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.793      ;
; -8.546 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.244      ; 9.785      ;
; -8.545 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[27]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.238      ; 9.778      ;
; -8.544 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.244      ; 9.783      ;
; -8.543 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.790      ;
; -8.542 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.239      ; 9.776      ;
; -8.534 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[11] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.068     ; 9.461      ;
; -8.534 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.243      ; 9.772      ;
; -8.531 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.074     ; 9.452      ;
; -8.528 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.775      ;
; -8.528 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.235      ; 9.758      ;
; -8.527 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.248      ; 9.770      ;
; -8.523 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.227      ; 9.745      ;
; -8.518 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.231      ; 9.744      ;
; -8.518 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.248      ; 9.761      ;
; -8.513 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.239      ; 9.747      ;
; -8.511 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[6]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.066     ; 9.440      ;
; -8.510 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.235      ; 9.740      ;
; -8.507 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.242      ; 9.744      ;
; -8.505 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.237      ; 9.737      ;
; -8.501 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[8]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.074     ; 9.422      ;
; -8.498 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[32]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.227      ; 9.720      ;
; -8.498 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.243      ; 9.736      ;
; -8.497 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.245      ; 9.737      ;
; -8.496 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.244      ; 9.735      ;
; -8.496 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.231      ; 9.722      ;
; -8.496 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.237      ; 9.728      ;
; -8.496 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.248      ; 9.739      ;
; -8.495 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.226      ; 9.716      ;
; -8.494 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.244      ; 9.733      ;
; -8.493 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.074     ; 9.414      ;
; -8.493 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.238      ; 9.726      ;
; -8.493 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.239      ; 9.727      ;
; -8.489 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[24] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.071     ; 9.413      ;
; -8.489 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.242      ; 9.726      ;
; -8.489 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.231      ; 9.715      ;
; -8.484 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[27]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.238      ; 9.717      ;
; -8.483 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.730      ;
; -8.482 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[29] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.729      ;
; -8.481 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.728      ;
; -8.480 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.074     ; 9.401      ;
; -8.480 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[24] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.071     ; 9.404      ;
; -8.479 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.231      ; 9.705      ;
; -8.479 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.244      ; 9.718      ;
; -8.479 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.074     ; 9.400      ;
; -8.478 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.249      ; 9.722      ;
; -8.475 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.722      ;
; -8.474 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.250      ; 9.719      ;
; -8.470 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.248      ; 9.713      ;
; -8.468 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.237      ; 9.700      ;
; -8.468 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[25] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.068     ; 9.395      ;
; -8.467 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.243      ; 9.705      ;
; -8.466 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.231      ; 9.692      ;
; -8.465 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.243      ; 9.703      ;
; -8.465 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.712      ;
; -8.464 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[31]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.227      ; 9.686      ;
; -8.464 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.244      ; 9.703      ;
; -8.464 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.252      ; 9.711      ;
; -8.462 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.239      ; 9.696      ;
; -8.461 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[19]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.069     ; 9.387      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.268 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[31] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.746      ;
; -2.197 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[30] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.675      ;
; -2.179 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[31] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.657      ;
; -2.168 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[29] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.646      ;
; -2.150 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[30] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.628      ;
; -2.097 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[28] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.575      ;
; -2.079 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[29] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.557      ;
; -2.068 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[27] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.546      ;
; -2.050 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[28] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.528      ;
; -1.997 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[26] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.475      ;
; -1.979 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[27] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.457      ;
; -1.968 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[25] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.446      ;
; -1.950 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[26] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.428      ;
; -1.897 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[24] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.375      ;
; -1.879 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[25] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.357      ;
; -1.868 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[23] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.346      ;
; -1.850 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[24] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.328      ;
; -1.797 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[22] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.275      ;
; -1.779 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[23] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.257      ;
; -1.768 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[21] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.246      ;
; -1.750 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[22] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.228      ;
; -1.697 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[20] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.175      ;
; -1.679 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[21] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.157      ;
; -1.668 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[19] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.146      ;
; -1.650 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[20] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.128      ;
; -1.597 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[18] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.075      ;
; -1.579 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[19] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.057      ;
; -1.568 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.046      ;
; -1.550 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[18] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 2.028      ;
; -1.497 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[16] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 1.975      ;
; -1.489 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.646      ;
; -1.479 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 1.957      ;
; -1.470 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.346      ; 1.946      ;
; -1.450 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[16] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.348      ; 1.928      ;
; -1.423 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.580      ;
; -1.423 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.580      ;
; -1.423 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.580      ;
; -1.423 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.580      ;
; -1.423 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.580      ;
; -1.423 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.580      ;
; -1.423 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.580      ;
; -1.423 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.580      ;
; -1.423 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.580      ;
; -1.423 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.580      ;
; -1.402 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.559      ;
; -1.402 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.559      ;
; -1.402 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.559      ;
; -1.402 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.559      ;
; -1.402 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.559      ;
; -1.402 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.559      ;
; -1.402 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.559      ;
; -1.402 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.559      ;
; -1.402 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.027      ; 1.559      ;
; -1.399 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.346      ; 1.875      ;
; -1.381 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.346      ; 1.857      ;
; -1.370 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.346      ; 1.846      ;
; -1.352 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.346      ; 1.828      ;
; -1.299 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.346      ; 1.775      ;
; -1.281 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.346      ; 1.757      ;
; -1.270 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.346      ; 1.746      ;
; -1.252 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.346      ; 1.728      ;
; -1.199 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.346      ; 1.675      ;
; -1.181 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.346      ; 1.657      ;
; -1.152 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.346      ; 1.628      ;
; 36.532 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.386     ; 3.772      ;
; 36.532 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.386     ; 3.772      ;
; 36.532 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.386     ; 3.772      ;
; 36.532 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.386     ; 3.772      ;
; 36.532 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.386     ; 3.772      ;
; 36.532 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.386     ; 3.772      ;
; 36.532 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.386     ; 3.772      ;
; 36.532 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.386     ; 3.772      ;
; 36.532 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.386     ; 3.772      ;
; 36.532 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.386     ; 3.772      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[19] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[16] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[17] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[18] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[21] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[20] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[22] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[24] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[23] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[26] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[25] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[30] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[27] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[28] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[29] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.572 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[31] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.065     ; 4.053      ;
; 36.696 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.389     ; 3.605      ;
; 36.696 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.389     ; 3.605      ;
; 36.696 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.389     ; 3.605      ;
; 36.696 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.389     ; 3.605      ;
; 36.696 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.389     ; 3.605      ;
; 36.696 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.389     ; 3.605      ;
; 36.696 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.389     ; 3.605      ;
; 36.696 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.389     ; 3.605      ;
; 36.696 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.389     ; 3.605      ;
; 36.696 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.389     ; 3.605      ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cnt_sync:inst9|CNTVAL[0]'                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                      ; Launch Clock                                                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; -2.112 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.393      ;
; -2.032 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.313      ;
; -2.025 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.306      ;
; -2.014 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.295      ;
; -2.000 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.281      ;
; -1.968 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]  ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.249      ;
; -1.925 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.206      ;
; -1.910 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.191      ;
; -1.898 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.179      ;
; -1.895 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]  ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.176      ;
; -1.893 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]  ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.174      ;
; -1.889 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.170      ;
; -1.889 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.170      ;
; -1.884 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]  ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.165      ;
; -1.875 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]  ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.156      ;
; -1.872 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.153      ;
; -1.871 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.152      ;
; -1.819 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[9]  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.100      ;
; -1.801 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.082      ;
; -1.796 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.077      ;
; -1.793 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]  ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.074      ;
; -1.784 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]  ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.065      ;
; -1.784 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15] ; piso_shift_reg:inst|shift_reg[31]            ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.065      ;
; -1.771 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.052      ;
; -1.767 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]  ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.048      ;
; -1.760 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]  ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.041      ;
; -1.759 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]  ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.040      ;
; -1.758 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]  ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.039      ;
; -1.757 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]  ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.038      ;
; -1.754 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]  ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.035      ;
; -1.752 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15] ; piso_shift_reg:inst1|shift_reg[31]           ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.033      ;
; -1.749 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[9]  ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.204     ; 1.030      ;
; -0.609 ; piso_shift_reg:inst|shift_reg[20]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.548      ;
; -0.573 ; piso_shift_reg:inst1|shift_reg[24]~25                                                                                                        ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.234      ; 1.302      ;
; -0.540 ; piso_shift_reg:inst1|shift_reg[28]~9                                                                                                         ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.118      ; 1.153      ;
; -0.530 ; piso_shift_reg:inst1|shift_reg[23]~29                                                                                                        ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.239      ; 1.264      ;
; -0.488 ; piso_shift_reg:inst1|shift_reg[21]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.427      ;
; -0.486 ; piso_shift_reg:inst|shift_reg[20]~41                                                                                                         ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.269      ; 1.750      ;
; -0.456 ; piso_shift_reg:inst1|shift_reg[28]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.395      ;
; -0.451 ; piso_shift_reg:inst1|shift_reg[23]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.390      ;
; -0.423 ; piso_shift_reg:inst1|shift_reg[17]~53                                                                                                        ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.148      ; 1.066      ;
; -0.363 ; piso_shift_reg:inst1|shift_reg[16]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.302      ;
; -0.355 ; piso_shift_reg:inst|shift_reg[19]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.055     ; 1.295      ;
; -0.341 ; piso_shift_reg:inst|shift_reg[22]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.280      ;
; -0.338 ; piso_shift_reg:inst|shift_reg[28]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.277      ;
; -0.333 ; piso_shift_reg:inst|shift_reg[23]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.272      ;
; -0.331 ; piso_shift_reg:inst|shift_reg[24]~25                                                                                                         ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.106      ; 1.432      ;
; -0.330 ; piso_shift_reg:inst1|shift_reg[22]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.269      ;
; -0.330 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.068      ; 1.393      ;
; -0.320 ; piso_shift_reg:inst|shift_reg[18]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.055     ; 1.260      ;
; -0.317 ; piso_shift_reg:inst1|shift_reg[26]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.256      ;
; -0.308 ; piso_shift_reg:inst1|shift_reg[21]~37                                                                                                        ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.235      ; 1.038      ;
; -0.301 ; piso_shift_reg:inst|shift_reg[21]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.240      ;
; -0.298 ; piso_shift_reg:inst|shift_reg[23]~29                                                                                                         ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.360      ; 1.653      ;
; -0.298 ; piso_shift_reg:inst1|shift_reg[19]~45                                                                                                        ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.142      ; 0.935      ;
; -0.277 ; piso_shift_reg:inst|shift_reg[25]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.216      ;
; -0.269 ; piso_shift_reg:inst|shift_reg[26]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.208      ;
; -0.266 ; piso_shift_reg:inst|shift_reg[25]~21                                                                                                         ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.384      ; 1.645      ;
; -0.250 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.068      ; 1.313      ;
; -0.249 ; piso_shift_reg:inst|shift_reg[29]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.188      ;
; -0.247 ; piso_shift_reg:inst1|shift_reg[26]~17                                                                                                        ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.326      ; 1.068      ;
; -0.243 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.068      ; 1.306      ;
; -0.241 ; piso_shift_reg:inst1|shift_reg[30]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[31]           ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.180      ;
; -0.234 ; piso_shift_reg:inst1|shift_reg[15]~61                                                                                                        ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.176      ; 0.905      ;
; -0.232 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.068      ; 1.295      ;
; -0.227 ; piso_shift_reg:inst1|shift_reg[25]~21                                                                                                        ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.363      ; 1.085      ;
; -0.219 ; piso_shift_reg:inst|shift_reg[17]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.055     ; 1.159      ;
; -0.218 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.068      ; 1.281      ;
; -0.214 ; piso_shift_reg:inst1|shift_reg[24]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.153      ;
; -0.212 ; piso_shift_reg:inst1|shift_reg[18]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.151      ;
; -0.211 ; piso_shift_reg:inst1|shift_reg[25]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.150      ;
; -0.211 ; piso_shift_reg:inst|shift_reg[24]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.150      ;
; -0.208 ; piso_shift_reg:inst1|shift_reg[20]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.147      ;
; -0.208 ; piso_shift_reg:inst|shift_reg[24]~25                                                                                                         ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.106      ; 1.309      ;
; -0.206 ; piso_shift_reg:inst1|shift_reg[29]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.145      ;
; -0.206 ; piso_shift_reg:inst1|shift_reg[17]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.145      ;
; -0.205 ; piso_shift_reg:inst1|shift_reg[19]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.144      ;
; -0.204 ; piso_shift_reg:inst1|shift_reg[27]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.143      ;
; -0.197 ; piso_shift_reg:inst|shift_reg[27]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.056     ; 1.136      ;
; -0.193 ; piso_shift_reg:inst1|shift_reg[24]~25                                                                                                        ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.234      ; 0.922      ;
; -0.192 ; piso_shift_reg:inst1|shift_reg[18]~49                                                                                                        ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.244      ; 0.931      ;
; -0.186 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]  ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.068      ; 1.249      ;
; -0.182 ; piso_shift_reg:inst1|shift_reg[25]~21                                                                                                        ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.363      ; 1.040      ;
; -0.178 ; piso_shift_reg:inst1|shift_reg[22]~33                                                                                                        ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.235      ; 0.908      ;
; -0.178 ; piso_shift_reg:inst1|shift_reg[26]~17                                                                                                        ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.326      ; 0.999      ;
; -0.174 ; piso_shift_reg:inst|shift_reg[27]~13                                                                                                         ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.357      ; 1.526      ;
; -0.167 ; piso_shift_reg:inst1|shift_reg[29]~5                                                                                                         ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.243      ; 0.905      ;
; -0.166 ; piso_shift_reg:inst|shift_reg[19]~45                                                                                                         ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.273      ; 1.434      ;
; -0.152 ; piso_shift_reg:inst|shift_reg[22]~33                                                                                                         ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.275      ; 1.422      ;
; -0.143 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.068      ; 1.206      ;
; -0.143 ; piso_shift_reg:inst1|shift_reg[17]~53                                                                                                        ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.148      ; 0.786      ;
; -0.128 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13]                                                                            ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 2.838      ;
; -0.128 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.068      ; 1.191      ;
; -0.122 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12]                                                                            ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 2.832      ;
; -0.116 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.068      ; 1.179      ;
; -0.113 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]  ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.068      ; 1.176      ;
; -0.111 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]  ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.068      ; 1.174      ;
; -0.107 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.068      ; 1.170      ;
; -0.107 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.068      ; 1.170      ;
; -0.104 ; piso_shift_reg:inst1|shift_reg[20]~41                                                                                                        ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.213      ; 0.812      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.026  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 1.532      ; 2.171      ;
; 0.053  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 1.532      ; 2.144      ;
; 0.102  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 2.150      ; 2.713      ;
; 0.129  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 1.532      ; 2.068      ;
; 0.149  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 1.532      ; 2.048      ;
; 0.187  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 1.532      ; 2.010      ;
; 0.197  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 1.532      ; 2.000      ;
; 0.511  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 1.532      ; 2.186      ;
; 0.545  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 1.532      ; 2.152      ;
; 0.554  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 1.532      ; 2.143      ;
; 0.555  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 1.532      ; 2.142      ;
; 0.567  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 1.532      ; 2.130      ;
; 0.663  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 1.532      ; 2.034      ;
; 0.666  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 2.150      ; 2.649      ;
; 0.765  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.123      ; 3.321      ;
; 0.765  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.123      ; 3.321      ;
; 0.765  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.123      ; 3.321      ;
; 0.765  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.123      ; 3.321      ;
; 0.765  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.123      ; 3.321      ;
; 0.765  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.123      ; 3.321      ;
; 0.765  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.123      ; 3.321      ;
; 0.919  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.123      ; 3.359      ;
; 0.919  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.123      ; 3.359      ;
; 0.919  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.123      ; 3.359      ;
; 0.919  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.123      ; 3.359      ;
; 0.919  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.123      ; 3.359      ;
; 0.919  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.123      ; 3.359      ;
; 0.919  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.123      ; 3.359      ;
; 1.345  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.741      ; 3.359      ;
; 1.345  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.741      ; 3.359      ;
; 1.345  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.741      ; 3.359      ;
; 1.345  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.741      ; 3.359      ;
; 1.345  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.741      ; 3.359      ;
; 1.345  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.741      ; 3.359      ;
; 1.345  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.741      ; 3.359      ;
; 1.345  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.741      ; 3.359      ;
; 1.345  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 4.741      ; 3.359      ;
; 1.508  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.741      ; 3.388      ;
; 1.508  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.741      ; 3.388      ;
; 1.508  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.741      ; 3.388      ;
; 1.508  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.741      ; 3.388      ;
; 1.508  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.741      ; 3.388      ;
; 1.508  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.741      ; 3.388      ;
; 1.508  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.741      ; 3.388      ;
; 1.508  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.741      ; 3.388      ;
; 1.508  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 4.741      ; 3.388      ;
; 16.477 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.055     ; 3.463      ;
; 16.547 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.055     ; 3.393      ;
; 16.579 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.055     ; 3.361      ;
; 16.646 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.055     ; 3.294      ;
; 16.677 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.055     ; 3.263      ;
; 16.694 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.609      ;
; 16.745 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.055     ; 3.195      ;
; 16.746 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.557      ;
; 16.764 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.539      ;
; 16.770 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.533      ;
; 16.773 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.055     ; 3.167      ;
; 16.789 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.514      ;
; 16.790 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.513      ;
; 16.790 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.513      ;
; 16.796 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.507      ;
; 16.828 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.475      ;
; 16.838 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.465      ;
; 16.839 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.055     ; 3.101      ;
; 16.844 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.459      ;
; 16.860 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.443      ;
; 16.863 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.440      ;
; 16.872 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.431      ;
; 16.874 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.429      ;
; 16.883 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.420      ;
; 16.887 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.416      ;
; 16.888 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.415      ;
; 16.892 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.411      ;
; 16.894 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.409      ;
; 16.930 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.373      ;
; 16.940 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.363      ;
; 16.943 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.360      ;
; 16.959 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.344      ;
; 16.962 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.341      ;
; 16.970 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.333      ;
; 16.972 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.331      ;
; 16.975 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.328      ;
; 16.985 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.318      ;
; 16.986 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.317      ;
; 16.987 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.316      ;
; 16.990 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.313      ;
; 16.990 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.313      ;
; 17.028 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.275      ;
; 17.038 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.265      ;
; 17.047 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.256      ;
; 17.056 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.247      ;
; 17.058 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.245      ;
; 17.065 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.238      ;
; 17.066 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.237      ;
; 17.071 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.232      ;
; 17.081 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.040     ; 2.874      ;
; 17.086 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.217      ;
; 17.087 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.040     ; 2.868      ;
; 17.090 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.213      ;
; 17.091 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.692     ; 2.212      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.964 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.033      ; 3.348      ;
; -1.964 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.033      ; 3.348      ;
; -1.964 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.033      ; 3.348      ;
; -1.964 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.033      ; 3.348      ;
; -1.964 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.033      ; 3.348      ;
; -1.964 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.033      ; 3.348      ;
; -1.964 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.033      ; 3.348      ;
; -1.964 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.033      ; 3.348      ;
; -1.964 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 5.033      ; 3.348      ;
; -1.800 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.033      ; 3.320      ;
; -1.800 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.033      ; 3.320      ;
; -1.800 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.033      ; 3.320      ;
; -1.800 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.033      ; 3.320      ;
; -1.800 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.033      ; 3.320      ;
; -1.800 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.033      ; 3.320      ;
; -1.800 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.033      ; 3.320      ;
; -1.800 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.033      ; 3.320      ;
; -1.800 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 5.033      ; 3.320      ;
; -1.346 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.388      ; 3.321      ;
; -1.346 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.388      ; 3.321      ;
; -1.346 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.388      ; 3.321      ;
; -1.346 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.388      ; 3.321      ;
; -1.346 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.388      ; 3.321      ;
; -1.346 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.388      ; 3.321      ;
; -1.346 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 4.388      ; 3.321      ;
; -1.191 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.388      ; 3.284      ;
; -1.191 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.388      ; 3.284      ;
; -1.191 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.388      ; 3.284      ;
; -1.191 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.388      ; 3.284      ;
; -1.191 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.388      ; 3.284      ;
; -1.191 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.388      ; 3.284      ;
; -1.191 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 4.388      ; 3.284      ;
; -0.258 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 1.579      ; 1.675      ;
; -0.164 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 1.579      ; 1.769      ;
; -0.152 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 1.579      ; 1.781      ;
; -0.149 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 1.579      ; 1.784      ;
; -0.131 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 1.579      ; 1.802      ;
; -0.082 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 2.224      ; 2.496      ;
; 0.120  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 1.579      ; 2.053      ;
; 0.325  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 1.579      ; 1.758      ;
; 0.374  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 1.579      ; 1.807      ;
; 0.377  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 1.579      ; 1.810      ;
; 0.395  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 1.579      ; 1.828      ;
; 0.417  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 1.579      ; 1.850      ;
; 0.458  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 2.224      ; 2.536      ;
; 0.510  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.709      ;
; 0.511  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.512  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.711      ;
; 0.514  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.514  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.515  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.529  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.728      ;
; 0.616  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 1.579      ; 2.049      ;
; 0.754  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.755  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.954      ;
; 0.756  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.955      ;
; 0.761  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.960      ;
; 0.762  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.961      ;
; 0.763  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.962      ;
; 0.764  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.963      ;
; 0.769  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.968      ;
; 0.770  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.969      ;
; 0.771  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 0.970      ;
; 0.843  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.042      ;
; 0.844  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.043      ;
; 0.845  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.044      ;
; 0.850  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.049      ;
; 0.852  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.051      ;
; 0.858  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.057      ;
; 0.859  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.058      ;
; 0.860  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.059      ;
; 0.865  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.064      ;
; 0.866  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.065      ;
; 0.939  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.138      ;
; 0.941  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.140      ;
; 0.948  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.954  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.153      ;
; 0.955  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.154      ;
; 0.961  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.160      ;
; 1.037  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.236      ;
; 1.050  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.055      ; 1.249      ;
; 1.235  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.034      ; 1.413      ;
; 1.278  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.462      ;
; 1.285  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.469      ;
; 1.301  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.485      ;
; 1.350  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.534      ;
; 1.412  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.596      ;
; 1.417  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.601      ;
; 1.430  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.614      ;
; 1.450  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.634      ;
; 1.489  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.673      ;
; 1.501  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.685      ;
; 1.523  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.707      ;
; 1.539  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.723      ;
; 1.551  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.735      ;
; 1.572  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.756      ;
; 1.576  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.760      ;
; 1.591  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.775      ;
; 1.617  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.040      ; 1.801      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cnt_sync:inst9|CNTVAL[0]'                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock                                                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; -1.269 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|serial_out               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 2.531      ;
; -1.266 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.535      ;
; -1.262 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.539      ;
; -1.256 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[31]            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 2.544      ;
; -1.252 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|serial_out              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 2.548      ;
; -1.251 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; mux_2:inst5|out                              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 2.549      ;
; -1.250 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.551      ;
; -1.249 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.552      ;
; -1.244 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 2.556      ;
; -1.227 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 2.573      ;
; -1.222 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.579      ;
; -1.221 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.580      ;
; -1.217 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.584      ;
; -1.211 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.590      ;
; -1.209 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.592      ;
; -1.204 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.597      ;
; -1.200 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.601      ;
; -1.197 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.604      ;
; -1.195 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.606      ;
; -1.189 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.612      ;
; -1.186 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.615      ;
; -1.186 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.615      ;
; -1.181 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[31]           ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.620      ;
; -1.172 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.629      ;
; -1.170 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.631      ;
; -1.142 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 2.658      ;
; -1.142 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.659      ;
; -1.140 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.661      ;
; -1.139 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 2.661      ;
; -1.132 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.669      ;
; -1.129 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 2.671      ;
; -1.104 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.697      ;
; -1.087 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.714      ;
; -1.015 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.786      ;
; -0.942 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 2.859      ;
; -0.813 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[31]            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 2.487      ;
; -0.813 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|serial_out               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 2.487      ;
; -0.807 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; mux_2:inst5|out                              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 2.493      ;
; -0.806 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|serial_out              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 2.494      ;
; -0.783 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.518      ;
; -0.776 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.525      ;
; -0.757 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 2.543      ;
; -0.744 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.557      ;
; -0.741 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 2.559      ;
; -0.733 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.568      ;
; -0.732 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.569      ;
; -0.731 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.570      ;
; -0.729 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.572      ;
; -0.728 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.573      ;
; -0.725 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[31]           ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.576      ;
; -0.713 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.588      ;
; -0.712 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.589      ;
; -0.712 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.589      ;
; -0.711 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.590      ;
; -0.706 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.595      ;
; -0.696 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.605      ;
; -0.696 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.605      ;
; -0.692 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.609      ;
; -0.688 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.613      ;
; -0.663 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.638      ;
; -0.662 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.639      ;
; -0.648 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.653      ;
; -0.645 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.656      ;
; -0.642 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 2.658      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 2.663      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 2.663      ;
; -0.636 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.665      ;
; -0.588 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.713      ;
; -0.531 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.770      ;
; -0.483 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 2.818      ;
; -0.155 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|serial_out               ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 1.943      ;
; -0.152 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 1.947      ;
; -0.148 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 1.951      ;
; -0.142 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 1.956      ;
; -0.138 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|serial_out              ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 1.960      ;
; -0.137 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; mux_2:inst5|out                              ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 1.961      ;
; -0.136 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 1.963      ;
; -0.135 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 1.964      ;
; -0.130 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 1.968      ;
; -0.113 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 1.985      ;
; -0.108 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 1.991      ;
; -0.107 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 1.992      ;
; -0.103 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 1.996      ;
; -0.097 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.002      ;
; -0.095 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.004      ;
; -0.090 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.009      ;
; -0.086 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.013      ;
; -0.083 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.016      ;
; -0.081 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.018      ;
; -0.075 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.024      ;
; -0.072 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.027      ;
; -0.072 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.027      ;
; -0.067 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.032      ;
; -0.058 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.041      ;
; -0.056 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.043      ;
; -0.028 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.070      ;
; -0.028 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.071      ;
; -0.027 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.071      ;
; -0.027 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|serial_out               ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.071      ;
; -0.026 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.073      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BUTTON[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.576 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.421      ; 0.519      ;
; 0.289  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[9]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.421      ; 1.384      ;
; 0.320  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; BUTTON[2]                                                         ; BUTTON[2]   ; 0.000        ; 0.055      ; 0.519      ;
; 0.355  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[7]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.421      ; 1.450      ;
; 0.367  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[5]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.421      ; 1.462      ;
; 0.421  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[4]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.421      ; 1.516      ;
; 0.460  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[6]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.421      ; 1.555      ;
; 0.606  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.756      ; 2.036      ;
; 0.608  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[23]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.756      ; 2.038      ;
; 0.620  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[18]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.748      ; 2.042      ;
; 0.622  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[8]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.421      ; 1.717      ;
; 0.627  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[3]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.421      ; 1.722      ;
; 0.644  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[22]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.733      ; 2.051      ;
; 0.653  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[18]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.756      ; 2.083      ;
; 0.681  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[1]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.421      ; 1.776      ;
; 0.682  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[21]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.754      ; 2.110      ;
; 0.689  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[14]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[14]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.746      ; 2.109      ;
; 0.707  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_addout_reg[1]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[25]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.755      ; 2.136      ;
; 0.720  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[24]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[24]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.744      ; 2.138      ;
; 0.722  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.753      ; 2.149      ;
; 0.734  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.735      ; 2.143      ;
; 0.740  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[17]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.745      ; 2.159      ;
; 0.742  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_addout_reg[1]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.425      ; 1.841      ;
; 0.743  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[12]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.744      ; 2.161      ;
; 0.749  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_addout_reg[1]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[19]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.425      ; 1.848      ;
; 0.750  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[19]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[19]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.735      ; 2.159      ;
; 0.751  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[20]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[20]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.415      ; 1.840      ;
; 0.754  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[21]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.744      ; 2.172      ;
; 0.756  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[25]                                                                   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.424      ; 1.854      ;
; 0.756  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[0]                 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.439      ; 1.869      ;
; 0.758  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_addout_reg[33]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.750      ; 2.182      ;
; 0.759  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[21]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.758      ; 2.191      ;
; 0.760  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[18]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.733      ; 2.167      ;
; 0.763  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|DitherGen:u_dither_inst|pn_reg[10]                                                                                                                           ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|DitherGen:u_dither_inst|pn_reg[6]                                                                                                                            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.421      ; 1.858      ;
; 0.764  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[20]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.754      ; 2.192      ;
; 0.771  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[20]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[20]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.744      ; 2.189      ;
; 0.774  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[19]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.758      ; 2.206      ;
; 0.776  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a12                                                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_din1_reg2[3]                  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.168      ; 1.618      ;
; 0.776  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[11]                                                                                                                      ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|SelsignRegister_reg[0]                                                                                                               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.409      ; 1.859      ;
; 0.778  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.744      ; 2.196      ;
; 0.781  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg2[15]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[15]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.413      ; 1.868      ;
; 0.783  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.430      ; 1.887      ;
; 0.783  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_189 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.867      ; 2.324      ;
; 0.783  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_190 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.867      ; 2.324      ;
; 0.783  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_191 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.867      ; 2.324      ;
; 0.783  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_192 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.867      ; 2.324      ;
; 0.785  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[28]                                                                   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10]                                                               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.422      ; 1.881      ;
; 0.785  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.748      ; 2.207      ;
; 0.787  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[19]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[19]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.782      ; 2.243      ;
; 0.788  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.869      ; 2.331      ;
; 0.788  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.869      ; 2.331      ;
; 0.788  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_187 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.869      ; 2.331      ;
; 0.789  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_addout_reg[16]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[17]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.724      ; 2.187      ;
; 0.790  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[23]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.869      ; 2.333      ;
; 0.790  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[23]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.869      ; 2.333      ;
; 0.790  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_187 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[23]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.869      ; 2.333      ;
; 0.792  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.869      ; 2.335      ;
; 0.792  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[19]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.748      ; 2.214      ;
; 0.792  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[14]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg2[14]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.424      ; 1.890      ;
; 0.792  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.869      ; 2.335      ;
; 0.792  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_187 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.869      ; 2.335      ;
; 0.793  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[3]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[3]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.427      ; 1.894      ;
; 0.794  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[19]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[19]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.415      ; 1.883      ;
; 0.794  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.753      ; 2.221      ;
; 0.795  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_142 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.565      ; 1.729      ;
; 0.795  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_145 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.565      ; 1.729      ;
; 0.796  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_addout_reg[1]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[26]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.755      ; 2.225      ;
; 0.796  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[19]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.756      ; 2.226      ;
; 0.796  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_addout_reg[20]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[20]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.761      ; 2.231      ;
; 0.798  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[24]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[24]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.415      ; 1.887      ;
; 0.798  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[6]                 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[6]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.415      ; 1.887      ;
; 0.799  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[26]                                                                   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]                                                                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.424      ; 1.897      ;
; 0.801  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[22]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[22]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.415      ; 1.890      ;
; 0.801  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[11]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.759      ; 2.234      ;
; 0.801  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_144 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.565      ; 1.735      ;
; 0.801  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_146 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.565      ; 1.735      ;
; 0.802  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[20]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[20]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.442      ; 1.918      ;
; 0.803  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_addout_reg[1]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[27]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.755      ; 2.232      ;
; 0.803  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[20]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.752      ; 2.229      ;
; 0.803  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[17]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.428      ; 1.905      ;
; 0.804  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[20]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[22]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.754      ; 2.232      ;
; 0.805  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_addout_reg[30]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.440      ; 1.919      ;
; 0.805  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_17|fTap_addout_reg[6]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[7]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.758      ; 2.237      ;
; 0.805  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_din1_reg2[15]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_din1_reg1[15]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.440      ; 1.919      ;
; 0.806  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_110 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[23]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.870      ; 2.350      ;
; 0.806  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_142 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[2]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.311      ; 1.791      ;
; 0.806  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_111 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[23]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.870      ; 2.350      ;
; 0.806  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_112 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[23]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.870      ; 2.350      ;
; 0.806  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_113 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[23]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.870      ; 2.350      ;
; 0.806  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_114 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[23]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.870      ; 2.350      ;
; 0.806  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_115 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[23]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.870      ; 2.350      ;
; 0.806  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_143 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[2]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.311      ; 1.791      ;
; 0.806  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_144 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[2]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.311      ; 1.791      ;
; 0.806  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_145 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[2]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.311      ; 1.791      ;
; 0.806  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_146 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[2]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.311      ; 1.791      ;
; 0.806  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_147 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[2]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.311      ; 1.791      ;
; 0.808  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[27]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[27]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.441      ; 1.923      ;
; 0.810  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_142 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[3]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.311      ; 1.795      ;
; 0.810  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg2[2]                 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[2]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.426      ; 1.910      ;
; 0.810  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|dither_reg[2]                                                                                                                                                ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[0]                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.421      ; 1.905      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.076 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.728      ;
; -0.023 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.781      ;
; 0.157  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.961      ;
; 0.164  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.968      ;
; 0.188  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.992      ;
; 0.217  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.352      ;
; 0.253  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.057      ;
; 0.260  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.064      ;
; 0.277  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.081      ;
; 0.284  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.088      ;
; 0.306  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.441      ;
; 0.313  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.448      ;
; 0.330  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.465      ;
; 0.337  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.472      ;
; 0.349  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.153      ;
; 0.356  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.160      ;
; 0.368  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.503      ;
; 0.368  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.503      ;
; 0.368  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.503      ;
; 0.373  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.177      ;
; 0.380  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.184      ;
; 0.389  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.524      ;
; 0.389  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.524      ;
; 0.389  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.524      ;
; 0.389  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.524      ;
; 0.428  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.958      ;
; 0.441  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.971      ;
; 0.445  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.249      ;
; 0.452  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.256      ;
; 0.469  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.273      ;
; 0.476  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.280      ;
; 0.498  ; cnt_sync:inst9|CNTVAL[19] ; cnt_sync:inst9|CNTVAL[19] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.498  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.709      ;
; 0.498  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.709      ;
; 0.498  ; cnt_sync:inst9|CNTVAL[29] ; cnt_sync:inst9|CNTVAL[29] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.499  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.710      ;
; 0.499  ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[17] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499  ; cnt_sync:inst9|CNTVAL[21] ; cnt_sync:inst9|CNTVAL[21] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499  ; cnt_sync:inst9|CNTVAL[27] ; cnt_sync:inst9|CNTVAL[27] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499  ; cnt_sync:inst9|CNTVAL[31] ; cnt_sync:inst9|CNTVAL[31] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.500  ; cnt_sync:inst9|CNTVAL[22] ; cnt_sync:inst9|CNTVAL[22] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.712      ;
; 0.501  ; cnt_sync:inst9|CNTVAL[16] ; cnt_sync:inst9|CNTVAL[16] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.713      ;
; 0.502  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.713      ;
; 0.502  ; cnt_sync:inst9|CNTVAL[18] ; cnt_sync:inst9|CNTVAL[18] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.714      ;
; 0.502  ; cnt_sync:inst9|CNTVAL[23] ; cnt_sync:inst9|CNTVAL[23] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.714      ;
; 0.502  ; cnt_sync:inst9|CNTVAL[25] ; cnt_sync:inst9|CNTVAL[25] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.714      ;
; 0.502  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[16] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.640      ;
; 0.503  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.714      ;
; 0.503  ; cnt_sync:inst9|CNTVAL[20] ; cnt_sync:inst9|CNTVAL[20] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.503  ; cnt_sync:inst9|CNTVAL[30] ; cnt_sync:inst9|CNTVAL[30] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.503  ; cnt_sync:inst9|CNTVAL[28] ; cnt_sync:inst9|CNTVAL[28] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.504  ; cnt_sync:inst9|CNTVAL[24] ; cnt_sync:inst9|CNTVAL[24] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.716      ;
; 0.504  ; cnt_sync:inst9|CNTVAL[26] ; cnt_sync:inst9|CNTVAL[26] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.716      ;
; 0.504  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.715      ;
; 0.510  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.514  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.047      ;
; 0.524  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.054      ;
; 0.524  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.054      ;
; 0.530  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.060      ;
; 0.533  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.063      ;
; 0.537  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.067      ;
; 0.541  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.345      ;
; 0.565  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.369      ;
; 0.572  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.376      ;
; 0.591  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.729      ;
; 0.598  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[18] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.736      ;
; 0.613  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.143      ;
; 0.613  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.143      ;
; 0.615  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[16] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.753      ;
; 0.616  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.146      ;
; 0.620  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.150      ;
; 0.620  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.150      ;
; 0.622  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.152      ;
; 0.622  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.760      ;
; 0.626  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.156      ;
; 0.629  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.159      ;
; 0.632  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.162      ;
; 0.633  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.163      ;
; 0.635  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[19] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.773      ;
; 0.635  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[21] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.773      ;
; 0.635  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[20] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.773      ;
; 0.635  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[22] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.773      ;
; 0.635  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[24] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.773      ;
; 0.635  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[23] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.773      ;
; 0.635  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[26] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.773      ;
; 0.635  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[25] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.773      ;
; 0.635  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[30] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.773      ;
; 0.635  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[27] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.773      ;
; 0.635  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[28] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.773      ;
; 0.635  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[29] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.773      ;
; 0.635  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[31] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.773      ;
; 0.657  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[19] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.795      ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                      ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.320 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.055      ; 0.519      ;
; 0.764 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]                                                                ; piso_shift_reg:inst|shift_reg[20]~41                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.100     ; 0.664      ;
; 0.769 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[9]                                                                ; piso_shift_reg:inst|shift_reg[24]~25                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.063      ; 0.832      ;
; 0.897 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]                                                                ; piso_shift_reg:inst|shift_reg[19]~45                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.104     ; 0.793      ;
; 0.908 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]                                                                ; piso_shift_reg:inst|shift_reg[21]~37                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.107     ; 0.801      ;
; 0.912 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10]                                                               ; piso_shift_reg:inst|shift_reg[25]~21                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.215     ; 0.697      ;
; 0.931 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13]                                                               ; piso_shift_reg:inst1|shift_reg[28]~9                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.051      ; 0.502      ;
; 0.940 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                                ; piso_shift_reg:inst|shift_reg[22]~33                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.107     ; 0.833      ;
; 0.962 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]                                                                ; piso_shift_reg:inst1|shift_reg[19]~45                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.027      ; 0.509      ;
; 0.979 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]                                                                ; piso_shift_reg:inst1|shift_reg[17]~53                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.021      ; 0.520      ;
; 0.990 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]                                                                ; piso_shift_reg:inst1|shift_reg[15]~61                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.007     ; 0.503      ;
; 1.029 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]                                                                ; piso_shift_reg:inst|shift_reg[16]~57                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.194     ; 0.835      ;
; 1.033 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]                                                                ; piso_shift_reg:inst1|shift_reg[20]~41                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.044     ; 0.509      ;
; 1.037 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]                                                                ; piso_shift_reg:inst|shift_reg[15]~61                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.198     ; 0.839      ;
; 1.044 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]                                                                ; piso_shift_reg:inst|shift_reg[17]~53                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.197     ; 0.847      ;
; 1.048 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12]                                                               ; piso_shift_reg:inst1|shift_reg[27]~13                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.066     ; 0.502      ;
; 1.053 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]                                                                ; piso_shift_reg:inst1|shift_reg[23]~29                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.071     ; 0.502      ;
; 1.055 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                                ; piso_shift_reg:inst1|shift_reg[22]~33                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.067     ; 0.508      ;
; 1.057 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]                                                                ; piso_shift_reg:inst1|shift_reg[21]~37                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.067     ; 0.510      ;
; 1.062 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14]                                                               ; piso_shift_reg:inst1|shift_reg[29]~5                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.074     ; 0.508      ;
; 1.063 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]                                                                ; piso_shift_reg:inst1|shift_reg[16]~57                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.075     ; 0.508      ;
; 1.064 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14]                                                               ; piso_shift_reg:inst|shift_reg[29]~5                                                                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.233     ; 0.831      ;
; 1.075 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15]                                                               ; piso_shift_reg:inst1|shift_reg[30]~1                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.075     ; 0.520      ;
; 1.079 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]                                                                ; piso_shift_reg:inst1|shift_reg[18]~49                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.075     ; 0.524      ;
; 1.091 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11]                                                               ; piso_shift_reg:inst1|shift_reg[26]~17                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.157     ; 0.454      ;
; 1.093 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12]                                                               ; piso_shift_reg:inst|shift_reg[27]~13                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.188     ; 0.905      ;
; 1.185 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[9]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.055      ; 1.384      ;
; 1.251 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[7]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.055      ; 1.450      ;
; 1.260 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15]                                                               ; piso_shift_reg:inst|shift_reg[30]~1                                                                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.232     ; 1.028      ;
; 1.263 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[5]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.055      ; 1.462      ;
; 1.273 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10]                                                               ; piso_shift_reg:inst1|shift_reg[25]~21                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.194     ; 0.599      ;
; 1.303 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[9]                                                                ; piso_shift_reg:inst1|shift_reg[24]~25                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.065     ; 0.758      ;
; 1.317 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[4]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.055      ; 1.516      ;
; 1.356 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[6]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.055      ; 1.555      ;
; 1.391 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]                                                                ; piso_shift_reg:inst|shift_reg[18]~49                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.194     ; 1.197      ;
; 1.502 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.390      ; 2.036      ;
; 1.504 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[23]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.390      ; 2.038      ;
; 1.516 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13]                                                               ; piso_shift_reg:inst|shift_reg[28]~9                                                                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.187     ; 1.329      ;
; 1.516 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[18]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[18]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.382      ; 2.042      ;
; 1.518 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[8]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.055      ; 1.717      ;
; 1.523 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[3]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.055      ; 1.722      ;
; 1.534 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11]                                                               ; piso_shift_reg:inst|shift_reg[26]~17                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.187     ; 1.347      ;
; 1.540 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[22]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[22]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.367      ; 2.051      ;
; 1.549 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[18]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[18]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.390      ; 2.083      ;
; 1.562 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]                                                                ; piso_shift_reg:inst|shift_reg[23]~29                                                                                                                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.192     ; 1.370      ;
; 1.577 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[1]                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.055      ; 1.776      ;
; 1.578 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[21]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[21] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.388      ; 2.110      ;
; 1.585 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[14]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[14]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.380      ; 2.109      ;
; 1.603 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_addout_reg[1]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[25] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.389      ; 2.136      ;
; 1.604 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[24]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[24] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.390      ; 2.138      ;
; 1.618 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[18] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.387      ; 2.149      ;
; 1.630 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[18] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.369      ; 2.143      ;
; 1.633 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13]                                                               ; piso_shift_reg:inst1|shift_reg[28]~9                                                                                                                                                         ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.161     ; 0.502      ;
; 1.635 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[20]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[20]                                                     ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.061      ; 1.840      ;
; 1.636 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[17]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.379      ; 2.159      ;
; 1.638 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[21]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[21] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.390      ; 2.172      ;
; 1.638 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_addout_reg[1]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[18] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.059      ; 1.841      ;
; 1.639 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[12]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[12]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.378      ; 2.161      ;
; 1.640 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[0]                 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[0]   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.085      ; 1.869      ;
; 1.645 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_addout_reg[1]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[19] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.059      ; 1.848      ;
; 1.646 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[19]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[19] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.369      ; 2.159      ;
; 1.652 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[25]                                                                   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.058      ; 1.854      ;
; 1.654 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_addout_reg[33] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.384      ; 2.182      ;
; 1.655 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[20]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[20] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.390      ; 2.189      ;
; 1.655 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[21]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[21]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.392      ; 2.191      ;
; 1.656 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[18]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[18]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.367      ; 2.167      ;
; 1.659 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|DitherGen:u_dither_inst|pn_reg[10]                                                                                                                           ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|DitherGen:u_dither_inst|pn_reg[6]                                                                                                              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.055      ; 1.858      ;
; 1.660 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[20]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[21] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.388      ; 2.192      ;
; 1.662 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[18] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.390      ; 2.196      ;
; 1.664 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]                                                                ; piso_shift_reg:inst1|shift_reg[19]~45                                                                                                                                                        ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.185     ; 0.509      ;
; 1.670 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[19]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.392      ; 2.206      ;
; 1.671 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[19]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[19] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.428      ; 2.243      ;
; 1.672 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a12                                                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_din1_reg2[3]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.198     ; 1.618      ;
; 1.672 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[11]                                                                                                                      ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|SelsignRegister_reg[0]                                                                                                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.043      ; 1.859      ;
; 1.677 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg2[15]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[15]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.047      ; 1.868      ;
; 1.678 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_addout_reg[18]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[18] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.399      ; 2.221      ;
; 1.678 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[19]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[19]                                                     ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.061      ; 1.883      ;
; 1.679 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_189 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.501      ; 2.324      ;
; 1.679 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_190 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.501      ; 2.324      ;
; 1.679 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_191 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.501      ; 2.324      ;
; 1.679 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_192 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[21]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.501      ; 2.324      ;
; 1.679 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.064      ; 1.887      ;
; 1.680 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_19|fTap_addout_reg[20]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[20] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.407      ; 2.231      ;
; 1.681 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[28]                                                                   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10]                                                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.056      ; 1.881      ;
; 1.681 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[18]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.382      ; 2.207      ;
; 1.681 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]                                                                ; piso_shift_reg:inst1|shift_reg[17]~53                                                                                                                                                        ; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -1.191     ; 0.520      ;
; 1.682 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[24]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[24]                                                     ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.061      ; 1.887      ;
; 1.684 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.503      ; 2.331      ;
; 1.684 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.503      ; 2.331      ;
; 1.684 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_187 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.503      ; 2.331      ;
; 1.685 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[22]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[22]                                                     ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.061      ; 1.890      ;
; 1.685 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_addout_reg[16]               ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[17] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.358      ; 2.187      ;
; 1.686 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[23]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.503      ; 2.333      ;
; 1.686 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[23]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.503      ; 2.333      ;
; 1.686 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_187 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[23]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.503      ; 2.333      ;
; 1.688 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[21]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.503      ; 2.335      ;
; 1.688 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[21]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.503      ; 2.335      ;
; 1.688 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_187 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[21]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.503      ; 2.335      ;
; 1.688 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[17]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[19]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.382      ; 2.214      ;
; 1.688 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg1[14]                ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_din1_reg2[14]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.058      ; 1.890      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cnt_sync:inst9|CNTVAL[0]'                                                                                                                                                    ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; -0.814 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.524      ;
; -0.814 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.524      ;
; -0.814 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.524      ;
; -0.814 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.524      ;
; -0.808 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.518      ;
; -0.808 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.518      ;
; -0.808 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.518      ;
; -0.808 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.518      ;
; -0.782 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.492      ;
; -0.782 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.492      ;
; -0.782 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.492      ;
; -0.782 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.492      ;
; -0.782 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.492      ;
; -0.777 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.487      ;
; -0.777 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.487      ;
; -0.776 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.486      ;
; -0.776 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.486      ;
; -0.776 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.486      ;
; -0.776 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.486      ;
; -0.776 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.486      ;
; -0.771 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.481      ;
; -0.771 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.481      ;
; -0.754 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.464      ;
; -0.754 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.464      ;
; -0.754 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.464      ;
; -0.754 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.464      ;
; -0.747 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.457      ;
; -0.747 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.457      ;
; -0.747 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.457      ;
; -0.747 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.457      ;
; -0.747 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.457      ;
; -0.741 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.451      ;
; -0.741 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.451      ;
; -0.741 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.451      ;
; -0.741 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.451      ;
; -0.741 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.451      ;
; -0.741 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.451      ;
; -0.741 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.451      ;
; -0.741 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.451      ;
; -0.741 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.451      ;
; -0.741 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.451      ;
; -0.741 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.451      ;
; -0.741 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.451      ;
; -0.735 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.445      ;
; -0.735 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.445      ;
; -0.735 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.445      ;
; -0.735 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.445      ;
; -0.735 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.445      ;
; -0.735 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.445      ;
; -0.735 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.445      ;
; -0.722 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.432      ;
; -0.722 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.432      ;
; -0.722 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.432      ;
; -0.722 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.432      ;
; -0.722 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.432      ;
; -0.717 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.427      ;
; -0.717 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.427      ;
; -0.687 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.397      ;
; -0.687 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.397      ;
; -0.687 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.397      ;
; -0.687 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.397      ;
; -0.687 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.397      ;
; -0.681 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.391      ;
; -0.681 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.391      ;
; -0.681 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.391      ;
; -0.681 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.391      ;
; -0.681 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.391      ;
; -0.681 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.391      ;
; -0.681 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.391      ;
; -0.674 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.384      ;
; -0.674 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.384      ;
; -0.674 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.384      ;
; -0.674 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.384      ;
; -0.664 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.374      ;
; -0.664 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.374      ;
; -0.664 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.374      ;
; -0.664 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.374      ;
; -0.642 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.352      ;
; -0.642 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.352      ;
; -0.642 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.352      ;
; -0.642 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.352      ;
; -0.642 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.352      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.347      ;
; -0.637 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.347      ;
; -0.632 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.342      ;
; -0.632 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.342      ;
; -0.632 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.342      ;
; -0.632 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.342      ;
; -0.632 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.342      ;
; -0.627 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.337      ;
; -0.627 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.337      ;
; -0.607 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.317      ;
; -0.607 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.317      ;
; -0.607 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.317      ;
; -0.607 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.317      ;
; -0.607 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.317      ;
; -0.601 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.311      ;
; -0.601 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.311      ;
; -0.601 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.311      ;
; -0.601 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.725      ; 3.311      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cnt_sync:inst9|CNTVAL[0]'                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock                                                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; -0.624 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 3.176      ;
; -0.624 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 3.176      ;
; -0.624 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 3.176      ;
; -0.624 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 3.176      ;
; -0.624 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 3.176      ;
; -0.624 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.177      ;
; -0.624 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.177      ;
; -0.624 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.177      ;
; -0.624 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.177      ;
; -0.624 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.177      ;
; -0.624 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.177      ;
; -0.332 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.469      ;
; -0.332 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.469      ;
; -0.332 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.469      ;
; -0.332 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.469      ;
; -0.332 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.469      ;
; -0.332 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.469      ;
; -0.332 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.469      ;
; -0.326 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.475      ;
; -0.326 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.475      ;
; -0.326 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.475      ;
; -0.326 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.475      ;
; -0.326 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.475      ;
; -0.299 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.502      ;
; -0.299 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.502      ;
; -0.299 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.502      ;
; -0.299 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.502      ;
; -0.299 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[31]           ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.502      ;
; -0.294 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 3.506      ;
; -0.294 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[31]            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.456      ; 3.506      ;
; -0.268 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.533      ;
; -0.268 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.533      ;
; -0.268 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.533      ;
; -0.268 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 3.457      ; 3.533      ;
; -0.127 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 3.173      ;
; -0.127 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 3.173      ;
; -0.127 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 3.173      ;
; -0.127 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 3.173      ;
; -0.127 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 3.173      ;
; -0.127 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.174      ;
; -0.127 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.174      ;
; -0.127 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.174      ;
; -0.127 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.174      ;
; -0.127 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.174      ;
; -0.127 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.174      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.501      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.501      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.501      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.501      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.501      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.501      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.501      ;
; 0.206  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.507      ;
; 0.206  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.507      ;
; 0.206  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.507      ;
; 0.206  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.507      ;
; 0.206  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.507      ;
; 0.213  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 3.513      ;
; 0.213  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[31]            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.456      ; 3.513      ;
; 0.239  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.540      ;
; 0.239  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.540      ;
; 0.239  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.540      ;
; 0.239  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.540      ;
; 0.239  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[31]           ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.540      ;
; 0.248  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.549      ;
; 0.248  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.549      ;
; 0.248  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.549      ;
; 0.248  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 3.457      ; 3.549      ;
; 0.490  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.588      ;
; 0.490  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.588      ;
; 0.490  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.588      ;
; 0.490  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.588      ;
; 0.490  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.588      ;
; 0.490  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.589      ;
; 0.490  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.589      ;
; 0.490  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.589      ;
; 0.490  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.589      ;
; 0.490  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.589      ;
; 0.490  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.589      ;
; 0.620  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.718      ;
; 0.620  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.718      ;
; 0.620  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.718      ;
; 0.620  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.718      ;
; 0.620  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.718      ;
; 0.620  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.719      ;
; 0.620  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.719      ;
; 0.620  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.719      ;
; 0.620  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.719      ;
; 0.620  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.719      ;
; 0.620  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.719      ;
; 0.697  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.795      ;
; 0.697  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.795      ;
; 0.697  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.795      ;
; 0.697  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.795      ;
; 0.697  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.924      ; 2.795      ;
; 0.697  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.796      ;
; 0.697  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.796      ;
; 0.697  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.796      ;
; 0.697  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.796      ;
; 0.697  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.925      ; 2.796      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'BUTTON[2]'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; BUTTON[2] ; Rise       ; BUTTON[2]                                                                                                                                                                                                  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]                ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_1   ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_10  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_100 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_101 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_102 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_103 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_104 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_105 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_106 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_107 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_108 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_109 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_11  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_110 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_111 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_112 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_113 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_114 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_115 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_116 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_117 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_118 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_119 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_12  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_120 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_121 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_122 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_123 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_124 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_125 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_126 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_127 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_128 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_129 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_13  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_130 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_131 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_132 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_133 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_134 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_135 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_136 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_137 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_138 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_139 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_14  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_140 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_141 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_142 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_143 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_144 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_145 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_146 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_147 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_148 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_149 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_15  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_150 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_151 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_152 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_153 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_154 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_155 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_156 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_157 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_158 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_159 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_16  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_160 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_161 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_162 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_163 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_164 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_165 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_166 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_167 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_168 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_169 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_17  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_170 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_171 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_172 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_173 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_174 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_175 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_176 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_177 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_178 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_179 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_18  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_180 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_181 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_182 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_183 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_184 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_187 ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                             ; Clock Edge ; Target                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]                ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_1   ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_10  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_100 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_101 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_102 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_103 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_104 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_105 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_106 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_107 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_108 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_109 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_11  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_110 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_111 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_112 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_113 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_114 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_115 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_116 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_117 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_118 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_119 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_12  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_120 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_121 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_122 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_123 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_124 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_125 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_126 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_127 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_128 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_129 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_13  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_130 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_131 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_132 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_133 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_134 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_135 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_136 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_137 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_138 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_139 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_14  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_140 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_141 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_142 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_143 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_144 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_145 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_146 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_147 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_148 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_149 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_15  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_150 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_151 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_152 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_153 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_154 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_155 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_156 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_157 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_158 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_159 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_16  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_160 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_161 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_162 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_163 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_164 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_165 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_166 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_167 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_168 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_169 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_17  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_170 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_171 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_172 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_173 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_174 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_175 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_176 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_177 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_178 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_179 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_18  ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_180 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_181 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_182 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_183 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_184 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_187 ;
; -2.484 ; 1.000        ; 3.484          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_188 ;
+--------+--------------+----------------+------------+-------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cnt_sync:inst9|CNTVAL[0]'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; mux_2:inst5|out                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|serial_out              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[15]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[16]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[17]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[18]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[19]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[20]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[21]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[22]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[23]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[24]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[25]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[26]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[27]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[28]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[29]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[30]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[31]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|serial_out               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[15]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[16]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[17]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[18]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[19]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[20]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[21]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[22]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[23]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[24]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[25]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[26]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[27]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[28]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[29]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[30]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[31]            ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; mux_2:inst5|out                              ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|serial_out              ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[15]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[16]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[17]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[18]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[19]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[20]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[21]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[22]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[23]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[24]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[25]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[26]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[27]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[28]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[29]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[30]~_emulated ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[31]           ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|serial_out               ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[15]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[16]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[17]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[18]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[19]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[20]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[21]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[22]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[23]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[24]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[25]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[26]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[27]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[28]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[29]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[30]~_emulated  ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[31]            ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; mux_2:inst5|out                              ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|serial_out              ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[22]~_emulated ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[23]~_emulated ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[24]~_emulated ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[25]~_emulated ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[26]~_emulated ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|serial_out               ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[15]~_emulated  ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[16]~_emulated  ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[17]~_emulated  ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[18]~_emulated  ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[19]~_emulated  ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[30]~_emulated  ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[31]            ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[15]~_emulated ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[16]~_emulated ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[17]~_emulated ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[18]~_emulated ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[19]~_emulated ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[20]~_emulated ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[21]~_emulated ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[27]~_emulated ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[28]~_emulated ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[29]~_emulated ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[30]~_emulated ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------+
; 9.656  ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ;
; 9.656  ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ;
; 9.656  ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ;
; 9.656  ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ;
; 9.656  ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ;
; 9.656  ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ;
; 9.656  ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout       ;
; 9.816  ; 9.816        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[11]|clk                       ;
; 9.816  ; 9.816        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[12]|clk                       ;
; 9.816  ; 9.816        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[13]|clk                       ;
; 9.816  ; 9.816        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[14]|clk                       ;
; 9.816  ; 9.816        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[15]|clk                       ;
; 9.816  ; 9.816        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[8]|clk                        ;
; 9.816  ; 9.816        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[9]|clk                        ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                  ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[0]|clk                        ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[10]|clk                       ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[1]|clk                        ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[2]|clk                        ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[3]|clk                        ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[4]|clk                        ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[5]|clk                        ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[6]|clk                        ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[7]|clk                        ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                    ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                      ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]               ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ;
; 9.943  ; 10.159       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ;
; 9.943  ; 10.159       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ;
; 9.943  ; 10.159       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ;
; 9.943  ; 10.159       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ;
; 9.943  ; 10.159       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ;
; 9.943  ; 10.159       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ;
; 9.943  ; 10.159       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                  ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]               ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                    ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                      ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[0]|clk                        ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[10]|clk                       ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[1]|clk                        ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[2]|clk                        ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[3]|clk                        ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[4]|clk                        ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[5]|clk                        ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[6]|clk                        ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[7]|clk                        ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                  ;
; 10.183 ; 10.183       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[11]|clk                       ;
; 10.183 ; 10.183       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[12]|clk                       ;
; 10.183 ; 10.183       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[13]|clk                       ;
; 10.183 ; 10.183       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[14]|clk                       ;
; 10.183 ; 10.183       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[15]|clk                       ;
; 10.183 ; 10.183       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[8]|clk                        ;
; 10.183 ; 10.183       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[9]|clk                        ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout       ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 20.097 ; 20.313       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[0]                                                ;
; 20.097 ; 20.313       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[1]                                                ;
; 20.097 ; 20.313       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[2]                                                ;
; 20.097 ; 20.313       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[3]                                                ;
; 20.097 ; 20.313       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[4]                                                ;
; 20.097 ; 20.313       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[5]                                                ;
; 20.097 ; 20.313       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[6]                                                ;
; 20.097 ; 20.313       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[7]                                                ;
; 20.097 ; 20.313       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[8]                                                ;
; 20.097 ; 20.313       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[9]                                                ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[16]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[17]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[18]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[19]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[20]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[21]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[22]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[23]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[24]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[25]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[26]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[27]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[28]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[29]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[30]                                               ;
; 20.102 ; 20.318       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[31]                                               ;
; 20.103 ; 20.319       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[10]                                               ;
; 20.103 ; 20.319       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[11]                                               ;
; 20.103 ; 20.319       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[12]                                               ;
; 20.103 ; 20.319       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[13]                                               ;
; 20.103 ; 20.319       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[14]                                               ;
; 20.103 ; 20.319       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[15]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[10]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[11]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[12]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[13]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[14]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[15]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[16]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[17]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[18]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[19]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[20]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[21]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[22]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[23]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[24]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[25]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[26]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[27]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[28]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[29]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[30]                                               ;
; 20.192 ; 20.376       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[31]                                               ;
; 20.197 ; 20.381       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[0]                                                ;
; 20.197 ; 20.381       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[1]                                                ;
; 20.197 ; 20.381       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[2]                                                ;
; 20.197 ; 20.381       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[3]                                                ;
; 20.197 ; 20.381       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[4]                                                ;
; 20.197 ; 20.381       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[5]                                                ;
; 20.197 ; 20.381       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[6]                                                ;
; 20.197 ; 20.381       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[7]                                                ;
; 20.197 ; 20.381       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[8]                                                ;
; 20.197 ; 20.381       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[9]                                                ;
; 20.333 ; 20.333       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.333 ; 20.333       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.337 ; 20.337       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[0]|clk                                                     ;
; 20.337 ; 20.337       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[1]|clk                                                     ;
; 20.337 ; 20.337       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[2]|clk                                                     ;
; 20.337 ; 20.337       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[3]|clk                                                     ;
; 20.337 ; 20.337       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[4]|clk                                                     ;
; 20.337 ; 20.337       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[5]|clk                                                     ;
; 20.337 ; 20.337       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[6]|clk                                                     ;
; 20.337 ; 20.337       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[7]|clk                                                     ;
; 20.337 ; 20.337       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[8]|clk                                                     ;
; 20.337 ; 20.337       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[9]|clk                                                     ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[16]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[17]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[18]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[19]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[20]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[21]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[22]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[23]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[24]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[25]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[26]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[27]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[28]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[29]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[30]|clk                                                    ;
; 20.342 ; 20.342       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[31]|clk                                                    ;
; 20.343 ; 20.343       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[10]|clk                                                    ;
; 20.343 ; 20.343       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[11]|clk                                                    ;
; 20.343 ; 20.343       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[12]|clk                                                    ;
; 20.343 ; 20.343       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[13]|clk                                                    ;
; 20.343 ; 20.343       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[14]|clk                                                    ;
; 20.343 ; 20.343       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[15]|clk                                                    ;
; 20.352 ; 20.352       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[10]|clk                                                    ;
; 20.352 ; 20.352       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[11]|clk                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ; 5.037 ;       ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SDATA     ; cnt_sync:inst9|CNTVAL[0] ; 7.158 ; 7.102 ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ;       ; 5.044 ; Fall       ; cnt_sync:inst9|CNTVAL[0]                          ;
; MCLK      ; CLOCK_50                 ; 2.271 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50                 ; 7.825 ; 7.834 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50                 ;       ; 2.200 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ; 4.919 ;       ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SDATA     ; cnt_sync:inst9|CNTVAL[0] ; 6.949 ; 6.894 ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ;       ; 4.924 ; Fall       ; cnt_sync:inst9|CNTVAL[0]                          ;
; MCLK      ; CLOCK_50                 ; 1.942 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50                 ; 4.795 ; 4.783 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50                 ;       ; 1.872 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                         ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -7.170 ; -12084.799    ;
; BUTTON[2]                                                         ; -5.442 ; -7043.740     ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; -1.629 ; -38.020       ;
; cnt_sync:inst9|CNTVAL[0]                                          ; -1.532 ; -43.597       ;
; CLOCK_50                                                          ; 0.142  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                          ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                          ; -1.418 ; -19.580       ;
; cnt_sync:inst9|CNTVAL[0]                                          ; -0.875 ; -28.542       ;
; BUTTON[2]                                                         ; -0.564 ; -0.604        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; -0.003 ; -0.003        ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.193  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary             ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; cnt_sync:inst9|CNTVAL[0] ; -0.217 ; -3.995        ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary              ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; cnt_sync:inst9|CNTVAL[0] ; -0.378 ; -8.190        ;
+--------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                           ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; BUTTON[2]                                                         ; -3.000 ; -3468.523     ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -1.000 ; -2880.000     ;
; cnt_sync:inst9|CNTVAL[0]                                          ; -1.000 ; -37.000       ;
; CLOCK_50                                                          ; 9.444  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; 20.131 ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; -7.170 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.266     ; 6.381      ;
; -7.161 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.266     ; 6.372      ;
; -7.147 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.266     ; 6.358      ;
; -7.132 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.272     ; 6.337      ;
; -7.119 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.266     ; 6.330      ;
; -7.113 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.266     ; 6.324      ;
; -7.106 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.272     ; 6.311      ;
; -7.095 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.272     ; 6.300      ;
; -7.087 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.091     ; 6.473      ;
; -7.083 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.091     ; 6.469      ;
; -7.067 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[8]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.265     ; 6.279      ;
; -7.060 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[6]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.266     ; 6.271      ;
; -7.056 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.272     ; 6.261      ;
; -7.048 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.266     ; 6.259      ;
; -7.045 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.432      ;
; -7.041 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.086     ; 6.432      ;
; -7.040 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.084     ; 6.433      ;
; -7.040 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.272     ; 6.245      ;
; -7.037 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.086     ; 6.428      ;
; -7.036 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.084     ; 6.429      ;
; -7.019 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.091     ; 6.405      ;
; -7.017 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.270     ; 6.224      ;
; -7.015 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.091     ; 6.401      ;
; -7.013 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.400      ;
; -7.008 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.086     ; 6.399      ;
; -7.008 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.087     ; 6.398      ;
; -7.004 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.087     ; 6.394      ;
; -7.004 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.270     ; 6.211      ;
; -6.999 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.266     ; 6.210      ;
; -6.998 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.084     ; 6.391      ;
; -6.994 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.084     ; 6.387      ;
; -6.993 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.380      ;
; -6.990 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.272     ; 6.195      ;
; -6.989 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.376      ;
; -6.987 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.081     ; 6.383      ;
; -6.987 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[10] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.265     ; 6.199      ;
; -6.986 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.270     ; 6.193      ;
; -6.983 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[33]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.093     ; 6.367      ;
; -6.981 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.368      ;
; -6.979 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[32]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.093     ; 6.363      ;
; -6.978 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.082     ; 6.373      ;
; -6.977 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.364      ;
; -6.974 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.082     ; 6.369      ;
; -6.973 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.086     ; 6.364      ;
; -6.973 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.360      ;
; -6.972 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.084     ; 6.365      ;
; -6.969 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.086     ; 6.360      ;
; -6.969 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.356      ;
; -6.968 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.093     ; 6.352      ;
; -6.968 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.084     ; 6.361      ;
; -6.965 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.082     ; 6.360      ;
; -6.961 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.082     ; 6.356      ;
; -6.960 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.347      ;
; -6.957 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.270     ; 6.164      ;
; -6.956 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.343      ;
; -6.951 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[29] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.091     ; 6.337      ;
; -6.949 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[26]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.089     ; 6.337      ;
; -6.949 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.270     ; 6.156      ;
; -6.949 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.336      ;
; -6.947 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[28] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.091     ; 6.333      ;
; -6.945 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[19]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.270     ; 6.152      ;
; -6.945 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.332      ;
; -6.944 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.086     ; 6.335      ;
; -6.944 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[11] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.265     ; 6.156      ;
; -6.944 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.086     ; 6.335      ;
; -6.943 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.086     ; 6.334      ;
; -6.942 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[9]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.265     ; 6.154      ;
; -6.940 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.084     ; 6.333      ;
; -6.940 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.086     ; 6.331      ;
; -6.940 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.087     ; 6.330      ;
; -6.940 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.086     ; 6.331      ;
; -6.939 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[27]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.091     ; 6.325      ;
; -6.939 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.326      ;
; -6.939 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.086     ; 6.330      ;
; -6.938 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[8]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.269     ; 6.146      ;
; -6.936 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.087     ; 6.326      ;
; -6.936 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.270     ; 6.143      ;
; -6.935 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[26]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.091     ; 6.321      ;
; -6.933 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[9]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.087     ; 6.323      ;
; -6.932 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[19]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.270     ; 6.139      ;
; -6.931 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.081     ; 6.327      ;
; -6.930 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.081     ; 6.326      ;
; -6.930 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.084     ; 6.323      ;
; -6.929 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[9]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.087     ; 6.319      ;
; -6.926 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.084     ; 6.319      ;
; -6.925 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.312      ;
; -6.924 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.091     ; 6.310      ;
; -6.923 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.081     ; 6.319      ;
; -6.922 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.089     ; 6.310      ;
; -6.922 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.086     ; 6.313      ;
; -6.922 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.084     ; 6.315      ;
; -6.921 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[30] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.090     ; 6.308      ;
; -6.920 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[33] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.072     ; 6.325      ;
; -6.920 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.091     ; 6.306      ;
; -6.919 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[31] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.081     ; 6.315      ;
; -6.918 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.089     ; 6.306      ;
; -6.918 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[20]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.267     ; 6.128      ;
; -6.918 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.084     ; 6.311      ;
; -6.918 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.270     ; 6.125      ;
; -6.917 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.500        ; -1.077     ; 6.317      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BUTTON[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.442 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.048     ; 6.381      ;
; -5.433 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.048     ; 6.372      ;
; -5.419 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.048     ; 6.358      ;
; -5.395 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.045     ; 6.337      ;
; -5.391 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.048     ; 6.330      ;
; -5.385 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.048     ; 6.324      ;
; -5.369 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.045     ; 6.311      ;
; -5.359 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.127      ; 6.473      ;
; -5.358 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.045     ; 6.300      ;
; -5.355 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.127      ; 6.469      ;
; -5.339 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[8]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.047     ; 6.279      ;
; -5.332 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[6]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.048     ; 6.271      ;
; -5.320 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.048     ; 6.259      ;
; -5.319 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.045     ; 6.261      ;
; -5.313 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.132      ; 6.432      ;
; -5.309 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.132      ; 6.428      ;
; -5.308 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.432      ;
; -5.303 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.143      ; 6.433      ;
; -5.303 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.045     ; 6.245      ;
; -5.299 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.143      ; 6.429      ;
; -5.291 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.127      ; 6.405      ;
; -5.289 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.052     ; 6.224      ;
; -5.287 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.127      ; 6.401      ;
; -5.280 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.131      ; 6.398      ;
; -5.280 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.132      ; 6.399      ;
; -5.276 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.131      ; 6.394      ;
; -5.276 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.400      ;
; -5.276 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.052     ; 6.211      ;
; -5.271 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[4]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.048     ; 6.210      ;
; -5.261 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.143      ; 6.391      ;
; -5.259 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.383      ;
; -5.259 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[10] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.047     ; 6.199      ;
; -5.258 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.052     ; 6.193      ;
; -5.257 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.143      ; 6.387      ;
; -5.256 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.380      ;
; -5.255 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[33]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.125      ; 6.367      ;
; -5.253 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.045     ; 6.195      ;
; -5.252 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.376      ;
; -5.251 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[32]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.125      ; 6.363      ;
; -5.250 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.136      ; 6.373      ;
; -5.246 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.136      ; 6.369      ;
; -5.245 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.132      ; 6.364      ;
; -5.244 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.368      ;
; -5.241 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.132      ; 6.360      ;
; -5.240 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.125      ; 6.352      ;
; -5.240 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.364      ;
; -5.237 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.136      ; 6.360      ;
; -5.236 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.360      ;
; -5.235 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.143      ; 6.365      ;
; -5.233 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_22|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.136      ; 6.356      ;
; -5.232 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.356      ;
; -5.231 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.143      ; 6.361      ;
; -5.229 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.052     ; 6.164      ;
; -5.223 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[29] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.127      ; 6.337      ;
; -5.223 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.347      ;
; -5.221 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.052     ; 6.156      ;
; -5.219 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[28] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.127      ; 6.333      ;
; -5.219 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.343      ;
; -5.217 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[19]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.052     ; 6.152      ;
; -5.216 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.132      ; 6.335      ;
; -5.216 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[11] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.047     ; 6.156      ;
; -5.216 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.132      ; 6.335      ;
; -5.215 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.132      ; 6.334      ;
; -5.214 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[9]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.047     ; 6.154      ;
; -5.212 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[26]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.138      ; 6.337      ;
; -5.212 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.131      ; 6.330      ;
; -5.212 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.132      ; 6.331      ;
; -5.212 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.132      ; 6.331      ;
; -5.212 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.336      ;
; -5.211 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.132      ; 6.330      ;
; -5.210 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[8]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.051     ; 6.146      ;
; -5.208 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_16|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.131      ; 6.326      ;
; -5.208 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.332      ;
; -5.208 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.052     ; 6.143      ;
; -5.205 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[9]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.131      ; 6.323      ;
; -5.204 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[19]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.052     ; 6.139      ;
; -5.203 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.143      ; 6.333      ;
; -5.203 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.327      ;
; -5.202 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[27]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.136      ; 6.325      ;
; -5.202 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.326      ;
; -5.202 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.326      ;
; -5.201 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[9]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.131      ; 6.319      ;
; -5.198 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[26]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.136      ; 6.321      ;
; -5.196 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.127      ; 6.310      ;
; -5.195 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.319      ;
; -5.194 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.132      ; 6.313      ;
; -5.193 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.143      ; 6.323      ;
; -5.192 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.146      ; 6.325      ;
; -5.192 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.127      ; 6.306      ;
; -5.191 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_18|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.315      ;
; -5.190 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[20]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.049     ; 6.128      ;
; -5.190 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[20]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.052     ; 6.125      ;
; -5.189 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.141      ; 6.317      ;
; -5.189 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.143      ; 6.319      ;
; -5.188 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[31] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.137      ; 6.312      ;
; -5.188 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[7]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[32] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.146      ; 6.321      ;
; -5.187 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[5]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[31]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.125      ; 6.299      ;
; -5.186 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[1]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_27|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.125      ; 6.298      ;
; -5.186 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[2]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[19]  ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; -0.052     ; 6.121      ;
; -5.185 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_39|fTap_din2_reg2[0]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_28|fTap_addout_reg[33] ; BUTTON[2]    ; BUTTON[2]   ; 1.000        ; 0.138      ; 6.310      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.629 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[31] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.776      ;
; -1.594 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[31] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.741      ;
; -1.590 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[30] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.737      ;
; -1.565 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[30] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.712      ;
; -1.561 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[29] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.708      ;
; -1.526 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[29] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.673      ;
; -1.522 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[28] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.669      ;
; -1.497 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[28] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.644      ;
; -1.493 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[27] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.640      ;
; -1.458 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[27] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.605      ;
; -1.454 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[26] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.601      ;
; -1.429 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[26] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.576      ;
; -1.425 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[25] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.572      ;
; -1.390 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[25] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.537      ;
; -1.386 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[24] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.533      ;
; -1.361 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[24] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.508      ;
; -1.357 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[23] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.504      ;
; -1.322 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[23] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.469      ;
; -1.318 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[22] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.465      ;
; -1.293 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[22] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.440      ;
; -1.289 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[21] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.436      ;
; -1.254 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[21] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.401      ;
; -1.250 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[20] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.397      ;
; -1.225 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[20] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.372      ;
; -1.221 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[19] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.368      ;
; -1.186 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[19] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.333      ;
; -1.182 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[18] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.329      ;
; -1.157 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[18] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.304      ;
; -1.153 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.300      ;
; -1.118 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.265      ;
; -1.114 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[16] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.261      ;
; -1.089 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[16] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.100      ; 1.236      ;
; -1.086 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.099      ; 1.232      ;
; -1.071 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 1.028      ;
; -1.051 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.099      ; 1.197      ;
; -1.047 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.099      ; 1.193      ;
; -1.036 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.993      ;
; -1.032 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.989      ;
; -1.022 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.099      ; 1.168      ;
; -1.018 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.099      ; 1.164      ;
; -1.007 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.964      ;
; -1.003 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.960      ;
; -0.997 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.954      ;
; -0.997 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.954      ;
; -0.997 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.954      ;
; -0.997 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.954      ;
; -0.997 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.954      ;
; -0.997 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.954      ;
; -0.997 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.954      ;
; -0.997 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.954      ;
; -0.983 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.099      ; 1.129      ;
; -0.979 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.099      ; 1.125      ;
; -0.954 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.099      ; 1.100      ;
; -0.950 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.099      ; 1.096      ;
; -0.939 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.896      ;
; -0.935 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.892      ;
; -0.930 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.887      ;
; -0.930 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.887      ;
; -0.930 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.887      ;
; -0.930 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.887      ;
; -0.930 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; -0.090     ; 0.887      ;
; -0.915 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.099      ; 1.061      ;
; -0.911 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.099      ; 1.057      ;
; -0.886 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.005        ; 0.099      ; 1.032      ;
; 38.149 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.232     ; 2.301      ;
; 38.149 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.232     ; 2.301      ;
; 38.149 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.232     ; 2.301      ;
; 38.149 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.232     ; 2.301      ;
; 38.149 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.232     ; 2.301      ;
; 38.149 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.232     ; 2.301      ;
; 38.149 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.232     ; 2.301      ;
; 38.149 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.232     ; 2.301      ;
; 38.149 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.232     ; 2.301      ;
; 38.149 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.232     ; 2.301      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[19] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[16] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[17] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[18] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[21] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[20] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[22] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[24] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[23] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[26] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[25] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[30] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[27] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[28] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[29] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.168 ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[31] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.042     ; 2.472      ;
; 38.235 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.233     ; 2.214      ;
; 38.235 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.233     ; 2.214      ;
; 38.235 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.233     ; 2.214      ;
; 38.235 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.233     ; 2.214      ;
; 38.235 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.233     ; 2.214      ;
; 38.235 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.233     ; 2.214      ;
; 38.235 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.233     ; 2.214      ;
; 38.235 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.233     ; 2.214      ;
; 38.235 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.233     ; 2.214      ;
; 38.235 ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 40.695       ; -0.233     ; 2.214      ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cnt_sync:inst9|CNTVAL[0]'                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                      ; Launch Clock                                                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; -1.532 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.876      ;
; -1.471 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.815      ;
; -1.469 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.813      ;
; -1.461 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.805      ;
; -1.450 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.794      ;
; -1.434 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]  ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.778      ;
; -1.399 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.132     ; 0.744      ;
; -1.387 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.731      ;
; -1.380 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]  ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.724      ;
; -1.380 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.724      ;
; -1.378 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.722      ;
; -1.377 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.132     ; 0.722      ;
; -1.376 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]  ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.720      ;
; -1.374 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]  ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.718      ;
; -1.371 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]  ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.715      ;
; -1.367 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.711      ;
; -1.363 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.707      ;
; -1.344 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[9]  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.688      ;
; -1.330 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.674      ;
; -1.329 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.673      ;
; -1.327 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]  ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.671      ;
; -1.316 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15] ; piso_shift_reg:inst|shift_reg[31]            ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.660      ;
; -1.310 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]  ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.132     ; 0.655      ;
; -1.304 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]  ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.648      ;
; -1.303 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.647      ;
; -1.300 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]  ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.644      ;
; -1.299 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15] ; piso_shift_reg:inst1|shift_reg[31]           ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.643      ;
; -1.296 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[9]  ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.640      ;
; -1.295 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]  ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.132     ; 0.640      ;
; -1.294 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]  ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.638      ;
; -1.291 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]  ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.635      ;
; -1.290 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]  ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -1.133     ; 0.634      ;
; -0.275 ; piso_shift_reg:inst1|shift_reg[24]~25                                                                                                        ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.054      ; 0.816      ;
; -0.256 ; piso_shift_reg:inst1|shift_reg[28]~9                                                                                                         ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -0.029     ; 0.714      ;
; -0.243 ; piso_shift_reg:inst1|shift_reg[23]~29                                                                                                        ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.057      ; 0.787      ;
; -0.185 ; piso_shift_reg:inst1|shift_reg[17]~53                                                                                                        ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -0.008     ; 0.664      ;
; -0.111 ; piso_shift_reg:inst1|shift_reg[19]~45                                                                                                        ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -0.017     ; 0.581      ;
; -0.100 ; piso_shift_reg:inst1|shift_reg[21]~37                                                                                                        ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.053      ; 0.640      ;
; -0.081 ; piso_shift_reg:inst1|shift_reg[25]~21                                                                                                        ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.129      ; 0.697      ;
; -0.076 ; piso_shift_reg:inst1|shift_reg[26]~17                                                                                                        ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.106      ; 0.669      ;
; -0.067 ; piso_shift_reg:inst1|shift_reg[25]~21                                                                                                        ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.129      ; 0.683      ;
; -0.060 ; piso_shift_reg:inst1|shift_reg[15]~61                                                                                                        ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.009      ; 0.556      ;
; -0.056 ; piso_shift_reg:inst1|shift_reg[26]~17                                                                                                        ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.106      ; 0.649      ;
; -0.055 ; piso_shift_reg:inst1|shift_reg[24]~25                                                                                                        ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.054      ; 0.596      ;
; -0.029 ; piso_shift_reg:inst1|shift_reg[18]~49                                                                                                        ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.062      ; 0.578      ;
; -0.019 ; piso_shift_reg:inst|shift_reg[20]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.970      ;
; -0.018 ; piso_shift_reg:inst1|shift_reg[17]~53                                                                                                        ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -0.008     ; 0.497      ;
; -0.018 ; piso_shift_reg:inst1|shift_reg[22]~33                                                                                                        ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.052      ; 0.557      ;
; -0.012 ; piso_shift_reg:inst1|shift_reg[29]~5                                                                                                         ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.059      ; 0.558      ;
; 0.005  ; piso_shift_reg:inst|shift_reg[20]~41                                                                                                         ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.146      ; 1.128      ;
; 0.020  ; piso_shift_reg:inst1|shift_reg[20]~41                                                                                                        ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.037      ; 0.504      ;
; 0.021  ; piso_shift_reg:inst1|shift_reg[20]~41                                                                                                        ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.037      ; 0.503      ;
; 0.045  ; piso_shift_reg:inst1|shift_reg[27]~13                                                                                                        ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.054      ; 0.496      ;
; 0.045  ; piso_shift_reg:inst1|shift_reg[21]~37                                                                                                        ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.053      ; 0.495      ;
; 0.047  ; piso_shift_reg:inst1|shift_reg[27]~13                                                                                                        ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.054      ; 0.494      ;
; 0.060  ; piso_shift_reg:inst1|shift_reg[19]~45                                                                                                        ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -0.017     ; 0.410      ;
; 0.064  ; piso_shift_reg:inst1|shift_reg[30]~1                                                                                                         ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.060      ; 0.483      ;
; 0.067  ; piso_shift_reg:inst1|shift_reg[21]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.035     ; 0.885      ;
; 0.067  ; piso_shift_reg:inst1|shift_reg[29]~5                                                                                                         ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.059      ; 0.479      ;
; 0.068  ; piso_shift_reg:inst1|shift_reg[28]~9                                                                                                         ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; -0.029     ; 0.390      ;
; 0.099  ; piso_shift_reg:inst1|shift_reg[28]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.035     ; 0.853      ;
; 0.102  ; piso_shift_reg:inst1|shift_reg[23]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.849      ;
; 0.130  ; piso_shift_reg:inst|shift_reg[24]~25                                                                                                         ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.049      ; 0.906      ;
; 0.134  ; piso_shift_reg:inst1|shift_reg[23]~29                                                                                                        ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.057      ; 0.410      ;
; 0.139  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.028      ; 0.876      ;
; 0.139  ; piso_shift_reg:inst1|shift_reg[22]~33                                                                                                        ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.052      ; 0.400      ;
; 0.143  ; piso_shift_reg:inst1|shift_reg[16]~57                                                                                                        ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.063      ; 0.407      ;
; 0.145  ; piso_shift_reg:inst1|shift_reg[16]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.035     ; 0.807      ;
; 0.146  ; piso_shift_reg:inst|shift_reg[19]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.035     ; 0.806      ;
; 0.146  ; piso_shift_reg:inst1|shift_reg[18]~49                                                                                                        ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.062      ; 0.403      ;
; 0.146  ; piso_shift_reg:inst1|shift_reg[16]~57                                                                                                        ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.063      ; 0.404      ;
; 0.151  ; piso_shift_reg:inst1|shift_reg[26]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.800      ;
; 0.152  ; piso_shift_reg:inst|shift_reg[23]~29                                                                                                         ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.207      ; 1.042      ;
; 0.163  ; piso_shift_reg:inst|shift_reg[19]~45                                                                                                         ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.149      ; 0.973      ;
; 0.164  ; piso_shift_reg:inst|shift_reg[28]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.787      ;
; 0.164  ; piso_shift_reg:inst|shift_reg[24]~25                                                                                                         ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.049      ; 0.872      ;
; 0.165  ; piso_shift_reg:inst|shift_reg[23]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.786      ;
; 0.165  ; piso_shift_reg:inst|shift_reg[22]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.786      ;
; 0.166  ; piso_shift_reg:inst|shift_reg[25]~21                                                                                                         ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.219      ; 1.040      ;
; 0.167  ; piso_shift_reg:inst|shift_reg[27]~13                                                                                                         ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.204      ; 1.024      ;
; 0.171  ; piso_shift_reg:inst1|shift_reg[22]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.780      ;
; 0.172  ; piso_shift_reg:inst|shift_reg[18]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.035     ; 0.780      ;
; 0.192  ; piso_shift_reg:inst|shift_reg[21]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.759      ;
; 0.197  ; piso_shift_reg:inst1|shift_reg[15]~61                                                                                                        ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.009      ; 0.299      ;
; 0.200  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.028      ; 0.815      ;
; 0.202  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.028      ; 0.813      ;
; 0.203  ; piso_shift_reg:inst|shift_reg[29]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.748      ;
; 0.204  ; piso_shift_reg:inst1|shift_reg[30]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[31]           ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.035     ; 0.748      ;
; 0.210  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.028      ; 0.805      ;
; 0.211  ; piso_shift_reg:inst|shift_reg[26]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.740      ;
; 0.215  ; piso_shift_reg:inst|shift_reg[25]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.736      ;
; 0.221  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.028      ; 0.794      ;
; 0.231  ; piso_shift_reg:inst1|shift_reg[30]~1                                                                                                         ; piso_shift_reg:inst1|shift_reg[31]           ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.500        ; 0.060      ; 0.316      ;
; 0.237  ; piso_shift_reg:inst|shift_reg[24]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.714      ;
; 0.237  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]  ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.028      ; 0.778      ;
; 0.242  ; piso_shift_reg:inst|shift_reg[17]~_emulated                                                                                                  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.035     ; 0.710      ;
; 0.244  ; piso_shift_reg:inst1|shift_reg[24]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.707      ;
; 0.248  ; piso_shift_reg:inst1|shift_reg[25]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.036     ; 0.703      ;
; 0.248  ; piso_shift_reg:inst1|shift_reg[18]~_emulated                                                                                                 ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; -0.035     ; 0.704      ;
; 0.249  ; piso_shift_reg:inst|shift_reg[22]~33                                                                                                         ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 0.152      ; 0.890      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.142  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 0.916      ; 1.356      ;
; 0.146  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 1.357      ; 1.793      ;
; 0.168  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 0.916      ; 1.330      ;
; 0.189  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 0.916      ; 1.309      ;
; 0.206  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 0.916      ; 1.292      ;
; 0.225  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 0.916      ; 1.273      ;
; 0.232  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.500        ; 0.916      ; 1.266      ;
; 0.488  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 2.761      ; 2.228      ;
; 0.488  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 2.761      ; 2.228      ;
; 0.488  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 2.761      ; 2.228      ;
; 0.488  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 2.761      ; 2.228      ;
; 0.488  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 2.761      ; 2.228      ;
; 0.488  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 2.761      ; 2.228      ;
; 0.488  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 2.761      ; 2.228      ;
; 0.666  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 0.916      ; 1.332      ;
; 0.679  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 0.916      ; 1.319      ;
; 0.691  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 2.761      ; 2.217      ;
; 0.691  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 2.761      ; 2.217      ;
; 0.691  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 2.761      ; 2.217      ;
; 0.691  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 2.761      ; 2.217      ;
; 0.691  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 2.761      ; 2.217      ;
; 0.691  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 2.761      ; 2.217      ;
; 0.691  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 2.761      ; 2.217      ;
; 0.702  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 0.916      ; 1.296      ;
; 0.709  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 0.916      ; 1.289      ;
; 0.727  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 0.916      ; 1.271      ;
; 0.735  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 1.357      ; 1.704      ;
; 0.743  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 1.000        ; 0.916      ; 1.255      ;
; 0.903  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 3.202      ; 2.254      ;
; 0.903  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 3.202      ; 2.254      ;
; 0.903  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 3.202      ; 2.254      ;
; 0.903  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 3.202      ; 2.254      ;
; 0.903  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 3.202      ; 2.254      ;
; 0.903  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 3.202      ; 2.254      ;
; 0.903  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 3.202      ; 2.254      ;
; 0.903  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 3.202      ; 2.254      ;
; 0.903  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.038        ; 3.202      ; 2.254      ;
; 1.117  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 3.202      ; 2.232      ;
; 1.117  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 3.202      ; 2.232      ;
; 1.117  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 3.202      ; 2.232      ;
; 1.117  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 3.202      ; 2.232      ;
; 1.117  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 3.202      ; 2.232      ;
; 1.117  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 3.202      ; 2.232      ;
; 1.117  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 3.202      ; 2.232      ;
; 1.117  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 3.202      ; 2.232      ;
; 1.117  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.230        ; 3.202      ; 2.232      ;
; 17.677 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.035     ; 2.275      ;
; 17.725 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.035     ; 2.227      ;
; 17.748 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.035     ; 2.204      ;
; 17.792 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.035     ; 2.160      ;
; 17.815 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.035     ; 2.137      ;
; 17.827 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.670      ;
; 17.860 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.035     ; 2.092      ;
; 17.874 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.623      ;
; 17.875 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.622      ;
; 17.880 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.035     ; 2.072      ;
; 17.888 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.609      ;
; 17.891 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.606      ;
; 17.898 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.599      ;
; 17.910 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.587      ;
; 17.917 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.580      ;
; 17.924 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.573      ;
; 17.927 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.035     ; 2.025      ;
; 17.931 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.566      ;
; 17.939 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.558      ;
; 17.942 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.555      ;
; 17.945 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.552      ;
; 17.955 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.542      ;
; 17.962 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.535      ;
; 17.965 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.532      ;
; 17.966 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.531      ;
; 17.980 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.517      ;
; 17.981 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.516      ;
; 17.988 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.509      ;
; 17.991 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.506      ;
; 17.998 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.499      ;
; 18.006 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.491      ;
; 18.010 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.487      ;
; 18.012 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.485      ;
; 18.022 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.475      ;
; 18.029 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.468      ;
; 18.030 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.467      ;
; 18.037 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.460      ;
; 18.047 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.450      ;
; 18.048 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.449      ;
; 18.055 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.442      ;
; 18.058 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.439      ;
; 18.061 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.436      ;
; 18.065 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.432      ;
; 18.074 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.423      ;
; 18.077 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.420      ;
; 18.077 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.420      ;
; 18.090 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.407      ;
; 18.094 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.403      ;
; 18.113 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.384      ;
; 18.114 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.383      ;
; 18.120 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.377      ;
; 18.126 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.371      ;
; 18.132 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.365      ;
; 18.133 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 20.000       ; -0.490     ; 1.364      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.418 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 3.401      ; 2.202      ;
; -1.418 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 3.401      ; 2.202      ;
; -1.418 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 3.401      ; 2.202      ;
; -1.418 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 3.401      ; 2.202      ;
; -1.418 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 3.401      ; 2.202      ;
; -1.418 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 3.401      ; 2.202      ;
; -1.418 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 3.401      ; 2.202      ;
; -1.418 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 3.401      ; 2.202      ;
; -1.418 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 3.401      ; 2.202      ;
; -1.206 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 3.401      ; 2.222      ;
; -1.206 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 3.401      ; 2.222      ;
; -1.206 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 3.401      ; 2.222      ;
; -1.206 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 3.401      ; 2.222      ;
; -1.206 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 3.401      ; 2.222      ;
; -1.206 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 3.401      ; 2.222      ;
; -1.206 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 3.401      ; 2.222      ;
; -1.206 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 3.401      ; 2.222      ;
; -1.206 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 3.401      ; 2.222      ;
; -0.974 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 2.942      ; 2.187      ;
; -0.974 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 2.942      ; 2.187      ;
; -0.974 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 2.942      ; 2.187      ;
; -0.974 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 2.942      ; 2.187      ;
; -0.974 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 2.942      ; 2.187      ;
; -0.974 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 2.942      ; 2.187      ;
; -0.974 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; 0.075        ; 2.942      ; 2.187      ;
; -0.772 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 2.942      ; 2.197      ;
; -0.772 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 2.942      ; 2.197      ;
; -0.772 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 2.942      ; 2.197      ;
; -0.772 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 2.942      ; 2.197      ;
; -0.772 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 2.942      ; 2.197      ;
; -0.772 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 2.942      ; 2.197      ;
; -0.772 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50    ; -0.117       ; 2.942      ; 2.197      ;
; -0.185 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 0.947      ; 0.981      ;
; -0.122 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 0.947      ; 1.044      ;
; -0.112 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 0.947      ; 1.054      ;
; -0.109 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 1.406      ; 1.516      ;
; -0.097 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 0.947      ; 1.069      ;
; -0.094 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 0.947      ; 1.072      ;
; 0.043  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; 0.000        ; 0.947      ; 1.209      ;
; 0.305  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.424      ;
; 0.305  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.424      ;
; 0.305  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.424      ;
; 0.306  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.425      ;
; 0.307  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.426      ;
; 0.308  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.427      ;
; 0.317  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.436      ;
; 0.413  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 0.947      ; 1.079      ;
; 0.426  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 0.947      ; 1.092      ;
; 0.441  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 0.947      ; 1.107      ;
; 0.444  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 0.947      ; 1.110      ;
; 0.454  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 1.406      ; 1.579      ;
; 0.464  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.583      ;
; 0.464  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.583      ;
; 0.465  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.584      ;
; 0.466  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.585      ;
; 0.467  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.586      ;
; 0.468  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.587      ;
; 0.469  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.588      ;
; 0.476  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 0.947      ; 1.142      ;
; 0.517  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.636      ;
; 0.517  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.636      ;
; 0.517  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.636      ;
; 0.520  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.639      ;
; 0.520  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.639      ;
; 0.530  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.649      ;
; 0.531  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.650      ;
; 0.532  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.651      ;
; 0.533  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.652      ;
; 0.534  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.653      ;
; 0.583  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.702      ;
; 0.583  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.702      ;
; 0.586  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.705      ;
; 0.590  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50    ; -0.500       ; 0.947      ; 1.256      ;
; 0.596  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.715      ;
; 0.597  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.716      ;
; 0.599  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.718      ;
; 0.649  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.768      ;
; 0.662  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.035      ; 0.781      ;
; 0.699  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.022      ; 0.805      ;
; 0.731  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 0.842      ;
; 0.737  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 0.848      ;
; 0.747  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 0.858      ;
; 0.769  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 0.880      ;
; 0.810  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 0.921      ;
; 0.813  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 0.924      ;
; 0.851  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 0.962      ;
; 0.861  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 0.972      ;
; 0.865  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 0.976      ;
; 0.883  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 0.994      ;
; 0.890  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 1.001      ;
; 0.895  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 1.006      ;
; 0.920  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 1.031      ;
; 0.923  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 1.034      ;
; 0.935  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 1.046      ;
; 0.942  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 1.053      ;
; 0.946  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; CLOCK_50                                                          ; CLOCK_50    ; 0.000        ; 0.027      ; 1.057      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cnt_sync:inst9|CNTVAL[0]'                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock                                                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; -0.875 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|serial_out               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.478      ;
; -0.870 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.484      ;
; -0.869 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[31]            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.484      ;
; -0.863 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|serial_out              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.490      ;
; -0.863 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; mux_2:inst5|out                              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.490      ;
; -0.855 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.498      ;
; -0.848 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.506      ;
; -0.848 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.506      ;
; -0.846 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.507      ;
; -0.844 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.510      ;
; -0.841 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.513      ;
; -0.839 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.514      ;
; -0.837 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.516      ;
; -0.833 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.521      ;
; -0.833 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.520      ;
; -0.831 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.523      ;
; -0.823 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.530      ;
; -0.823 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.530      ;
; -0.818 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.536      ;
; -0.809 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.544      ;
; -0.807 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[31]           ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.546      ;
; -0.806 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.547      ;
; -0.805 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.548      ;
; -0.801 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.553      ;
; -0.795 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.559      ;
; -0.794 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.560      ;
; -0.793 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.561      ;
; -0.791 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.562      ;
; -0.790 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.563      ;
; -0.780 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.573      ;
; -0.776 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.577      ;
; -0.775 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.578      ;
; -0.756 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.598      ;
; -0.724 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.630      ;
; -0.681 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.673      ;
; -0.258 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 1.596      ;
; -0.250 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.603      ;
; -0.249 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[31]            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.604      ;
; -0.248 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|serial_out               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.605      ;
; -0.245 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|serial_out              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.608      ;
; -0.245 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; mux_2:inst5|out                              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.608      ;
; -0.243 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.610      ;
; -0.240 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 1.614      ;
; -0.237 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.616      ;
; -0.234 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 1.620      ;
; -0.234 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 1.620      ;
; -0.233 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 1.621      ;
; -0.223 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 1.631      ;
; -0.217 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 1.637      ;
; -0.212 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 1.642      ;
; -0.212 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.641      ;
; -0.199 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 1.655      ;
; -0.199 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[31]           ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.654      ;
; -0.198 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.655      ;
; -0.195 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|serial_out               ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.147      ;
; -0.191 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.662      ;
; -0.190 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.153      ;
; -0.190 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 1.664      ;
; -0.189 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.153      ;
; -0.189 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 1.665      ;
; -0.189 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.664      ;
; -0.186 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.667      ;
; -0.183 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|serial_out              ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.159      ;
; -0.183 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; mux_2:inst5|out                              ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.159      ;
; -0.181 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.672      ;
; -0.178 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.675      ;
; -0.176 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.677      ;
; -0.175 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.167      ;
; -0.171 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 1.683      ;
; -0.168 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.175      ;
; -0.168 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.175      ;
; -0.167 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.686      ;
; -0.166 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.176      ;
; -0.164 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.179      ;
; -0.161 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.182      ;
; -0.160 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.693      ;
; -0.159 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.183      ;
; -0.157 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.185      ;
; -0.153 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.190      ;
; -0.153 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.189      ;
; -0.153 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.700      ;
; -0.151 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.192      ;
; -0.150 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 1.703      ;
; -0.143 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.199      ;
; -0.143 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.199      ;
; -0.140 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 1.714      ;
; -0.138 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.205      ;
; -0.129 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.213      ;
; -0.127 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.215      ;
; -0.126 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.216      ;
; -0.125 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.217      ;
; -0.121 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.222      ;
; -0.116 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|serial_out               ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.226      ;
; -0.115 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.228      ;
; -0.114 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.229      ;
; -0.113 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.230      ;
; -0.111 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.231      ;
; -0.111 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.232      ;
; -0.110 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.232      ;
; -0.110 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.232      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BUTTON[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                    ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.564 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                                         ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.264      ; 0.314      ;
; -0.040 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[9]                                                                                                                                  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.263      ; 0.837      ;
; 0.007  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[7]                                                                                                                                  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.263      ; 0.884      ;
; 0.021  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[5]                                                                                                                                  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.263      ; 0.898      ;
; 0.045  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[4]                                                                                                                                  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.263      ; 0.922      ;
; 0.067  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[6]                                                                                                                                  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.263      ; 0.944      ;
; 0.148  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.463      ; 1.225      ;
; 0.149  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[23]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.463      ; 1.226      ;
; 0.149  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[18]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.458      ; 1.221      ;
; 0.159  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[8]                                                                                                                                  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.263      ; 1.036      ;
; 0.170  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[3]                                                                                                                                  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.263      ; 1.047      ;
; 0.190  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[22]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.444      ; 1.248      ;
; 0.193  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                                         ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; BUTTON[2]                                                         ; BUTTON[2]   ; 0.000        ; 0.037      ; 0.314      ;
; 0.205  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[14]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[14]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.459      ; 1.278      ;
; 0.208  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[21]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.462      ; 1.284      ;
; 0.209  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[1]                                                                                                                                  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.263      ; 1.086      ;
; 0.215  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[20]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[20]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.261      ; 1.090      ;
; 0.222  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[18]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.463      ; 1.299      ;
; 0.226  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[19]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[19]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.262      ; 1.102      ;
; 0.232  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[17]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.458      ; 1.304      ;
; 0.236  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[28]                                                                              ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10]                                                               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.265      ; 1.115      ;
; 0.236  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_addout_reg[33]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.460      ; 1.310      ;
; 0.236  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[11]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.464      ; 1.314      ;
; 0.238  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[25]                                                                              ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.267      ; 1.119      ;
; 0.239  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[18]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.463      ; 1.316      ;
; 0.239  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_addout_reg[17]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[17]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.453      ; 1.306      ;
; 0.240  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[18]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.448      ; 1.302      ;
; 0.242  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|DitherGen:u_dither_inst|pn_reg[10]                                                                                                                                      ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|DitherGen:u_dither_inst|pn_reg[6]                                                                                                                            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.263      ; 1.119      ;
; 0.244  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[26]                                                                              ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]                                                                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.267      ; 1.125      ;
; 0.247  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[22]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[22]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.262      ; 1.123      ;
; 0.247  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[19]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[19]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.448      ; 1.309      ;
; 0.248  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[21]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.468      ; 1.330      ;
; 0.250  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[20]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[20]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.279      ; 1.143      ;
; 0.250  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|dither_reg[2]                                                                                                                                                           ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[0]                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.263      ; 1.127      ;
; 0.252  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[21]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.456      ; 1.322      ;
; 0.253  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg2[2]                            ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[2]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.268      ; 1.135      ;
; 0.255  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_din1_reg2[12]                            ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_din1_reg1[12]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.257      ; 1.126      ;
; 0.256  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[24]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[24]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.456      ; 1.326      ;
; 0.258  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[17]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[17]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.271      ; 1.143      ;
; 0.259  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[18]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.456      ; 1.329      ;
; 0.260  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[20]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[20]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.269      ; 1.143      ;
; 0.262  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[10]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.464      ; 1.340      ;
; 0.263  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[24]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[24]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.262      ; 1.139      ;
; 0.263  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[12]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.457      ; 1.334      ;
; 0.264  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[33]                                                                              ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15]                                                               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.267      ; 1.145      ;
; 0.266  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[19]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[19]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.475      ; 1.355      ;
; 0.267  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_142 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.367      ; 1.041      ;
; 0.267  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_145 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.367      ; 1.041      ;
; 0.267  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[12]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.277      ; 1.158      ;
; 0.268  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg2[15]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[15]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.260      ; 1.142      ;
; 0.269  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[20]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[20]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.456      ; 1.339      ;
; 0.269  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_addout_reg[14]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[14]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.261      ; 1.144      ;
; 0.269  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[3]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[3]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.270      ; 1.153      ;
; 0.269  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a12                                                                      ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_din1_reg2[3]                  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.099      ; 0.982      ;
; 0.269  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_144 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.367      ; 1.043      ;
; 0.269  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_146 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.367      ; 1.043      ;
; 0.269  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.229      ; 0.905      ;
; 0.270  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_addout_reg[18]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.457      ; 1.341      ;
; 0.270  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[11]                                                                                                                                 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|SelsignRegister_reg[0]                                                                                                               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.257      ; 1.141      ;
; 0.271  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.271      ; 1.156      ;
; 0.271  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_addout_reg[16]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[17]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.439      ; 1.324      ;
; 0.272  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_addout_reg[30]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.275      ; 1.161      ;
; 0.272  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_addout_reg[24]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[24]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.264      ; 1.150      ;
; 0.272  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[23]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[23]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.269      ; 1.155      ;
; 0.272  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[17]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[19]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.468      ; 1.354      ;
; 0.272  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg2[5]                            ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[5]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.277      ; 1.163      ;
; 0.272  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_112 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.227      ; 0.906      ;
; 0.272  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[20]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.462      ; 1.348      ;
; 0.274  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_addout_reg[16]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.439      ; 1.327      ;
; 0.275  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[20]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[22]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.462      ; 1.351      ;
; 0.275  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[13]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[13]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.277      ; 1.166      ;
; 0.275  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_din1_reg2[9]                             ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_din1_reg1[9]                  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.273      ; 1.162      ;
; 0.275  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[17]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[20]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.468      ; 1.357      ;
; 0.277  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[16]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[16]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.468      ; 1.359      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_addout_reg[27]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[27]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.279      ; 1.171      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[18]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.444      ; 1.336      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a6~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[14]                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a6~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[13]                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a6~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[12]                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a6~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[11]                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a6~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[10]                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a6~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[9]                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a6~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[8]                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a6~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[7]                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a6~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[6]                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a0~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[5]                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a0~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[4]                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a0~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[3]                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a0~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[2]                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a0~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[1]                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.278  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|Lookup_Table:u_Lookup_Table|altsyncram:Mux14_rtl_0|altsyncram_bou:auto_generated|ram_block1a0~porta_address_reg0 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst|lutoutput_1[0]                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.253      ; 1.151      ;
; 0.279  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_addout_reg[31]                          ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[31]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.275      ; 1.168      ;
; 0.279  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185            ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.519      ; 1.412      ;
; 0.279  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186            ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.519      ; 1.412      ;
; 0.279  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_187            ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.519      ; 1.412      ;
; 0.280  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_addout_reg[23]                           ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[23]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.264      ; 1.158      ;
; 0.280  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185            ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.519      ; 1.413      ;
; 0.280  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[0]                            ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.275      ; 1.169      ;
; 0.280  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_185            ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[23]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.519      ; 1.413      ;
; 0.280  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accoffsete_reg[1]                                                                                                                                                       ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[0]                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]   ; -0.500       ; 1.264      ; 1.158      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.003 ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.436      ;
; 0.038  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.477      ;
; 0.144  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.583      ;
; 0.147  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.586      ;
; 0.171  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.610      ;
; 0.210  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.649      ;
; 0.213  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.652      ;
; 0.214  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.850      ;
; 0.220  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.856      ;
; 0.220  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.856      ;
; 0.220  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.856      ;
; 0.220  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.856      ;
; 0.220  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.856      ;
; 0.234  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.673      ;
; 0.237  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.676      ;
; 0.259  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.575      ;
; 0.271  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.587      ;
; 0.276  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.715      ;
; 0.279  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.718      ;
; 0.284  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.920      ;
; 0.284  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.920      ;
; 0.284  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.920      ;
; 0.284  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.920      ;
; 0.284  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.920      ;
; 0.284  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.920      ;
; 0.297  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.424      ;
; 0.297  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[15] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.424      ;
; 0.297  ; cnt_sync:inst9|CNTVAL[29] ; cnt_sync:inst9|CNTVAL[29] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.424      ;
; 0.297  ; cnt_sync:inst9|CNTVAL[31] ; cnt_sync:inst9|CNTVAL[31] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.424      ;
; 0.298  ; cnt_sync:inst9|CNTVAL[19] ; cnt_sync:inst9|CNTVAL[19] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298  ; cnt_sync:inst9|CNTVAL[11] ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298  ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[17] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298  ; cnt_sync:inst9|CNTVAL[21] ; cnt_sync:inst9|CNTVAL[21] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298  ; cnt_sync:inst9|CNTVAL[27] ; cnt_sync:inst9|CNTVAL[27] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.299  ; cnt_sync:inst9|CNTVAL[14] ; cnt_sync:inst9|CNTVAL[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299  ; cnt_sync:inst9|CNTVAL[16] ; cnt_sync:inst9|CNTVAL[16] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299  ; cnt_sync:inst9|CNTVAL[18] ; cnt_sync:inst9|CNTVAL[18] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299  ; cnt_sync:inst9|CNTVAL[22] ; cnt_sync:inst9|CNTVAL[22] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299  ; cnt_sync:inst9|CNTVAL[23] ; cnt_sync:inst9|CNTVAL[23] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299  ; cnt_sync:inst9|CNTVAL[25] ; cnt_sync:inst9|CNTVAL[25] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.300  ; cnt_sync:inst9|CNTVAL[12] ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300  ; cnt_sync:inst9|CNTVAL[20] ; cnt_sync:inst9|CNTVAL[20] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300  ; cnt_sync:inst9|CNTVAL[24] ; cnt_sync:inst9|CNTVAL[24] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300  ; cnt_sync:inst9|CNTVAL[30] ; cnt_sync:inst9|CNTVAL[30] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300  ; cnt_sync:inst9|CNTVAL[28] ; cnt_sync:inst9|CNTVAL[28] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300  ; cnt_sync:inst9|CNTVAL[10] ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.739      ;
; 0.301  ; cnt_sync:inst9|CNTVAL[26] ; cnt_sync:inst9|CNTVAL[26] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.428      ;
; 0.303  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.742      ;
; 0.305  ; cnt_sync:inst9|CNTVAL[3]  ; cnt_sync:inst9|CNTVAL[3]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305  ; cnt_sync:inst9|CNTVAL[1]  ; cnt_sync:inst9|CNTVAL[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[5]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[6]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[7]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307  ; cnt_sync:inst9|CNTVAL[2]  ; cnt_sync:inst9|CNTVAL[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[8]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[9]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[4]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.322  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.638      ;
; 0.324  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.640      ;
; 0.325  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.641      ;
; 0.334  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.650      ;
; 0.336  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.652      ;
; 0.337  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.653      ;
; 0.342  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.781      ;
; 0.345  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.784      ;
; 0.366  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.805      ;
; 0.369  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.808      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[19] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[16] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[17] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[18] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[21] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[20] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[22] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[24] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[23] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[26] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[25] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[30] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[27] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[28] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[29] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.383  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[31] ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.020      ;
; 0.387  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.703      ;
; 0.388  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.704      ;
; 0.389  ; cnt_sync:inst9|CNTVAL[5]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.705      ;
; 0.390  ; cnt_sync:inst9|CNTVAL[7]  ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.706      ;
; 0.391  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.707      ;
; 0.399  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[11] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.715      ;
; 0.400  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[13] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.716      ;
; 0.402  ; cnt_sync:inst9|CNTVAL[6]  ; cnt_sync:inst9|CNTVAL[12] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.718      ;
; 0.403  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.719      ;
; 0.404  ; cnt_sync:inst9|CNTVAL[4]  ; cnt_sync:inst9|CNTVAL[10] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.720      ;
; 0.408  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.847      ;
; 0.432  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[8]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.871      ;
; 0.435  ; cnt_sync:inst9|CNTVAL[0]  ; cnt_sync:inst9|CNTVAL[9]  ; cnt_sync:inst9|CNTVAL[0]                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.874      ;
; 0.445  ; cnt_sync:inst9|CNTVAL[15] ; cnt_sync:inst9|CNTVAL[16] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.573      ;
; 0.446  ; cnt_sync:inst9|CNTVAL[29] ; cnt_sync:inst9|CNTVAL[30] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.573      ;
; 0.446  ; cnt_sync:inst9|CNTVAL[13] ; cnt_sync:inst9|CNTVAL[14] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.573      ;
+--------+---------------------------+---------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                                    ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|accphase_reg[0]                                                                                                                                              ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.037      ; 0.314      ;
; 0.437 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[9]                                                  ; piso_shift_reg:inst|shift_reg[24]~25                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.045      ; 0.482      ;
; 0.450 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]                                                  ; piso_shift_reg:inst|shift_reg[20]~41                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.052     ; 0.398      ;
; 0.521 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]                                                  ; piso_shift_reg:inst|shift_reg[19]~45                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.055     ; 0.466      ;
; 0.525 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]                                                  ; piso_shift_reg:inst|shift_reg[21]~37                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.057     ; 0.468      ;
; 0.541 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                  ; piso_shift_reg:inst|shift_reg[22]~33                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.058     ; 0.483      ;
; 0.548 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10]                                                 ; piso_shift_reg:inst|shift_reg[25]~21                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.125     ; 0.423      ;
; 0.601 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]                                                  ; piso_shift_reg:inst|shift_reg[16]~57                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.110     ; 0.491      ;
; 0.606 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]                                                  ; piso_shift_reg:inst|shift_reg[15]~61                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.113     ; 0.493      ;
; 0.612 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]                                                  ; piso_shift_reg:inst|shift_reg[17]~53                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.113     ; 0.499      ;
; 0.624 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14]                                                 ; piso_shift_reg:inst|shift_reg[29]~5                                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.139     ; 0.485      ;
; 0.629 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12]                                                 ; piso_shift_reg:inst|shift_reg[27]~13                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.110     ; 0.519      ;
; 0.651 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13]                                                 ; piso_shift_reg:inst1|shift_reg[28]~9                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.123      ; 0.294      ;
; 0.670 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[4]                                                  ; piso_shift_reg:inst1|shift_reg[19]~45                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.111      ; 0.301      ;
; 0.684 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[2]                                                  ; piso_shift_reg:inst1|shift_reg[17]~53                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.102      ; 0.306      ;
; 0.692 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[0]                                                  ; piso_shift_reg:inst1|shift_reg[15]~61                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.085      ; 0.297      ;
; 0.717 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[9]                                                                                                         ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.036      ; 0.837      ;
; 0.724 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[5]                                                  ; piso_shift_reg:inst1|shift_reg[20]~41                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.057      ; 0.301      ;
; 0.734 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[12]                                                 ; piso_shift_reg:inst1|shift_reg[27]~13                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.040      ; 0.294      ;
; 0.737 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]                                                  ; piso_shift_reg:inst1|shift_reg[23]~29                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.037      ; 0.294      ;
; 0.738 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15]                                                 ; piso_shift_reg:inst|shift_reg[30]~1                                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.138     ; 0.600      ;
; 0.738 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[6]                                                  ; piso_shift_reg:inst1|shift_reg[21]~37                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.041      ; 0.299      ;
; 0.738 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                  ; piso_shift_reg:inst1|shift_reg[22]~33                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.042      ; 0.300      ;
; 0.744 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[14]                                                 ; piso_shift_reg:inst1|shift_reg[29]~5                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.035      ; 0.299      ;
; 0.747 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[1]                                                  ; piso_shift_reg:inst1|shift_reg[16]~57                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.031      ; 0.298      ;
; 0.752 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15]                                                 ; piso_shift_reg:inst1|shift_reg[30]~1                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.034      ; 0.306      ;
; 0.758 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]                                                  ; piso_shift_reg:inst1|shift_reg[18]~49                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.032      ; 0.310      ;
; 0.764 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[7]                                                                                                         ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.036      ; 0.884      ;
; 0.768 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11]                                                 ; piso_shift_reg:inst1|shift_reg[26]~17                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.012     ; 0.276      ;
; 0.778 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[5]                                                                                                         ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.036      ; 0.898      ;
; 0.802 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[4]                                                                                                         ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.036      ; 0.922      ;
; 0.808 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[3]                                                  ; piso_shift_reg:inst|shift_reg[18]~49                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.110     ; 0.698      ;
; 0.824 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[6]                                                                                                         ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.036      ; 0.944      ;
; 0.870 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[9]                                                  ; piso_shift_reg:inst1|shift_reg[24]~25                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; 0.040      ; 0.430      ;
; 0.871 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10]                                                 ; piso_shift_reg:inst1|shift_reg[25]~21                                                                                                                                                                      ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -0.500       ; -0.035     ; 0.356      ;
; 0.883 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[13]                                                 ; piso_shift_reg:inst|shift_reg[28]~9                                                                                                                                                                        ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.109     ; 0.774      ;
; 0.905 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.236      ; 1.225      ;
; 0.906 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[22]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[23]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.236      ; 1.226      ;
; 0.906 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[18]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.231      ; 1.221      ;
; 0.914 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]                                                  ; piso_shift_reg:inst|shift_reg[23]~29                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.113     ; 0.801      ;
; 0.916 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[8]                                                                                                         ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.036      ; 1.036      ;
; 0.921 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[11]                                                 ; piso_shift_reg:inst|shift_reg[26]~17                                                                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.109     ; 0.812      ;
; 0.927 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[3]                                                                                                         ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.036      ; 1.047      ;
; 0.947 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_4|fTap_addout_reg[22]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[22]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.217      ; 1.248      ;
; 0.962 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[14]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[14]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.232      ; 1.278      ;
; 0.963 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[20] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[20]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.043      ; 1.090      ;
; 0.965 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[21]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.235      ; 1.284      ;
; 0.966 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[1]                                                                                                         ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|AddrOverFsinRegister_reg[0]                                                                                                          ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.036      ; 1.086      ;
; 0.974 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[19] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[19]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.044      ; 1.102      ;
; 0.979 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_addout_reg[18]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_3|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.236      ; 1.299      ;
; 0.989 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[17]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[18]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.231      ; 1.304      ;
; 0.993 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[28]                                                     ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[10]                                                               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.038      ; 1.115      ;
; 0.993 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[33] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_25|fTap_addout_reg[33]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.233      ; 1.310      ;
; 0.993 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[11]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.237      ; 1.314      ;
; 0.995 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[22] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[22]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.044      ; 1.123      ;
; 0.995 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[25]                                                     ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[7]                                                                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.040      ; 1.119      ;
; 0.996 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[18] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.236      ; 1.316      ;
; 0.996 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_addout_reg[17]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[17]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.226      ; 1.306      ;
; 0.997 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[18] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.221      ; 1.302      ;
; 0.999 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|DitherGen:u_dither_inst|pn_reg[10]                                                                                                             ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|DitherGen:u_dither_inst|pn_reg[6]                                                                                                                            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.036      ; 1.119      ;
; 1.000 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[21] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.238      ; 1.322      ;
; 1.001 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[26]                                                     ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[8]                                                                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.040      ; 1.125      ;
; 1.001 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_din1_reg2[2]   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_33|fTap_din1_reg1[2]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.050      ; 1.135      ;
; 1.004 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[24] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[24]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.238      ; 1.326      ;
; 1.004 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_20|fTap_addout_reg[19] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_21|fTap_addout_reg[19]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.221      ; 1.309      ;
; 1.005 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[21]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[21]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.241      ; 1.330      ;
; 1.007 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|dither_reg[2]                                                                                                                                  ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[0]                                                                                                                       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.036      ; 1.127      ;
; 1.007 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[18] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.238      ; 1.329      ;
; 1.007 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[20]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[20]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.052      ; 1.143      ;
; 1.011 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40|fTap_addout_reg[24] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[24]                                                                   ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.044      ; 1.139      ;
; 1.012 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_din1_reg2[12]   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_din1_reg1[12]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.030      ; 1.126      ;
; 1.014 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[19] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[19]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.257      ; 1.355      ;
; 1.015 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[17]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[17]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.044      ; 1.143      ;
; 1.017 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_addout_reg[14] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[14]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.043      ; 1.144      ;
; 1.017 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_23|fTap_addout_reg[20] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_24|fTap_addout_reg[20]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.238      ; 1.339      ;
; 1.017 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[20]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[20]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.042      ; 1.143      ;
; 1.018 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_31|fTap_addout_reg[18] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_32|fTap_addout_reg[18]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.239      ; 1.341      ;
; 1.019 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[10]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.237      ; 1.340      ;
; 1.020 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[12]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.230      ; 1.334      ;
; 1.021 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|foutDly[33]                                                     ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|dout_1_re_1[15]                                                               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.040      ; 1.145      ;
; 1.024 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_142 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.140      ; 1.041      ;
; 1.024 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_145 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.140      ; 1.041      ;
; 1.024 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[12]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[12]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.050      ; 1.158      ;
; 1.025 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg2[15]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_15|fTap_din1_reg1[15]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.033      ; 1.142      ;
; 1.026 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|altshift_taps:sine_1_rtl_0|shift_taps_65m:auto_generated|altsyncram_rc81:altsyncram2|ram_block3a12                                             ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_2|fTap_din1_reg2[3]                  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; -0.128     ; 0.982      ;
; 1.026 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_34|fTap_addout_reg[3]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_35|fTap_addout_reg[3]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.043      ; 1.153      ;
; 1.026 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_144 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.140      ; 1.043      ;
; 1.026 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_146 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.140      ; 1.043      ;
; 1.026 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_186 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.002      ; 0.905      ;
; 1.027 ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|phaseIdxReg[11]                                                                                                        ; NCO_32:inst16|Subsystem:u_Subsystem|NCO:u_NCO|WaveformGen:u_Wave_inst|SelsignRegister_reg[0]                                                                                                               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.030      ; 1.141      ;
; 1.028 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg1[0]   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_din1_reg2[0]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.057      ; 1.169      ;
; 1.028 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_11|fTap_addout_reg[32] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_12|fTap_addout_reg[32]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.044      ; 1.156      ;
; 1.028 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_addout_reg[16] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[17]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.212      ; 1.324      ;
; 1.029 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_8|fTap_addout_reg[24]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[24]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.037      ; 1.150      ;
; 1.029 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_9|fTap_addout_reg[20]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[21]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.235      ; 1.348      ;
; 1.029 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_112 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.000      ; 0.906      ;
; 1.029 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_37|fTap_addout_reg[30] ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_38|fTap_addout_reg[30]               ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.048      ; 1.161      ;
; 1.029 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[23]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_7|fTap_addout_reg[23]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.042      ; 1.155      ;
; 1.029 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_5|fTap_addout_reg[17]  ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_6|fTap_addout_reg[19]                ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.241      ; 1.354      ;
; 1.029 ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_13|fTap_din1_reg2[5]   ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_14|fTap_din1_reg1[5]                 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0.000        ; 0.050      ; 1.163      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cnt_sync:inst9|CNTVAL[0]'                                                                                                                                                    ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; -0.217 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.296      ;
; -0.217 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.296      ;
; -0.217 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.296      ;
; -0.217 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.296      ;
; -0.212 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.291      ;
; -0.212 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.291      ;
; -0.212 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.291      ;
; -0.212 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.291      ;
; -0.189 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.268      ;
; -0.189 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.268      ;
; -0.184 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.263      ;
; -0.184 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.263      ;
; -0.178 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.257      ;
; -0.178 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.257      ;
; -0.178 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.257      ;
; -0.178 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.257      ;
; -0.178 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.257      ;
; -0.173 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.252      ;
; -0.173 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.252      ;
; -0.173 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.252      ;
; -0.173 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.252      ;
; -0.173 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.252      ;
; -0.162 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.241      ;
; -0.162 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.241      ;
; -0.162 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.241      ;
; -0.162 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.241      ;
; -0.159 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.238      ;
; -0.159 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.238      ;
; -0.159 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.238      ;
; -0.159 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.238      ;
; -0.159 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.238      ;
; -0.154 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.233      ;
; -0.154 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.233      ;
; -0.154 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.233      ;
; -0.154 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.233      ;
; -0.154 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.233      ;
; -0.152 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.231      ;
; -0.152 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.231      ;
; -0.152 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.231      ;
; -0.152 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.231      ;
; -0.152 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.231      ;
; -0.152 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.231      ;
; -0.152 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.231      ;
; -0.147 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.226      ;
; -0.147 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.226      ;
; -0.147 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.226      ;
; -0.147 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.226      ;
; -0.147 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.226      ;
; -0.147 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.226      ;
; -0.147 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.226      ;
; -0.134 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.213      ;
; -0.134 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.213      ;
; -0.123 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.202      ;
; -0.123 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.202      ;
; -0.123 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.202      ;
; -0.123 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.202      ;
; -0.123 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.202      ;
; -0.114 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.193      ;
; -0.114 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.193      ;
; -0.114 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.193      ;
; -0.114 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.193      ;
; -0.114 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.193      ;
; -0.114 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.193      ;
; -0.114 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.193      ;
; -0.114 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.193      ;
; -0.104 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.183      ;
; -0.104 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.183      ;
; -0.104 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.183      ;
; -0.104 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.183      ;
; -0.104 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.183      ;
; -0.097 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.176      ;
; -0.097 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.176      ;
; -0.097 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.176      ;
; -0.097 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.176      ;
; -0.097 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.176      ;
; -0.097 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.176      ;
; -0.097 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.176      ;
; -0.086 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.165      ;
; -0.086 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.165      ;
; -0.086 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.165      ;
; -0.086 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[31]            ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.165      ;
; -0.075 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.154      ;
; -0.075 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.154      ;
; -0.075 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.154      ;
; -0.075 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.154      ;
; -0.075 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.154      ;
; -0.075 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.154      ;
; -0.075 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.154      ;
; -0.075 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.154      ;
; -0.075 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.154      ;
; -0.075 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst1|shift_reg[31]           ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.154      ;
; -0.062 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.141      ;
; -0.062 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.141      ;
; -0.062 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.141      ;
; -0.062 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.141      ;
; -0.056 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.135      ;
; -0.056 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.135      ;
; -0.056 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.135      ;
; -0.056 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.135      ;
; -0.056 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; CLOCK_50     ; cnt_sync:inst9|CNTVAL[0] ; 1.000        ; 1.102      ; 2.135      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cnt_sync:inst9|CNTVAL[0]'                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                      ; Launch Clock                                                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+
; -0.378 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.976      ;
; -0.378 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.976      ;
; -0.378 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.976      ;
; -0.378 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.976      ;
; -0.378 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.976      ;
; -0.378 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 1.976      ;
; -0.377 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.976      ;
; -0.377 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.976      ;
; -0.377 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.976      ;
; -0.377 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.976      ;
; -0.377 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 1.976      ;
; -0.186 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.167      ;
; -0.186 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.167      ;
; -0.186 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.167      ;
; -0.186 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.167      ;
; -0.186 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.167      ;
; -0.186 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.167      ;
; -0.186 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.167      ;
; -0.182 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 2.172      ;
; -0.182 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 2.172      ;
; -0.182 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 2.172      ;
; -0.182 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 2.172      ;
; -0.182 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 2.172      ;
; -0.179 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.174      ;
; -0.179 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[31]            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.174      ;
; -0.167 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[27]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.186      ;
; -0.167 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[28]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.186      ;
; -0.167 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[29]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.186      ;
; -0.167 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[30]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.186      ;
; -0.167 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[31]           ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.144      ; 2.186      ;
; -0.158 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[20]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 2.196      ;
; -0.158 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[21]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 2.196      ;
; -0.158 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[22]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 2.196      ;
; -0.158 ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[23]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 2.145      ; 2.196      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.053      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.053      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.053      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.053      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.053      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 2.054      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 2.054      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 2.054      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 2.054      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 2.054      ;
; 0.200  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 2.054      ;
; 0.302  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.645      ;
; 0.302  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.645      ;
; 0.302  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.645      ;
; 0.302  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.645      ;
; 0.302  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.645      ;
; 0.302  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.645      ;
; 0.303  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.645      ;
; 0.303  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.645      ;
; 0.303  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.645      ;
; 0.303  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.645      ;
; 0.303  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.645      ;
; 0.381  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.724      ;
; 0.381  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.724      ;
; 0.381  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.724      ;
; 0.381  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.724      ;
; 0.381  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.724      ;
; 0.381  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.724      ;
; 0.382  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.724      ;
; 0.382  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.724      ;
; 0.382  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.724      ;
; 0.382  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.724      ;
; 0.382  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.724      ;
; 0.411  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[15]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.264      ;
; 0.411  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[16]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.264      ;
; 0.411  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[17]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.264      ;
; 0.411  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[18]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.264      ;
; 0.411  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[19]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.264      ;
; 0.411  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[20]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.264      ;
; 0.411  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[21]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.264      ;
; 0.416  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[22]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 2.270      ;
; 0.416  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[23]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 2.270      ;
; 0.416  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[24]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 2.270      ;
; 0.416  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[25]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 2.270      ;
; 0.416  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst1|shift_reg[26]~_emulated ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.145      ; 2.270      ;
; 0.424  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.767      ;
; 0.424  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.767      ;
; 0.424  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.767      ;
; 0.424  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.767      ;
; 0.424  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.767      ;
; 0.424  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.767      ;
; 0.425  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.767      ;
; 0.425  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.767      ;
; 0.425  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[17]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.767      ;
; 0.425  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[18]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.767      ;
; 0.425  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ; piso_shift_reg:inst|shift_reg[19]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.767      ;
; 0.430  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[30]~_emulated  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.283      ;
; 0.430  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; piso_shift_reg:inst|shift_reg[31]            ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; -0.500       ; 2.144      ; 2.283      ;
; 0.435  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[24]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.778      ;
; 0.435  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[25]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.778      ;
; 0.435  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[26]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.778      ;
; 0.435  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[27]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.778      ;
; 0.435  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[28]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.778      ;
; 0.435  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[29]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.229      ; 1.778      ;
; 0.436  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[15]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.778      ;
; 0.436  ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ; piso_shift_reg:inst|shift_reg[16]~_emulated  ; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 0.000        ; 1.228      ; 1.778      ;
+--------+-------------------------------------------------------------------+----------------------------------------------+-------------------------------------------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'BUTTON[2]'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; BUTTON[2] ; Rise       ; BUTTON[2]                                                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[15]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[16]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[17]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[18]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[19]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[20]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[21]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[22]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[23]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[24]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[25]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[26]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[27]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[28]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[29]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[30]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[31]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[32]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[33]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_1   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_10  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_102 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_103 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_104 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_105 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_106 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_107 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_108 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_109 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_11  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_112 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_113 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_114 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_115 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_116 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_117 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_118 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_119 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_12  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_120 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_121 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_122 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_123 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_124 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_125 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_126 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_127 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_128 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_129 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_13  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_130 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_131 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_132 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_133 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_134 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_135 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_136 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_137 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_138 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_139 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_14  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_140 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_141 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_142 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_143 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_144 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_145 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_146 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_147 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_148 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_149 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_15  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_150 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_151 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_152 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_153 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_154 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; BUTTON[2] ; Fall       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_155 ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                             ; Clock Edge ; Target                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[15]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[16]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[17]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[18]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[19]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[20]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[21]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[22]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[23]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[24]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[25]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[26]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[27]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[28]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[29]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[30]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[31]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[32]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[33]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_addout_reg[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg1[10]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_1   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_10  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_100 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_101 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_102 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_103 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_104 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_105 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_106 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_107 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_108 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_109 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_11  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_110 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_111 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_112 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_113 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_114 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_115 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_116 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_117 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_118 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_119 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_12  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_120 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_121 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_122 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_123 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_124 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_125 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_126 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_127 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_128 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_129 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_13  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_130 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_131 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_132 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_133 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_134 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_135 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_136 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_137 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_138 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_139 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_14  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_140 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_141 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_142 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_143 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_144 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_145 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_146 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_147 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_148 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_149 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_15  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_150 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_151 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_152 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_153 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_154 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_155 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; Rise       ; NCO_32:inst16|Subsystem:u_Subsystem|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_10|fTap_coef_reg2[10]~_Duplicate_156 ;
+--------+--------------+----------------+------------+-------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cnt_sync:inst9|CNTVAL[0]'                                                                            ;
+--------+--------------+----------------+-----------------+--------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                    ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+-----------------+--------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; mux_2:inst5|out                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|serial_out              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[15]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[16]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[17]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[18]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[19]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[20]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[21]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[22]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[23]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[24]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[25]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[26]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[27]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[28]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[29]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[30]~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[31]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|serial_out               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[15]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[16]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[17]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[18]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[19]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[20]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[21]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[22]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[23]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[24]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[25]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[26]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[27]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[28]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[29]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[30]~_emulated  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[31]            ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; mux_2:inst5|out                              ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|serial_out              ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[15]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[16]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[17]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[18]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[19]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[20]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[21]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[22]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[23]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[24]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[25]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[26]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[27]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[28]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[29]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[30]~_emulated ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst1|shift_reg[31]           ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|serial_out               ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[15]~_emulated  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[16]~_emulated  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[17]~_emulated  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[18]~_emulated  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[19]~_emulated  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[24]~_emulated  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[25]~_emulated  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[26]~_emulated  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[27]~_emulated  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[28]~_emulated  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[29]~_emulated  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[30]~_emulated  ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[31]            ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[20]~_emulated  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[21]~_emulated  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[22]~_emulated  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; piso_shift_reg:inst|shift_reg[23]~_emulated  ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|serial_out|clk                         ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[15]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[16]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[17]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[18]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[19]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[20]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[21]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[22]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[23]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[24]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[25]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[26]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[27]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[28]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[29]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[30]~_emulated|clk            ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst1|shift_reg[31]|clk                      ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst5|out|clk                                ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst|serial_out|clk                          ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst|shift_reg[15]~_emulated|clk             ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst|shift_reg[16]~_emulated|clk             ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst|shift_reg[17]~_emulated|clk             ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst|shift_reg[18]~_emulated|clk             ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst|shift_reg[19]~_emulated|clk             ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width ; cnt_sync:inst9|CNTVAL[0] ; Rise       ; inst|shift_reg[24]~_emulated|clk             ;
+--------+--------------+----------------+-----------------+--------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------+
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ;
; 9.456  ; 9.640        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ;
; 9.456  ; 9.640        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ;
; 9.456  ; 9.640        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ;
; 9.456  ; 9.640        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ;
; 9.456  ; 9.640        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ;
; 9.456  ; 9.640        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ;
; 9.456  ; 9.640        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout       ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                  ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[0]|clk                        ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[10]|clk                       ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[1]|clk                        ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[2]|clk                        ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[3]|clk                        ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[4]|clk                        ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[5]|clk                        ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[6]|clk                        ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[7]|clk                        ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]               ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                    ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                      ;
; 9.635  ; 9.635        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[11]|clk                       ;
; 9.635  ; 9.635        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[12]|clk                       ;
; 9.635  ; 9.635        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[13]|clk                       ;
; 9.635  ; 9.635        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[14]|clk                       ;
; 9.635  ; 9.635        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[15]|clk                       ;
; 9.635  ; 9.635        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[8]|clk                        ;
; 9.635  ; 9.635        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[9]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                  ;
; 10.143 ; 10.359       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ;
; 10.143 ; 10.359       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ;
; 10.143 ; 10.359       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ;
; 10.143 ; 10.359       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ;
; 10.143 ; 10.359       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ;
; 10.143 ; 10.359       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ;
; 10.143 ; 10.359       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ;
; 10.364 ; 10.364       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[11]|clk                       ;
; 10.364 ; 10.364       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[12]|clk                       ;
; 10.364 ; 10.364       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[13]|clk                       ;
; 10.364 ; 10.364       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[14]|clk                       ;
; 10.364 ; 10.364       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[15]|clk                       ;
; 10.364 ; 10.364       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[8]|clk                        ;
; 10.364 ; 10.364       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[9]|clk                        ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                    ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                      ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]               ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[0]|clk                        ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[10]|clk                       ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[1]|clk                        ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[2]|clk                        ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[3]|clk                        ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[4]|clk                        ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[5]|clk                        ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[6]|clk                        ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst19|u_GEN_LRCLK|HDL_Counter_out1[7]|clk                        ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                  ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout       ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[0]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[11] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[12] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[13] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[14] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[15] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[1]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[2]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[3]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[4]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[5]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[6]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[7]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[8]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[9]  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[10]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[11]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[12]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[13]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[14]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[15]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[16]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[17]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[18]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[19]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[20]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[21]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[22]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[23]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[24]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[25]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[26]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[27]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[28]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[29]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[30]                                               ;
; 20.131 ; 20.315       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[31]                                               ;
; 20.132 ; 20.348       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[0]                                                ;
; 20.132 ; 20.348       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[1]                                                ;
; 20.132 ; 20.348       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[2]                                                ;
; 20.132 ; 20.348       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[3]                                                ;
; 20.132 ; 20.348       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[4]                                                ;
; 20.132 ; 20.348       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[5]                                                ;
; 20.132 ; 20.348       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[6]                                                ;
; 20.132 ; 20.348       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[7]                                                ;
; 20.132 ; 20.348       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[8]                                                ;
; 20.132 ; 20.348       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[9]                                                ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[0]                                                ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[10]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[11]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[12]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[13]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[14]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[15]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[16]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[17]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[18]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[19]                                               ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[1]                                                ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[20]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[21]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[22]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[23]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[24]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[25]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[26]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[27]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[28]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[29]                                               ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[2]                                                ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[30]                                               ;
; 20.160 ; 20.376       ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[31]                                               ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[3]                                                ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[4]                                                ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[5]                                                ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[6]                                                ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[7]                                                ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[8]                                                ;
; 20.160 ; 20.344       ; 0.184          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cnt_sync:inst9|CNTVAL[9]                                                ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[10]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[11]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[12]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[13]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[14]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[15]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[16]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[17]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[18]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[19]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[20]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[21]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[22]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[23]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[24]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[25]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[26]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[27]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[28]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[29]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[30]|clk                                                    ;
; 20.311 ; 20.311       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[31]|clk                                                    ;
; 20.340 ; 20.340       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[0]|clk                                                     ;
; 20.340 ; 20.340       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[1]|clk                                                     ;
; 20.340 ; 20.340       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[2]|clk                                                     ;
; 20.340 ; 20.340       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[3]|clk                                                     ;
; 20.340 ; 20.340       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[4]|clk                                                     ;
; 20.340 ; 20.340       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[5]|clk                                                     ;
; 20.340 ; 20.340       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[6]|clk                                                     ;
; 20.340 ; 20.340       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[7]|clk                                                     ;
; 20.340 ; 20.340       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[8]|clk                                                     ;
; 20.340 ; 20.340       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst9|CNTVAL[9]|clk                                                     ;
; 20.346 ; 20.346       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.346 ; 20.346       ; 0.000          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.349 ; 20.349       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.349 ; 20.349       ; 0.000          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ; 3.124 ;       ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SDATA     ; cnt_sync:inst9|CNTVAL[0] ; 4.428 ; 4.531 ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ;       ; 3.385 ; Fall       ; cnt_sync:inst9|CNTVAL[0]                          ;
; MCLK      ; CLOCK_50                 ; 1.332 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50                 ; 4.738 ; 5.006 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50                 ;       ; 1.354 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ; 3.053 ;       ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SDATA     ; cnt_sync:inst9|CNTVAL[0] ; 4.299 ; 4.398 ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ;       ; 3.303 ; Fall       ; cnt_sync:inst9|CNTVAL[0]                          ;
; MCLK      ; CLOCK_50                 ; 1.108 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50                 ; 2.879 ; 3.095 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50                 ;       ; 1.128 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                  ;
+--------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                              ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                                   ; -12.074    ; -2.237  ; -1.035   ; -0.637  ; -3.000              ;
;  BUTTON[2]                                                         ; -10.130    ; -0.617  ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                                                          ; -0.121     ; -2.237  ; N/A      ; N/A     ; 9.444               ;
;  GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -12.074    ; 0.193   ; N/A      ; N/A     ; -2.484              ;
;  cnt_sync:inst9|CNTVAL[0]                                          ; -2.381     ; -1.409  ; -1.035   ; -0.637  ; -1.000              ;
;  inst6|altpll_component|auto_generated|pll1|clk[0]                 ; -2.734     ; -0.076  ; N/A      ; N/A     ; 20.097              ;
; Design-wide TNS                                                    ; -33934.943 ; -77.05  ; -28.849  ; -13.973 ; -6461.639           ;
;  BUTTON[2]                                                         ; -14047.531 ; -0.617  ; N/A      ; N/A     ; -3468.523           ;
;  CLOCK_50                                                          ; -0.341     ; -30.815 ; N/A      ; N/A     ; 0.000               ;
;  GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; -19755.979 ; 0.000   ; N/A      ; N/A     ; -3208.676           ;
;  cnt_sync:inst9|CNTVAL[0]                                          ; -67.420    ; -45.618 ; -28.849  ; -13.973 ; -37.000             ;
;  inst6|altpll_component|auto_generated|pll1|clk[0]                 ; -63.672    ; -0.076  ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------+------------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ; 5.275 ;       ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SDATA     ; cnt_sync:inst9|CNTVAL[0] ; 7.636 ; 7.635 ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ;       ; 5.362 ; Fall       ; cnt_sync:inst9|CNTVAL[0]                          ;
; MCLK      ; CLOCK_50                 ; 2.271 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50                 ; 8.262 ; 8.322 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50                 ;       ; 2.200 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ; 3.053 ;       ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SDATA     ; cnt_sync:inst9|CNTVAL[0] ; 4.299 ; 4.398 ; Rise       ; cnt_sync:inst9|CNTVAL[0]                          ;
; SCLK      ; cnt_sync:inst9|CNTVAL[0] ;       ; 3.303 ; Fall       ; cnt_sync:inst9|CNTVAL[0]                          ;
; MCLK      ; CLOCK_50                 ; 1.108 ;       ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; SCLK      ; CLOCK_50                 ; 2.879 ; 3.095 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
; MCLK      ; CLOCK_50                 ;       ; 1.128 ; Fall       ; inst6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDATA         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LRCK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUTTON[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDATA         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; MCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LRCK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDATA         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; MCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LRCK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; BUTTON[2]                                                         ; BUTTON[2]                                                         ; 0        ; 0        ; 0        ; 6201131  ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]                                                         ; 0        ; 0        ; 6201131  ; 0        ;
; CLOCK_50                                                          ; CLOCK_50                                                          ; 145      ; 0        ; 0        ; 0        ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; 7        ; 7        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50                                                          ; 16       ; 16       ; 0        ; 0        ;
; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0]                                          ; 0        ; 32       ; 0        ; 0        ;
; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0]                                          ; 245      ; 0        ; 0        ; 0        ;
; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0]                                          ; 38       ; 0        ; 0        ; 0        ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0]                                          ; 99       ; 67       ; 0        ; 0        ;
; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0        ; 6201147  ; 0        ; 16       ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 6201147  ; 0        ; 16       ; 0        ;
; cnt_sync:inst9|CNTVAL[0]                                          ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; 64       ; 64       ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; 1488     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; BUTTON[2]                                                         ; BUTTON[2]                                                         ; 0        ; 0        ; 0        ; 6201131  ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; BUTTON[2]                                                         ; 0        ; 0        ; 6201131  ; 0        ;
; CLOCK_50                                                          ; CLOCK_50                                                          ; 145      ; 0        ; 0        ; 0        ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; CLOCK_50                                                          ; 7        ; 7        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; CLOCK_50                                                          ; 16       ; 16       ; 0        ; 0        ;
; BUTTON[2]                                                         ; cnt_sync:inst9|CNTVAL[0]                                          ; 0        ; 32       ; 0        ; 0        ;
; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0]                                          ; 245      ; 0        ; 0        ; 0        ;
; cnt_sync:inst9|CNTVAL[0]                                          ; cnt_sync:inst9|CNTVAL[0]                                          ; 38       ; 0        ; 0        ; 0        ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0]                                          ; 99       ; 67       ; 0        ; 0        ;
; BUTTON[2]                                                         ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 0        ; 6201147  ; 0        ; 16       ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; 6201147  ; 0        ; 16       ; 0        ;
; cnt_sync:inst9|CNTVAL[0]                                          ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; 64       ; 64       ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0]                 ; 1488     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                       ;
+-------------------------------------------------------------------+--------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+--------------------------+----------+----------+----------+----------+
; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 238      ; 0        ; 0        ; 0        ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 34       ; 34       ; 0        ; 0        ;
+-------------------------------------------------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                        ;
+-------------------------------------------------------------------+--------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+--------------------------+----------+----------+----------+----------+
; CLOCK_50                                                          ; cnt_sync:inst9|CNTVAL[0] ; 238      ; 0        ; 0        ; 0        ;
; GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] ; cnt_sync:inst9|CNTVAL[0] ; 34       ; 34       ; 0        ; 0        ;
+-------------------------------------------------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 34    ; 34   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Oct 15 21:12:19 2023
Info: Command: quartus_sta i2s -c i2s
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'i2s.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 234 -multiply_by 115 -duty_cycle 50.00 -name {inst6|altpll_component|auto_generated|pll1|clk[0]} {inst6|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name BUTTON[2] BUTTON[2]
    Info (332105): create_clock -period 1.000 -name cnt_sync:inst9|CNTVAL[0] cnt_sync:inst9|CNTVAL[0]
    Info (332105): create_clock -period 1.000 -name GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.074
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.074          -19755.979 GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] 
    Info (332119):   -10.130          -14047.531 BUTTON[2] 
    Info (332119):    -2.734             -63.672 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.381             -67.420 cnt_sync:inst9|CNTVAL[0] 
    Info (332119):    -0.121              -0.341 CLOCK_50 
Info (332146): Worst-case hold slack is -2.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.237             -30.815 CLOCK_50 
    Info (332119):    -1.409             -45.618 cnt_sync:inst9|CNTVAL[0] 
    Info (332119):    -0.617              -0.617 BUTTON[2] 
    Info (332119):     0.051               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.361               0.000 GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] 
Info (332146): Worst-case recovery slack is -1.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.035             -28.849 cnt_sync:inst9|CNTVAL[0] 
Info (332146): Worst-case removal slack is -0.637
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.637             -13.504 cnt_sync:inst9|CNTVAL[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -3215.963 BUTTON[2] 
    Info (332119):    -2.484           -3208.676 GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] 
    Info (332119):    -1.000             -37.000 cnt_sync:inst9|CNTVAL[0] 
    Info (332119):     9.674               0.000 CLOCK_50 
    Info (332119):    20.102               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.732          -17663.863 GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] 
    Info (332119):    -8.868          -12197.734 BUTTON[2] 
    Info (332119):    -2.268             -52.423 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.112             -59.558 cnt_sync:inst9|CNTVAL[0] 
    Info (332119):     0.026               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.964             -27.098 CLOCK_50 
    Info (332119):    -1.269             -41.458 cnt_sync:inst9|CNTVAL[0] 
    Info (332119):    -0.576              -0.576 BUTTON[2] 
    Info (332119):    -0.076              -0.076 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.320               0.000 GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] 
Info (332146): Worst-case recovery slack is -0.814
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.814             -22.301 cnt_sync:inst9|CNTVAL[0] 
Info (332146): Worst-case removal slack is -0.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.624             -13.973 cnt_sync:inst9|CNTVAL[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -3211.676 BUTTON[2] 
    Info (332119):    -2.484           -3208.676 GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] 
    Info (332119):    -1.000             -37.000 cnt_sync:inst9|CNTVAL[0] 
    Info (332119):     9.656               0.000 CLOCK_50 
    Info (332119):    20.097               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.170          -12084.799 GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] 
    Info (332119):    -5.442           -7043.740 BUTTON[2] 
    Info (332119):    -1.629             -38.020 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.532             -43.597 cnt_sync:inst9|CNTVAL[0] 
    Info (332119):     0.142               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.418             -19.580 CLOCK_50 
    Info (332119):    -0.875             -28.542 cnt_sync:inst9|CNTVAL[0] 
    Info (332119):    -0.564              -0.604 BUTTON[2] 
    Info (332119):    -0.003              -0.003 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193               0.000 GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] 
Info (332146): Worst-case recovery slack is -0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.217              -3.995 cnt_sync:inst9|CNTVAL[0] 
Info (332146): Worst-case removal slack is -0.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.378              -8.190 cnt_sync:inst9|CNTVAL[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -3468.523 BUTTON[2] 
    Info (332119):    -1.000           -2880.000 GEN_LRCLK:inst19|GEN_LRCLK_block:u_GEN_LRCLK|HDL_Counter_out1[10] 
    Info (332119):    -1.000             -37.000 cnt_sync:inst9|CNTVAL[0] 
    Info (332119):     9.444               0.000 CLOCK_50 
    Info (332119):    20.131               0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Sun Oct 15 21:12:23 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


