# Reading pref.tcl
do {D:\CodeField\Verilog\Diamond_design\spi_lcd\sim\tb_spi_lcd_ram\tb_spi_lcd_ram.mdo}
# Loading project tb_spi_lcd_ram
# Compile of show_string_number_ctrl.v was successful.
# Compile of char_ram.v was successful.
# Compile of lcd_show_char.v was successful.
# Compile of lcd_init.v was successful.
# Compile of spi_lcd.v was successful.
# 5 compiles, 0 failed with no errors.
# vsim -L work -L pmi_work -L ovi_machxo2 spi_lcd_tb 
# Start time: 14:13:33 on Jan 18,2025
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.spi_lcd_tb
# Loading ovi_machxo2.GSR
# Loading ovi_machxo2.PUR
# Loading work.spi_lcd
# Loading work.pll
# Loading ovi_machxo2.VLO
# Loading ovi_machxo2.EHXPLLJ
# Loading work.lcd_write
# Loading work.control
# Loading work.lcd_init
# Loading work.lcd_show_char
# Loading work.char_ram
# Loading work.show_string_number_ctrl
# ** Error (suppressible): (vsim-3389) Port 'debug_led1' not found in the connected module (9th connection).
#    Time: 0 fs  Iteration: 0  Instance: /spi_lcd_tb/uut File: D:/CodeField/Verilog/Diamond_design/spi_lcd/source/spi_lcd_tb.v Line: 21
# ** Error (suppressible): (vsim-3389) Port 'debug_led2' not found in the connected module (10th connection).
#    Time: 0 fs  Iteration: 0  Instance: /spi_lcd_tb/uut File: D:/CodeField/Verilog/Diamond_design/spi_lcd/source/spi_lcd_tb.v Line: 21
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO D:\CodeField\Verilog\Diamond_design\spi_lcd\sim\tb_spi_lcd_ram\tb_spi_lcd_ram.mdo PAUSED at line 34
do {D:\CodeField\Verilog\Diamond_design\spi_lcd\sim\tb_spi_lcd_ram\tb_spi_lcd_ram.mdo}
# Compile of spi_lcd_tb.v was successful.
# vsim -L work -L pmi_work -L ovi_machxo2 spi_lcd_tb 
# Start time: 14:13:33 on Jan 18,2025
# Loading work.spi_lcd_tb
# Loading ovi_machxo2.GSR
# Loading ovi_machxo2.PUR
# Loading work.spi_lcd
# Loading work.pll
# Loading ovi_machxo2.VLO
# Loading ovi_machxo2.EHXPLLJ
# Loading work.lcd_write
# Loading work.control
# Loading work.lcd_init
# Loading work.lcd_show_char
# Loading work.char_ram
# Loading work.show_string_number_ctrl
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/ascii_num
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/cnt_length_num
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/cnt_rom_prepare
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/cnt_set_windows
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/cnt_wr_color_data
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/rom_addr
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/rom_q
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/data
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/show_char_flag
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/start_x
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/start_y
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/state1_finish_flag
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/state2_finish_flag
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/state
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/temp
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Note: $stop    : D:/CodeField/Verilog/Diamond_design/spi_lcd/source/spi_lcd_tb.v(53)
#    Time: 100100 ns  Iteration: 0  Instance: /spi_lcd_tb
# Break in Module spi_lcd_tb at D:/CodeField/Verilog/Diamond_design/spi_lcd/source/spi_lcd_tb.v line 53
run
do {D:\CodeField\Verilog\Diamond_design\spi_lcd\sim\tb_spi_lcd_ram\tb_spi_lcd_ram.mdo}
# Compile of show_string_number_ctrl.v was successful.
# End time: 14:31:39 on Jan 18,2025, Elapsed time: 0:18:06
# Errors: 0, Warnings: 2
# vsim -L work -L pmi_work -L ovi_machxo2 spi_lcd_tb 
# Start time: 14:31:39 on Jan 18,2025
# Loading work.spi_lcd_tb
# Loading ovi_machxo2.GSR
# Loading ovi_machxo2.PUR
# Loading work.spi_lcd
# Loading work.pll
# Loading ovi_machxo2.VLO
# Loading ovi_machxo2.EHXPLLJ
# Loading work.lcd_write
# Loading work.control
# Loading work.lcd_init
# Loading work.lcd_show_char
# Loading work.char_ram
# Loading work.show_string_number_ctrl
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/ascii_num
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/cnt_length_num
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/cnt_rom_prepare
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/cnt_set_windows
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/cnt_wr_color_data
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/data
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/rom_addr
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/rom_q
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/show_char_data
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/start_x
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/start_y
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/state
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/state1_finish_flag
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/state2_finish_flag
add wave -position insertpoint  \
sim:/spi_lcd_tb/uut/lcd_show_char_inst/temp
restart
run
# ** Note: $stop    : D:/CodeField/Verilog/Diamond_design/spi_lcd/source/spi_lcd_tb.v(53)
#    Time: 100100 ns  Iteration: 0  Instance: /spi_lcd_tb
# Break in Module spi_lcd_tb at D:/CodeField/Verilog/Diamond_design/spi_lcd/source/spi_lcd_tb.v line 53
run
