Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/sd/Trabalho_1_2024/Test_Half_Adder_isim_beh.exe -prj /home/sd/Trabalho_1_2024/Test_Half_Adder_beh.prj work.Test_Half_Adder 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/sd/Trabalho_1_2024/Half_Adder.vhd" into library work
Parsing VHDL file "/home/sd/Trabalho_1_2024/Test_Half_Adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94248 KB
Fuse CPU Usage: 1100 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture half_adder_behav of entity Half_Adder [half_adder_default]
Compiling architecture behavior of entity test_half_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/sd/Trabalho_1_2024/Test_Half_Adder_isim_beh.exe
Fuse Memory Usage: 657904 KB
Fuse CPU Usage: 1130 ms
GCC CPU Usage: 180 ms
