<h1 class="text-h2-lightblue">Schematic Design Of Transistor Level Inverter</h1>
<p></p>
<p align="justify"></p>
<p>Inverter is a logic gate, with one input and one output. Its symbol is shown below:-</p>
<p></p>
<center><img src="http://cse14-iiith.vlabs.ac.in/final-build/vlsi_images/not.jpg" /></center>
<p></p>
<p>The output of inverter is complement of the input i.e. if the input is <b>0</b>, the output will be <b>1</b> and vice-versa . The truth table for inverter is shown below:-</p>
<p></p>
<center>
<table color="#000000" border="1">
<tbody>
<tr>
<td align="center"><b>Input</b></td>
<td align="center"><b>Output</b></td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
</tr>
</tbody>
</table>
</center>
<p>The transistor level schematic of inverter can be designed in many logics,following two logics will be used for designing in the experiment<br /><br /> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<b>*</b> Complementary CMOS logic<br /> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<b>*</b> Pseudo NMOS logic</p>