
FLASH_PROGRAMMING.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054f8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  08005608  08005608  00015608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b30  08005b30  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08005b30  08005b30  00015b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b38  08005b38  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b38  08005b38  00015b38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b3c  08005b3c  00015b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08005b40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000668  20000088  08005bc4  00020088  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200006f0  08005bc4  000206f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e125  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026e7  00000000  00000000  0002e1d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d20  00000000  00000000  000308c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c40  00000000  00000000  000315e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184db  00000000  00000000  00032220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000102cf  00000000  00000000  0004a6fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008688a  00000000  00000000  0005a9ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e1254  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a08  00000000  00000000  000e12a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000088 	.word	0x20000088
 800012c:	00000000 	.word	0x00000000
 8000130:	080055f0 	.word	0x080055f0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000008c 	.word	0x2000008c
 800014c:	080055f0 	.word	0x080055f0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_uldivmod>:
 8000160:	b953      	cbnz	r3, 8000178 <__aeabi_uldivmod+0x18>
 8000162:	b94a      	cbnz	r2, 8000178 <__aeabi_uldivmod+0x18>
 8000164:	2900      	cmp	r1, #0
 8000166:	bf08      	it	eq
 8000168:	2800      	cmpeq	r0, #0
 800016a:	bf1c      	itt	ne
 800016c:	f04f 31ff 	movne.w	r1, #4294967295
 8000170:	f04f 30ff 	movne.w	r0, #4294967295
 8000174:	f000 b976 	b.w	8000464 <__aeabi_idiv0>
 8000178:	f1ad 0c08 	sub.w	ip, sp, #8
 800017c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000180:	f000 f806 	bl	8000190 <__udivmoddi4>
 8000184:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000188:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800018c:	b004      	add	sp, #16
 800018e:	4770      	bx	lr

08000190 <__udivmoddi4>:
 8000190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000194:	9e08      	ldr	r6, [sp, #32]
 8000196:	460d      	mov	r5, r1
 8000198:	4604      	mov	r4, r0
 800019a:	4688      	mov	r8, r1
 800019c:	2b00      	cmp	r3, #0
 800019e:	d14d      	bne.n	800023c <__udivmoddi4+0xac>
 80001a0:	428a      	cmp	r2, r1
 80001a2:	4694      	mov	ip, r2
 80001a4:	d968      	bls.n	8000278 <__udivmoddi4+0xe8>
 80001a6:	fab2 f282 	clz	r2, r2
 80001aa:	b152      	cbz	r2, 80001c2 <__udivmoddi4+0x32>
 80001ac:	fa01 f302 	lsl.w	r3, r1, r2
 80001b0:	f1c2 0120 	rsb	r1, r2, #32
 80001b4:	fa20 f101 	lsr.w	r1, r0, r1
 80001b8:	fa0c fc02 	lsl.w	ip, ip, r2
 80001bc:	ea41 0803 	orr.w	r8, r1, r3
 80001c0:	4094      	lsls	r4, r2
 80001c2:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001c6:	fbb8 f7f1 	udiv	r7, r8, r1
 80001ca:	fa1f fe8c 	uxth.w	lr, ip
 80001ce:	fb01 8817 	mls	r8, r1, r7, r8
 80001d2:	fb07 f00e 	mul.w	r0, r7, lr
 80001d6:	0c23      	lsrs	r3, r4, #16
 80001d8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001dc:	4298      	cmp	r0, r3
 80001de:	d90a      	bls.n	80001f6 <__udivmoddi4+0x66>
 80001e0:	eb1c 0303 	adds.w	r3, ip, r3
 80001e4:	f107 35ff 	add.w	r5, r7, #4294967295
 80001e8:	f080 811e 	bcs.w	8000428 <__udivmoddi4+0x298>
 80001ec:	4298      	cmp	r0, r3
 80001ee:	f240 811b 	bls.w	8000428 <__udivmoddi4+0x298>
 80001f2:	3f02      	subs	r7, #2
 80001f4:	4463      	add	r3, ip
 80001f6:	1a1b      	subs	r3, r3, r0
 80001f8:	fbb3 f0f1 	udiv	r0, r3, r1
 80001fc:	fb01 3310 	mls	r3, r1, r0, r3
 8000200:	fb00 fe0e 	mul.w	lr, r0, lr
 8000204:	b2a4      	uxth	r4, r4
 8000206:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800020a:	45a6      	cmp	lr, r4
 800020c:	d90a      	bls.n	8000224 <__udivmoddi4+0x94>
 800020e:	eb1c 0404 	adds.w	r4, ip, r4
 8000212:	f100 33ff 	add.w	r3, r0, #4294967295
 8000216:	f080 8109 	bcs.w	800042c <__udivmoddi4+0x29c>
 800021a:	45a6      	cmp	lr, r4
 800021c:	f240 8106 	bls.w	800042c <__udivmoddi4+0x29c>
 8000220:	4464      	add	r4, ip
 8000222:	3802      	subs	r0, #2
 8000224:	2100      	movs	r1, #0
 8000226:	eba4 040e 	sub.w	r4, r4, lr
 800022a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800022e:	b11e      	cbz	r6, 8000238 <__udivmoddi4+0xa8>
 8000230:	2300      	movs	r3, #0
 8000232:	40d4      	lsrs	r4, r2
 8000234:	e9c6 4300 	strd	r4, r3, [r6]
 8000238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800023c:	428b      	cmp	r3, r1
 800023e:	d908      	bls.n	8000252 <__udivmoddi4+0xc2>
 8000240:	2e00      	cmp	r6, #0
 8000242:	f000 80ee 	beq.w	8000422 <__udivmoddi4+0x292>
 8000246:	2100      	movs	r1, #0
 8000248:	e9c6 0500 	strd	r0, r5, [r6]
 800024c:	4608      	mov	r0, r1
 800024e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000252:	fab3 f183 	clz	r1, r3
 8000256:	2900      	cmp	r1, #0
 8000258:	d14a      	bne.n	80002f0 <__udivmoddi4+0x160>
 800025a:	42ab      	cmp	r3, r5
 800025c:	d302      	bcc.n	8000264 <__udivmoddi4+0xd4>
 800025e:	4282      	cmp	r2, r0
 8000260:	f200 80fc 	bhi.w	800045c <__udivmoddi4+0x2cc>
 8000264:	1a84      	subs	r4, r0, r2
 8000266:	eb65 0303 	sbc.w	r3, r5, r3
 800026a:	2001      	movs	r0, #1
 800026c:	4698      	mov	r8, r3
 800026e:	2e00      	cmp	r6, #0
 8000270:	d0e2      	beq.n	8000238 <__udivmoddi4+0xa8>
 8000272:	e9c6 4800 	strd	r4, r8, [r6]
 8000276:	e7df      	b.n	8000238 <__udivmoddi4+0xa8>
 8000278:	b902      	cbnz	r2, 800027c <__udivmoddi4+0xec>
 800027a:	deff      	udf	#255	; 0xff
 800027c:	fab2 f282 	clz	r2, r2
 8000280:	2a00      	cmp	r2, #0
 8000282:	f040 8091 	bne.w	80003a8 <__udivmoddi4+0x218>
 8000286:	eba1 000c 	sub.w	r0, r1, ip
 800028a:	2101      	movs	r1, #1
 800028c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000290:	fa1f fe8c 	uxth.w	lr, ip
 8000294:	fbb0 f3f7 	udiv	r3, r0, r7
 8000298:	fb07 0013 	mls	r0, r7, r3, r0
 800029c:	0c25      	lsrs	r5, r4, #16
 800029e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002a2:	fb0e f003 	mul.w	r0, lr, r3
 80002a6:	42a8      	cmp	r0, r5
 80002a8:	d908      	bls.n	80002bc <__udivmoddi4+0x12c>
 80002aa:	eb1c 0505 	adds.w	r5, ip, r5
 80002ae:	f103 38ff 	add.w	r8, r3, #4294967295
 80002b2:	d202      	bcs.n	80002ba <__udivmoddi4+0x12a>
 80002b4:	42a8      	cmp	r0, r5
 80002b6:	f200 80ce 	bhi.w	8000456 <__udivmoddi4+0x2c6>
 80002ba:	4643      	mov	r3, r8
 80002bc:	1a2d      	subs	r5, r5, r0
 80002be:	fbb5 f0f7 	udiv	r0, r5, r7
 80002c2:	fb07 5510 	mls	r5, r7, r0, r5
 80002c6:	fb0e fe00 	mul.w	lr, lr, r0
 80002ca:	b2a4      	uxth	r4, r4
 80002cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002d0:	45a6      	cmp	lr, r4
 80002d2:	d908      	bls.n	80002e6 <__udivmoddi4+0x156>
 80002d4:	eb1c 0404 	adds.w	r4, ip, r4
 80002d8:	f100 35ff 	add.w	r5, r0, #4294967295
 80002dc:	d202      	bcs.n	80002e4 <__udivmoddi4+0x154>
 80002de:	45a6      	cmp	lr, r4
 80002e0:	f200 80b6 	bhi.w	8000450 <__udivmoddi4+0x2c0>
 80002e4:	4628      	mov	r0, r5
 80002e6:	eba4 040e 	sub.w	r4, r4, lr
 80002ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80002ee:	e79e      	b.n	800022e <__udivmoddi4+0x9e>
 80002f0:	f1c1 0720 	rsb	r7, r1, #32
 80002f4:	408b      	lsls	r3, r1
 80002f6:	fa22 fc07 	lsr.w	ip, r2, r7
 80002fa:	ea4c 0c03 	orr.w	ip, ip, r3
 80002fe:	fa25 fa07 	lsr.w	sl, r5, r7
 8000302:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000306:	fbba f8f9 	udiv	r8, sl, r9
 800030a:	fa20 f307 	lsr.w	r3, r0, r7
 800030e:	fb09 aa18 	mls	sl, r9, r8, sl
 8000312:	408d      	lsls	r5, r1
 8000314:	fa1f fe8c 	uxth.w	lr, ip
 8000318:	431d      	orrs	r5, r3
 800031a:	fa00 f301 	lsl.w	r3, r0, r1
 800031e:	fb08 f00e 	mul.w	r0, r8, lr
 8000322:	0c2c      	lsrs	r4, r5, #16
 8000324:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000328:	42a0      	cmp	r0, r4
 800032a:	fa02 f201 	lsl.w	r2, r2, r1
 800032e:	d90b      	bls.n	8000348 <__udivmoddi4+0x1b8>
 8000330:	eb1c 0404 	adds.w	r4, ip, r4
 8000334:	f108 3aff 	add.w	sl, r8, #4294967295
 8000338:	f080 8088 	bcs.w	800044c <__udivmoddi4+0x2bc>
 800033c:	42a0      	cmp	r0, r4
 800033e:	f240 8085 	bls.w	800044c <__udivmoddi4+0x2bc>
 8000342:	f1a8 0802 	sub.w	r8, r8, #2
 8000346:	4464      	add	r4, ip
 8000348:	1a24      	subs	r4, r4, r0
 800034a:	fbb4 f0f9 	udiv	r0, r4, r9
 800034e:	fb09 4410 	mls	r4, r9, r0, r4
 8000352:	fb00 fe0e 	mul.w	lr, r0, lr
 8000356:	b2ad      	uxth	r5, r5
 8000358:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800035c:	45a6      	cmp	lr, r4
 800035e:	d908      	bls.n	8000372 <__udivmoddi4+0x1e2>
 8000360:	eb1c 0404 	adds.w	r4, ip, r4
 8000364:	f100 35ff 	add.w	r5, r0, #4294967295
 8000368:	d26c      	bcs.n	8000444 <__udivmoddi4+0x2b4>
 800036a:	45a6      	cmp	lr, r4
 800036c:	d96a      	bls.n	8000444 <__udivmoddi4+0x2b4>
 800036e:	3802      	subs	r0, #2
 8000370:	4464      	add	r4, ip
 8000372:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000376:	fba0 9502 	umull	r9, r5, r0, r2
 800037a:	eba4 040e 	sub.w	r4, r4, lr
 800037e:	42ac      	cmp	r4, r5
 8000380:	46c8      	mov	r8, r9
 8000382:	46ae      	mov	lr, r5
 8000384:	d356      	bcc.n	8000434 <__udivmoddi4+0x2a4>
 8000386:	d053      	beq.n	8000430 <__udivmoddi4+0x2a0>
 8000388:	2e00      	cmp	r6, #0
 800038a:	d069      	beq.n	8000460 <__udivmoddi4+0x2d0>
 800038c:	ebb3 0208 	subs.w	r2, r3, r8
 8000390:	eb64 040e 	sbc.w	r4, r4, lr
 8000394:	fa22 f301 	lsr.w	r3, r2, r1
 8000398:	fa04 f707 	lsl.w	r7, r4, r7
 800039c:	431f      	orrs	r7, r3
 800039e:	40cc      	lsrs	r4, r1
 80003a0:	e9c6 7400 	strd	r7, r4, [r6]
 80003a4:	2100      	movs	r1, #0
 80003a6:	e747      	b.n	8000238 <__udivmoddi4+0xa8>
 80003a8:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ac:	f1c2 0120 	rsb	r1, r2, #32
 80003b0:	fa25 f301 	lsr.w	r3, r5, r1
 80003b4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b8:	fa20 f101 	lsr.w	r1, r0, r1
 80003bc:	4095      	lsls	r5, r2
 80003be:	430d      	orrs	r5, r1
 80003c0:	fbb3 f1f7 	udiv	r1, r3, r7
 80003c4:	fb07 3311 	mls	r3, r7, r1, r3
 80003c8:	fa1f fe8c 	uxth.w	lr, ip
 80003cc:	0c28      	lsrs	r0, r5, #16
 80003ce:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003d2:	fb01 f30e 	mul.w	r3, r1, lr
 80003d6:	4283      	cmp	r3, r0
 80003d8:	fa04 f402 	lsl.w	r4, r4, r2
 80003dc:	d908      	bls.n	80003f0 <__udivmoddi4+0x260>
 80003de:	eb1c 0000 	adds.w	r0, ip, r0
 80003e2:	f101 38ff 	add.w	r8, r1, #4294967295
 80003e6:	d22f      	bcs.n	8000448 <__udivmoddi4+0x2b8>
 80003e8:	4283      	cmp	r3, r0
 80003ea:	d92d      	bls.n	8000448 <__udivmoddi4+0x2b8>
 80003ec:	3902      	subs	r1, #2
 80003ee:	4460      	add	r0, ip
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	fbb0 f3f7 	udiv	r3, r0, r7
 80003f6:	fb07 0013 	mls	r0, r7, r3, r0
 80003fa:	b2ad      	uxth	r5, r5
 80003fc:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000400:	fb03 f00e 	mul.w	r0, r3, lr
 8000404:	42a8      	cmp	r0, r5
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x28a>
 8000408:	eb1c 0505 	adds.w	r5, ip, r5
 800040c:	f103 38ff 	add.w	r8, r3, #4294967295
 8000410:	d216      	bcs.n	8000440 <__udivmoddi4+0x2b0>
 8000412:	42a8      	cmp	r0, r5
 8000414:	d914      	bls.n	8000440 <__udivmoddi4+0x2b0>
 8000416:	3b02      	subs	r3, #2
 8000418:	4465      	add	r5, ip
 800041a:	1a28      	subs	r0, r5, r0
 800041c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000420:	e738      	b.n	8000294 <__udivmoddi4+0x104>
 8000422:	4631      	mov	r1, r6
 8000424:	4630      	mov	r0, r6
 8000426:	e707      	b.n	8000238 <__udivmoddi4+0xa8>
 8000428:	462f      	mov	r7, r5
 800042a:	e6e4      	b.n	80001f6 <__udivmoddi4+0x66>
 800042c:	4618      	mov	r0, r3
 800042e:	e6f9      	b.n	8000224 <__udivmoddi4+0x94>
 8000430:	454b      	cmp	r3, r9
 8000432:	d2a9      	bcs.n	8000388 <__udivmoddi4+0x1f8>
 8000434:	ebb9 0802 	subs.w	r8, r9, r2
 8000438:	eb65 0e0c 	sbc.w	lr, r5, ip
 800043c:	3801      	subs	r0, #1
 800043e:	e7a3      	b.n	8000388 <__udivmoddi4+0x1f8>
 8000440:	4643      	mov	r3, r8
 8000442:	e7ea      	b.n	800041a <__udivmoddi4+0x28a>
 8000444:	4628      	mov	r0, r5
 8000446:	e794      	b.n	8000372 <__udivmoddi4+0x1e2>
 8000448:	4641      	mov	r1, r8
 800044a:	e7d1      	b.n	80003f0 <__udivmoddi4+0x260>
 800044c:	46d0      	mov	r8, sl
 800044e:	e77b      	b.n	8000348 <__udivmoddi4+0x1b8>
 8000450:	4464      	add	r4, ip
 8000452:	3802      	subs	r0, #2
 8000454:	e747      	b.n	80002e6 <__udivmoddi4+0x156>
 8000456:	3b02      	subs	r3, #2
 8000458:	4465      	add	r5, ip
 800045a:	e72f      	b.n	80002bc <__udivmoddi4+0x12c>
 800045c:	4608      	mov	r0, r1
 800045e:	e706      	b.n	800026e <__udivmoddi4+0xde>
 8000460:	4631      	mov	r1, r6
 8000462:	e6e9      	b.n	8000238 <__udivmoddi4+0xa8>

08000464 <__aeabi_idiv0>:
 8000464:	4770      	bx	lr
 8000466:	bf00      	nop

08000468 <Flash_Write_Data>:
	      to protect the FLASH memory against possible unwanted operation) *********/
	   HAL_FLASH_Lock();

	   return 0;
}
uint32_t Flash_Write_Data(uint32_t StartPageAddress, uint32_t *Data, uint16_t numberofwords) {
 8000468:	b5b0      	push	{r4, r5, r7, lr}
 800046a:	b086      	sub	sp, #24
 800046c:	af00      	add	r7, sp, #0
 800046e:	60f8      	str	r0, [r7, #12]
 8000470:	60b9      	str	r1, [r7, #8]
 8000472:	4613      	mov	r3, r2
 8000474:	80fb      	strh	r3, [r7, #6]
    //static FLASH_EraseInitTypeDef EraseInitStruct;
    //uint32_t PAGEError;
    int sofar = 0;
 8000476:	2300      	movs	r3, #0
 8000478:	617b      	str	r3, [r7, #20]

    /* Unlock the Flash to enable the flash control register access */
    HAL_FLASH_Unlock();
 800047a:	f001 ffa7 	bl	80023cc <HAL_FLASH_Unlock>
//        /* Error occurred while page erase. */
//        return HAL_FLASH_GetError();
//    }

    /* Program the user Flash area word by word */
    while (sofar < numberofwords) {
 800047e:	e01b      	b.n	80004b8 <Flash_Write_Data+0x50>
        //uint32_t reversedData = convertBigEndianToLittleEndian(Data[sofar]); // Reverse the byte order

        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, Data[sofar]) == HAL_OK) {
 8000480:	697b      	ldr	r3, [r7, #20]
 8000482:	009b      	lsls	r3, r3, #2
 8000484:	68ba      	ldr	r2, [r7, #8]
 8000486:	4413      	add	r3, r2
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	2200      	movs	r2, #0
 800048c:	461c      	mov	r4, r3
 800048e:	4615      	mov	r5, r2
 8000490:	4622      	mov	r2, r4
 8000492:	462b      	mov	r3, r5
 8000494:	68f9      	ldr	r1, [r7, #12]
 8000496:	2002      	movs	r0, #2
 8000498:	f001 ff28 	bl	80022ec <HAL_FLASH_Program>
 800049c:	4603      	mov	r3, r0
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d106      	bne.n	80004b0 <Flash_Write_Data+0x48>
            StartPageAddress += 4;
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	3304      	adds	r3, #4
 80004a6:	60fb      	str	r3, [r7, #12]
            sofar++;
 80004a8:	697b      	ldr	r3, [r7, #20]
 80004aa:	3301      	adds	r3, #1
 80004ac:	617b      	str	r3, [r7, #20]
 80004ae:	e003      	b.n	80004b8 <Flash_Write_Data+0x50>
        } else {
            /* Error occurred while writing data in Flash memory */
            return HAL_FLASH_GetError();
 80004b0:	f001 ffc2 	bl	8002438 <HAL_FLASH_GetError>
 80004b4:	4603      	mov	r3, r0
 80004b6:	e006      	b.n	80004c6 <Flash_Write_Data+0x5e>
    while (sofar < numberofwords) {
 80004b8:	88fb      	ldrh	r3, [r7, #6]
 80004ba:	697a      	ldr	r2, [r7, #20]
 80004bc:	429a      	cmp	r2, r3
 80004be:	dbdf      	blt.n	8000480 <Flash_Write_Data+0x18>
        }
    }

    /* Lock the Flash to disable the flash control register access */
    HAL_FLASH_Lock();
 80004c0:	f001 ffaa 	bl	8002418 <HAL_FLASH_Lock>

    return 0;
 80004c4:	2300      	movs	r3, #0
}
 80004c6:	4618      	mov	r0, r3
 80004c8:	3718      	adds	r7, #24
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bdb0      	pop	{r4, r5, r7, pc}

080004ce <eraseFlashRange>:

void eraseFlashRange(uint32_t startAddress, uint32_t endAddress) {
 80004ce:	b580      	push	{r7, lr}
 80004d0:	b08a      	sub	sp, #40	; 0x28
 80004d2:	af00      	add	r7, sp, #0
 80004d4:	6078      	str	r0, [r7, #4]
 80004d6:	6039      	str	r1, [r7, #0]
    FLASH_EraseInitTypeDef eraseInitStruct;
    uint32_t pageError = 0;
 80004d8:	2300      	movs	r3, #0
 80004da:	60bb      	str	r3, [r7, #8]

    // Unlock the flash memory
    HAL_FLASH_Unlock();
 80004dc:	f001 ff76 	bl	80023cc <HAL_FLASH_Unlock>

    // Get the page of the start address
    uint32_t startPage = (startAddress - FLASH_BASE) / FLASH_PAGE_SIZE;
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 80004e6:	0a9b      	lsrs	r3, r3, #10
 80004e8:	623b      	str	r3, [r7, #32]
    uint32_t endPage = (endAddress - FLASH_BASE) / FLASH_PAGE_SIZE;
 80004ea:	683b      	ldr	r3, [r7, #0]
 80004ec:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 80004f0:	0a9b      	lsrs	r3, r3, #10
 80004f2:	61fb      	str	r3, [r7, #28]

    eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80004f4:	2300      	movs	r3, #0
 80004f6:	60fb      	str	r3, [r7, #12]
    //eraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;

    for (uint32_t page = startPage; page <= endPage; ++page) {
 80004f8:	6a3b      	ldr	r3, [r7, #32]
 80004fa:	627b      	str	r3, [r7, #36]	; 0x24
 80004fc:	e011      	b.n	8000522 <eraseFlashRange+0x54>
        eraseInitStruct.PageAddress = FLASH_BASE + (page * FLASH_PAGE_SIZE);
 80004fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000500:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000504:	029b      	lsls	r3, r3, #10
 8000506:	617b      	str	r3, [r7, #20]
        eraseInitStruct.NbPages = 1;
 8000508:	2301      	movs	r3, #1
 800050a:	61bb      	str	r3, [r7, #24]

        HAL_FLASHEx_Erase(&eraseInitStruct, &pageError);
 800050c:	f107 0208 	add.w	r2, r7, #8
 8000510:	f107 030c 	add.w	r3, r7, #12
 8000514:	4611      	mov	r1, r2
 8000516:	4618      	mov	r0, r3
 8000518:	f002 f84a 	bl	80025b0 <HAL_FLASHEx_Erase>
    for (uint32_t page = startPage; page <= endPage; ++page) {
 800051c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800051e:	3301      	adds	r3, #1
 8000520:	627b      	str	r3, [r7, #36]	; 0x24
 8000522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000524:	69fb      	ldr	r3, [r7, #28]
 8000526:	429a      	cmp	r2, r3
 8000528:	d9e9      	bls.n	80004fe <eraseFlashRange+0x30>
    }

    // Lock the flash memory
    HAL_FLASH_Lock();
 800052a:	f001 ff75 	bl	8002418 <HAL_FLASH_Lock>
}
 800052e:	bf00      	nop
 8000530:	3728      	adds	r7, #40	; 0x28
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
	...

08000538 <printItvirteba>:

/**
  * @brief  The application entry point.
  * @retval int
  */
void printItvirteba(uint8_t row, uint8_t column){
 8000538:	b580      	push	{r7, lr}
 800053a:	b092      	sub	sp, #72	; 0x48
 800053c:	af00      	add	r7, sp, #0
 800053e:	4603      	mov	r3, r0
 8000540:	460a      	mov	r2, r1
 8000542:	71fb      	strb	r3, [r7, #7]
 8000544:	4613      	mov	r3, r2
 8000546:	71bb      	strb	r3, [r7, #6]
	uint8_t IGEO[8] = { I_GEO_MACRO };
 8000548:	4a68      	ldr	r2, [pc, #416]	; (80006ec <printItvirteba+0x1b4>)
 800054a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800054e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000552:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t TGEO[8] = { T_GEO_MACRO };
 8000556:	4a66      	ldr	r2, [pc, #408]	; (80006f0 <printItvirteba+0x1b8>)
 8000558:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800055c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000560:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t VGEO[8] = { V_GEO_MACRO };
 8000564:	4a63      	ldr	r2, [pc, #396]	; (80006f4 <printItvirteba+0x1bc>)
 8000566:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800056a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800056e:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t RGEO[8] = { R_GEO_MACRO };
 8000572:	4a61      	ldr	r2, [pc, #388]	; (80006f8 <printItvirteba+0x1c0>)
 8000574:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000578:	e892 0003 	ldmia.w	r2, {r0, r1}
 800057c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t tGEO[8] = { t_GEO_MACRO };
 8000580:	4a5e      	ldr	r2, [pc, #376]	; (80006fc <printItvirteba+0x1c4>)
 8000582:	f107 0320 	add.w	r3, r7, #32
 8000586:	e892 0003 	ldmia.w	r2, {r0, r1}
 800058a:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t EGEO[8] = { E_GEO_MACRO };
 800058e:	4a5c      	ldr	r2, [pc, #368]	; (8000700 <printItvirteba+0x1c8>)
 8000590:	f107 0318 	add.w	r3, r7, #24
 8000594:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000598:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t BGEO[8] = { B_GEO_MACRO };
 800059c:	4a59      	ldr	r2, [pc, #356]	; (8000704 <printItvirteba+0x1cc>)
 800059e:	f107 0310 	add.w	r3, r7, #16
 80005a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005a6:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t AGEO[8] = { A_GEO_MACRO };
 80005aa:	4a57      	ldr	r2, [pc, #348]	; (8000708 <printItvirteba+0x1d0>)
 80005ac:	f107 0308 	add.w	r3, r7, #8
 80005b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005b4:	e883 0003 	stmia.w	r3, {r0, r1}

	HD44780_Clear();
 80005b8:	f000 f9ec 	bl	8000994 <HD44780_Clear>
	HD44780_CreateSpecialChar(1, IGEO); // i
 80005bc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80005c0:	4619      	mov	r1, r3
 80005c2:	2001      	movs	r0, #1
 80005c4:	f000 fa44 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column, row);
 80005c8:	79fa      	ldrb	r2, [r7, #7]
 80005ca:	79bb      	ldrb	r3, [r7, #6]
 80005cc:	4611      	mov	r1, r2
 80005ce:	4618      	mov	r0, r3
 80005d0:	f000 f9f6 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(1);
 80005d4:	2001      	movs	r0, #1
 80005d6:	f000 fa64 	bl	8000aa2 <HD44780_PrintSpecialChar>
	HD44780_CreateSpecialChar(2, TGEO); //t
 80005da:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80005de:	4619      	mov	r1, r3
 80005e0:	2002      	movs	r0, #2
 80005e2:	f000 fa35 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+1, row);
 80005e6:	79bb      	ldrb	r3, [r7, #6]
 80005e8:	3301      	adds	r3, #1
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	79fa      	ldrb	r2, [r7, #7]
 80005ee:	4611      	mov	r1, r2
 80005f0:	4618      	mov	r0, r3
 80005f2:	f000 f9e5 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(2);
 80005f6:	2002      	movs	r0, #2
 80005f8:	f000 fa53 	bl	8000aa2 <HD44780_PrintSpecialChar>
	HD44780_CreateSpecialChar(3, VGEO);//v
 80005fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000600:	4619      	mov	r1, r3
 8000602:	2003      	movs	r0, #3
 8000604:	f000 fa24 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+2, row);
 8000608:	79bb      	ldrb	r3, [r7, #6]
 800060a:	3302      	adds	r3, #2
 800060c:	b2db      	uxtb	r3, r3
 800060e:	79fa      	ldrb	r2, [r7, #7]
 8000610:	4611      	mov	r1, r2
 8000612:	4618      	mov	r0, r3
 8000614:	f000 f9d4 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(3);
 8000618:	2003      	movs	r0, #3
 800061a:	f000 fa42 	bl	8000aa2 <HD44780_PrintSpecialChar>
	HD44780_SetCursor(column+3, row);
 800061e:	79bb      	ldrb	r3, [r7, #6]
 8000620:	3303      	adds	r3, #3
 8000622:	b2db      	uxtb	r3, r3
 8000624:	79fa      	ldrb	r2, [r7, #7]
 8000626:	4611      	mov	r1, r2
 8000628:	4618      	mov	r0, r3
 800062a:	f000 f9c9 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(1); // i
 800062e:	2001      	movs	r0, #1
 8000630:	f000 fa37 	bl	8000aa2 <HD44780_PrintSpecialChar>
	HD44780_CreateSpecialChar(5, RGEO); //r
 8000634:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000638:	4619      	mov	r1, r3
 800063a:	2005      	movs	r0, #5
 800063c:	f000 fa08 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+4, row);
 8000640:	79bb      	ldrb	r3, [r7, #6]
 8000642:	3304      	adds	r3, #4
 8000644:	b2db      	uxtb	r3, r3
 8000646:	79fa      	ldrb	r2, [r7, #7]
 8000648:	4611      	mov	r1, r2
 800064a:	4618      	mov	r0, r3
 800064c:	f000 f9b8 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(5);
 8000650:	2005      	movs	r0, #5
 8000652:	f000 fa26 	bl	8000aa2 <HD44780_PrintSpecialChar>
	HD44780_CreateSpecialChar(6, tGEO); // t
 8000656:	f107 0320 	add.w	r3, r7, #32
 800065a:	4619      	mov	r1, r3
 800065c:	2006      	movs	r0, #6
 800065e:	f000 f9f7 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+5, row);
 8000662:	79bb      	ldrb	r3, [r7, #6]
 8000664:	3305      	adds	r3, #5
 8000666:	b2db      	uxtb	r3, r3
 8000668:	79fa      	ldrb	r2, [r7, #7]
 800066a:	4611      	mov	r1, r2
 800066c:	4618      	mov	r0, r3
 800066e:	f000 f9a7 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(6);
 8000672:	2006      	movs	r0, #6
 8000674:	f000 fa15 	bl	8000aa2 <HD44780_PrintSpecialChar>
	HD44780_CreateSpecialChar(7, EGEO); //e
 8000678:	f107 0318 	add.w	r3, r7, #24
 800067c:	4619      	mov	r1, r3
 800067e:	2007      	movs	r0, #7
 8000680:	f000 f9e6 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+6, row);
 8000684:	79bb      	ldrb	r3, [r7, #6]
 8000686:	3306      	adds	r3, #6
 8000688:	b2db      	uxtb	r3, r3
 800068a:	79fa      	ldrb	r2, [r7, #7]
 800068c:	4611      	mov	r1, r2
 800068e:	4618      	mov	r0, r3
 8000690:	f000 f996 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(7);
 8000694:	2007      	movs	r0, #7
 8000696:	f000 fa04 	bl	8000aa2 <HD44780_PrintSpecialChar>
	HD44780_CreateSpecialChar(8, BGEO); //b
 800069a:	f107 0310 	add.w	r3, r7, #16
 800069e:	4619      	mov	r1, r3
 80006a0:	2008      	movs	r0, #8
 80006a2:	f000 f9d5 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+7, row);
 80006a6:	79bb      	ldrb	r3, [r7, #6]
 80006a8:	3307      	adds	r3, #7
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	79fa      	ldrb	r2, [r7, #7]
 80006ae:	4611      	mov	r1, r2
 80006b0:	4618      	mov	r0, r3
 80006b2:	f000 f985 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(8);
 80006b6:	2008      	movs	r0, #8
 80006b8:	f000 f9f3 	bl	8000aa2 <HD44780_PrintSpecialChar>
	HD44780_CreateSpecialChar(4, AGEO); //a
 80006bc:	f107 0308 	add.w	r3, r7, #8
 80006c0:	4619      	mov	r1, r3
 80006c2:	2004      	movs	r0, #4
 80006c4:	f000 f9c4 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+8, row);
 80006c8:	79bb      	ldrb	r3, [r7, #6]
 80006ca:	3308      	adds	r3, #8
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	79fa      	ldrb	r2, [r7, #7]
 80006d0:	4611      	mov	r1, r2
 80006d2:	4618      	mov	r0, r3
 80006d4:	f000 f974 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(4);
 80006d8:	2004      	movs	r0, #4
 80006da:	f000 f9e2 	bl	8000aa2 <HD44780_PrintSpecialChar>
	HD44780_PrintStr("!");
 80006de:	480b      	ldr	r0, [pc, #44]	; (800070c <printItvirteba+0x1d4>)
 80006e0:	f000 f9ec 	bl	8000abc <HD44780_PrintStr>
}
 80006e4:	bf00      	nop
 80006e6:	3748      	adds	r7, #72	; 0x48
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	0800560c 	.word	0x0800560c
 80006f0:	08005614 	.word	0x08005614
 80006f4:	0800561c 	.word	0x0800561c
 80006f8:	08005624 	.word	0x08005624
 80006fc:	0800562c 	.word	0x0800562c
 8000700:	08005634 	.word	0x08005634
 8000704:	0800563c 	.word	0x0800563c
 8000708:	08005644 	.word	0x08005644
 800070c:	08005608 	.word	0x08005608

08000710 <printAxldeba>:
	HD44780_SetCursor(column+6, row);
	HD44780_PrintSpecialChar(7);

	HD44780_PrintStr(": ");
}
void printAxldeba(uint8_t row, uint8_t column){
 8000710:	b580      	push	{r7, lr}
 8000712:	b08e      	sub	sp, #56	; 0x38
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	460a      	mov	r2, r1
 800071a:	71fb      	strb	r3, [r7, #7]
 800071c:	4613      	mov	r3, r2
 800071e:	71bb      	strb	r3, [r7, #6]
	uint8_t aGeo[8] = { A_GEO_MACRO };
 8000720:	4a53      	ldr	r2, [pc, #332]	; (8000870 <printAxldeba+0x160>)
 8000722:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000726:	e892 0003 	ldmia.w	r2, {r0, r1}
 800072a:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t xGeo[8] = { X_GEO_MACRO };
 800072e:	4a51      	ldr	r2, [pc, #324]	; (8000874 <printAxldeba+0x164>)
 8000730:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000734:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000738:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t lGeo[8] = { L_GEO_MACRO };
 800073c:	4a4e      	ldr	r2, [pc, #312]	; (8000878 <printAxldeba+0x168>)
 800073e:	f107 0320 	add.w	r3, r7, #32
 8000742:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000746:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t dGeo[8] = { D_GEO_MACRO };
 800074a:	4a4c      	ldr	r2, [pc, #304]	; (800087c <printAxldeba+0x16c>)
 800074c:	f107 0318 	add.w	r3, r7, #24
 8000750:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000754:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t eGeo[8] = { E_GEO_MACRO };
 8000758:	4a49      	ldr	r2, [pc, #292]	; (8000880 <printAxldeba+0x170>)
 800075a:	f107 0310 	add.w	r3, r7, #16
 800075e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000762:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t bGeo[8] = { B_GEO_MACRO };
 8000766:	4a47      	ldr	r2, [pc, #284]	; (8000884 <printAxldeba+0x174>)
 8000768:	f107 0308 	add.w	r3, r7, #8
 800076c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000770:	e883 0003 	stmia.w	r3, {r0, r1}


	HD44780_Clear();
 8000774:	f000 f90e 	bl	8000994 <HD44780_Clear>
	HD44780_CreateSpecialChar(1, aGeo);
 8000778:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800077c:	4619      	mov	r1, r3
 800077e:	2001      	movs	r0, #1
 8000780:	f000 f966 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column, row);
 8000784:	79fa      	ldrb	r2, [r7, #7]
 8000786:	79bb      	ldrb	r3, [r7, #6]
 8000788:	4611      	mov	r1, r2
 800078a:	4618      	mov	r0, r3
 800078c:	f000 f918 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(1);
 8000790:	2001      	movs	r0, #1
 8000792:	f000 f986 	bl	8000aa2 <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(2, xGeo);
 8000796:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800079a:	4619      	mov	r1, r3
 800079c:	2002      	movs	r0, #2
 800079e:	f000 f957 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+1, row);
 80007a2:	79bb      	ldrb	r3, [r7, #6]
 80007a4:	3301      	adds	r3, #1
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	79fa      	ldrb	r2, [r7, #7]
 80007aa:	4611      	mov	r1, r2
 80007ac:	4618      	mov	r0, r3
 80007ae:	f000 f907 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(2);
 80007b2:	2002      	movs	r0, #2
 80007b4:	f000 f975 	bl	8000aa2 <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(3, lGeo);
 80007b8:	f107 0320 	add.w	r3, r7, #32
 80007bc:	4619      	mov	r1, r3
 80007be:	2003      	movs	r0, #3
 80007c0:	f000 f946 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+2, row);
 80007c4:	79bb      	ldrb	r3, [r7, #6]
 80007c6:	3302      	adds	r3, #2
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	79fa      	ldrb	r2, [r7, #7]
 80007cc:	4611      	mov	r1, r2
 80007ce:	4618      	mov	r0, r3
 80007d0:	f000 f8f6 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(3);
 80007d4:	2003      	movs	r0, #3
 80007d6:	f000 f964 	bl	8000aa2 <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(4, dGeo);
 80007da:	f107 0318 	add.w	r3, r7, #24
 80007de:	4619      	mov	r1, r3
 80007e0:	2004      	movs	r0, #4
 80007e2:	f000 f935 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+3, row);
 80007e6:	79bb      	ldrb	r3, [r7, #6]
 80007e8:	3303      	adds	r3, #3
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	79fa      	ldrb	r2, [r7, #7]
 80007ee:	4611      	mov	r1, r2
 80007f0:	4618      	mov	r0, r3
 80007f2:	f000 f8e5 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(4);
 80007f6:	2004      	movs	r0, #4
 80007f8:	f000 f953 	bl	8000aa2 <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(5, eGeo);
 80007fc:	f107 0310 	add.w	r3, r7, #16
 8000800:	4619      	mov	r1, r3
 8000802:	2005      	movs	r0, #5
 8000804:	f000 f924 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+4, row);
 8000808:	79bb      	ldrb	r3, [r7, #6]
 800080a:	3304      	adds	r3, #4
 800080c:	b2db      	uxtb	r3, r3
 800080e:	79fa      	ldrb	r2, [r7, #7]
 8000810:	4611      	mov	r1, r2
 8000812:	4618      	mov	r0, r3
 8000814:	f000 f8d4 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(5);
 8000818:	2005      	movs	r0, #5
 800081a:	f000 f942 	bl	8000aa2 <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(6, bGeo);
 800081e:	f107 0308 	add.w	r3, r7, #8
 8000822:	4619      	mov	r1, r3
 8000824:	2006      	movs	r0, #6
 8000826:	f000 f913 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+5, row);
 800082a:	79bb      	ldrb	r3, [r7, #6]
 800082c:	3305      	adds	r3, #5
 800082e:	b2db      	uxtb	r3, r3
 8000830:	79fa      	ldrb	r2, [r7, #7]
 8000832:	4611      	mov	r1, r2
 8000834:	4618      	mov	r0, r3
 8000836:	f000 f8c3 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(6);
 800083a:	2006      	movs	r0, #6
 800083c:	f000 f931 	bl	8000aa2 <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(7, aGeo);
 8000840:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000844:	4619      	mov	r1, r3
 8000846:	2007      	movs	r0, #7
 8000848:	f000 f902 	bl	8000a50 <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+6, row);
 800084c:	79bb      	ldrb	r3, [r7, #6]
 800084e:	3306      	adds	r3, #6
 8000850:	b2db      	uxtb	r3, r3
 8000852:	79fa      	ldrb	r2, [r7, #7]
 8000854:	4611      	mov	r1, r2
 8000856:	4618      	mov	r0, r3
 8000858:	f000 f8b2 	bl	80009c0 <HD44780_SetCursor>
	HD44780_PrintSpecialChar(7);
 800085c:	2007      	movs	r0, #7
 800085e:	f000 f920 	bl	8000aa2 <HD44780_PrintSpecialChar>

	HD44780_PrintStr("!");
 8000862:	4809      	ldr	r0, [pc, #36]	; (8000888 <printAxldeba+0x178>)
 8000864:	f000 f92a 	bl	8000abc <HD44780_PrintStr>
}
 8000868:	bf00      	nop
 800086a:	3738      	adds	r7, #56	; 0x38
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	08005644 	.word	0x08005644
 8000874:	08005670 	.word	0x08005670
 8000878:	08005678 	.word	0x08005678
 800087c:	08005660 	.word	0x08005660
 8000880:	08005634 	.word	0x08005634
 8000884:	0800563c 	.word	0x0800563c
 8000888:	08005608 	.word	0x08005608

0800088c <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000896:	4a38      	ldr	r2, [pc, #224]	; (8000978 <HD44780_Init+0xec>)
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 800089c:	4b37      	ldr	r3, [pc, #220]	; (800097c <HD44780_Init+0xf0>)
 800089e:	2208      	movs	r2, #8
 80008a0:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80008a2:	4b37      	ldr	r3, [pc, #220]	; (8000980 <HD44780_Init+0xf4>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 80008a8:	4b33      	ldr	r3, [pc, #204]	; (8000978 <HD44780_Init+0xec>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d907      	bls.n	80008c0 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 80008b0:	4b33      	ldr	r3, [pc, #204]	; (8000980 <HD44780_Init+0xf4>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	f043 0308 	orr.w	r3, r3, #8
 80008b8:	b2da      	uxtb	r2, r3
 80008ba:	4b31      	ldr	r3, [pc, #196]	; (8000980 <HD44780_Init+0xf4>)
 80008bc:	701a      	strb	r2, [r3, #0]
 80008be:	e006      	b.n	80008ce <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 80008c0:	4b2f      	ldr	r3, [pc, #188]	; (8000980 <HD44780_Init+0xf4>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	f043 0304 	orr.w	r3, r3, #4
 80008c8:	b2da      	uxtb	r2, r3
 80008ca:	4b2d      	ldr	r3, [pc, #180]	; (8000980 <HD44780_Init+0xf4>)
 80008cc:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 80008ce:	f000 f993 	bl	8000bf8 <DelayInit>
  HAL_Delay(50);
 80008d2:	2032      	movs	r0, #50	; 0x32
 80008d4:	f001 fb0c 	bl	8001ef0 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 80008d8:	4b28      	ldr	r3, [pc, #160]	; (800097c <HD44780_Init+0xf0>)
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	4618      	mov	r0, r3
 80008de:	f000 f951 	bl	8000b84 <ExpanderWrite>
  HAL_Delay(1000);
 80008e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008e6:	f001 fb03 	bl	8001ef0 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 80008ea:	2030      	movs	r0, #48	; 0x30
 80008ec:	f000 f938 	bl	8000b60 <Write4Bits>
  DelayUS(4500);
 80008f0:	f241 1094 	movw	r0, #4500	; 0x1194
 80008f4:	f000 f9a8 	bl	8000c48 <DelayUS>

  Write4Bits(0x03 << 4);
 80008f8:	2030      	movs	r0, #48	; 0x30
 80008fa:	f000 f931 	bl	8000b60 <Write4Bits>
  DelayUS(4500);
 80008fe:	f241 1094 	movw	r0, #4500	; 0x1194
 8000902:	f000 f9a1 	bl	8000c48 <DelayUS>

  Write4Bits(0x03 << 4);
 8000906:	2030      	movs	r0, #48	; 0x30
 8000908:	f000 f92a 	bl	8000b60 <Write4Bits>
  DelayUS(4500);
 800090c:	f241 1094 	movw	r0, #4500	; 0x1194
 8000910:	f000 f99a 	bl	8000c48 <DelayUS>

  Write4Bits(0x02 << 4);
 8000914:	2020      	movs	r0, #32
 8000916:	f000 f923 	bl	8000b60 <Write4Bits>
  DelayUS(100);
 800091a:	2064      	movs	r0, #100	; 0x64
 800091c:	f000 f994 	bl	8000c48 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000920:	4b17      	ldr	r3, [pc, #92]	; (8000980 <HD44780_Init+0xf4>)
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	f043 0320 	orr.w	r3, r3, #32
 8000928:	b2db      	uxtb	r3, r3
 800092a:	4618      	mov	r0, r3
 800092c:	f000 f8db 	bl	8000ae6 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000930:	4b14      	ldr	r3, [pc, #80]	; (8000984 <HD44780_Init+0xf8>)
 8000932:	2204      	movs	r2, #4
 8000934:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000936:	f000 f875 	bl	8000a24 <HD44780_Display>
  HD44780_Clear();
 800093a:	f000 f82b 	bl	8000994 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800093e:	4b12      	ldr	r3, [pc, #72]	; (8000988 <HD44780_Init+0xfc>)
 8000940:	2202      	movs	r2, #2
 8000942:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000944:	4b10      	ldr	r3, [pc, #64]	; (8000988 <HD44780_Init+0xfc>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	f043 0304 	orr.w	r3, r3, #4
 800094c:	b2db      	uxtb	r3, r3
 800094e:	4618      	mov	r0, r3
 8000950:	f000 f8c9 	bl	8000ae6 <SendCommand>
  DelayUS(4500);
 8000954:	f241 1094 	movw	r0, #4500	; 0x1194
 8000958:	f000 f976 	bl	8000c48 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 800095c:	490b      	ldr	r1, [pc, #44]	; (800098c <HD44780_Init+0x100>)
 800095e:	2000      	movs	r0, #0
 8000960:	f000 f876 	bl	8000a50 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000964:	490a      	ldr	r1, [pc, #40]	; (8000990 <HD44780_Init+0x104>)
 8000966:	2001      	movs	r0, #1
 8000968:	f000 f872 	bl	8000a50 <HD44780_CreateSpecialChar>

  HD44780_Home();
 800096c:	f000 f81d 	bl	80009aa <HD44780_Home>
}
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	200000a7 	.word	0x200000a7
 800097c:	200000a8 	.word	0x200000a8
 8000980:	200000a4 	.word	0x200000a4
 8000984:	200000a5 	.word	0x200000a5
 8000988:	200000a6 	.word	0x200000a6
 800098c:	20000000 	.word	0x20000000
 8000990:	20000008 	.word	0x20000008

08000994 <HD44780_Clear>:

void HD44780_Clear()
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000998:	2001      	movs	r0, #1
 800099a:	f000 f8a4 	bl	8000ae6 <SendCommand>
  DelayUS(2000);
 800099e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80009a2:	f000 f951 	bl	8000c48 <DelayUS>
}
 80009a6:	bf00      	nop
 80009a8:	bd80      	pop	{r7, pc}

080009aa <HD44780_Home>:

void HD44780_Home()
{
 80009aa:	b580      	push	{r7, lr}
 80009ac:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 80009ae:	2002      	movs	r0, #2
 80009b0:	f000 f899 	bl	8000ae6 <SendCommand>
  DelayUS(2000);
 80009b4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80009b8:	f000 f946 	bl	8000c48 <DelayUS>
}
 80009bc:	bf00      	nop
 80009be:	bd80      	pop	{r7, pc}

080009c0 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 80009c0:	b590      	push	{r4, r7, lr}
 80009c2:	b087      	sub	sp, #28
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	4603      	mov	r3, r0
 80009c8:	460a      	mov	r2, r1
 80009ca:	71fb      	strb	r3, [r7, #7]
 80009cc:	4613      	mov	r3, r2
 80009ce:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 80009d0:	4b12      	ldr	r3, [pc, #72]	; (8000a1c <HD44780_SetCursor+0x5c>)
 80009d2:	f107 0408 	add.w	r4, r7, #8
 80009d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 80009dc:	4b10      	ldr	r3, [pc, #64]	; (8000a20 <HD44780_SetCursor+0x60>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	79ba      	ldrb	r2, [r7, #6]
 80009e2:	429a      	cmp	r2, r3
 80009e4:	d303      	bcc.n	80009ee <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 80009e6:	4b0e      	ldr	r3, [pc, #56]	; (8000a20 <HD44780_SetCursor+0x60>)
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	3b01      	subs	r3, #1
 80009ec:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 80009ee:	79bb      	ldrb	r3, [r7, #6]
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	3318      	adds	r3, #24
 80009f4:	443b      	add	r3, r7
 80009f6:	f853 3c10 	ldr.w	r3, [r3, #-16]
 80009fa:	b2da      	uxtb	r2, r3
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	4413      	add	r3, r2
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	b25b      	sxtb	r3, r3
 8000a04:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000a08:	b25b      	sxtb	r3, r3
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f000 f86a 	bl	8000ae6 <SendCommand>
}
 8000a12:	bf00      	nop
 8000a14:	371c      	adds	r7, #28
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd90      	pop	{r4, r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	080056b0 	.word	0x080056b0
 8000a20:	200000a7 	.word	0x200000a7

08000a24 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8000a28:	4b08      	ldr	r3, [pc, #32]	; (8000a4c <HD44780_Display+0x28>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	f043 0304 	orr.w	r3, r3, #4
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <HD44780_Display+0x28>)
 8000a34:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000a36:	4b05      	ldr	r3, [pc, #20]	; (8000a4c <HD44780_Display+0x28>)
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	f043 0308 	orr.w	r3, r3, #8
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	4618      	mov	r0, r3
 8000a42:	f000 f850 	bl	8000ae6 <SendCommand>
}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	200000a5 	.word	0x200000a5

08000a50 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4603      	mov	r3, r0
 8000a58:	6039      	str	r1, [r7, #0]
 8000a5a:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
 8000a5e:	f003 0307 	and.w	r3, r3, #7
 8000a62:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	00db      	lsls	r3, r3, #3
 8000a68:	b25b      	sxtb	r3, r3
 8000a6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a6e:	b25b      	sxtb	r3, r3
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	4618      	mov	r0, r3
 8000a74:	f000 f837 	bl	8000ae6 <SendCommand>
  for (int i=0; i<8; i++)
 8000a78:	2300      	movs	r3, #0
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	e009      	b.n	8000a92 <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	683a      	ldr	r2, [r7, #0]
 8000a82:	4413      	add	r3, r2
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	4618      	mov	r0, r3
 8000a88:	f000 f83b 	bl	8000b02 <SendChar>
  for (int i=0; i<8; i++)
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	2b07      	cmp	r3, #7
 8000a96:	ddf2      	ble.n	8000a7e <HD44780_CreateSpecialChar+0x2e>
  }
}
 8000a98:	bf00      	nop
 8000a9a:	bf00      	nop
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <HD44780_PrintSpecialChar>:

void HD44780_PrintSpecialChar(uint8_t index)
{
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b082      	sub	sp, #8
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	71fb      	strb	r3, [r7, #7]
  SendChar(index);
 8000aac:	79fb      	ldrb	r3, [r7, #7]
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f000 f827 	bl	8000b02 <SendChar>
}
 8000ab4:	bf00      	nop
 8000ab6:	3708      	adds	r7, #8
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}

08000abc <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8000ac4:	e006      	b.n	8000ad4 <HD44780_PrintStr+0x18>
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	1c5a      	adds	r2, r3, #1
 8000aca:	607a      	str	r2, [r7, #4]
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f000 f817 	bl	8000b02 <SendChar>
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d1f4      	bne.n	8000ac6 <HD44780_PrintStr+0xa>
}
 8000adc:	bf00      	nop
 8000ade:	bf00      	nop
 8000ae0:	3708      	adds	r7, #8
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}

08000ae6 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	b082      	sub	sp, #8
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	4603      	mov	r3, r0
 8000aee:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8000af0:	79fb      	ldrb	r3, [r7, #7]
 8000af2:	2100      	movs	r1, #0
 8000af4:	4618      	mov	r0, r3
 8000af6:	f000 f812 	bl	8000b1e <Send>
}
 8000afa:	bf00      	nop
 8000afc:	3708      	adds	r7, #8
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <SendChar>:

static void SendChar(uint8_t ch)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	b082      	sub	sp, #8
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	4603      	mov	r3, r0
 8000b0a:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8000b0c:	79fb      	ldrb	r3, [r7, #7]
 8000b0e:	2101      	movs	r1, #1
 8000b10:	4618      	mov	r0, r3
 8000b12:	f000 f804 	bl	8000b1e <Send>
}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	b084      	sub	sp, #16
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	4603      	mov	r3, r0
 8000b26:	460a      	mov	r2, r1
 8000b28:	71fb      	strb	r3, [r7, #7]
 8000b2a:	4613      	mov	r3, r2
 8000b2c:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	f023 030f 	bic.w	r3, r3, #15
 8000b34:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	011b      	lsls	r3, r3, #4
 8000b3a:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8000b3c:	7bfa      	ldrb	r2, [r7, #15]
 8000b3e:	79bb      	ldrb	r3, [r7, #6]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	4618      	mov	r0, r3
 8000b46:	f000 f80b 	bl	8000b60 <Write4Bits>
  Write4Bits((lownib)|mode);
 8000b4a:	7bba      	ldrb	r2, [r7, #14]
 8000b4c:	79bb      	ldrb	r3, [r7, #6]
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	4618      	mov	r0, r3
 8000b54:	f000 f804 	bl	8000b60 <Write4Bits>
}
 8000b58:	bf00      	nop
 8000b5a:	3710      	adds	r7, #16
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}

08000b60 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f000 f809 	bl	8000b84 <ExpanderWrite>
  PulseEnable(value);
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	4618      	mov	r0, r3
 8000b76:	f000 f821 	bl	8000bbc <PulseEnable>
}
 8000b7a:	bf00      	nop
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
	...

08000b84 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af02      	add	r7, sp, #8
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8000b8e:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <ExpanderWrite+0x30>)
 8000b90:	781a      	ldrb	r2, [r3, #0]
 8000b92:	79fb      	ldrb	r3, [r7, #7]
 8000b94:	4313      	orrs	r3, r2
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8000b9a:	f107 020f 	add.w	r2, r7, #15
 8000b9e:	230a      	movs	r3, #10
 8000ba0:	9300      	str	r3, [sp, #0]
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	214e      	movs	r1, #78	; 0x4e
 8000ba6:	4804      	ldr	r0, [pc, #16]	; (8000bb8 <ExpanderWrite+0x34>)
 8000ba8:	f002 f8a2 	bl	8002cf0 <HAL_I2C_Master_Transmit>
}
 8000bac:	bf00      	nop
 8000bae:	3710      	adds	r7, #16
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	200000a8 	.word	0x200000a8
 8000bb8:	200000ac 	.word	0x200000ac

08000bbc <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8000bc6:	79fb      	ldrb	r3, [r7, #7]
 8000bc8:	f043 0304 	orr.w	r3, r3, #4
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f7ff ffd8 	bl	8000b84 <ExpanderWrite>
  DelayUS(20);
 8000bd4:	2014      	movs	r0, #20
 8000bd6:	f000 f837 	bl	8000c48 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	f023 0304 	bic.w	r3, r3, #4
 8000be0:	b2db      	uxtb	r3, r3
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff ffce 	bl	8000b84 <ExpanderWrite>
  DelayUS(20);
 8000be8:	2014      	movs	r0, #20
 8000bea:	f000 f82d 	bl	8000c48 <DelayUS>
}
 8000bee:	bf00      	nop
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
	...

08000bf8 <DelayInit>:

static void DelayInit(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8000bfc:	4b10      	ldr	r3, [pc, #64]	; (8000c40 <DelayInit+0x48>)
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	4a0f      	ldr	r2, [pc, #60]	; (8000c40 <DelayInit+0x48>)
 8000c02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000c06:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8000c08:	4b0d      	ldr	r3, [pc, #52]	; (8000c40 <DelayInit+0x48>)
 8000c0a:	68db      	ldr	r3, [r3, #12]
 8000c0c:	4a0c      	ldr	r2, [pc, #48]	; (8000c40 <DelayInit+0x48>)
 8000c0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000c12:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000c14:	4b0b      	ldr	r3, [pc, #44]	; (8000c44 <DelayInit+0x4c>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a0a      	ldr	r2, [pc, #40]	; (8000c44 <DelayInit+0x4c>)
 8000c1a:	f023 0301 	bic.w	r3, r3, #1
 8000c1e:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000c20:	4b08      	ldr	r3, [pc, #32]	; (8000c44 <DelayInit+0x4c>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a07      	ldr	r2, [pc, #28]	; (8000c44 <DelayInit+0x4c>)
 8000c26:	f043 0301 	orr.w	r3, r3, #1
 8000c2a:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8000c2c:	4b05      	ldr	r3, [pc, #20]	; (8000c44 <DelayInit+0x4c>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8000c32:	bf00      	nop
  __ASM volatile ("NOP");
 8000c34:	bf00      	nop
  __ASM volatile ("NOP");
 8000c36:	bf00      	nop
}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bc80      	pop	{r7}
 8000c3e:	4770      	bx	lr
 8000c40:	e000edf0 	.word	0xe000edf0
 8000c44:	e0001000 	.word	0xe0001000

08000c48 <DelayUS>:

static void DelayUS(uint32_t us) {
 8000c48:	b480      	push	{r7}
 8000c4a:	b087      	sub	sp, #28
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8000c50:	4b0d      	ldr	r3, [pc, #52]	; (8000c88 <DelayUS+0x40>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a0d      	ldr	r2, [pc, #52]	; (8000c8c <DelayUS+0x44>)
 8000c56:	fba2 2303 	umull	r2, r3, r2, r3
 8000c5a:	0c9a      	lsrs	r2, r3, #18
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	fb02 f303 	mul.w	r3, r2, r3
 8000c62:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8000c64:	4b0a      	ldr	r3, [pc, #40]	; (8000c90 <DelayUS+0x48>)
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8000c6a:	4b09      	ldr	r3, [pc, #36]	; (8000c90 <DelayUS+0x48>)
 8000c6c:	685a      	ldr	r2, [r3, #4]
 8000c6e:	693b      	ldr	r3, [r7, #16]
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	697a      	ldr	r2, [r7, #20]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d8f6      	bhi.n	8000c6a <DelayUS+0x22>
}
 8000c7c:	bf00      	nop
 8000c7e:	bf00      	nop
 8000c80:	371c      	adds	r7, #28
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bc80      	pop	{r7}
 8000c86:	4770      	bx	lr
 8000c88:	20000014 	.word	0x20000014
 8000c8c:	431bde83 	.word	0x431bde83
 8000c90:	e0001000 	.word	0xe0001000

08000c94 <HAL_UART_RxCpltCallback>:
uint8_t updateChars[8]; // update char store
uint8_t MQTT_CHECK_DATA[180];
uint8_t MQTT_GOT_DATA[100];
uint8_t c; // this stores the input chars from uart to find start and the end of input data
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]

	if(flag == 0){
 8000c9c:	4b0c      	ldr	r3, [pc, #48]	; (8000cd0 <HAL_UART_RxCpltCallback+0x3c>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d110      	bne.n	8000cc6 <HAL_UART_RxCpltCallback+0x32>
		if(c != '<'){
 8000ca4:	4b0b      	ldr	r3, [pc, #44]	; (8000cd4 <HAL_UART_RxCpltCallback+0x40>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b3c      	cmp	r3, #60	; 0x3c
 8000caa:	d005      	beq.n	8000cb8 <HAL_UART_RxCpltCallback+0x24>
			HAL_UART_Receive_IT(&huart1, &c, 1);
 8000cac:	2201      	movs	r2, #1
 8000cae:	4909      	ldr	r1, [pc, #36]	; (8000cd4 <HAL_UART_RxCpltCallback+0x40>)
 8000cb0:	4809      	ldr	r0, [pc, #36]	; (8000cd8 <HAL_UART_RxCpltCallback+0x44>)
 8000cb2:	f003 f9b9 	bl	8004028 <HAL_UART_Receive_IT>
			flag = 1;
		}

	}

}
 8000cb6:	e006      	b.n	8000cc6 <HAL_UART_RxCpltCallback+0x32>
		else if(c == '<'){
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <HAL_UART_RxCpltCallback+0x40>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	2b3c      	cmp	r3, #60	; 0x3c
 8000cbe:	d102      	bne.n	8000cc6 <HAL_UART_RxCpltCallback+0x32>
			flag = 1;
 8000cc0:	4b03      	ldr	r3, [pc, #12]	; (8000cd0 <HAL_UART_RxCpltCallback+0x3c>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	701a      	strb	r2, [r3, #0]
}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	20000148 	.word	0x20000148
 8000cd4:	20000630 	.word	0x20000630
 8000cd8:	20000100 	.word	0x20000100

08000cdc <convertStringToHex>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint32_t convertStringToHex(uint8_t* str) {
 8000cdc:	b480      	push	{r7}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
    uint32_t hexValue = 0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60fb      	str	r3, [r7, #12]
    int i = 0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	60bb      	str	r3, [r7, #8]

    // Iterate over each character in the string
    while (i < 8) {
 8000cec:	e049      	b.n	8000d82 <convertStringToHex+0xa6>
        hexValue <<= 4;  // Shift left by 4 bits
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	011b      	lsls	r3, r3, #4
 8000cf2:	60fb      	str	r3, [r7, #12]

        // Convert character to hexadecimal digit
        if (str[i] >= '0' && str[i] <= '9') {
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	687a      	ldr	r2, [r7, #4]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	2b2f      	cmp	r3, #47	; 0x2f
 8000cfe:	d90f      	bls.n	8000d20 <convertStringToHex+0x44>
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	2b39      	cmp	r3, #57	; 0x39
 8000d0a:	d809      	bhi.n	8000d20 <convertStringToHex+0x44>
            hexValue |= (str[i] - '0');
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	687a      	ldr	r2, [r7, #4]
 8000d10:	4413      	add	r3, r2
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	3b30      	subs	r3, #48	; 0x30
 8000d16:	461a      	mov	r2, r3
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	e02d      	b.n	8000d7c <convertStringToHex+0xa0>
        } else if (str[i] >= 'A' && str[i] <= 'F') {
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	4413      	add	r3, r2
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	2b40      	cmp	r3, #64	; 0x40
 8000d2a:	d90f      	bls.n	8000d4c <convertStringToHex+0x70>
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	4413      	add	r3, r2
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	2b46      	cmp	r3, #70	; 0x46
 8000d36:	d809      	bhi.n	8000d4c <convertStringToHex+0x70>
            hexValue |= (str[i] - 'A' + 10);
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	687a      	ldr	r2, [r7, #4]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	3b37      	subs	r3, #55	; 0x37
 8000d42:	461a      	mov	r2, r3
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	4313      	orrs	r3, r2
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	e017      	b.n	8000d7c <convertStringToHex+0xa0>
        } else if (str[i] >= 'a' && str[i] <= 'f') {
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	687a      	ldr	r2, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	2b60      	cmp	r3, #96	; 0x60
 8000d56:	d90f      	bls.n	8000d78 <convertStringToHex+0x9c>
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	2b66      	cmp	r3, #102	; 0x66
 8000d62:	d809      	bhi.n	8000d78 <convertStringToHex+0x9c>
            hexValue |= (str[i] - 'a' + 10);
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	4413      	add	r3, r2
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	3b57      	subs	r3, #87	; 0x57
 8000d6e:	461a      	mov	r2, r3
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	e001      	b.n	8000d7c <convertStringToHex+0xa0>
        } else {
            // Invalid character, handle error
            //printf("Invalid character: %c\n", str[i]);
            return 0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	e006      	b.n	8000d8a <convertStringToHex+0xae>
        }

        i++;
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	60bb      	str	r3, [r7, #8]
    while (i < 8) {
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	2b07      	cmp	r3, #7
 8000d86:	ddb2      	ble.n	8000cee <convertStringToHex+0x12>
    }

    return hexValue;
 8000d88:	68fb      	ldr	r3, [r7, #12]
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3714      	adds	r7, #20
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc80      	pop	{r7}
 8000d92:	4770      	bx	lr

08000d94 <convertNumberToCharArray>:

char* convertNumberToCharArray(uint64_t number) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b088      	sub	sp, #32
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	e9c7 0100 	strd	r0, r1, [r7]
    // Count the number of digits in the number
    uint64_t temp = number;
 8000d9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000da2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    int numDigits = 1;
 8000da6:	2301      	movs	r3, #1
 8000da8:	617b      	str	r3, [r7, #20]
    while (temp /= 10) {
 8000daa:	e002      	b.n	8000db2 <convertNumberToCharArray+0x1e>
        numDigits++;
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	3301      	adds	r3, #1
 8000db0:	617b      	str	r3, [r7, #20]
    while (temp /= 10) {
 8000db2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000db6:	f04f 020a 	mov.w	r2, #10
 8000dba:	f04f 0300 	mov.w	r3, #0
 8000dbe:	f7ff f9cf 	bl	8000160 <__aeabi_uldivmod>
 8000dc2:	4602      	mov	r2, r0
 8000dc4:	460b      	mov	r3, r1
 8000dc6:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8000dca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	d1ec      	bne.n	8000dac <convertNumberToCharArray+0x18>
    }

    // Allocate memory for the character array (+1 for null-terminator)
    char* buffer = (char*)malloc((numDigits + 1) * sizeof(char));
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f003 fefa 	bl	8004bd0 <malloc>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	60fb      	str	r3, [r7, #12]
    if (buffer == NULL) {
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d101      	bne.n	8000dea <convertNumberToCharArray+0x56>
        // Error in memory allocation
        return NULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	e02b      	b.n	8000e42 <convertNumberToCharArray+0xae>
    }

    // Convert each digit to its corresponding character representation
    int i = numDigits - 1;
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	3b01      	subs	r3, #1
 8000dee:	613b      	str	r3, [r7, #16]
    while (number != 0) {
 8000df0:	e01d      	b.n	8000e2e <convertNumberToCharArray+0x9a>
        buffer[i--] = '0' + (number % 10);
 8000df2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000df6:	f04f 020a 	mov.w	r2, #10
 8000dfa:	f04f 0300 	mov.w	r3, #0
 8000dfe:	f7ff f9af 	bl	8000160 <__aeabi_uldivmod>
 8000e02:	b2d2      	uxtb	r2, r2
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	1e59      	subs	r1, r3, #1
 8000e08:	6139      	str	r1, [r7, #16]
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	440b      	add	r3, r1
 8000e10:	3230      	adds	r2, #48	; 0x30
 8000e12:	b2d2      	uxtb	r2, r2
 8000e14:	701a      	strb	r2, [r3, #0]
        number /= 10;
 8000e16:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000e1a:	f04f 020a 	mov.w	r2, #10
 8000e1e:	f04f 0300 	mov.w	r3, #0
 8000e22:	f7ff f99d 	bl	8000160 <__aeabi_uldivmod>
 8000e26:	4602      	mov	r2, r0
 8000e28:	460b      	mov	r3, r1
 8000e2a:	e9c7 2300 	strd	r2, r3, [r7]
    while (number != 0) {
 8000e2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	d1dd      	bne.n	8000df2 <convertNumberToCharArray+0x5e>
    }

    buffer[numDigits] = '\0'; // Null-terminate the character array
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	68fa      	ldr	r2, [r7, #12]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	701a      	strb	r2, [r3, #0]

    return buffer;
 8000e40:	68fb      	ldr	r3, [r7, #12]
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3720      	adds	r7, #32
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
	...

08000e4c <fleshArray>:
    }

    return hexValue;
}

void fleshArray(uint8_t* array) { // takes 960 bytes of data and fleshes it at start address which is defined at start
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b08c      	sub	sp, #48	; 0x30
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
        int count = 0;
 8000e54:	2300      	movs	r3, #0
 8000e56:	62fb      	str	r3, [r7, #44]	; 0x2c
        uint8_t data[8];
        uint32_t hexVal;
        uint32_t hexVals[4];

        int size = strlen((char*)array);
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f7ff f979 	bl	8000150 <strlen>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	627b      	str	r3, [r7, #36]	; 0x24

        memcpy(data, array, 8);
 8000e62:	687a      	ldr	r2, [r7, #4]
 8000e64:	f107 0318 	add.w	r3, r7, #24
 8000e68:	6810      	ldr	r0, [r2, #0]
 8000e6a:	6851      	ldr	r1, [r2, #4]
 8000e6c:	c303      	stmia	r3!, {r0, r1}
        hexVal = convertStringToHex(data);
 8000e6e:	f107 0318 	add.w	r3, r7, #24
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff ff32 	bl	8000cdc <convertStringToHex>
 8000e78:	6238      	str	r0, [r7, #32]
        hexVals[count] = hexVal;
 8000e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e7c:	009b      	lsls	r3, r3, #2
 8000e7e:	3330      	adds	r3, #48	; 0x30
 8000e80:	443b      	add	r3, r7
 8000e82:	6a3a      	ldr	r2, [r7, #32]
 8000e84:	f843 2c28 	str.w	r2, [r3, #-40]
        count++;
 8000e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	62fb      	str	r3, [r7, #44]	; 0x2c

    for (int i = 0; i < size; i++) {
 8000e8e:	2300      	movs	r3, #0
 8000e90:	62bb      	str	r3, [r7, #40]	; 0x28
 8000e92:	e033      	b.n	8000efc <fleshArray+0xb0>

        if((i+1) % 8 == 0){
 8000e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e96:	3301      	adds	r3, #1
 8000e98:	f003 0307 	and.w	r3, r3, #7
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d12a      	bne.n	8000ef6 <fleshArray+0xaa>

            memcpy(data, array + (i+1), 8);
 8000ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	441a      	add	r2, r3
 8000ea8:	f107 0318 	add.w	r3, r7, #24
 8000eac:	6810      	ldr	r0, [r2, #0]
 8000eae:	6851      	ldr	r1, [r2, #4]
 8000eb0:	c303      	stmia	r3!, {r0, r1}
            hexVal = convertStringToHex(data);
 8000eb2:	f107 0318 	add.w	r3, r7, #24
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff ff10 	bl	8000cdc <convertStringToHex>
 8000ebc:	6238      	str	r0, [r7, #32]
            hexVals[count] = hexVal;
 8000ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ec0:	009b      	lsls	r3, r3, #2
 8000ec2:	3330      	adds	r3, #48	; 0x30
 8000ec4:	443b      	add	r3, r7
 8000ec6:	6a3a      	ldr	r2, [r7, #32]
 8000ec8:	f843 2c28 	str.w	r2, [r3, #-40]

            count++;
 8000ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ece:	3301      	adds	r3, #1
 8000ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
            if(count >= 4){
 8000ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ed4:	2b03      	cmp	r3, #3
 8000ed6:	dd0e      	ble.n	8000ef6 <fleshArray+0xaa>
                //for(int i = 0; i<4; i++) printf("%08X ", hexVals[i]);
            	Flash_Write_Data(Adress,hexVals, 4);
 8000ed8:	4b0d      	ldr	r3, [pc, #52]	; (8000f10 <fleshArray+0xc4>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f107 0108 	add.w	r1, r7, #8
 8000ee0:	2204      	movs	r2, #4
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f7ff fac0 	bl	8000468 <Flash_Write_Data>

            	Adress+=16;
 8000ee8:	4b09      	ldr	r3, [pc, #36]	; (8000f10 <fleshArray+0xc4>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	3310      	adds	r3, #16
 8000eee:	4a08      	ldr	r2, [pc, #32]	; (8000f10 <fleshArray+0xc4>)
 8000ef0:	6013      	str	r3, [r2, #0]
                count = 0;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (int i = 0; i < size; i++) {
 8000ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ef8:	3301      	adds	r3, #1
 8000efa:	62bb      	str	r3, [r7, #40]	; 0x28
 8000efc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f00:	429a      	cmp	r2, r3
 8000f02:	dbc7      	blt.n	8000e94 <fleshArray+0x48>
//
        }

    }

}
 8000f04:	bf00      	nop
 8000f06:	bf00      	nop
 8000f08:	3730      	adds	r7, #48	; 0x30
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	20000010 	.word	0x20000010

08000f14 <jumpToAddress>:



void jumpToAddress(uint32_t ADDRESSTOGO){
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	  uint32_t addresstojump;

	  addresstojump = *((volatile uint32_t*)(ADDRESSTOGO + 4));
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	3304      	adds	r3, #4
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	617b      	str	r3, [r7, #20]
	  HAL_DeInit();
 8000f24:	f000 ff7a 	bl	8001e1c <HAL_DeInit>
	  HAL_RCC_DeInit();
 8000f28:	f002 fa3a 	bl	80033a0 <HAL_RCC_DeInit>
	  void (*GoToApp)(void);
	  GoToApp = (void (*) (void))addresstojump;
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	613b      	str	r3, [r7, #16]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f30:	b672      	cpsid	i
}
 8000f32:	bf00      	nop
	  __disable_irq();
	  __set_MSP(*((volatile uint32_t*)ADDRESSTOGO));
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	f383 8808 	msr	MSP, r3
}
 8000f40:	bf00      	nop
	  GoToApp();
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	4798      	blx	r3
}
 8000f46:	bf00      	nop
 8000f48:	3718      	adds	r7, #24
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <led>:

void led(uint8_t n) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < n; i++) {
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	73fb      	strb	r3, [r7, #15]
 8000f5e:	e014      	b.n	8000f8a <led+0x3a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);    // LED1 ON
 8000f60:	2200      	movs	r2, #0
 8000f62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f66:	480d      	ldr	r0, [pc, #52]	; (8000f9c <led+0x4c>)
 8000f68:	f001 fd65 	bl	8002a36 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000f6c:	2064      	movs	r0, #100	; 0x64
 8000f6e:	f000 ffbf 	bl	8001ef0 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);    // LED1 OFF
 8000f72:	2201      	movs	r2, #1
 8000f74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f78:	4808      	ldr	r0, [pc, #32]	; (8000f9c <led+0x4c>)
 8000f7a:	f001 fd5c 	bl	8002a36 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000f7e:	2064      	movs	r0, #100	; 0x64
 8000f80:	f000 ffb6 	bl	8001ef0 <HAL_Delay>
	for (uint8_t i = 0; i < n; i++) {
 8000f84:	7bfb      	ldrb	r3, [r7, #15]
 8000f86:	3301      	adds	r3, #1
 8000f88:	73fb      	strb	r3, [r7, #15]
 8000f8a:	7bfa      	ldrb	r2, [r7, #15]
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d3e6      	bcc.n	8000f60 <led+0x10>
	}
}
 8000f92:	bf00      	nop
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	40011000 	.word	0x40011000

08000fa0 <quectelInit>:

void quectelInit(){
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
	  memset(data, 0, sizeof(data));
 8000fa4:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4827      	ldr	r0, [pc, #156]	; (8001048 <quectelInit+0xa8>)
 8000fac:	f003 fe18 	bl	8004be0 <memset>

	 checkQueqtelWithNoEcho(data);
 8000fb0:	4825      	ldr	r0, [pc, #148]	; (8001048 <quectelInit+0xa8>)
 8000fb2:	f000 fbd9 	bl	8001768 <checkQueqtelWithNoEcho>
	  HD44780_PrintStr("#");
 8000fb6:	4825      	ldr	r0, [pc, #148]	; (800104c <quectelInit+0xac>)
 8000fb8:	f7ff fd80 	bl	8000abc <HD44780_PrintStr>
	  memset(data, 0, sizeof(data));
 8000fbc:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	4821      	ldr	r0, [pc, #132]	; (8001048 <quectelInit+0xa8>)
 8000fc4:	f003 fe0c 	bl	8004be0 <memset>

	 ckeckQuectelSignalWithNoEcho(data);
 8000fc8:	481f      	ldr	r0, [pc, #124]	; (8001048 <quectelInit+0xa8>)
 8000fca:	f000 fc0f 	bl	80017ec <ckeckQuectelSignalWithNoEcho>
	  HD44780_PrintStr("#");
 8000fce:	481f      	ldr	r0, [pc, #124]	; (800104c <quectelInit+0xac>)
 8000fd0:	f7ff fd74 	bl	8000abc <HD44780_PrintStr>
	  memset(data, 0, sizeof(data));
 8000fd4:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8000fd8:	2100      	movs	r1, #0
 8000fda:	481b      	ldr	r0, [pc, #108]	; (8001048 <quectelInit+0xa8>)
 8000fdc:	f003 fe00 	bl	8004be0 <memset>

	 MQTTRecMod(data);
 8000fe0:	4819      	ldr	r0, [pc, #100]	; (8001048 <quectelInit+0xa8>)
 8000fe2:	f000 fc5b 	bl	800189c <MQTTRecMod>
	  HD44780_PrintStr("#");
 8000fe6:	4819      	ldr	r0, [pc, #100]	; (800104c <quectelInit+0xac>)
 8000fe8:	f7ff fd68 	bl	8000abc <HD44780_PrintStr>
	  memset(data, 0, sizeof(data));
 8000fec:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4815      	ldr	r0, [pc, #84]	; (8001048 <quectelInit+0xa8>)
 8000ff4:	f003 fdf4 	bl	8004be0 <memset>

	 MQTTOpenPort(data);
 8000ff8:	4813      	ldr	r0, [pc, #76]	; (8001048 <quectelInit+0xa8>)
 8000ffa:	f000 fcb3 	bl	8001964 <MQTTOpenPort>
	  HD44780_PrintStr("##");
 8000ffe:	4814      	ldr	r0, [pc, #80]	; (8001050 <quectelInit+0xb0>)
 8001000:	f7ff fd5c 	bl	8000abc <HD44780_PrintStr>
	  memset(data, 0, sizeof(data));
 8001004:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8001008:	2100      	movs	r1, #0
 800100a:	480f      	ldr	r0, [pc, #60]	; (8001048 <quectelInit+0xa8>)
 800100c:	f003 fde8 	bl	8004be0 <memset>

	 MQTTConnect(data);
 8001010:	480d      	ldr	r0, [pc, #52]	; (8001048 <quectelInit+0xa8>)
 8001012:	f000 fd0d 	bl	8001a30 <MQTTConnect>
	  HD44780_PrintStr("##");
 8001016:	480e      	ldr	r0, [pc, #56]	; (8001050 <quectelInit+0xb0>)
 8001018:	f7ff fd50 	bl	8000abc <HD44780_PrintStr>
	  memset(data, 0, sizeof(data));
 800101c:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8001020:	2100      	movs	r1, #0
 8001022:	4809      	ldr	r0, [pc, #36]	; (8001048 <quectelInit+0xa8>)
 8001024:	f003 fddc 	bl	8004be0 <memset>

	 MQTTSubToTopic(data);
 8001028:	4807      	ldr	r0, [pc, #28]	; (8001048 <quectelInit+0xa8>)
 800102a:	f000 fd4d 	bl	8001ac8 <MQTTSubToTopic>

	  //memset(buffer, 0, sizeof(buffer));

	  //MQTTPubToTopic(buffer, MQTT_EXMP_DATA);
	  memset(data, 0, sizeof(data));
 800102e:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8001032:	2100      	movs	r1, #0
 8001034:	4804      	ldr	r0, [pc, #16]	; (8001048 <quectelInit+0xa8>)
 8001036:	f003 fdd3 	bl	8004be0 <memset>

      HAL_Delay(500);
 800103a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800103e:	f000 ff57 	bl	8001ef0 <HAL_Delay>
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	2000014c 	.word	0x2000014c
 800104c:	080056f0 	.word	0x080056f0
 8001050:	080056f4 	.word	0x080056f4

08001054 <flashCurTerminal>:


uint64_t * flashCurTerminal(uint64_t DATA, uint32_t ADRESS){
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0
 800105a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800105e:	607a      	str	r2, [r7, #4]


	uint64_t FData = DATA;
 8001060:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001064:	e9c7 2306 	strd	r2, r3, [r7, #24]

	eraseFlashRange(ADRESS, ADRESS + 1);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3301      	adds	r3, #1
 800106c:	4619      	mov	r1, r3
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f7ff fa2d 	bl	80004ce <eraseFlashRange>

	HAL_FLASH_Unlock();
 8001074:	f001 f9aa 	bl	80023cc <HAL_FLASH_Unlock>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,ADRESS, FData);
 8001078:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800107c:	6879      	ldr	r1, [r7, #4]
 800107e:	2003      	movs	r0, #3
 8001080:	f001 f934 	bl	80022ec <HAL_FLASH_Program>
	HAL_FLASH_Lock();
 8001084:	f001 f9c8 	bl	8002418 <HAL_FLASH_Lock>

	uint64_t * RDAddr = (uint64_t *)  ADRESS;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	617b      	str	r3, [r7, #20]
	return RDAddr;
 800108c:	697b      	ldr	r3, [r7, #20]
}
 800108e:	4618      	mov	r0, r3
 8001090:	3720      	adds	r7, #32
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
	...

08001098 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001098:	e92d 4f90 	stmdb	sp!, {r4, r7, r8, r9, sl, fp, lr}
 800109c:	b091      	sub	sp, #68	; 0x44
 800109e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80010a0:	b672      	cpsid	i
}
 80010a2:	bf00      	nop
  /* USER CODE BEGIN 1 */
	__disable_irq();
	SCB->VTOR = 0x8000000;
 80010a4:	4bb2      	ldr	r3, [pc, #712]	; (8001370 <main+0x2d8>)
 80010a6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010aa:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 80010ac:	b662      	cpsie	i
}
 80010ae:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010b0:	f000 fe9e 	bl	8001df0 <HAL_Init>
  /* USER CODE BEGIN Init */
 // uint32_t *ptr = data;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b4:	f000 fa10 	bl	80014d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b8:	f000 faac 	bl	8001614 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80010bc:	f000 fa80 	bl	80015c0 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80010c0:	f000 fa50 	bl	8001564 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HD44780_Init(2);
 80010c4:	2002      	movs	r0, #2
 80010c6:	f7ff fbe1 	bl	800088c <HD44780_Init>

  printItvirteba(0, 3);
 80010ca:	2103      	movs	r1, #3
 80010cc:	2000      	movs	r0, #0
 80010ce:	f7ff fa33 	bl	8000538 <printItvirteba>
//	eraseFlashRange(versionAdress, versionAdress);
//	HAL_FLASH_Unlock();
//	HAL_FLASH_Program(versionAdress, versionAdress, 0);
//	HAL_FLASH_Lock();

  HD44780_SetCursor(0, 1);
 80010d2:	2101      	movs	r1, #1
 80010d4:	2000      	movs	r0, #0
 80010d6:	f7ff fc73 	bl	80009c0 <HD44780_SetCursor>
//  for(int i = 0;i<2; i++){
//	  quectelInit();
//  }
  quectelInit();
 80010da:	f7ff ff61 	bl	8000fa0 <quectelInit>
  uint32_t * versionPTR = (uint32_t *)  versionAdress;
 80010de:	4ba5      	ldr	r3, [pc, #660]	; (8001374 <main+0x2dc>)
 80010e0:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t version = *versionPTR; // for version check
 80010e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t *GSM_signal_error_counter_ptr = (uint32_t *)GSM_signal_error_counter_address;
 80010e8:	4ba3      	ldr	r3, [pc, #652]	; (8001378 <main+0x2e0>)
 80010ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t GSM_signal_error_counter_flash = *GSM_signal_error_counter_ptr;
 80010ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint64_t terminalID = *flashCurTerminal(currentTerminal, currentTerminalADRR);
 80010f2:	4aa2      	ldr	r2, [pc, #648]	; (800137c <main+0x2e4>)
 80010f4:	a19c      	add	r1, pc, #624	; (adr r1, 8001368 <main+0x2d0>)
 80010f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80010fa:	f7ff ffab 	bl	8001054 <flashCurTerminal>
 80010fe:	4603      	mov	r3, r0
 8001100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001104:	e9c7 2308 	strd	r2, r3, [r7, #32]

  if(version == 0xFFFFFFFF || version == 0){
 8001108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800110a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800110e:	d002      	beq.n	8001116 <main+0x7e>
 8001110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001112:	2b00      	cmp	r3, #0
 8001114:	d10f      	bne.n	8001136 <main+0x9e>
	  	eraseFlashRange(versionAdress, versionAdress);
 8001116:	4997      	ldr	r1, [pc, #604]	; (8001374 <main+0x2dc>)
 8001118:	4896      	ldr	r0, [pc, #600]	; (8001374 <main+0x2dc>)
 800111a:	f7ff f9d8 	bl	80004ce <eraseFlashRange>
		HAL_FLASH_Unlock();
 800111e:	f001 f955 	bl	80023cc <HAL_FLASH_Unlock>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,versionAdress, 1);
 8001122:	f04f 0201 	mov.w	r2, #1
 8001126:	f04f 0300 	mov.w	r3, #0
 800112a:	4992      	ldr	r1, [pc, #584]	; (8001374 <main+0x2dc>)
 800112c:	2002      	movs	r0, #2
 800112e:	f001 f8dd 	bl	80022ec <HAL_FLASH_Program>
		HAL_FLASH_Lock();
 8001132:	f001 f971 	bl	8002418 <HAL_FLASH_Lock>
  }
  if(GSM_signal_error_counter_flash == 0xFFFFFFFF || GSM_signal_error_counter_flash == 0){
 8001136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800113c:	d002      	beq.n	8001144 <main+0xac>
 800113e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001140:	2b00      	cmp	r3, #0
 8001142:	d10f      	bne.n	8001164 <main+0xcc>
	  	eraseFlashRange(GSM_signal_error_counter_address, GSM_signal_error_counter_address);
 8001144:	498c      	ldr	r1, [pc, #560]	; (8001378 <main+0x2e0>)
 8001146:	488c      	ldr	r0, [pc, #560]	; (8001378 <main+0x2e0>)
 8001148:	f7ff f9c1 	bl	80004ce <eraseFlashRange>
		HAL_FLASH_Unlock();
 800114c:	f001 f93e 	bl	80023cc <HAL_FLASH_Unlock>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,GSM_signal_error_counter_address, 0);
 8001150:	f04f 0200 	mov.w	r2, #0
 8001154:	f04f 0300 	mov.w	r3, #0
 8001158:	4987      	ldr	r1, [pc, #540]	; (8001378 <main+0x2e0>)
 800115a:	2002      	movs	r0, #2
 800115c:	f001 f8c6 	bl	80022ec <HAL_FLASH_Program>
		HAL_FLASH_Lock();
 8001160:	f001 f95a 	bl	8002418 <HAL_FLASH_Lock>
  }
  version = *versionPTR;
 8001164:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	633b      	str	r3, [r7, #48]	; 0x30
  GSM_signal_error_counter_flash = *GSM_signal_error_counter_ptr;
 800116a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	63fb      	str	r3, [r7, #60]	; 0x3c


  char * terminalStr = convertNumberToCharArray(terminalID);
 8001170:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001174:	f7ff fe0e 	bl	8000d94 <convertNumberToCharArray>
 8001178:	61f8      	str	r0, [r7, #28]

  //sprintf((char*) MQTT_CHECK_DATA, "{\"operationType\":\"check\",\"content\":{\"terminalID\":\"164522982240839\",\"firmwareVersion\":1}}");
  sprintf((char*)MQTT_CHECK_DATA, "{\"operationType\":\"check\",\"content\":{\"terminalID\":\"%s\",\"firmwareVersion\":%ld}}", terminalStr, version);
 800117a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800117c:	69fa      	ldr	r2, [r7, #28]
 800117e:	4980      	ldr	r1, [pc, #512]	; (8001380 <main+0x2e8>)
 8001180:	4880      	ldr	r0, [pc, #512]	; (8001384 <main+0x2ec>)
 8001182:	f003 fe21 	bl	8004dc8 <siprintf>

  sprintf((char*)MQTT_GOT_DATA, "{\"operationType\":\"acknowledge\",\"content\":{\"status\":\"success\",\"terminalID\":\"%s\"}}", terminalStr);
 8001186:	69fa      	ldr	r2, [r7, #28]
 8001188:	497f      	ldr	r1, [pc, #508]	; (8001388 <main+0x2f0>)
 800118a:	4880      	ldr	r0, [pc, #512]	; (800138c <main+0x2f4>)
 800118c:	f003 fe1c 	bl	8004dc8 <siprintf>
  MQTTPubToTopic(strlen((char*)MQTT_CHECK_DATA));
 8001190:	487c      	ldr	r0, [pc, #496]	; (8001384 <main+0x2ec>)
 8001192:	f7fe ffdd 	bl	8000150 <strlen>
 8001196:	4603      	mov	r3, r0
 8001198:	4618      	mov	r0, r3
 800119a:	f000 fcb1 	bl	8001b00 <MQTTPubToTopic>

  uint8_t checkCon = 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  uint8_t printDownCount = 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  uint8_t printDownCountAcum = 0;
 80011aa:	2300      	movs	r3, #0
 80011ac:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39

  HAL_UART_Transmit(&huart1, MQTT_CHECK_DATA, strlen((char*)MQTT_CHECK_DATA), 50);
 80011b0:	4874      	ldr	r0, [pc, #464]	; (8001384 <main+0x2ec>)
 80011b2:	f7fe ffcd 	bl	8000150 <strlen>
 80011b6:	4603      	mov	r3, r0
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	2332      	movs	r3, #50	; 0x32
 80011bc:	4971      	ldr	r1, [pc, #452]	; (8001384 <main+0x2ec>)
 80011be:	4874      	ldr	r0, [pc, #464]	; (8001390 <main+0x2f8>)
 80011c0:	f002 fde8 	bl	8003d94 <HAL_UART_Transmit>
  HD44780_PrintStr("#");
 80011c4:	4873      	ldr	r0, [pc, #460]	; (8001394 <main+0x2fc>)
 80011c6:	f7ff fc79 	bl	8000abc <HD44780_PrintStr>



  HAL_UART_Receive_IT(&huart1, &c, 1);
 80011ca:	2201      	movs	r2, #1
 80011cc:	4972      	ldr	r1, [pc, #456]	; (8001398 <main+0x300>)
 80011ce:	4870      	ldr	r0, [pc, #448]	; (8001390 <main+0x2f8>)
 80011d0:	f002 ff2a 	bl	8004028 <HAL_UART_Receive_IT>
  int T = HAL_GetTick();
 80011d4:	f000 fe82 	bl	8001edc <HAL_GetTick>
 80011d8:	4603      	mov	r3, r0
 80011da:	61bb      	str	r3, [r7, #24]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(flag == 1){
 80011dc:	4b6f      	ldr	r3, [pc, #444]	; (800139c <main+0x304>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	f040 80ef 	bne.w	80013c4 <main+0x32c>
		  uint8_t flesh = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
		  checkCon = 1;
 80011ec:	2301      	movs	r3, #1
 80011ee:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		  HAL_UART_Receive(&huart1, data, bytesToRead, 200);
 80011f2:	23c8      	movs	r3, #200	; 0xc8
 80011f4:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 80011f8:	4969      	ldr	r1, [pc, #420]	; (80013a0 <main+0x308>)
 80011fa:	4865      	ldr	r0, [pc, #404]	; (8001390 <main+0x2f8>)
 80011fc:	f002 fe4d 	bl	8003e9a <HAL_UART_Receive>

		  if(data[0] == 'E' && data[1] == 'N' && data[2] == 'D'){ // if the data == END
 8001200:	4b67      	ldr	r3, [pc, #412]	; (80013a0 <main+0x308>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b45      	cmp	r3, #69	; 0x45
 8001206:	d128      	bne.n	800125a <main+0x1c2>
 8001208:	4b65      	ldr	r3, [pc, #404]	; (80013a0 <main+0x308>)
 800120a:	785b      	ldrb	r3, [r3, #1]
 800120c:	2b4e      	cmp	r3, #78	; 0x4e
 800120e:	d124      	bne.n	800125a <main+0x1c2>
 8001210:	4b63      	ldr	r3, [pc, #396]	; (80013a0 <main+0x308>)
 8001212:	789b      	ldrb	r3, [r3, #2]
 8001214:	2b44      	cmp	r3, #68	; 0x44
 8001216:	d120      	bne.n	800125a <main+0x1c2>
			  memcpy(updateChars, data + 4, 8);
 8001218:	4a62      	ldr	r2, [pc, #392]	; (80013a4 <main+0x30c>)
 800121a:	4b63      	ldr	r3, [pc, #396]	; (80013a8 <main+0x310>)
 800121c:	6810      	ldr	r0, [r2, #0]
 800121e:	6851      	ldr	r1, [r2, #4]
 8001220:	c303      	stmia	r3!, {r0, r1}
			  int x = atoi((char*)updateChars);
 8001222:	4861      	ldr	r0, [pc, #388]	; (80013a8 <main+0x310>)
 8001224:	f003 fca6 	bl	8004b74 <atoi>
 8001228:	6178      	str	r0, [r7, #20]
			  eraseFlashRange(versionAdress, versionAdress);
 800122a:	4952      	ldr	r1, [pc, #328]	; (8001374 <main+0x2dc>)
 800122c:	4851      	ldr	r0, [pc, #324]	; (8001374 <main+0x2dc>)
 800122e:	f7ff f94e 	bl	80004ce <eraseFlashRange>
			  HAL_FLASH_Unlock();
 8001232:	f001 f8cb 	bl	80023cc <HAL_FLASH_Unlock>
			  HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,versionAdress, x);
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	17da      	asrs	r2, r3, #31
 800123a:	4698      	mov	r8, r3
 800123c:	4691      	mov	r9, r2
 800123e:	4642      	mov	r2, r8
 8001240:	464b      	mov	r3, r9
 8001242:	494c      	ldr	r1, [pc, #304]	; (8001374 <main+0x2dc>)
 8001244:	2002      	movs	r0, #2
 8001246:	f001 f851 	bl	80022ec <HAL_FLASH_Program>
			  HAL_FLASH_Lock();
 800124a:	f001 f8e5 	bl	8002418 <HAL_FLASH_Lock>
			  flesh = 1;
 800124e:	2301      	movs	r3, #1
 8001250:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
			  jumpToAddress(address);
 8001254:	4855      	ldr	r0, [pc, #340]	; (80013ac <main+0x314>)
 8001256:	f7ff fe5d 	bl	8000f14 <jumpToAddress>
		  }
		  if(data[0] == '2' && data[1] == '0' && data[2] == '0' && data[3] == 'R'){ // if the data == END
 800125a:	4b51      	ldr	r3, [pc, #324]	; (80013a0 <main+0x308>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b32      	cmp	r3, #50	; 0x32
 8001260:	d11e      	bne.n	80012a0 <main+0x208>
 8001262:	4b4f      	ldr	r3, [pc, #316]	; (80013a0 <main+0x308>)
 8001264:	785b      	ldrb	r3, [r3, #1]
 8001266:	2b30      	cmp	r3, #48	; 0x30
 8001268:	d11a      	bne.n	80012a0 <main+0x208>
 800126a:	4b4d      	ldr	r3, [pc, #308]	; (80013a0 <main+0x308>)
 800126c:	789b      	ldrb	r3, [r3, #2]
 800126e:	2b30      	cmp	r3, #48	; 0x30
 8001270:	d116      	bne.n	80012a0 <main+0x208>
 8001272:	4b4b      	ldr	r3, [pc, #300]	; (80013a0 <main+0x308>)
 8001274:	78db      	ldrb	r3, [r3, #3]
 8001276:	2b52      	cmp	r3, #82	; 0x52
 8001278:	d112      	bne.n	80012a0 <main+0x208>
				eraseFlashRange(GSM_signal_error_counter_address, GSM_signal_error_counter_address);
 800127a:	493f      	ldr	r1, [pc, #252]	; (8001378 <main+0x2e0>)
 800127c:	483e      	ldr	r0, [pc, #248]	; (8001378 <main+0x2e0>)
 800127e:	f7ff f926 	bl	80004ce <eraseFlashRange>
				HAL_FLASH_Unlock();
 8001282:	f001 f8a3 	bl	80023cc <HAL_FLASH_Unlock>
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, GSM_signal_error_counter_address, 0);
 8001286:	f04f 0200 	mov.w	r2, #0
 800128a:	f04f 0300 	mov.w	r3, #0
 800128e:	493a      	ldr	r1, [pc, #232]	; (8001378 <main+0x2e0>)
 8001290:	2002      	movs	r0, #2
 8001292:	f001 f82b 	bl	80022ec <HAL_FLASH_Program>
				HAL_FLASH_Lock();
 8001296:	f001 f8bf 	bl	8002418 <HAL_FLASH_Lock>
				jumpToAddress(address);
 800129a:	4844      	ldr	r0, [pc, #272]	; (80013ac <main+0x314>)
 800129c:	f7ff fe3a 	bl	8000f14 <jumpToAddress>
		  }

		  if(data[0] == 'E' && data[1] == 'R' && data[2] == 'A' && data[3] == 'S' && data[4] == 'E'){ // if the data == END
 80012a0:	4b3f      	ldr	r3, [pc, #252]	; (80013a0 <main+0x308>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	2b45      	cmp	r3, #69	; 0x45
 80012a6:	d127      	bne.n	80012f8 <main+0x260>
 80012a8:	4b3d      	ldr	r3, [pc, #244]	; (80013a0 <main+0x308>)
 80012aa:	785b      	ldrb	r3, [r3, #1]
 80012ac:	2b52      	cmp	r3, #82	; 0x52
 80012ae:	d123      	bne.n	80012f8 <main+0x260>
 80012b0:	4b3b      	ldr	r3, [pc, #236]	; (80013a0 <main+0x308>)
 80012b2:	789b      	ldrb	r3, [r3, #2]
 80012b4:	2b41      	cmp	r3, #65	; 0x41
 80012b6:	d11f      	bne.n	80012f8 <main+0x260>
 80012b8:	4b39      	ldr	r3, [pc, #228]	; (80013a0 <main+0x308>)
 80012ba:	78db      	ldrb	r3, [r3, #3]
 80012bc:	2b53      	cmp	r3, #83	; 0x53
 80012be:	d11b      	bne.n	80012f8 <main+0x260>
 80012c0:	4b37      	ldr	r3, [pc, #220]	; (80013a0 <main+0x308>)
 80012c2:	791b      	ldrb	r3, [r3, #4]
 80012c4:	2b45      	cmp	r3, #69	; 0x45
 80012c6:	d117      	bne.n	80012f8 <main+0x260>
			  printAxldeba(0, 4);
 80012c8:	2104      	movs	r1, #4
 80012ca:	2000      	movs	r0, #0
 80012cc:	f7ff fa20 	bl	8000710 <printAxldeba>
			  HD44780_SetCursor(0, 1);
 80012d0:	2101      	movs	r1, #1
 80012d2:	2000      	movs	r0, #0
 80012d4:	f7ff fb74 	bl	80009c0 <HD44780_SetCursor>
			  memcpy(updateChars, data + 6, 8);
 80012d8:	4a35      	ldr	r2, [pc, #212]	; (80013b0 <main+0x318>)
 80012da:	4b33      	ldr	r3, [pc, #204]	; (80013a8 <main+0x310>)
 80012dc:	6810      	ldr	r0, [r2, #0]
 80012de:	6851      	ldr	r1, [r2, #4]
 80012e0:	c303      	stmia	r3!, {r0, r1}
			  uint32_t endNewProg = convertStringToHex(updateChars);
 80012e2:	4831      	ldr	r0, [pc, #196]	; (80013a8 <main+0x310>)
 80012e4:	f7ff fcfa 	bl	8000cdc <convertStringToHex>
 80012e8:	6138      	str	r0, [r7, #16]
			  eraseFlashRange(address, endNewProg);
 80012ea:	6939      	ldr	r1, [r7, #16]
 80012ec:	482f      	ldr	r0, [pc, #188]	; (80013ac <main+0x314>)
 80012ee:	f7ff f8ee 	bl	80004ce <eraseFlashRange>
			  flesh = 1;
 80012f2:	2301      	movs	r3, #1
 80012f4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
		  }
		  if(flesh == 0){
 80012f8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d115      	bne.n	800132c <main+0x294>
			  fleshArray(data);
 8001300:	4827      	ldr	r0, [pc, #156]	; (80013a0 <main+0x308>)
 8001302:	f7ff fda3 	bl	8000e4c <fleshArray>
			  printDownCount++;
 8001306:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800130a:	3301      	adds	r3, #1
 800130c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

			  if(printDownCount > printDownCountAcum + 3){
 8001310:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8001314:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001318:	3303      	adds	r3, #3
 800131a:	429a      	cmp	r2, r3
 800131c:	dd06      	ble.n	800132c <main+0x294>
				   HD44780_PrintStr("#");
 800131e:	481d      	ldr	r0, [pc, #116]	; (8001394 <main+0x2fc>)
 8001320:	f7ff fbcc 	bl	8000abc <HD44780_PrintStr>
				   printDownCountAcum = printDownCount;
 8001324:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001328:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
			  }

		  }

		  MQTTPubToTopic(strlen((char*)MQTT_GOT_DATA));
 800132c:	4817      	ldr	r0, [pc, #92]	; (800138c <main+0x2f4>)
 800132e:	f7fe ff0f 	bl	8000150 <strlen>
 8001332:	4603      	mov	r3, r0
 8001334:	4618      	mov	r0, r3
 8001336:	f000 fbe3 	bl	8001b00 <MQTTPubToTopic>
		  HAL_UART_Transmit(&huart1, MQTT_GOT_DATA, strlen((char*)MQTT_GOT_DATA), 100);
 800133a:	4814      	ldr	r0, [pc, #80]	; (800138c <main+0x2f4>)
 800133c:	f7fe ff08 	bl	8000150 <strlen>
 8001340:	4603      	mov	r3, r0
 8001342:	b29a      	uxth	r2, r3
 8001344:	2364      	movs	r3, #100	; 0x64
 8001346:	4911      	ldr	r1, [pc, #68]	; (800138c <main+0x2f4>)
 8001348:	4811      	ldr	r0, [pc, #68]	; (8001390 <main+0x2f8>)
 800134a:	f002 fd23 	bl	8003d94 <HAL_UART_Transmit>
		  //if(flesh == 1)HAL_NVIC_SystemReset();
		  memset(data, 0, sizeof(data));
 800134e:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 8001352:	2100      	movs	r1, #0
 8001354:	4812      	ldr	r0, [pc, #72]	; (80013a0 <main+0x308>)
 8001356:	f003 fc43 	bl	8004be0 <memset>
		  HAL_UART_Receive_IT(&huart1, &c, 1);
 800135a:	2201      	movs	r2, #1
 800135c:	490e      	ldr	r1, [pc, #56]	; (8001398 <main+0x300>)
 800135e:	480c      	ldr	r0, [pc, #48]	; (8001390 <main+0x2f8>)
 8001360:	f002 fe62 	bl	8004028 <HAL_UART_Receive_IT>
 8001364:	e026      	b.n	80013b4 <main+0x31c>
 8001366:	bf00      	nop
 8001368:	ad3586a7 	.word	0xad3586a7
 800136c:	00009aa0 	.word	0x00009aa0
 8001370:	e000ed00 	.word	0xe000ed00
 8001374:	0800bff0 	.word	0x0800bff0
 8001378:	0800b4a0 	.word	0x0800b4a0
 800137c:	0800b000 	.word	0x0800b000
 8001380:	080056f8 	.word	0x080056f8
 8001384:	20000518 	.word	0x20000518
 8001388:	08005748 	.word	0x08005748
 800138c:	200005cc 	.word	0x200005cc
 8001390:	20000100 	.word	0x20000100
 8001394:	080056f0 	.word	0x080056f0
 8001398:	20000630 	.word	0x20000630
 800139c:	20000148 	.word	0x20000148
 80013a0:	2000014c 	.word	0x2000014c
 80013a4:	20000150 	.word	0x20000150
 80013a8:	20000510 	.word	0x20000510
 80013ac:	0800c000 	.word	0x0800c000
 80013b0:	20000152 	.word	0x20000152
		  HAL_UART_Receive_IT(&huart1, &c, 1);
 80013b4:	2201      	movs	r2, #1
 80013b6:	493e      	ldr	r1, [pc, #248]	; (80014b0 <main+0x418>)
 80013b8:	483e      	ldr	r0, [pc, #248]	; (80014b4 <main+0x41c>)
 80013ba:	f002 fe35 	bl	8004028 <HAL_UART_Receive_IT>


		  //HAL_UART_Transmit(&huart1, data, bytesToRead + 1, 1000);
		  flag = 0;
 80013be:	4b3e      	ldr	r3, [pc, #248]	; (80014b8 <main+0x420>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	701a      	strb	r2, [r3, #0]

	  }
	  state = HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_4);
 80013c4:	2110      	movs	r1, #16
 80013c6:	483d      	ldr	r0, [pc, #244]	; (80014bc <main+0x424>)
 80013c8:	f001 fb1e 	bl	8002a08 <HAL_GPIO_ReadPin>
 80013cc:	4603      	mov	r3, r0
 80013ce:	461a      	mov	r2, r3
 80013d0:	4b3b      	ldr	r3, [pc, #236]	; (80014c0 <main+0x428>)
 80013d2:	601a      	str	r2, [r3, #0]
	  if(state == 0){
 80013d4:	4b3a      	ldr	r3, [pc, #232]	; (80014c0 <main+0x428>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d106      	bne.n	80013ea <main+0x352>
		  eraseFlashRange(0x0800C000, 0x0800D2D0);
 80013dc:	4939      	ldr	r1, [pc, #228]	; (80014c4 <main+0x42c>)
 80013de:	483a      	ldr	r0, [pc, #232]	; (80014c8 <main+0x430>)
 80013e0:	f7ff f875 	bl	80004ce <eraseFlashRange>
		  led(10);
 80013e4:	200a      	movs	r0, #10
 80013e6:	f7ff fdb3 	bl	8000f50 <led>
	  }
	  state = HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_5);
 80013ea:	2120      	movs	r1, #32
 80013ec:	4833      	ldr	r0, [pc, #204]	; (80014bc <main+0x424>)
 80013ee:	f001 fb0b 	bl	8002a08 <HAL_GPIO_ReadPin>
 80013f2:	4603      	mov	r3, r0
 80013f4:	461a      	mov	r2, r3
 80013f6:	4b32      	ldr	r3, [pc, #200]	; (80014c0 <main+0x428>)
 80013f8:	601a      	str	r2, [r3, #0]
	  if(state == 0){
 80013fa:	4b31      	ldr	r3, [pc, #196]	; (80014c0 <main+0x428>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d105      	bne.n	800140e <main+0x376>
		  jumpToAddress(address);
 8001402:	4831      	ldr	r0, [pc, #196]	; (80014c8 <main+0x430>)
 8001404:	f7ff fd86 	bl	8000f14 <jumpToAddress>
		  led(10);
 8001408:	200a      	movs	r0, #10
 800140a:	f7ff fda1 	bl	8000f50 <led>
	  }

	  if(checkCon == 0 && HAL_GetTick() - T >= 10000){
 800140e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001412:	2b00      	cmp	r3, #0
 8001414:	d140      	bne.n	8001498 <main+0x400>
 8001416:	f000 fd61 	bl	8001edc <HAL_GetTick>
 800141a:	4602      	mov	r2, r0
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	f242 720f 	movw	r2, #9999	; 0x270f
 8001424:	4293      	cmp	r3, r2
 8001426:	d937      	bls.n	8001498 <main+0x400>
		  if(GSM_signal_error_counter_flash>=5){
 8001428:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800142a:	2b04      	cmp	r3, #4
 800142c:	d91d      	bls.n	800146a <main+0x3d2>
			uint8_t reset_commnad[] = "AT+QPOWD=0\r\n";
 800142e:	4b27      	ldr	r3, [pc, #156]	; (80014cc <main+0x434>)
 8001430:	463c      	mov	r4, r7
 8001432:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001434:	c407      	stmia	r4!, {r0, r1, r2}
 8001436:	7023      	strb	r3, [r4, #0]
			eraseFlashRange(GSM_signal_error_counter_address, GSM_signal_error_counter_address);
 8001438:	4925      	ldr	r1, [pc, #148]	; (80014d0 <main+0x438>)
 800143a:	4825      	ldr	r0, [pc, #148]	; (80014d0 <main+0x438>)
 800143c:	f7ff f847 	bl	80004ce <eraseFlashRange>
			HAL_FLASH_Unlock();
 8001440:	f000 ffc4 	bl	80023cc <HAL_FLASH_Unlock>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, GSM_signal_error_counter_address, 0);
 8001444:	f04f 0200 	mov.w	r2, #0
 8001448:	f04f 0300 	mov.w	r3, #0
 800144c:	4920      	ldr	r1, [pc, #128]	; (80014d0 <main+0x438>)
 800144e:	2002      	movs	r0, #2
 8001450:	f000 ff4c 	bl	80022ec <HAL_FLASH_Program>
			HAL_FLASH_Lock();
 8001454:	f000 ffe0 	bl	8002418 <HAL_FLASH_Lock>
			HAL_UART_Transmit(&huart1, reset_commnad, 12, 200);
 8001458:	4639      	mov	r1, r7
 800145a:	23c8      	movs	r3, #200	; 0xc8
 800145c:	220c      	movs	r2, #12
 800145e:	4815      	ldr	r0, [pc, #84]	; (80014b4 <main+0x41c>)
 8001460:	f002 fc98 	bl	8003d94 <HAL_UART_Transmit>
			HAL_NVIC_SystemReset();
 8001464:	f000 fe7f 	bl	8002166 <HAL_NVIC_SystemReset>
 8001468:	e016      	b.n	8001498 <main+0x400>
		  }
		  else{
			GSM_signal_error_counter_flash++;
 800146a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800146c:	3301      	adds	r3, #1
 800146e:	63fb      	str	r3, [r7, #60]	; 0x3c
			eraseFlashRange(GSM_signal_error_counter_address, GSM_signal_error_counter_address);
 8001470:	4917      	ldr	r1, [pc, #92]	; (80014d0 <main+0x438>)
 8001472:	4817      	ldr	r0, [pc, #92]	; (80014d0 <main+0x438>)
 8001474:	f7ff f82b 	bl	80004ce <eraseFlashRange>
			HAL_FLASH_Unlock();
 8001478:	f000 ffa8 	bl	80023cc <HAL_FLASH_Unlock>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, GSM_signal_error_counter_address, GSM_signal_error_counter_flash);
 800147c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800147e:	2200      	movs	r2, #0
 8001480:	469a      	mov	sl, r3
 8001482:	4693      	mov	fp, r2
 8001484:	4652      	mov	r2, sl
 8001486:	465b      	mov	r3, fp
 8001488:	4911      	ldr	r1, [pc, #68]	; (80014d0 <main+0x438>)
 800148a:	2002      	movs	r0, #2
 800148c:	f000 ff2e 	bl	80022ec <HAL_FLASH_Program>
			HAL_FLASH_Lock();
 8001490:	f000 ffc2 	bl	8002418 <HAL_FLASH_Lock>
			HAL_NVIC_SystemReset();
 8001494:	f000 fe67 	bl	8002166 <HAL_NVIC_SystemReset>
		  }

	  }
	  if(HAL_GetTick() - T >= 2*(60000))HAL_NVIC_SystemReset();
 8001498:	f000 fd20 	bl	8001edc <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	69bb      	ldr	r3, [r7, #24]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	4a0c      	ldr	r2, [pc, #48]	; (80014d4 <main+0x43c>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	f67f ae99 	bls.w	80011dc <main+0x144>
 80014aa:	f000 fe5c 	bl	8002166 <HAL_NVIC_SystemReset>
	  if(flag == 1){
 80014ae:	e695      	b.n	80011dc <main+0x144>
 80014b0:	20000630 	.word	0x20000630
 80014b4:	20000100 	.word	0x20000100
 80014b8:	20000148 	.word	0x20000148
 80014bc:	40010c00 	.word	0x40010c00
 80014c0:	2000050c 	.word	0x2000050c
 80014c4:	0800d2d0 	.word	0x0800d2d0
 80014c8:	0800c000 	.word	0x0800c000
 80014cc:	0800579c 	.word	0x0800579c
 80014d0:	0800b4a0 	.word	0x0800b4a0
 80014d4:	0001d4bf 	.word	0x0001d4bf

080014d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b090      	sub	sp, #64	; 0x40
 80014dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014de:	f107 0318 	add.w	r3, r7, #24
 80014e2:	2228      	movs	r2, #40	; 0x28
 80014e4:	2100      	movs	r1, #0
 80014e6:	4618      	mov	r0, r3
 80014e8:	f003 fb7a 	bl	8004be0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014ec:	1d3b      	adds	r3, r7, #4
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
 80014f8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014fa:	2301      	movs	r3, #1
 80014fc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001502:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001504:	2300      	movs	r3, #0
 8001506:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001508:	2301      	movs	r3, #1
 800150a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800150c:	2302      	movs	r3, #2
 800150e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001510:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001514:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001516:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800151a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800151c:	f107 0318 	add.w	r3, r7, #24
 8001520:	4618      	mov	r0, r3
 8001522:	f001 ffd7 	bl	80034d4 <HAL_RCC_OscConfig>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800152c:	f000 f8d8 	bl	80016e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001530:	230f      	movs	r3, #15
 8001532:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001534:	2302      	movs	r3, #2
 8001536:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800153c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001540:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001542:	2300      	movs	r3, #0
 8001544:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	2102      	movs	r1, #2
 800154a:	4618      	mov	r0, r3
 800154c:	f002 fa44 	bl	80039d8 <HAL_RCC_ClockConfig>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001556:	f000 f8c3 	bl	80016e0 <Error_Handler>
  }
}
 800155a:	bf00      	nop
 800155c:	3740      	adds	r7, #64	; 0x40
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
	...

08001564 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001568:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <MX_I2C1_Init+0x50>)
 800156a:	4a13      	ldr	r2, [pc, #76]	; (80015b8 <MX_I2C1_Init+0x54>)
 800156c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800156e:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <MX_I2C1_Init+0x50>)
 8001570:	4a12      	ldr	r2, [pc, #72]	; (80015bc <MX_I2C1_Init+0x58>)
 8001572:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001574:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <MX_I2C1_Init+0x50>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800157a:	4b0e      	ldr	r3, [pc, #56]	; (80015b4 <MX_I2C1_Init+0x50>)
 800157c:	2200      	movs	r2, #0
 800157e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <MX_I2C1_Init+0x50>)
 8001582:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001586:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001588:	4b0a      	ldr	r3, [pc, #40]	; (80015b4 <MX_I2C1_Init+0x50>)
 800158a:	2200      	movs	r2, #0
 800158c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800158e:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <MX_I2C1_Init+0x50>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001594:	4b07      	ldr	r3, [pc, #28]	; (80015b4 <MX_I2C1_Init+0x50>)
 8001596:	2200      	movs	r2, #0
 8001598:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800159a:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <MX_I2C1_Init+0x50>)
 800159c:	2200      	movs	r2, #0
 800159e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015a0:	4804      	ldr	r0, [pc, #16]	; (80015b4 <MX_I2C1_Init+0x50>)
 80015a2:	f001 fa61 	bl	8002a68 <HAL_I2C_Init>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015ac:	f000 f898 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015b0:	bf00      	nop
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	200000ac 	.word	0x200000ac
 80015b8:	40005400 	.word	0x40005400
 80015bc:	000186a0 	.word	0x000186a0

080015c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015c4:	4b11      	ldr	r3, [pc, #68]	; (800160c <MX_USART1_UART_Init+0x4c>)
 80015c6:	4a12      	ldr	r2, [pc, #72]	; (8001610 <MX_USART1_UART_Init+0x50>)
 80015c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015ca:	4b10      	ldr	r3, [pc, #64]	; (800160c <MX_USART1_UART_Init+0x4c>)
 80015cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015d2:	4b0e      	ldr	r3, [pc, #56]	; (800160c <MX_USART1_UART_Init+0x4c>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015d8:	4b0c      	ldr	r3, [pc, #48]	; (800160c <MX_USART1_UART_Init+0x4c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015de:	4b0b      	ldr	r3, [pc, #44]	; (800160c <MX_USART1_UART_Init+0x4c>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015e4:	4b09      	ldr	r3, [pc, #36]	; (800160c <MX_USART1_UART_Init+0x4c>)
 80015e6:	220c      	movs	r2, #12
 80015e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ea:	4b08      	ldr	r3, [pc, #32]	; (800160c <MX_USART1_UART_Init+0x4c>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015f0:	4b06      	ldr	r3, [pc, #24]	; (800160c <MX_USART1_UART_Init+0x4c>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015f6:	4805      	ldr	r0, [pc, #20]	; (800160c <MX_USART1_UART_Init+0x4c>)
 80015f8:	f002 fb7c 	bl	8003cf4 <HAL_UART_Init>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001602:	f000 f86d 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20000100 	.word	0x20000100
 8001610:	40013800 	.word	0x40013800

08001614 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b088      	sub	sp, #32
 8001618:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800161a:	f107 0310 	add.w	r3, r7, #16
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	605a      	str	r2, [r3, #4]
 8001624:	609a      	str	r2, [r3, #8]
 8001626:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001628:	4b2a      	ldr	r3, [pc, #168]	; (80016d4 <MX_GPIO_Init+0xc0>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	4a29      	ldr	r2, [pc, #164]	; (80016d4 <MX_GPIO_Init+0xc0>)
 800162e:	f043 0310 	orr.w	r3, r3, #16
 8001632:	6193      	str	r3, [r2, #24]
 8001634:	4b27      	ldr	r3, [pc, #156]	; (80016d4 <MX_GPIO_Init+0xc0>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	f003 0310 	and.w	r3, r3, #16
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001640:	4b24      	ldr	r3, [pc, #144]	; (80016d4 <MX_GPIO_Init+0xc0>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	4a23      	ldr	r2, [pc, #140]	; (80016d4 <MX_GPIO_Init+0xc0>)
 8001646:	f043 0320 	orr.w	r3, r3, #32
 800164a:	6193      	str	r3, [r2, #24]
 800164c:	4b21      	ldr	r3, [pc, #132]	; (80016d4 <MX_GPIO_Init+0xc0>)
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	f003 0320 	and.w	r3, r3, #32
 8001654:	60bb      	str	r3, [r7, #8]
 8001656:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001658:	4b1e      	ldr	r3, [pc, #120]	; (80016d4 <MX_GPIO_Init+0xc0>)
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	4a1d      	ldr	r2, [pc, #116]	; (80016d4 <MX_GPIO_Init+0xc0>)
 800165e:	f043 0304 	orr.w	r3, r3, #4
 8001662:	6193      	str	r3, [r2, #24]
 8001664:	4b1b      	ldr	r3, [pc, #108]	; (80016d4 <MX_GPIO_Init+0xc0>)
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001670:	4b18      	ldr	r3, [pc, #96]	; (80016d4 <MX_GPIO_Init+0xc0>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	4a17      	ldr	r2, [pc, #92]	; (80016d4 <MX_GPIO_Init+0xc0>)
 8001676:	f043 0308 	orr.w	r3, r3, #8
 800167a:	6193      	str	r3, [r2, #24]
 800167c:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <MX_GPIO_Init+0xc0>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f003 0308 	and.w	r3, r3, #8
 8001684:	603b      	str	r3, [r7, #0]
 8001686:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001688:	2200      	movs	r2, #0
 800168a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800168e:	4812      	ldr	r0, [pc, #72]	; (80016d8 <MX_GPIO_Init+0xc4>)
 8001690:	f001 f9d1 	bl	8002a36 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001694:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001698:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800169a:	2301      	movs	r3, #1
 800169c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	2300      	movs	r3, #0
 80016a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a2:	2302      	movs	r3, #2
 80016a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016a6:	f107 0310 	add.w	r3, r7, #16
 80016aa:	4619      	mov	r1, r3
 80016ac:	480a      	ldr	r0, [pc, #40]	; (80016d8 <MX_GPIO_Init+0xc4>)
 80016ae:	f001 f827 	bl	8002700 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016b2:	2330      	movs	r3, #48	; 0x30
 80016b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b6:	2300      	movs	r3, #0
 80016b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ba:	2301      	movs	r3, #1
 80016bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016be:	f107 0310 	add.w	r3, r7, #16
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	; (80016dc <MX_GPIO_Init+0xc8>)
 80016c6:	f001 f81b 	bl	8002700 <HAL_GPIO_Init>

}
 80016ca:	bf00      	nop
 80016cc:	3720      	adds	r7, #32
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40021000 	.word	0x40021000
 80016d8:	40011000 	.word	0x40011000
 80016dc:	40010c00 	.word	0x40010c00

080016e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80016e4:	b672      	cpsid	i
}
 80016e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016e8:	e7fe      	b.n	80016e8 <Error_Handler+0x8>

080016ea <checkCommand>:
	return Error;
}



uint8_t checkCommand(uint8_t* text, uint8_t* word) {
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b084      	sub	sp, #16
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
 80016f2:	6039      	str	r1, [r7, #0]
	uint8_t textLen = strlen((char*)text);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f7fe fd2b 	bl	8000150 <strlen>
 80016fa:	4603      	mov	r3, r0
 80016fc:	737b      	strb	r3, [r7, #13]
	uint8_t wordLen = strlen((char*)word);
 80016fe:	6838      	ldr	r0, [r7, #0]
 8001700:	f7fe fd26 	bl	8000150 <strlen>
 8001704:	4603      	mov	r3, r0
 8001706:	733b      	strb	r3, [r7, #12]
	uint8_t i, j;

    for (i = 0; i <= textLen - wordLen; i++) {
 8001708:	2300      	movs	r3, #0
 800170a:	73fb      	strb	r3, [r7, #15]
 800170c:	e021      	b.n	8001752 <checkCommand+0x68>
        for (j = 0; j < wordLen; j++) {
 800170e:	2300      	movs	r3, #0
 8001710:	73bb      	strb	r3, [r7, #14]
 8001712:	e00f      	b.n	8001734 <checkCommand+0x4a>
            if (text[i+j] != word[j]) {
 8001714:	7bfa      	ldrb	r2, [r7, #15]
 8001716:	7bbb      	ldrb	r3, [r7, #14]
 8001718:	4413      	add	r3, r2
 800171a:	461a      	mov	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4413      	add	r3, r2
 8001720:	781a      	ldrb	r2, [r3, #0]
 8001722:	7bbb      	ldrb	r3, [r7, #14]
 8001724:	6839      	ldr	r1, [r7, #0]
 8001726:	440b      	add	r3, r1
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	429a      	cmp	r2, r3
 800172c:	d107      	bne.n	800173e <checkCommand+0x54>
        for (j = 0; j < wordLen; j++) {
 800172e:	7bbb      	ldrb	r3, [r7, #14]
 8001730:	3301      	adds	r3, #1
 8001732:	73bb      	strb	r3, [r7, #14]
 8001734:	7bba      	ldrb	r2, [r7, #14]
 8001736:	7b3b      	ldrb	r3, [r7, #12]
 8001738:	429a      	cmp	r2, r3
 800173a:	d3eb      	bcc.n	8001714 <checkCommand+0x2a>
 800173c:	e000      	b.n	8001740 <checkCommand+0x56>
                break;
 800173e:	bf00      	nop
            }
        }
        if (j == wordLen) {
 8001740:	7bba      	ldrb	r2, [r7, #14]
 8001742:	7b3b      	ldrb	r3, [r7, #12]
 8001744:	429a      	cmp	r2, r3
 8001746:	d101      	bne.n	800174c <checkCommand+0x62>
            return 1;  // word found
 8001748:	2301      	movs	r3, #1
 800174a:	e009      	b.n	8001760 <checkCommand+0x76>
    for (i = 0; i <= textLen - wordLen; i++) {
 800174c:	7bfb      	ldrb	r3, [r7, #15]
 800174e:	3301      	adds	r3, #1
 8001750:	73fb      	strb	r3, [r7, #15]
 8001752:	7bfa      	ldrb	r2, [r7, #15]
 8001754:	7b79      	ldrb	r1, [r7, #13]
 8001756:	7b3b      	ldrb	r3, [r7, #12]
 8001758:	1acb      	subs	r3, r1, r3
 800175a:	429a      	cmp	r2, r3
 800175c:	ddd7      	ble.n	800170e <checkCommand+0x24>
        }
    }

    return 0;  // word not found
 800175e:	2300      	movs	r3, #0
}
 8001760:	4618      	mov	r0, r3
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <checkQueqtelWithNoEcho>:

void checkQueqtelWithNoEcho (uint8_t *RXBuffer){
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8001770:	2300      	movs	r3, #0
 8001772:	73fb      	strb	r3, [r7, #15]
	int timeOut = HAL_GetTick();
 8001774:	f000 fbb2 	bl	8001edc <HAL_GetTick>
 8001778:	4603      	mov	r3, r0
 800177a:	60bb      	str	r3, [r7, #8]
    sprintf((char*)mainBuffer, AT);
 800177c:	4917      	ldr	r1, [pc, #92]	; (80017dc <checkQueqtelWithNoEcho+0x74>)
 800177e:	4818      	ldr	r0, [pc, #96]	; (80017e0 <checkQueqtelWithNoEcho+0x78>)
 8001780:	f003 fb22 	bl	8004dc8 <siprintf>

	while (status == 0) {
 8001784:	e020      	b.n	80017c8 <checkQueqtelWithNoEcho+0x60>
			HAL_UART_Transmit(&huart1, mainBuffer, 4, 200);
 8001786:	23c8      	movs	r3, #200	; 0xc8
 8001788:	2204      	movs	r2, #4
 800178a:	4915      	ldr	r1, [pc, #84]	; (80017e0 <checkQueqtelWithNoEcho+0x78>)
 800178c:	4815      	ldr	r0, [pc, #84]	; (80017e4 <checkQueqtelWithNoEcho+0x7c>)
 800178e:	f002 fb01 	bl	8003d94 <HAL_UART_Transmit>
			HAL_UART_Receive(&huart1, RXBuffer, 6, 500);
 8001792:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001796:	2206      	movs	r2, #6
 8001798:	6879      	ldr	r1, [r7, #4]
 800179a:	4812      	ldr	r0, [pc, #72]	; (80017e4 <checkQueqtelWithNoEcho+0x7c>)
 800179c:	f002 fb7d 	bl	8003e9a <HAL_UART_Receive>
			status = checkCommand(RXBuffer, (uint8_t*)"OK");
 80017a0:	4911      	ldr	r1, [pc, #68]	; (80017e8 <checkQueqtelWithNoEcho+0x80>)
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f7ff ffa1 	bl	80016ea <checkCommand>
 80017a8:	4603      	mov	r3, r0
 80017aa:	73fb      	strb	r3, [r7, #15]

			if(status){
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d10e      	bne.n	80017d0 <checkQueqtelWithNoEcho+0x68>
				break;
			}
			if(HAL_GetTick() - timeOut >= 10000){
 80017b2:	f000 fb93 	bl	8001edc <HAL_GetTick>
 80017b6:	4602      	mov	r2, r0
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	f242 720f 	movw	r2, #9999	; 0x270f
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d901      	bls.n	80017c8 <checkQueqtelWithNoEcho+0x60>
				HAL_NVIC_SystemReset();
 80017c4:	f000 fccf 	bl	8002166 <HAL_NVIC_SystemReset>
	while (status == 0) {
 80017c8:	7bfb      	ldrb	r3, [r7, #15]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d0db      	beq.n	8001786 <checkQueqtelWithNoEcho+0x1e>
			}
		}
}
 80017ce:	e000      	b.n	80017d2 <checkQueqtelWithNoEcho+0x6a>
				break;
 80017d0:	bf00      	nop
}
 80017d2:	bf00      	nop
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	080058a0 	.word	0x080058a0
 80017e0:	20000634 	.word	0x20000634
 80017e4:	20000100 	.word	0x20000100
 80017e8:	080058a8 	.word	0x080058a8

080017ec <ckeckQuectelSignalWithNoEcho>:

void ckeckQuectelSignalWithNoEcho(uint8_t *RXBuffer){
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	73fb      	strb	r3, [r7, #15]
	int timeOut = HAL_GetTick();
 80017f8:	f000 fb70 	bl	8001edc <HAL_GetTick>
 80017fc:	4603      	mov	r3, r0
 80017fe:	60bb      	str	r3, [r7, #8]
	uint8_t GSM_signal_error_counter = 0; // for version check
 8001800:	2300      	movs	r3, #0
 8001802:	73bb      	strb	r3, [r7, #14]

	sprintf((char*)mainBuffer, ATCOPS);
 8001804:	4920      	ldr	r1, [pc, #128]	; (8001888 <ckeckQuectelSignalWithNoEcho+0x9c>)
 8001806:	4821      	ldr	r0, [pc, #132]	; (800188c <ckeckQuectelSignalWithNoEcho+0xa0>)
 8001808:	f003 fade 	bl	8004dc8 <siprintf>
	while(status == 0){
 800180c:	e033      	b.n	8001876 <ckeckQuectelSignalWithNoEcho+0x8a>
			HAL_UART_Transmit(&huart1, mainBuffer, 10, 200);
 800180e:	23c8      	movs	r3, #200	; 0xc8
 8001810:	220a      	movs	r2, #10
 8001812:	491e      	ldr	r1, [pc, #120]	; (800188c <ckeckQuectelSignalWithNoEcho+0xa0>)
 8001814:	481e      	ldr	r0, [pc, #120]	; (8001890 <ckeckQuectelSignalWithNoEcho+0xa4>)
 8001816:	f002 fabd 	bl	8003d94 <HAL_UART_Transmit>
			HAL_UART_Receive(&huart1, RXBuffer, 1000, 1000);
 800181a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800181e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001822:	6879      	ldr	r1, [r7, #4]
 8001824:	481a      	ldr	r0, [pc, #104]	; (8001890 <ckeckQuectelSignalWithNoEcho+0xa4>)
 8001826:	f002 fb38 	bl	8003e9a <HAL_UART_Receive>
			status = checkCommand(RXBuffer, (uint8_t*)"MAGT");
 800182a:	491a      	ldr	r1, [pc, #104]	; (8001894 <ckeckQuectelSignalWithNoEcho+0xa8>)
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f7ff ff5c 	bl	80016ea <checkCommand>
 8001832:	4603      	mov	r3, r0
 8001834:	73fb      	strb	r3, [r7, #15]
			if(!status){
 8001836:	7bfb      	ldrb	r3, [r7, #15]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d102      	bne.n	8001842 <ckeckQuectelSignalWithNoEcho+0x56>
				GSM_signal_error_counter++;
 800183c:	7bbb      	ldrb	r3, [r7, #14]
 800183e:	3301      	adds	r3, #1
 8001840:	73bb      	strb	r3, [r7, #14]
			}
			if(GSM_signal_error_counter >= 30){
 8001842:	7bbb      	ldrb	r3, [r7, #14]
 8001844:	2b1d      	cmp	r3, #29
 8001846:	d90b      	bls.n	8001860 <ckeckQuectelSignalWithNoEcho+0x74>
				sprintf((char*)mainBuffer, ATQPOWD);
 8001848:	4913      	ldr	r1, [pc, #76]	; (8001898 <ckeckQuectelSignalWithNoEcho+0xac>)
 800184a:	4810      	ldr	r0, [pc, #64]	; (800188c <ckeckQuectelSignalWithNoEcho+0xa0>)
 800184c:	f003 fabc 	bl	8004dc8 <siprintf>
				HAL_UART_Transmit(&huart1, mainBuffer, 12, 200);
 8001850:	23c8      	movs	r3, #200	; 0xc8
 8001852:	220c      	movs	r2, #12
 8001854:	490d      	ldr	r1, [pc, #52]	; (800188c <ckeckQuectelSignalWithNoEcho+0xa0>)
 8001856:	480e      	ldr	r0, [pc, #56]	; (8001890 <ckeckQuectelSignalWithNoEcho+0xa4>)
 8001858:	f002 fa9c 	bl	8003d94 <HAL_UART_Transmit>
				HAL_NVIC_SystemReset();
 800185c:	f000 fc83 	bl	8002166 <HAL_NVIC_SystemReset>
			}

			if(HAL_GetTick() - timeOut >= 60000){
 8001860:	f000 fb3c 	bl	8001edc <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800186e:	4293      	cmp	r3, r2
 8001870:	d901      	bls.n	8001876 <ckeckQuectelSignalWithNoEcho+0x8a>
				HAL_NVIC_SystemReset();
 8001872:	f000 fc78 	bl	8002166 <HAL_NVIC_SystemReset>
	while(status == 0){
 8001876:	7bfb      	ldrb	r3, [r7, #15]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d0c8      	beq.n	800180e <ckeckQuectelSignalWithNoEcho+0x22>
			}
		}



}
 800187c:	bf00      	nop
 800187e:	bf00      	nop
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	080058ac 	.word	0x080058ac
 800188c:	20000634 	.word	0x20000634
 8001890:	20000100 	.word	0x20000100
 8001894:	080058b8 	.word	0x080058b8
 8001898:	080058c0 	.word	0x080058c0

0800189c <MQTTRecMod>:
void MQTTRecMod(uint8_t *RXBuffer){
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	uint8_t status_err = 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	73fb      	strb	r3, [r7, #15]
	uint8_t status_ok = 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	73bb      	strb	r3, [r7, #14]
	uint8_t GPRS_signal_error_counter = 0;
 80018ac:	2300      	movs	r3, #0
 80018ae:	737b      	strb	r3, [r7, #13]
	int timeOut = HAL_GetTick();
 80018b0:	f000 fb14 	bl	8001edc <HAL_GetTick>
 80018b4:	4603      	mov	r3, r0
 80018b6:	60bb      	str	r3, [r7, #8]
	sprintf((char*)mainBuffer, ATQMTCFG);
 80018b8:	4924      	ldr	r1, [pc, #144]	; (800194c <MQTTRecMod+0xb0>)
 80018ba:	4825      	ldr	r0, [pc, #148]	; (8001950 <MQTTRecMod+0xb4>)
 80018bc:	f003 fa84 	bl	8004dc8 <siprintf>
	while(status_err == 0 || status_ok == 0){
 80018c0:	e03a      	b.n	8001938 <MQTTRecMod+0x9c>
		HAL_UART_Transmit(&huart1, mainBuffer, 29, 100);
 80018c2:	2364      	movs	r3, #100	; 0x64
 80018c4:	221d      	movs	r2, #29
 80018c6:	4922      	ldr	r1, [pc, #136]	; (8001950 <MQTTRecMod+0xb4>)
 80018c8:	4822      	ldr	r0, [pc, #136]	; (8001954 <MQTTRecMod+0xb8>)
 80018ca:	f002 fa63 	bl	8003d94 <HAL_UART_Transmit>
		HAL_UART_Receive(&huart1, RXBuffer, 10, 100);
 80018ce:	2364      	movs	r3, #100	; 0x64
 80018d0:	220a      	movs	r2, #10
 80018d2:	6879      	ldr	r1, [r7, #4]
 80018d4:	481f      	ldr	r0, [pc, #124]	; (8001954 <MQTTRecMod+0xb8>)
 80018d6:	f002 fae0 	bl	8003e9a <HAL_UART_Receive>
		status_ok = checkCommand(RXBuffer, (uint8_t*)"OK");
 80018da:	491f      	ldr	r1, [pc, #124]	; (8001958 <MQTTRecMod+0xbc>)
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f7ff ff04 	bl	80016ea <checkCommand>
 80018e2:	4603      	mov	r3, r0
 80018e4:	73bb      	strb	r3, [r7, #14]
		status_err =  checkCommand(RXBuffer, (uint8_t*)"ERROR");
 80018e6:	491d      	ldr	r1, [pc, #116]	; (800195c <MQTTRecMod+0xc0>)
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f7ff fefe 	bl	80016ea <checkCommand>
 80018ee:	4603      	mov	r3, r0
 80018f0:	73fb      	strb	r3, [r7, #15]
		if(GPRS_signal_error_counter >= 10){
 80018f2:	7b7b      	ldrb	r3, [r7, #13]
 80018f4:	2b09      	cmp	r3, #9
 80018f6:	d90b      	bls.n	8001910 <MQTTRecMod+0x74>
			sprintf((char*)mainBuffer, ATQPOWD);
 80018f8:	4919      	ldr	r1, [pc, #100]	; (8001960 <MQTTRecMod+0xc4>)
 80018fa:	4815      	ldr	r0, [pc, #84]	; (8001950 <MQTTRecMod+0xb4>)
 80018fc:	f003 fa64 	bl	8004dc8 <siprintf>
			HAL_UART_Transmit(&huart1, mainBuffer, 12, 200);
 8001900:	23c8      	movs	r3, #200	; 0xc8
 8001902:	220c      	movs	r2, #12
 8001904:	4912      	ldr	r1, [pc, #72]	; (8001950 <MQTTRecMod+0xb4>)
 8001906:	4813      	ldr	r0, [pc, #76]	; (8001954 <MQTTRecMod+0xb8>)
 8001908:	f002 fa44 	bl	8003d94 <HAL_UART_Transmit>
			HAL_NVIC_SystemReset();
 800190c:	f000 fc2b 	bl	8002166 <HAL_NVIC_SystemReset>
		}
		if(status_err || status_ok){
 8001910:	7bfb      	ldrb	r3, [r7, #15]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d116      	bne.n	8001944 <MQTTRecMod+0xa8>
 8001916:	7bbb      	ldrb	r3, [r7, #14]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d113      	bne.n	8001944 <MQTTRecMod+0xa8>
			break;
		}
		else{
			GPRS_signal_error_counter++;
 800191c:	7b7b      	ldrb	r3, [r7, #13]
 800191e:	3301      	adds	r3, #1
 8001920:	737b      	strb	r3, [r7, #13]
		}

		if(HAL_GetTick() - timeOut >= 30000){
 8001922:	f000 fadb 	bl	8001edc <HAL_GetTick>
 8001926:	4602      	mov	r2, r0
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	f247 522f 	movw	r2, #29999	; 0x752f
 8001930:	4293      	cmp	r3, r2
 8001932:	d901      	bls.n	8001938 <MQTTRecMod+0x9c>
			HAL_NVIC_SystemReset();
 8001934:	f000 fc17 	bl	8002166 <HAL_NVIC_SystemReset>
	while(status_err == 0 || status_ok == 0){
 8001938:	7bfb      	ldrb	r3, [r7, #15]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d0c1      	beq.n	80018c2 <MQTTRecMod+0x26>
 800193e:	7bbb      	ldrb	r3, [r7, #14]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0be      	beq.n	80018c2 <MQTTRecMod+0x26>
		}
	}
}
 8001944:	bf00      	nop
 8001946:	3710      	adds	r7, #16
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	080058d0 	.word	0x080058d0
 8001950:	20000634 	.word	0x20000634
 8001954:	20000100 	.word	0x20000100
 8001958:	080058a8 	.word	0x080058a8
 800195c:	080058f0 	.word	0x080058f0
 8001960:	080058c0 	.word	0x080058c0

08001964 <MQTTOpenPort>:

void MQTTOpenPort(uint8_t *RXBuffer){
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
	uint8_t status_err_1 = 0;
 800196c:	2300      	movs	r3, #0
 800196e:	73fb      	strb	r3, [r7, #15]
	uint8_t status_err_2 = 0;
 8001970:	2300      	movs	r3, #0
 8001972:	73bb      	strb	r3, [r7, #14]
	uint8_t GPRS_signal_error_counter = 0;
 8001974:	2300      	movs	r3, #0
 8001976:	737b      	strb	r3, [r7, #13]
	int timeOut = HAL_GetTick();
 8001978:	f000 fab0 	bl	8001edc <HAL_GetTick>
 800197c:	4603      	mov	r3, r0
 800197e:	60bb      	str	r3, [r7, #8]
	sprintf((char*)mainBuffer, ATQMTOPEN);
 8001980:	4925      	ldr	r1, [pc, #148]	; (8001a18 <MQTTOpenPort+0xb4>)
 8001982:	4826      	ldr	r0, [pc, #152]	; (8001a1c <MQTTOpenPort+0xb8>)
 8001984:	f003 fa20 	bl	8004dc8 <siprintf>
	while(status_err_1 == 0 || status_err_2 == 0){
 8001988:	e03b      	b.n	8001a02 <MQTTOpenPort+0x9e>

		HAL_UART_Transmit(&huart1, mainBuffer, 34, 100);
 800198a:	2364      	movs	r3, #100	; 0x64
 800198c:	2222      	movs	r2, #34	; 0x22
 800198e:	4923      	ldr	r1, [pc, #140]	; (8001a1c <MQTTOpenPort+0xb8>)
 8001990:	4823      	ldr	r0, [pc, #140]	; (8001a20 <MQTTOpenPort+0xbc>)
 8001992:	f002 f9ff 	bl	8003d94 <HAL_UART_Transmit>
		HAL_UART_Receive(&huart1, RXBuffer, 21, 4000);
 8001996:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800199a:	2215      	movs	r2, #21
 800199c:	6879      	ldr	r1, [r7, #4]
 800199e:	4820      	ldr	r0, [pc, #128]	; (8001a20 <MQTTOpenPort+0xbc>)
 80019a0:	f002 fa7b 	bl	8003e9a <HAL_UART_Receive>
		status_err_1 =  checkCommand(RXBuffer, (uint8_t*)"+QMTOPEN: 0,0");
 80019a4:	491f      	ldr	r1, [pc, #124]	; (8001a24 <MQTTOpenPort+0xc0>)
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f7ff fe9f 	bl	80016ea <checkCommand>
 80019ac:	4603      	mov	r3, r0
 80019ae:	73fb      	strb	r3, [r7, #15]
		status_err_2 =  checkCommand(RXBuffer, (uint8_t*)"+QMTOPEN: 0,2");
 80019b0:	491d      	ldr	r1, [pc, #116]	; (8001a28 <MQTTOpenPort+0xc4>)
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff fe99 	bl	80016ea <checkCommand>
 80019b8:	4603      	mov	r3, r0
 80019ba:	73bb      	strb	r3, [r7, #14]
		if(GPRS_signal_error_counter >= 3){
 80019bc:	7b7b      	ldrb	r3, [r7, #13]
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d90b      	bls.n	80019da <MQTTOpenPort+0x76>
			sprintf((char*)mainBuffer, ATQPOWD);
 80019c2:	491a      	ldr	r1, [pc, #104]	; (8001a2c <MQTTOpenPort+0xc8>)
 80019c4:	4815      	ldr	r0, [pc, #84]	; (8001a1c <MQTTOpenPort+0xb8>)
 80019c6:	f003 f9ff 	bl	8004dc8 <siprintf>
			HAL_UART_Transmit(&huart1, mainBuffer, 12, 200);
 80019ca:	23c8      	movs	r3, #200	; 0xc8
 80019cc:	220c      	movs	r2, #12
 80019ce:	4913      	ldr	r1, [pc, #76]	; (8001a1c <MQTTOpenPort+0xb8>)
 80019d0:	4813      	ldr	r0, [pc, #76]	; (8001a20 <MQTTOpenPort+0xbc>)
 80019d2:	f002 f9df 	bl	8003d94 <HAL_UART_Transmit>
			HAL_NVIC_SystemReset();
 80019d6:	f000 fbc6 	bl	8002166 <HAL_NVIC_SystemReset>
		}
		if(status_err_2 || status_err_1){
 80019da:	7bbb      	ldrb	r3, [r7, #14]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d116      	bne.n	8001a0e <MQTTOpenPort+0xaa>
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d113      	bne.n	8001a0e <MQTTOpenPort+0xaa>
			break;
		}
		else{
			GPRS_signal_error_counter++;
 80019e6:	7b7b      	ldrb	r3, [r7, #13]
 80019e8:	3301      	adds	r3, #1
 80019ea:	737b      	strb	r3, [r7, #13]
		}
		if(HAL_GetTick() - timeOut >= 30000){
 80019ec:	f000 fa76 	bl	8001edc <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	f247 522f 	movw	r2, #29999	; 0x752f
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d901      	bls.n	8001a02 <MQTTOpenPort+0x9e>
			HAL_NVIC_SystemReset();
 80019fe:	f000 fbb2 	bl	8002166 <HAL_NVIC_SystemReset>
	while(status_err_1 == 0 || status_err_2 == 0){
 8001a02:	7bfb      	ldrb	r3, [r7, #15]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d0c0      	beq.n	800198a <MQTTOpenPort+0x26>
 8001a08:	7bbb      	ldrb	r3, [r7, #14]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d0bd      	beq.n	800198a <MQTTOpenPort+0x26>
		}

	}
}
 8001a0e:	bf00      	nop
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	080058f8 	.word	0x080058f8
 8001a1c:	20000634 	.word	0x20000634
 8001a20:	20000100 	.word	0x20000100
 8001a24:	0800591c 	.word	0x0800591c
 8001a28:	0800592c 	.word	0x0800592c
 8001a2c:	080058c0 	.word	0x080058c0

08001a30 <MQTTConnect>:

void MQTTConnect(uint8_t *RXBuffer){
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	73fb      	strb	r3, [r7, #15]
	int timeOut = HAL_GetTick();
 8001a3c:	f000 fa4e 	bl	8001edc <HAL_GetTick>
 8001a40:	4603      	mov	r3, r0
 8001a42:	60bb      	str	r3, [r7, #8]
	sprintf((char*)mainBuffer, ATQMTCONN);
 8001a44:	491b      	ldr	r1, [pc, #108]	; (8001ab4 <MQTTConnect+0x84>)
 8001a46:	481c      	ldr	r0, [pc, #112]	; (8001ab8 <MQTTConnect+0x88>)
 8001a48:	f003 f9be 	bl	8004dc8 <siprintf>
	while(status == 0){
 8001a4c:	e029      	b.n	8001aa2 <MQTTConnect+0x72>

		HAL_UART_Transmit(&huart1, mainBuffer, 49, 100);
 8001a4e:	2364      	movs	r3, #100	; 0x64
 8001a50:	2231      	movs	r2, #49	; 0x31
 8001a52:	4919      	ldr	r1, [pc, #100]	; (8001ab8 <MQTTConnect+0x88>)
 8001a54:	4819      	ldr	r0, [pc, #100]	; (8001abc <MQTTConnect+0x8c>)
 8001a56:	f002 f99d 	bl	8003d94 <HAL_UART_Transmit>
		HAL_UART_Receive(&huart1, RXBuffer, 9, 4000);
 8001a5a:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8001a5e:	2209      	movs	r2, #9
 8001a60:	6879      	ldr	r1, [r7, #4]
 8001a62:	4816      	ldr	r0, [pc, #88]	; (8001abc <MQTTConnect+0x8c>)
 8001a64:	f002 fa19 	bl	8003e9a <HAL_UART_Receive>

		status = checkCommand(RXBuffer, (uint8_t*)"+QMT");
 8001a68:	4915      	ldr	r1, [pc, #84]	; (8001ac0 <MQTTConnect+0x90>)
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff fe3d 	bl	80016ea <checkCommand>
 8001a70:	4603      	mov	r3, r0
 8001a72:	73fb      	strb	r3, [r7, #15]

		if(status == 0){
 8001a74:	7bfb      	ldrb	r3, [r7, #15]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d105      	bne.n	8001a86 <MQTTConnect+0x56>
			status = checkCommand(RXBuffer, (uint8_t*)"ERROR");
 8001a7a:	4912      	ldr	r1, [pc, #72]	; (8001ac4 <MQTTConnect+0x94>)
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f7ff fe34 	bl	80016ea <checkCommand>
 8001a82:	4603      	mov	r3, r0
 8001a84:	73fb      	strb	r3, [r7, #15]

		}

		if(status){
 8001a86:	7bfb      	ldrb	r3, [r7, #15]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d10e      	bne.n	8001aaa <MQTTConnect+0x7a>
			break;
		}
		if(HAL_GetTick() - timeOut >= 10000){
 8001a8c:	f000 fa26 	bl	8001edc <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	f242 720f 	movw	r2, #9999	; 0x270f
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d901      	bls.n	8001aa2 <MQTTConnect+0x72>
			HAL_NVIC_SystemReset();
 8001a9e:	f000 fb62 	bl	8002166 <HAL_NVIC_SystemReset>
	while(status == 0){
 8001aa2:	7bfb      	ldrb	r3, [r7, #15]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d0d2      	beq.n	8001a4e <MQTTConnect+0x1e>
		}
	}
}
 8001aa8:	e000      	b.n	8001aac <MQTTConnect+0x7c>
			break;
 8001aaa:	bf00      	nop
}
 8001aac:	bf00      	nop
 8001aae:	3710      	adds	r7, #16
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	0800593c 	.word	0x0800593c
 8001ab8:	20000634 	.word	0x20000634
 8001abc:	20000100 	.word	0x20000100
 8001ac0:	08005970 	.word	0x08005970
 8001ac4:	080058f0 	.word	0x080058f0

08001ac8 <MQTTSubToTopic>:

void MQTTSubToTopic(uint8_t *RXBuffer){
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
//	uint8_t status = 0;
//	while(status == 0){
	sprintf((char*)mainBuffer, ATQMTSUB);
 8001ad0:	4908      	ldr	r1, [pc, #32]	; (8001af4 <MQTTSubToTopic+0x2c>)
 8001ad2:	4809      	ldr	r0, [pc, #36]	; (8001af8 <MQTTSubToTopic+0x30>)
 8001ad4:	f003 f978 	bl	8004dc8 <siprintf>

		HAL_UART_Transmit(&huart1, mainBuffer, 35, 100);
 8001ad8:	2364      	movs	r3, #100	; 0x64
 8001ada:	2223      	movs	r2, #35	; 0x23
 8001adc:	4906      	ldr	r1, [pc, #24]	; (8001af8 <MQTTSubToTopic+0x30>)
 8001ade:	4807      	ldr	r0, [pc, #28]	; (8001afc <MQTTSubToTopic+0x34>)
 8001ae0:	f002 f958 	bl	8003d94 <HAL_UART_Transmit>
//		HAL_UART_Receive(&huart1, RXBuffer, 25, 2000);
		HAL_Delay(500);
 8001ae4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ae8:	f000 fa02 	bl	8001ef0 <HAL_Delay>
//		}
//		if(status){
//			break;
//		}
//	}
}
 8001aec:	bf00      	nop
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	08005978 	.word	0x08005978
 8001af8:	20000634 	.word	0x20000634
 8001afc:	20000100 	.word	0x20000100

08001b00 <MQTTPubToTopic>:

void MQTTPubToTopic(int length){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b092      	sub	sp, #72	; 0x48
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
	//uint8_t status = 0;
	uint8_t MQTT_PUB[60];
	sprintf((char*) MQTT_PUB, "AT+QMTPUBEX=0,0,0,0,\"liftos08765546789\",%d\r\n", (length));
 8001b08:	f107 030c 	add.w	r3, r7, #12
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	4909      	ldr	r1, [pc, #36]	; (8001b34 <MQTTPubToTopic+0x34>)
 8001b10:	4618      	mov	r0, r3
 8001b12:	f003 f959 	bl	8004dc8 <siprintf>


		HAL_UART_Transmit_IT(&huart1, MQTT_PUB, sizeof MQTT_PUB / sizeof MQTT_PUB[0]);
 8001b16:	f107 030c 	add.w	r3, r7, #12
 8001b1a:	223c      	movs	r2, #60	; 0x3c
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4806      	ldr	r0, [pc, #24]	; (8001b38 <MQTTPubToTopic+0x38>)
 8001b20:	f002 fa4d 	bl	8003fbe <HAL_UART_Transmit_IT>

		//HAL_UART_Receive(&huart1, RXBuffer, 10, 100);

		//status = checkCommand(RXBuffer, (uint8_t*)">");
		HAL_Delay(30);
 8001b24:	201e      	movs	r0, #30
 8001b26:	f000 f9e3 	bl	8001ef0 <HAL_Delay>

}
 8001b2a:	bf00      	nop
 8001b2c:	3748      	adds	r7, #72	; 0x48
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	080059a0 	.word	0x080059a0
 8001b38:	20000100 	.word	0x20000100

08001b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b42:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <HAL_MspInit+0x5c>)
 8001b44:	699b      	ldr	r3, [r3, #24]
 8001b46:	4a14      	ldr	r2, [pc, #80]	; (8001b98 <HAL_MspInit+0x5c>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6193      	str	r3, [r2, #24]
 8001b4e:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <HAL_MspInit+0x5c>)
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	60bb      	str	r3, [r7, #8]
 8001b58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b5a:	4b0f      	ldr	r3, [pc, #60]	; (8001b98 <HAL_MspInit+0x5c>)
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	4a0e      	ldr	r2, [pc, #56]	; (8001b98 <HAL_MspInit+0x5c>)
 8001b60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b64:	61d3      	str	r3, [r2, #28]
 8001b66:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <HAL_MspInit+0x5c>)
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b6e:	607b      	str	r3, [r7, #4]
 8001b70:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b72:	4b0a      	ldr	r3, [pc, #40]	; (8001b9c <HAL_MspInit+0x60>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	4a04      	ldr	r2, [pc, #16]	; (8001b9c <HAL_MspInit+0x60>)
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	3714      	adds	r7, #20
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	40010000 	.word	0x40010000

08001ba0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b088      	sub	sp, #32
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	f107 0310 	add.w	r3, r7, #16
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a15      	ldr	r2, [pc, #84]	; (8001c10 <HAL_I2C_MspInit+0x70>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d123      	bne.n	8001c08 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc0:	4b14      	ldr	r3, [pc, #80]	; (8001c14 <HAL_I2C_MspInit+0x74>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	4a13      	ldr	r2, [pc, #76]	; (8001c14 <HAL_I2C_MspInit+0x74>)
 8001bc6:	f043 0308 	orr.w	r3, r3, #8
 8001bca:	6193      	str	r3, [r2, #24]
 8001bcc:	4b11      	ldr	r3, [pc, #68]	; (8001c14 <HAL_I2C_MspInit+0x74>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	f003 0308 	and.w	r3, r3, #8
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bd8:	23c0      	movs	r3, #192	; 0xc0
 8001bda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bdc:	2312      	movs	r3, #18
 8001bde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001be0:	2303      	movs	r3, #3
 8001be2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be4:	f107 0310 	add.w	r3, r7, #16
 8001be8:	4619      	mov	r1, r3
 8001bea:	480b      	ldr	r0, [pc, #44]	; (8001c18 <HAL_I2C_MspInit+0x78>)
 8001bec:	f000 fd88 	bl	8002700 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bf0:	4b08      	ldr	r3, [pc, #32]	; (8001c14 <HAL_I2C_MspInit+0x74>)
 8001bf2:	69db      	ldr	r3, [r3, #28]
 8001bf4:	4a07      	ldr	r2, [pc, #28]	; (8001c14 <HAL_I2C_MspInit+0x74>)
 8001bf6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bfa:	61d3      	str	r3, [r2, #28]
 8001bfc:	4b05      	ldr	r3, [pc, #20]	; (8001c14 <HAL_I2C_MspInit+0x74>)
 8001bfe:	69db      	ldr	r3, [r3, #28]
 8001c00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c04:	60bb      	str	r3, [r7, #8]
 8001c06:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c08:	bf00      	nop
 8001c0a:	3720      	adds	r7, #32
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40005400 	.word	0x40005400
 8001c14:	40021000 	.word	0x40021000
 8001c18:	40010c00 	.word	0x40010c00

08001c1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b088      	sub	sp, #32
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c24:	f107 0310 	add.w	r3, r7, #16
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a20      	ldr	r2, [pc, #128]	; (8001cb8 <HAL_UART_MspInit+0x9c>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d139      	bne.n	8001cb0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c3c:	4b1f      	ldr	r3, [pc, #124]	; (8001cbc <HAL_UART_MspInit+0xa0>)
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	4a1e      	ldr	r2, [pc, #120]	; (8001cbc <HAL_UART_MspInit+0xa0>)
 8001c42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c46:	6193      	str	r3, [r2, #24]
 8001c48:	4b1c      	ldr	r3, [pc, #112]	; (8001cbc <HAL_UART_MspInit+0xa0>)
 8001c4a:	699b      	ldr	r3, [r3, #24]
 8001c4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c50:	60fb      	str	r3, [r7, #12]
 8001c52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c54:	4b19      	ldr	r3, [pc, #100]	; (8001cbc <HAL_UART_MspInit+0xa0>)
 8001c56:	699b      	ldr	r3, [r3, #24]
 8001c58:	4a18      	ldr	r2, [pc, #96]	; (8001cbc <HAL_UART_MspInit+0xa0>)
 8001c5a:	f043 0304 	orr.w	r3, r3, #4
 8001c5e:	6193      	str	r3, [r2, #24]
 8001c60:	4b16      	ldr	r3, [pc, #88]	; (8001cbc <HAL_UART_MspInit+0xa0>)
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	f003 0304 	and.w	r3, r3, #4
 8001c68:	60bb      	str	r3, [r7, #8]
 8001c6a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c72:	2302      	movs	r3, #2
 8001c74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c76:	2303      	movs	r3, #3
 8001c78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c7a:	f107 0310 	add.w	r3, r7, #16
 8001c7e:	4619      	mov	r1, r3
 8001c80:	480f      	ldr	r0, [pc, #60]	; (8001cc0 <HAL_UART_MspInit+0xa4>)
 8001c82:	f000 fd3d 	bl	8002700 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c94:	f107 0310 	add.w	r3, r7, #16
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4809      	ldr	r0, [pc, #36]	; (8001cc0 <HAL_UART_MspInit+0xa4>)
 8001c9c:	f000 fd30 	bl	8002700 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	2025      	movs	r0, #37	; 0x25
 8001ca6:	f000 fa34 	bl	8002112 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001caa:	2025      	movs	r0, #37	; 0x25
 8001cac:	f000 fa4d 	bl	800214a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001cb0:	bf00      	nop
 8001cb2:	3720      	adds	r7, #32
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40013800 	.word	0x40013800
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	40010800 	.word	0x40010800

08001cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cc8:	e7fe      	b.n	8001cc8 <NMI_Handler+0x4>

08001cca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_NVIC_SystemReset();
 8001cce:	f000 fa4a 	bl	8002166 <HAL_NVIC_SystemReset>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cd2:	e7fe      	b.n	8001cd2 <HardFault_Handler+0x8>

08001cd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd8:	e7fe      	b.n	8001cd8 <MemManage_Handler+0x4>

08001cda <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cde:	e7fe      	b.n	8001cde <BusFault_Handler+0x4>

08001ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce4:	e7fe      	b.n	8001ce4 <UsageFault_Handler+0x4>

08001ce6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bc80      	pop	{r7}
 8001cf0:	4770      	bx	lr

08001cf2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr

08001cfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr

08001d0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d0e:	f000 f8d3 	bl	8001eb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d1c:	4802      	ldr	r0, [pc, #8]	; (8001d28 <USART1_IRQHandler+0x10>)
 8001d1e:	f002 f9a9 	bl	8004074 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000100 	.word	0x20000100

08001d2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d34:	4a14      	ldr	r2, [pc, #80]	; (8001d88 <_sbrk+0x5c>)
 8001d36:	4b15      	ldr	r3, [pc, #84]	; (8001d8c <_sbrk+0x60>)
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d40:	4b13      	ldr	r3, [pc, #76]	; (8001d90 <_sbrk+0x64>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d102      	bne.n	8001d4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d48:	4b11      	ldr	r3, [pc, #68]	; (8001d90 <_sbrk+0x64>)
 8001d4a:	4a12      	ldr	r2, [pc, #72]	; (8001d94 <_sbrk+0x68>)
 8001d4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d4e:	4b10      	ldr	r3, [pc, #64]	; (8001d90 <_sbrk+0x64>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4413      	add	r3, r2
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d207      	bcs.n	8001d6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d5c:	f002 ff0e 	bl	8004b7c <__errno>
 8001d60:	4603      	mov	r3, r0
 8001d62:	220c      	movs	r2, #12
 8001d64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d66:	f04f 33ff 	mov.w	r3, #4294967295
 8001d6a:	e009      	b.n	8001d80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d6c:	4b08      	ldr	r3, [pc, #32]	; (8001d90 <_sbrk+0x64>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d72:	4b07      	ldr	r3, [pc, #28]	; (8001d90 <_sbrk+0x64>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4413      	add	r3, r2
 8001d7a:	4a05      	ldr	r2, [pc, #20]	; (8001d90 <_sbrk+0x64>)
 8001d7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3718      	adds	r7, #24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	20005000 	.word	0x20005000
 8001d8c:	00000400 	.word	0x00000400
 8001d90:	200006b4 	.word	0x200006b4
 8001d94:	200006f0 	.word	0x200006f0

08001d98 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
  }
 8001d9c:	bf00      	nop
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr

08001da4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
   bl  SystemInit
 8001da4:	f7ff fff8 	bl	8001d98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001da8:	480b      	ldr	r0, [pc, #44]	; (8001dd8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001daa:	490c      	ldr	r1, [pc, #48]	; (8001ddc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001dac:	4a0c      	ldr	r2, [pc, #48]	; (8001de0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001db0:	e002      	b.n	8001db8 <LoopCopyDataInit>

08001db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001db6:	3304      	adds	r3, #4

08001db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dbc:	d3f9      	bcc.n	8001db2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dbe:	4a09      	ldr	r2, [pc, #36]	; (8001de4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001dc0:	4c09      	ldr	r4, [pc, #36]	; (8001de8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dc4:	e001      	b.n	8001dca <LoopFillZerobss>

08001dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dc8:	3204      	adds	r2, #4

08001dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dcc:	d3fb      	bcc.n	8001dc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dce:	f002 fedb 	bl	8004b88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dd2:	f7ff f961 	bl	8001098 <main>
  bx lr
 8001dd6:	4770      	bx	lr
  ldr r0, =_sdata
 8001dd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ddc:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001de0:	08005b40 	.word	0x08005b40
  ldr r2, =_sbss
 8001de4:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001de8:	200006f0 	.word	0x200006f0

08001dec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001dec:	e7fe      	b.n	8001dec <ADC1_2_IRQHandler>
	...

08001df0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001df4:	4b08      	ldr	r3, [pc, #32]	; (8001e18 <HAL_Init+0x28>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a07      	ldr	r2, [pc, #28]	; (8001e18 <HAL_Init+0x28>)
 8001dfa:	f043 0310 	orr.w	r3, r3, #16
 8001dfe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e00:	2003      	movs	r0, #3
 8001e02:	f000 f97b 	bl	80020fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e06:	200f      	movs	r0, #15
 8001e08:	f000 f826 	bl	8001e58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e0c:	f7ff fe96 	bl	8001b3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40022000 	.word	0x40022000

08001e1c <HAL_DeInit>:
  *        of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001e20:	4b09      	ldr	r3, [pc, #36]	; (8001e48 <HAL_DeInit+0x2c>)
 8001e22:	f04f 32ff 	mov.w	r2, #4294967295
 8001e26:	611a      	str	r2, [r3, #16]
  __HAL_RCC_APB1_RELEASE_RESET();
 8001e28:	4b07      	ldr	r3, [pc, #28]	; (8001e48 <HAL_DeInit+0x2c>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_APB2_FORCE_RESET();
 8001e2e:	4b06      	ldr	r3, [pc, #24]	; (8001e48 <HAL_DeInit+0x2c>)
 8001e30:	f04f 32ff 	mov.w	r2, #4294967295
 8001e34:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 8001e36:	4b04      	ldr	r3, [pc, #16]	; (8001e48 <HAL_DeInit+0x2c>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	60da      	str	r2, [r3, #12]
  __HAL_RCC_AHB_FORCE_RESET();
  __HAL_RCC_AHB_RELEASE_RESET();
#endif

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8001e3c:	f000 f806 	bl	8001e4c <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40021000 	.word	0x40021000

08001e4c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr

08001e58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e60:	4b12      	ldr	r3, [pc, #72]	; (8001eac <HAL_InitTick+0x54>)
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	4b12      	ldr	r3, [pc, #72]	; (8001eb0 <HAL_InitTick+0x58>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	4619      	mov	r1, r3
 8001e6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e76:	4618      	mov	r0, r3
 8001e78:	f000 f979 	bl	800216e <HAL_SYSTICK_Config>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e00e      	b.n	8001ea4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2b0f      	cmp	r3, #15
 8001e8a:	d80a      	bhi.n	8001ea2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	6879      	ldr	r1, [r7, #4]
 8001e90:	f04f 30ff 	mov.w	r0, #4294967295
 8001e94:	f000 f93d 	bl	8002112 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e98:	4a06      	ldr	r2, [pc, #24]	; (8001eb4 <HAL_InitTick+0x5c>)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	e000      	b.n	8001ea4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	20000014 	.word	0x20000014
 8001eb0:	2000001c 	.word	0x2000001c
 8001eb4:	20000018 	.word	0x20000018

08001eb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ebc:	4b05      	ldr	r3, [pc, #20]	; (8001ed4 <HAL_IncTick+0x1c>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	4b05      	ldr	r3, [pc, #20]	; (8001ed8 <HAL_IncTick+0x20>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4413      	add	r3, r2
 8001ec8:	4a03      	ldr	r2, [pc, #12]	; (8001ed8 <HAL_IncTick+0x20>)
 8001eca:	6013      	str	r3, [r2, #0]
}
 8001ecc:	bf00      	nop
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr
 8001ed4:	2000001c 	.word	0x2000001c
 8001ed8:	200006b8 	.word	0x200006b8

08001edc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  return uwTick;
 8001ee0:	4b02      	ldr	r3, [pc, #8]	; (8001eec <HAL_GetTick+0x10>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc80      	pop	{r7}
 8001eea:	4770      	bx	lr
 8001eec:	200006b8 	.word	0x200006b8

08001ef0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ef8:	f7ff fff0 	bl	8001edc <HAL_GetTick>
 8001efc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f08:	d005      	beq.n	8001f16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f0a:	4b0a      	ldr	r3, [pc, #40]	; (8001f34 <HAL_Delay+0x44>)
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	461a      	mov	r2, r3
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	4413      	add	r3, r2
 8001f14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f16:	bf00      	nop
 8001f18:	f7ff ffe0 	bl	8001edc <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	68fa      	ldr	r2, [r7, #12]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d8f7      	bhi.n	8001f18 <HAL_Delay+0x28>
  {
  }
}
 8001f28:	bf00      	nop
 8001f2a:	bf00      	nop
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	2000001c 	.word	0x2000001c

08001f38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f48:	4b0c      	ldr	r3, [pc, #48]	; (8001f7c <__NVIC_SetPriorityGrouping+0x44>)
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f4e:	68ba      	ldr	r2, [r7, #8]
 8001f50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f54:	4013      	ands	r3, r2
 8001f56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f6a:	4a04      	ldr	r2, [pc, #16]	; (8001f7c <__NVIC_SetPriorityGrouping+0x44>)
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	60d3      	str	r3, [r2, #12]
}
 8001f70:	bf00      	nop
 8001f72:	3714      	adds	r7, #20
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bc80      	pop	{r7}
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	e000ed00 	.word	0xe000ed00

08001f80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f84:	4b04      	ldr	r3, [pc, #16]	; (8001f98 <__NVIC_GetPriorityGrouping+0x18>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	0a1b      	lsrs	r3, r3, #8
 8001f8a:	f003 0307 	and.w	r3, r3, #7
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bc80      	pop	{r7}
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	e000ed00 	.word	0xe000ed00

08001f9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	db0b      	blt.n	8001fc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	f003 021f 	and.w	r2, r3, #31
 8001fb4:	4906      	ldr	r1, [pc, #24]	; (8001fd0 <__NVIC_EnableIRQ+0x34>)
 8001fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fba:	095b      	lsrs	r3, r3, #5
 8001fbc:	2001      	movs	r0, #1
 8001fbe:	fa00 f202 	lsl.w	r2, r0, r2
 8001fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fc6:	bf00      	nop
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr
 8001fd0:	e000e100 	.word	0xe000e100

08001fd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	4603      	mov	r3, r0
 8001fdc:	6039      	str	r1, [r7, #0]
 8001fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	db0a      	blt.n	8001ffe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	b2da      	uxtb	r2, r3
 8001fec:	490c      	ldr	r1, [pc, #48]	; (8002020 <__NVIC_SetPriority+0x4c>)
 8001fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff2:	0112      	lsls	r2, r2, #4
 8001ff4:	b2d2      	uxtb	r2, r2
 8001ff6:	440b      	add	r3, r1
 8001ff8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ffc:	e00a      	b.n	8002014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	b2da      	uxtb	r2, r3
 8002002:	4908      	ldr	r1, [pc, #32]	; (8002024 <__NVIC_SetPriority+0x50>)
 8002004:	79fb      	ldrb	r3, [r7, #7]
 8002006:	f003 030f 	and.w	r3, r3, #15
 800200a:	3b04      	subs	r3, #4
 800200c:	0112      	lsls	r2, r2, #4
 800200e:	b2d2      	uxtb	r2, r2
 8002010:	440b      	add	r3, r1
 8002012:	761a      	strb	r2, [r3, #24]
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	bc80      	pop	{r7}
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	e000e100 	.word	0xe000e100
 8002024:	e000ed00 	.word	0xe000ed00

08002028 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002028:	b480      	push	{r7}
 800202a:	b089      	sub	sp, #36	; 0x24
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f003 0307 	and.w	r3, r3, #7
 800203a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	f1c3 0307 	rsb	r3, r3, #7
 8002042:	2b04      	cmp	r3, #4
 8002044:	bf28      	it	cs
 8002046:	2304      	movcs	r3, #4
 8002048:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	3304      	adds	r3, #4
 800204e:	2b06      	cmp	r3, #6
 8002050:	d902      	bls.n	8002058 <NVIC_EncodePriority+0x30>
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	3b03      	subs	r3, #3
 8002056:	e000      	b.n	800205a <NVIC_EncodePriority+0x32>
 8002058:	2300      	movs	r3, #0
 800205a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800205c:	f04f 32ff 	mov.w	r2, #4294967295
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	43da      	mvns	r2, r3
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	401a      	ands	r2, r3
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002070:	f04f 31ff 	mov.w	r1, #4294967295
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	fa01 f303 	lsl.w	r3, r1, r3
 800207a:	43d9      	mvns	r1, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002080:	4313      	orrs	r3, r2
         );
}
 8002082:	4618      	mov	r0, r3
 8002084:	3724      	adds	r7, #36	; 0x24
 8002086:	46bd      	mov	sp, r7
 8002088:	bc80      	pop	{r7}
 800208a:	4770      	bx	lr

0800208c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002090:	f3bf 8f4f 	dsb	sy
}
 8002094:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002096:	4b06      	ldr	r3, [pc, #24]	; (80020b0 <__NVIC_SystemReset+0x24>)
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800209e:	4904      	ldr	r1, [pc, #16]	; (80020b0 <__NVIC_SystemReset+0x24>)
 80020a0:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <__NVIC_SystemReset+0x28>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80020a6:	f3bf 8f4f 	dsb	sy
}
 80020aa:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80020ac:	bf00      	nop
 80020ae:	e7fd      	b.n	80020ac <__NVIC_SystemReset+0x20>
 80020b0:	e000ed00 	.word	0xe000ed00
 80020b4:	05fa0004 	.word	0x05fa0004

080020b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020c8:	d301      	bcc.n	80020ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020ca:	2301      	movs	r3, #1
 80020cc:	e00f      	b.n	80020ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020ce:	4a0a      	ldr	r2, [pc, #40]	; (80020f8 <SysTick_Config+0x40>)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3b01      	subs	r3, #1
 80020d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020d6:	210f      	movs	r1, #15
 80020d8:	f04f 30ff 	mov.w	r0, #4294967295
 80020dc:	f7ff ff7a 	bl	8001fd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020e0:	4b05      	ldr	r3, [pc, #20]	; (80020f8 <SysTick_Config+0x40>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020e6:	4b04      	ldr	r3, [pc, #16]	; (80020f8 <SysTick_Config+0x40>)
 80020e8:	2207      	movs	r2, #7
 80020ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	e000e010 	.word	0xe000e010

080020fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f7ff ff17 	bl	8001f38 <__NVIC_SetPriorityGrouping>
}
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002112:	b580      	push	{r7, lr}
 8002114:	b086      	sub	sp, #24
 8002116:	af00      	add	r7, sp, #0
 8002118:	4603      	mov	r3, r0
 800211a:	60b9      	str	r1, [r7, #8]
 800211c:	607a      	str	r2, [r7, #4]
 800211e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002124:	f7ff ff2c 	bl	8001f80 <__NVIC_GetPriorityGrouping>
 8002128:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	68b9      	ldr	r1, [r7, #8]
 800212e:	6978      	ldr	r0, [r7, #20]
 8002130:	f7ff ff7a 	bl	8002028 <NVIC_EncodePriority>
 8002134:	4602      	mov	r2, r0
 8002136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800213a:	4611      	mov	r1, r2
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff ff49 	bl	8001fd4 <__NVIC_SetPriority>
}
 8002142:	bf00      	nop
 8002144:	3718      	adds	r7, #24
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b082      	sub	sp, #8
 800214e:	af00      	add	r7, sp, #0
 8002150:	4603      	mov	r3, r0
 8002152:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002158:	4618      	mov	r0, r3
 800215a:	f7ff ff1f 	bl	8001f9c <__NVIC_EnableIRQ>
}
 800215e:	bf00      	nop
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}

08002166 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800216a:	f7ff ff8f 	bl	800208c <__NVIC_SystemReset>

0800216e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b082      	sub	sp, #8
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7ff ff9e 	bl	80020b8 <SysTick_Config>
 800217c:	4603      	mov	r3, r0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002186:	b480      	push	{r7}
 8002188:	b085      	sub	sp, #20
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800218e:	2300      	movs	r3, #0
 8002190:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b02      	cmp	r3, #2
 800219c:	d008      	beq.n	80021b0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2204      	movs	r2, #4
 80021a2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e020      	b.n	80021f2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f022 020e 	bic.w	r2, r2, #14
 80021be:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f022 0201 	bic.w	r2, r2, #1
 80021ce:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021d8:	2101      	movs	r1, #1
 80021da:	fa01 f202 	lsl.w	r2, r1, r2
 80021de:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2201      	movs	r2, #1
 80021e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80021f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3714      	adds	r7, #20
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bc80      	pop	{r7}
 80021fa:	4770      	bx	lr

080021fc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002204:	2300      	movs	r3, #0
 8002206:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800220e:	b2db      	uxtb	r3, r3
 8002210:	2b02      	cmp	r3, #2
 8002212:	d005      	beq.n	8002220 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2204      	movs	r2, #4
 8002218:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	73fb      	strb	r3, [r7, #15]
 800221e:	e051      	b.n	80022c4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f022 020e 	bic.w	r2, r2, #14
 800222e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f022 0201 	bic.w	r2, r2, #1
 800223e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a22      	ldr	r2, [pc, #136]	; (80022d0 <HAL_DMA_Abort_IT+0xd4>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d029      	beq.n	800229e <HAL_DMA_Abort_IT+0xa2>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a21      	ldr	r2, [pc, #132]	; (80022d4 <HAL_DMA_Abort_IT+0xd8>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d022      	beq.n	800229a <HAL_DMA_Abort_IT+0x9e>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a1f      	ldr	r2, [pc, #124]	; (80022d8 <HAL_DMA_Abort_IT+0xdc>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d01a      	beq.n	8002294 <HAL_DMA_Abort_IT+0x98>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a1e      	ldr	r2, [pc, #120]	; (80022dc <HAL_DMA_Abort_IT+0xe0>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d012      	beq.n	800228e <HAL_DMA_Abort_IT+0x92>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a1c      	ldr	r2, [pc, #112]	; (80022e0 <HAL_DMA_Abort_IT+0xe4>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d00a      	beq.n	8002288 <HAL_DMA_Abort_IT+0x8c>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a1b      	ldr	r2, [pc, #108]	; (80022e4 <HAL_DMA_Abort_IT+0xe8>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d102      	bne.n	8002282 <HAL_DMA_Abort_IT+0x86>
 800227c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002280:	e00e      	b.n	80022a0 <HAL_DMA_Abort_IT+0xa4>
 8002282:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002286:	e00b      	b.n	80022a0 <HAL_DMA_Abort_IT+0xa4>
 8002288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800228c:	e008      	b.n	80022a0 <HAL_DMA_Abort_IT+0xa4>
 800228e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002292:	e005      	b.n	80022a0 <HAL_DMA_Abort_IT+0xa4>
 8002294:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002298:	e002      	b.n	80022a0 <HAL_DMA_Abort_IT+0xa4>
 800229a:	2310      	movs	r3, #16
 800229c:	e000      	b.n	80022a0 <HAL_DMA_Abort_IT+0xa4>
 800229e:	2301      	movs	r3, #1
 80022a0:	4a11      	ldr	r2, [pc, #68]	; (80022e8 <HAL_DMA_Abort_IT+0xec>)
 80022a2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d003      	beq.n	80022c4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	4798      	blx	r3
    } 
  }
  return status;
 80022c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40020008 	.word	0x40020008
 80022d4:	4002001c 	.word	0x4002001c
 80022d8:	40020030 	.word	0x40020030
 80022dc:	40020044 	.word	0x40020044
 80022e0:	40020058 	.word	0x40020058
 80022e4:	4002006c 	.word	0x4002006c
 80022e8:	40020000 	.word	0x40020000

080022ec <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80022ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022ee:	b087      	sub	sp, #28
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80022fe:	2300      	movs	r3, #0
 8002300:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002302:	2300      	movs	r3, #0
 8002304:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002306:	4b2f      	ldr	r3, [pc, #188]	; (80023c4 <HAL_FLASH_Program+0xd8>)
 8002308:	7e1b      	ldrb	r3, [r3, #24]
 800230a:	2b01      	cmp	r3, #1
 800230c:	d101      	bne.n	8002312 <HAL_FLASH_Program+0x26>
 800230e:	2302      	movs	r3, #2
 8002310:	e054      	b.n	80023bc <HAL_FLASH_Program+0xd0>
 8002312:	4b2c      	ldr	r3, [pc, #176]	; (80023c4 <HAL_FLASH_Program+0xd8>)
 8002314:	2201      	movs	r2, #1
 8002316:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002318:	f24c 3050 	movw	r0, #50000	; 0xc350
 800231c:	f000 f8b2 	bl	8002484 <FLASH_WaitForLastOperation>
 8002320:	4603      	mov	r3, r0
 8002322:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002324:	7dfb      	ldrb	r3, [r7, #23]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d144      	bne.n	80023b4 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d102      	bne.n	8002336 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002330:	2301      	movs	r3, #1
 8002332:	757b      	strb	r3, [r7, #21]
 8002334:	e007      	b.n	8002346 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2b02      	cmp	r3, #2
 800233a:	d102      	bne.n	8002342 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 800233c:	2302      	movs	r3, #2
 800233e:	757b      	strb	r3, [r7, #21]
 8002340:	e001      	b.n	8002346 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002342:	2304      	movs	r3, #4
 8002344:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002346:	2300      	movs	r3, #0
 8002348:	75bb      	strb	r3, [r7, #22]
 800234a:	e02d      	b.n	80023a8 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 800234c:	7dbb      	ldrb	r3, [r7, #22]
 800234e:	005a      	lsls	r2, r3, #1
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	eb02 0c03 	add.w	ip, r2, r3
 8002356:	7dbb      	ldrb	r3, [r7, #22]
 8002358:	0119      	lsls	r1, r3, #4
 800235a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800235e:	f1c1 0620 	rsb	r6, r1, #32
 8002362:	f1a1 0020 	sub.w	r0, r1, #32
 8002366:	fa22 f401 	lsr.w	r4, r2, r1
 800236a:	fa03 f606 	lsl.w	r6, r3, r6
 800236e:	4334      	orrs	r4, r6
 8002370:	fa23 f000 	lsr.w	r0, r3, r0
 8002374:	4304      	orrs	r4, r0
 8002376:	fa23 f501 	lsr.w	r5, r3, r1
 800237a:	b2a3      	uxth	r3, r4
 800237c:	4619      	mov	r1, r3
 800237e:	4660      	mov	r0, ip
 8002380:	f000 f864 	bl	800244c <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002384:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002388:	f000 f87c 	bl	8002484 <FLASH_WaitForLastOperation>
 800238c:	4603      	mov	r3, r0
 800238e:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002390:	4b0d      	ldr	r3, [pc, #52]	; (80023c8 <HAL_FLASH_Program+0xdc>)
 8002392:	691b      	ldr	r3, [r3, #16]
 8002394:	4a0c      	ldr	r2, [pc, #48]	; (80023c8 <HAL_FLASH_Program+0xdc>)
 8002396:	f023 0301 	bic.w	r3, r3, #1
 800239a:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 800239c:	7dfb      	ldrb	r3, [r7, #23]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d107      	bne.n	80023b2 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80023a2:	7dbb      	ldrb	r3, [r7, #22]
 80023a4:	3301      	adds	r3, #1
 80023a6:	75bb      	strb	r3, [r7, #22]
 80023a8:	7dba      	ldrb	r2, [r7, #22]
 80023aa:	7d7b      	ldrb	r3, [r7, #21]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d3cd      	bcc.n	800234c <HAL_FLASH_Program+0x60>
 80023b0:	e000      	b.n	80023b4 <HAL_FLASH_Program+0xc8>
      {
        break;
 80023b2:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80023b4:	4b03      	ldr	r3, [pc, #12]	; (80023c4 <HAL_FLASH_Program+0xd8>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	761a      	strb	r2, [r3, #24]

  return status;
 80023ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	371c      	adds	r7, #28
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023c4:	200006c0 	.word	0x200006c0
 80023c8:	40022000 	.word	0x40022000

080023cc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80023d2:	2300      	movs	r3, #0
 80023d4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80023d6:	4b0d      	ldr	r3, [pc, #52]	; (800240c <HAL_FLASH_Unlock+0x40>)
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00d      	beq.n	80023fe <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80023e2:	4b0a      	ldr	r3, [pc, #40]	; (800240c <HAL_FLASH_Unlock+0x40>)
 80023e4:	4a0a      	ldr	r2, [pc, #40]	; (8002410 <HAL_FLASH_Unlock+0x44>)
 80023e6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80023e8:	4b08      	ldr	r3, [pc, #32]	; (800240c <HAL_FLASH_Unlock+0x40>)
 80023ea:	4a0a      	ldr	r2, [pc, #40]	; (8002414 <HAL_FLASH_Unlock+0x48>)
 80023ec:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80023ee:	4b07      	ldr	r3, [pc, #28]	; (800240c <HAL_FLASH_Unlock+0x40>)
 80023f0:	691b      	ldr	r3, [r3, #16]
 80023f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80023fe:	79fb      	ldrb	r3, [r7, #7]
}
 8002400:	4618      	mov	r0, r3
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	bc80      	pop	{r7}
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	40022000 	.word	0x40022000
 8002410:	45670123 	.word	0x45670123
 8002414:	cdef89ab 	.word	0xcdef89ab

08002418 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800241c:	4b05      	ldr	r3, [pc, #20]	; (8002434 <HAL_FLASH_Lock+0x1c>)
 800241e:	691b      	ldr	r3, [r3, #16]
 8002420:	4a04      	ldr	r2, [pc, #16]	; (8002434 <HAL_FLASH_Lock+0x1c>)
 8002422:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002426:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	bc80      	pop	{r7}
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	40022000 	.word	0x40022000

08002438 <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 800243c:	4b02      	ldr	r3, [pc, #8]	; (8002448 <HAL_FLASH_GetError+0x10>)
 800243e:	69db      	ldr	r3, [r3, #28]
}
 8002440:	4618      	mov	r0, r3
 8002442:	46bd      	mov	sp, r7
 8002444:	bc80      	pop	{r7}
 8002446:	4770      	bx	lr
 8002448:	200006c0 	.word	0x200006c0

0800244c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	460b      	mov	r3, r1
 8002456:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002458:	4b08      	ldr	r3, [pc, #32]	; (800247c <FLASH_Program_HalfWord+0x30>)
 800245a:	2200      	movs	r2, #0
 800245c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800245e:	4b08      	ldr	r3, [pc, #32]	; (8002480 <FLASH_Program_HalfWord+0x34>)
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	4a07      	ldr	r2, [pc, #28]	; (8002480 <FLASH_Program_HalfWord+0x34>)
 8002464:	f043 0301 	orr.w	r3, r3, #1
 8002468:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	887a      	ldrh	r2, [r7, #2]
 800246e:	801a      	strh	r2, [r3, #0]
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	bc80      	pop	{r7}
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	200006c0 	.word	0x200006c0
 8002480:	40022000 	.word	0x40022000

08002484 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800248c:	f7ff fd26 	bl	8001edc <HAL_GetTick>
 8002490:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002492:	e010      	b.n	80024b6 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800249a:	d00c      	beq.n	80024b6 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d007      	beq.n	80024b2 <FLASH_WaitForLastOperation+0x2e>
 80024a2:	f7ff fd1b 	bl	8001edc <HAL_GetTick>
 80024a6:	4602      	mov	r2, r0
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d201      	bcs.n	80024b6 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e025      	b.n	8002502 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80024b6:	4b15      	ldr	r3, [pc, #84]	; (800250c <FLASH_WaitForLastOperation+0x88>)
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d1e8      	bne.n	8002494 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80024c2:	4b12      	ldr	r3, [pc, #72]	; (800250c <FLASH_WaitForLastOperation+0x88>)
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	f003 0320 	and.w	r3, r3, #32
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d002      	beq.n	80024d4 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80024ce:	4b0f      	ldr	r3, [pc, #60]	; (800250c <FLASH_WaitForLastOperation+0x88>)
 80024d0:	2220      	movs	r2, #32
 80024d2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80024d4:	4b0d      	ldr	r3, [pc, #52]	; (800250c <FLASH_WaitForLastOperation+0x88>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	f003 0310 	and.w	r3, r3, #16
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d10b      	bne.n	80024f8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80024e0:	4b0a      	ldr	r3, [pc, #40]	; (800250c <FLASH_WaitForLastOperation+0x88>)
 80024e2:	69db      	ldr	r3, [r3, #28]
 80024e4:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d105      	bne.n	80024f8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80024ec:	4b07      	ldr	r3, [pc, #28]	; (800250c <FLASH_WaitForLastOperation+0x88>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d003      	beq.n	8002500 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80024f8:	f000 f80a 	bl	8002510 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e000      	b.n	8002502 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40022000 	.word	0x40022000

08002510 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002516:	2300      	movs	r3, #0
 8002518:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800251a:	4b23      	ldr	r3, [pc, #140]	; (80025a8 <FLASH_SetErrorCode+0x98>)
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	f003 0310 	and.w	r3, r3, #16
 8002522:	2b00      	cmp	r3, #0
 8002524:	d009      	beq.n	800253a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002526:	4b21      	ldr	r3, [pc, #132]	; (80025ac <FLASH_SetErrorCode+0x9c>)
 8002528:	69db      	ldr	r3, [r3, #28]
 800252a:	f043 0302 	orr.w	r3, r3, #2
 800252e:	4a1f      	ldr	r2, [pc, #124]	; (80025ac <FLASH_SetErrorCode+0x9c>)
 8002530:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f043 0310 	orr.w	r3, r3, #16
 8002538:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800253a:	4b1b      	ldr	r3, [pc, #108]	; (80025a8 <FLASH_SetErrorCode+0x98>)
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	f003 0304 	and.w	r3, r3, #4
 8002542:	2b00      	cmp	r3, #0
 8002544:	d009      	beq.n	800255a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002546:	4b19      	ldr	r3, [pc, #100]	; (80025ac <FLASH_SetErrorCode+0x9c>)
 8002548:	69db      	ldr	r3, [r3, #28]
 800254a:	f043 0301 	orr.w	r3, r3, #1
 800254e:	4a17      	ldr	r2, [pc, #92]	; (80025ac <FLASH_SetErrorCode+0x9c>)
 8002550:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f043 0304 	orr.w	r3, r3, #4
 8002558:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800255a:	4b13      	ldr	r3, [pc, #76]	; (80025a8 <FLASH_SetErrorCode+0x98>)
 800255c:	69db      	ldr	r3, [r3, #28]
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b00      	cmp	r3, #0
 8002564:	d00b      	beq.n	800257e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002566:	4b11      	ldr	r3, [pc, #68]	; (80025ac <FLASH_SetErrorCode+0x9c>)
 8002568:	69db      	ldr	r3, [r3, #28]
 800256a:	f043 0304 	orr.w	r3, r3, #4
 800256e:	4a0f      	ldr	r2, [pc, #60]	; (80025ac <FLASH_SetErrorCode+0x9c>)
 8002570:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002572:	4b0d      	ldr	r3, [pc, #52]	; (80025a8 <FLASH_SetErrorCode+0x98>)
 8002574:	69db      	ldr	r3, [r3, #28]
 8002576:	4a0c      	ldr	r2, [pc, #48]	; (80025a8 <FLASH_SetErrorCode+0x98>)
 8002578:	f023 0301 	bic.w	r3, r3, #1
 800257c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f240 1201 	movw	r2, #257	; 0x101
 8002584:	4293      	cmp	r3, r2
 8002586:	d106      	bne.n	8002596 <FLASH_SetErrorCode+0x86>
 8002588:	4b07      	ldr	r3, [pc, #28]	; (80025a8 <FLASH_SetErrorCode+0x98>)
 800258a:	69db      	ldr	r3, [r3, #28]
 800258c:	4a06      	ldr	r2, [pc, #24]	; (80025a8 <FLASH_SetErrorCode+0x98>)
 800258e:	f023 0301 	bic.w	r3, r3, #1
 8002592:	61d3      	str	r3, [r2, #28]
}  
 8002594:	e002      	b.n	800259c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002596:	4a04      	ldr	r2, [pc, #16]	; (80025a8 <FLASH_SetErrorCode+0x98>)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	60d3      	str	r3, [r2, #12]
}  
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bc80      	pop	{r7}
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	40022000 	.word	0x40022000
 80025ac:	200006c0 	.word	0x200006c0

080025b0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80025be:	2300      	movs	r3, #0
 80025c0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80025c2:	4b2f      	ldr	r3, [pc, #188]	; (8002680 <HAL_FLASHEx_Erase+0xd0>)
 80025c4:	7e1b      	ldrb	r3, [r3, #24]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d101      	bne.n	80025ce <HAL_FLASHEx_Erase+0x1e>
 80025ca:	2302      	movs	r3, #2
 80025cc:	e053      	b.n	8002676 <HAL_FLASHEx_Erase+0xc6>
 80025ce:	4b2c      	ldr	r3, [pc, #176]	; (8002680 <HAL_FLASHEx_Erase+0xd0>)
 80025d0:	2201      	movs	r2, #1
 80025d2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d116      	bne.n	800260a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80025dc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80025e0:	f7ff ff50 	bl	8002484 <FLASH_WaitForLastOperation>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d141      	bne.n	800266e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80025ea:	2001      	movs	r0, #1
 80025ec:	f000 f84c 	bl	8002688 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80025f0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80025f4:	f7ff ff46 	bl	8002484 <FLASH_WaitForLastOperation>
 80025f8:	4603      	mov	r3, r0
 80025fa:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80025fc:	4b21      	ldr	r3, [pc, #132]	; (8002684 <HAL_FLASHEx_Erase+0xd4>)
 80025fe:	691b      	ldr	r3, [r3, #16]
 8002600:	4a20      	ldr	r2, [pc, #128]	; (8002684 <HAL_FLASHEx_Erase+0xd4>)
 8002602:	f023 0304 	bic.w	r3, r3, #4
 8002606:	6113      	str	r3, [r2, #16]
 8002608:	e031      	b.n	800266e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800260a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800260e:	f7ff ff39 	bl	8002484 <FLASH_WaitForLastOperation>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d12a      	bne.n	800266e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	f04f 32ff 	mov.w	r2, #4294967295
 800261e:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	60bb      	str	r3, [r7, #8]
 8002626:	e019      	b.n	800265c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002628:	68b8      	ldr	r0, [r7, #8]
 800262a:	f000 f849 	bl	80026c0 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800262e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002632:	f7ff ff27 	bl	8002484 <FLASH_WaitForLastOperation>
 8002636:	4603      	mov	r3, r0
 8002638:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800263a:	4b12      	ldr	r3, [pc, #72]	; (8002684 <HAL_FLASHEx_Erase+0xd4>)
 800263c:	691b      	ldr	r3, [r3, #16]
 800263e:	4a11      	ldr	r2, [pc, #68]	; (8002684 <HAL_FLASHEx_Erase+0xd4>)
 8002640:	f023 0302 	bic.w	r3, r3, #2
 8002644:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8002646:	7bfb      	ldrb	r3, [r7, #15]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d003      	beq.n	8002654 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	68ba      	ldr	r2, [r7, #8]
 8002650:	601a      	str	r2, [r3, #0]
            break;
 8002652:	e00c      	b.n	800266e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800265a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	029a      	lsls	r2, r3, #10
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8002668:	68ba      	ldr	r2, [r7, #8]
 800266a:	429a      	cmp	r2, r3
 800266c:	d3dc      	bcc.n	8002628 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800266e:	4b04      	ldr	r3, [pc, #16]	; (8002680 <HAL_FLASHEx_Erase+0xd0>)
 8002670:	2200      	movs	r2, #0
 8002672:	761a      	strb	r2, [r3, #24]

  return status;
 8002674:	7bfb      	ldrb	r3, [r7, #15]
}
 8002676:	4618      	mov	r0, r3
 8002678:	3710      	adds	r7, #16
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	200006c0 	.word	0x200006c0
 8002684:	40022000 	.word	0x40022000

08002688 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002690:	4b09      	ldr	r3, [pc, #36]	; (80026b8 <FLASH_MassErase+0x30>)
 8002692:	2200      	movs	r2, #0
 8002694:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002696:	4b09      	ldr	r3, [pc, #36]	; (80026bc <FLASH_MassErase+0x34>)
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	4a08      	ldr	r2, [pc, #32]	; (80026bc <FLASH_MassErase+0x34>)
 800269c:	f043 0304 	orr.w	r3, r3, #4
 80026a0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80026a2:	4b06      	ldr	r3, [pc, #24]	; (80026bc <FLASH_MassErase+0x34>)
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	4a05      	ldr	r2, [pc, #20]	; (80026bc <FLASH_MassErase+0x34>)
 80026a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026ac:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr
 80026b8:	200006c0 	.word	0x200006c0
 80026bc:	40022000 	.word	0x40022000

080026c0 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80026c8:	4b0b      	ldr	r3, [pc, #44]	; (80026f8 <FLASH_PageErase+0x38>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80026ce:	4b0b      	ldr	r3, [pc, #44]	; (80026fc <FLASH_PageErase+0x3c>)
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	4a0a      	ldr	r2, [pc, #40]	; (80026fc <FLASH_PageErase+0x3c>)
 80026d4:	f043 0302 	orr.w	r3, r3, #2
 80026d8:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80026da:	4a08      	ldr	r2, [pc, #32]	; (80026fc <FLASH_PageErase+0x3c>)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80026e0:	4b06      	ldr	r3, [pc, #24]	; (80026fc <FLASH_PageErase+0x3c>)
 80026e2:	691b      	ldr	r3, [r3, #16]
 80026e4:	4a05      	ldr	r2, [pc, #20]	; (80026fc <FLASH_PageErase+0x3c>)
 80026e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026ea:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bc80      	pop	{r7}
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	200006c0 	.word	0x200006c0
 80026fc:	40022000 	.word	0x40022000

08002700 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002700:	b480      	push	{r7}
 8002702:	b08b      	sub	sp, #44	; 0x2c
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800270a:	2300      	movs	r3, #0
 800270c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800270e:	2300      	movs	r3, #0
 8002710:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002712:	e169      	b.n	80029e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002714:	2201      	movs	r2, #1
 8002716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	69fa      	ldr	r2, [r7, #28]
 8002724:	4013      	ands	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	429a      	cmp	r2, r3
 800272e:	f040 8158 	bne.w	80029e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	4a9a      	ldr	r2, [pc, #616]	; (80029a0 <HAL_GPIO_Init+0x2a0>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d05e      	beq.n	80027fa <HAL_GPIO_Init+0xfa>
 800273c:	4a98      	ldr	r2, [pc, #608]	; (80029a0 <HAL_GPIO_Init+0x2a0>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d875      	bhi.n	800282e <HAL_GPIO_Init+0x12e>
 8002742:	4a98      	ldr	r2, [pc, #608]	; (80029a4 <HAL_GPIO_Init+0x2a4>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d058      	beq.n	80027fa <HAL_GPIO_Init+0xfa>
 8002748:	4a96      	ldr	r2, [pc, #600]	; (80029a4 <HAL_GPIO_Init+0x2a4>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d86f      	bhi.n	800282e <HAL_GPIO_Init+0x12e>
 800274e:	4a96      	ldr	r2, [pc, #600]	; (80029a8 <HAL_GPIO_Init+0x2a8>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d052      	beq.n	80027fa <HAL_GPIO_Init+0xfa>
 8002754:	4a94      	ldr	r2, [pc, #592]	; (80029a8 <HAL_GPIO_Init+0x2a8>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d869      	bhi.n	800282e <HAL_GPIO_Init+0x12e>
 800275a:	4a94      	ldr	r2, [pc, #592]	; (80029ac <HAL_GPIO_Init+0x2ac>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d04c      	beq.n	80027fa <HAL_GPIO_Init+0xfa>
 8002760:	4a92      	ldr	r2, [pc, #584]	; (80029ac <HAL_GPIO_Init+0x2ac>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d863      	bhi.n	800282e <HAL_GPIO_Init+0x12e>
 8002766:	4a92      	ldr	r2, [pc, #584]	; (80029b0 <HAL_GPIO_Init+0x2b0>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d046      	beq.n	80027fa <HAL_GPIO_Init+0xfa>
 800276c:	4a90      	ldr	r2, [pc, #576]	; (80029b0 <HAL_GPIO_Init+0x2b0>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d85d      	bhi.n	800282e <HAL_GPIO_Init+0x12e>
 8002772:	2b12      	cmp	r3, #18
 8002774:	d82a      	bhi.n	80027cc <HAL_GPIO_Init+0xcc>
 8002776:	2b12      	cmp	r3, #18
 8002778:	d859      	bhi.n	800282e <HAL_GPIO_Init+0x12e>
 800277a:	a201      	add	r2, pc, #4	; (adr r2, 8002780 <HAL_GPIO_Init+0x80>)
 800277c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002780:	080027fb 	.word	0x080027fb
 8002784:	080027d5 	.word	0x080027d5
 8002788:	080027e7 	.word	0x080027e7
 800278c:	08002829 	.word	0x08002829
 8002790:	0800282f 	.word	0x0800282f
 8002794:	0800282f 	.word	0x0800282f
 8002798:	0800282f 	.word	0x0800282f
 800279c:	0800282f 	.word	0x0800282f
 80027a0:	0800282f 	.word	0x0800282f
 80027a4:	0800282f 	.word	0x0800282f
 80027a8:	0800282f 	.word	0x0800282f
 80027ac:	0800282f 	.word	0x0800282f
 80027b0:	0800282f 	.word	0x0800282f
 80027b4:	0800282f 	.word	0x0800282f
 80027b8:	0800282f 	.word	0x0800282f
 80027bc:	0800282f 	.word	0x0800282f
 80027c0:	0800282f 	.word	0x0800282f
 80027c4:	080027dd 	.word	0x080027dd
 80027c8:	080027f1 	.word	0x080027f1
 80027cc:	4a79      	ldr	r2, [pc, #484]	; (80029b4 <HAL_GPIO_Init+0x2b4>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d013      	beq.n	80027fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027d2:	e02c      	b.n	800282e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	623b      	str	r3, [r7, #32]
          break;
 80027da:	e029      	b.n	8002830 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	3304      	adds	r3, #4
 80027e2:	623b      	str	r3, [r7, #32]
          break;
 80027e4:	e024      	b.n	8002830 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	3308      	adds	r3, #8
 80027ec:	623b      	str	r3, [r7, #32]
          break;
 80027ee:	e01f      	b.n	8002830 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	330c      	adds	r3, #12
 80027f6:	623b      	str	r3, [r7, #32]
          break;
 80027f8:	e01a      	b.n	8002830 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d102      	bne.n	8002808 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002802:	2304      	movs	r3, #4
 8002804:	623b      	str	r3, [r7, #32]
          break;
 8002806:	e013      	b.n	8002830 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	2b01      	cmp	r3, #1
 800280e:	d105      	bne.n	800281c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002810:	2308      	movs	r3, #8
 8002812:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	69fa      	ldr	r2, [r7, #28]
 8002818:	611a      	str	r2, [r3, #16]
          break;
 800281a:	e009      	b.n	8002830 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800281c:	2308      	movs	r3, #8
 800281e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	69fa      	ldr	r2, [r7, #28]
 8002824:	615a      	str	r2, [r3, #20]
          break;
 8002826:	e003      	b.n	8002830 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002828:	2300      	movs	r3, #0
 800282a:	623b      	str	r3, [r7, #32]
          break;
 800282c:	e000      	b.n	8002830 <HAL_GPIO_Init+0x130>
          break;
 800282e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	2bff      	cmp	r3, #255	; 0xff
 8002834:	d801      	bhi.n	800283a <HAL_GPIO_Init+0x13a>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	e001      	b.n	800283e <HAL_GPIO_Init+0x13e>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	3304      	adds	r3, #4
 800283e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	2bff      	cmp	r3, #255	; 0xff
 8002844:	d802      	bhi.n	800284c <HAL_GPIO_Init+0x14c>
 8002846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	e002      	b.n	8002852 <HAL_GPIO_Init+0x152>
 800284c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284e:	3b08      	subs	r3, #8
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	210f      	movs	r1, #15
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	fa01 f303 	lsl.w	r3, r1, r3
 8002860:	43db      	mvns	r3, r3
 8002862:	401a      	ands	r2, r3
 8002864:	6a39      	ldr	r1, [r7, #32]
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	fa01 f303 	lsl.w	r3, r1, r3
 800286c:	431a      	orrs	r2, r3
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800287a:	2b00      	cmp	r3, #0
 800287c:	f000 80b1 	beq.w	80029e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002880:	4b4d      	ldr	r3, [pc, #308]	; (80029b8 <HAL_GPIO_Init+0x2b8>)
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	4a4c      	ldr	r2, [pc, #304]	; (80029b8 <HAL_GPIO_Init+0x2b8>)
 8002886:	f043 0301 	orr.w	r3, r3, #1
 800288a:	6193      	str	r3, [r2, #24]
 800288c:	4b4a      	ldr	r3, [pc, #296]	; (80029b8 <HAL_GPIO_Init+0x2b8>)
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	f003 0301 	and.w	r3, r3, #1
 8002894:	60bb      	str	r3, [r7, #8]
 8002896:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002898:	4a48      	ldr	r2, [pc, #288]	; (80029bc <HAL_GPIO_Init+0x2bc>)
 800289a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289c:	089b      	lsrs	r3, r3, #2
 800289e:	3302      	adds	r3, #2
 80028a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a8:	f003 0303 	and.w	r3, r3, #3
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	220f      	movs	r2, #15
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	43db      	mvns	r3, r3
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	4013      	ands	r3, r2
 80028ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a40      	ldr	r2, [pc, #256]	; (80029c0 <HAL_GPIO_Init+0x2c0>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d013      	beq.n	80028ec <HAL_GPIO_Init+0x1ec>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	4a3f      	ldr	r2, [pc, #252]	; (80029c4 <HAL_GPIO_Init+0x2c4>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d00d      	beq.n	80028e8 <HAL_GPIO_Init+0x1e8>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a3e      	ldr	r2, [pc, #248]	; (80029c8 <HAL_GPIO_Init+0x2c8>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d007      	beq.n	80028e4 <HAL_GPIO_Init+0x1e4>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a3d      	ldr	r2, [pc, #244]	; (80029cc <HAL_GPIO_Init+0x2cc>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d101      	bne.n	80028e0 <HAL_GPIO_Init+0x1e0>
 80028dc:	2303      	movs	r3, #3
 80028de:	e006      	b.n	80028ee <HAL_GPIO_Init+0x1ee>
 80028e0:	2304      	movs	r3, #4
 80028e2:	e004      	b.n	80028ee <HAL_GPIO_Init+0x1ee>
 80028e4:	2302      	movs	r3, #2
 80028e6:	e002      	b.n	80028ee <HAL_GPIO_Init+0x1ee>
 80028e8:	2301      	movs	r3, #1
 80028ea:	e000      	b.n	80028ee <HAL_GPIO_Init+0x1ee>
 80028ec:	2300      	movs	r3, #0
 80028ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028f0:	f002 0203 	and.w	r2, r2, #3
 80028f4:	0092      	lsls	r2, r2, #2
 80028f6:	4093      	lsls	r3, r2
 80028f8:	68fa      	ldr	r2, [r7, #12]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80028fe:	492f      	ldr	r1, [pc, #188]	; (80029bc <HAL_GPIO_Init+0x2bc>)
 8002900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002902:	089b      	lsrs	r3, r3, #2
 8002904:	3302      	adds	r3, #2
 8002906:	68fa      	ldr	r2, [r7, #12]
 8002908:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d006      	beq.n	8002926 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002918:	4b2d      	ldr	r3, [pc, #180]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 800291a:	689a      	ldr	r2, [r3, #8]
 800291c:	492c      	ldr	r1, [pc, #176]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	4313      	orrs	r3, r2
 8002922:	608b      	str	r3, [r1, #8]
 8002924:	e006      	b.n	8002934 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002926:	4b2a      	ldr	r3, [pc, #168]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 8002928:	689a      	ldr	r2, [r3, #8]
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	43db      	mvns	r3, r3
 800292e:	4928      	ldr	r1, [pc, #160]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 8002930:	4013      	ands	r3, r2
 8002932:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d006      	beq.n	800294e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002940:	4b23      	ldr	r3, [pc, #140]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 8002942:	68da      	ldr	r2, [r3, #12]
 8002944:	4922      	ldr	r1, [pc, #136]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	4313      	orrs	r3, r2
 800294a:	60cb      	str	r3, [r1, #12]
 800294c:	e006      	b.n	800295c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800294e:	4b20      	ldr	r3, [pc, #128]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 8002950:	68da      	ldr	r2, [r3, #12]
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	43db      	mvns	r3, r3
 8002956:	491e      	ldr	r1, [pc, #120]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 8002958:	4013      	ands	r3, r2
 800295a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d006      	beq.n	8002976 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002968:	4b19      	ldr	r3, [pc, #100]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 800296a:	685a      	ldr	r2, [r3, #4]
 800296c:	4918      	ldr	r1, [pc, #96]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	4313      	orrs	r3, r2
 8002972:	604b      	str	r3, [r1, #4]
 8002974:	e006      	b.n	8002984 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002976:	4b16      	ldr	r3, [pc, #88]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 8002978:	685a      	ldr	r2, [r3, #4]
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	43db      	mvns	r3, r3
 800297e:	4914      	ldr	r1, [pc, #80]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 8002980:	4013      	ands	r3, r2
 8002982:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d021      	beq.n	80029d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002990:	4b0f      	ldr	r3, [pc, #60]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	490e      	ldr	r1, [pc, #56]	; (80029d0 <HAL_GPIO_Init+0x2d0>)
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	4313      	orrs	r3, r2
 800299a:	600b      	str	r3, [r1, #0]
 800299c:	e021      	b.n	80029e2 <HAL_GPIO_Init+0x2e2>
 800299e:	bf00      	nop
 80029a0:	10320000 	.word	0x10320000
 80029a4:	10310000 	.word	0x10310000
 80029a8:	10220000 	.word	0x10220000
 80029ac:	10210000 	.word	0x10210000
 80029b0:	10120000 	.word	0x10120000
 80029b4:	10110000 	.word	0x10110000
 80029b8:	40021000 	.word	0x40021000
 80029bc:	40010000 	.word	0x40010000
 80029c0:	40010800 	.word	0x40010800
 80029c4:	40010c00 	.word	0x40010c00
 80029c8:	40011000 	.word	0x40011000
 80029cc:	40011400 	.word	0x40011400
 80029d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029d4:	4b0b      	ldr	r3, [pc, #44]	; (8002a04 <HAL_GPIO_Init+0x304>)
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	43db      	mvns	r3, r3
 80029dc:	4909      	ldr	r1, [pc, #36]	; (8002a04 <HAL_GPIO_Init+0x304>)
 80029de:	4013      	ands	r3, r2
 80029e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80029e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e4:	3301      	adds	r3, #1
 80029e6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ee:	fa22 f303 	lsr.w	r3, r2, r3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f47f ae8e 	bne.w	8002714 <HAL_GPIO_Init+0x14>
  }
}
 80029f8:	bf00      	nop
 80029fa:	bf00      	nop
 80029fc:	372c      	adds	r7, #44	; 0x2c
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bc80      	pop	{r7}
 8002a02:	4770      	bx	lr
 8002a04:	40010400 	.word	0x40010400

08002a08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	460b      	mov	r3, r1
 8002a12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	887b      	ldrh	r3, [r7, #2]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d002      	beq.n	8002a26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a20:	2301      	movs	r3, #1
 8002a22:	73fb      	strb	r3, [r7, #15]
 8002a24:	e001      	b.n	8002a2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a26:	2300      	movs	r3, #0
 8002a28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr

08002a36 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b083      	sub	sp, #12
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
 8002a3e:	460b      	mov	r3, r1
 8002a40:	807b      	strh	r3, [r7, #2]
 8002a42:	4613      	mov	r3, r2
 8002a44:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a46:	787b      	ldrb	r3, [r7, #1]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d003      	beq.n	8002a54 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a4c:	887a      	ldrh	r2, [r7, #2]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a52:	e003      	b.n	8002a5c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a54:	887b      	ldrh	r3, [r7, #2]
 8002a56:	041a      	lsls	r2, r3, #16
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	611a      	str	r2, [r3, #16]
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bc80      	pop	{r7}
 8002a64:	4770      	bx	lr
	...

08002a68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e12b      	b.n	8002cd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d106      	bne.n	8002a94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f7ff f886 	bl	8001ba0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2224      	movs	r2, #36	; 0x24
 8002a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f022 0201 	bic.w	r2, r2, #1
 8002aaa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002aba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002aca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002acc:	f001 f8cc 	bl	8003c68 <HAL_RCC_GetPCLK1Freq>
 8002ad0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	4a81      	ldr	r2, [pc, #516]	; (8002cdc <HAL_I2C_Init+0x274>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d807      	bhi.n	8002aec <HAL_I2C_Init+0x84>
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4a80      	ldr	r2, [pc, #512]	; (8002ce0 <HAL_I2C_Init+0x278>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	bf94      	ite	ls
 8002ae4:	2301      	movls	r3, #1
 8002ae6:	2300      	movhi	r3, #0
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	e006      	b.n	8002afa <HAL_I2C_Init+0x92>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	4a7d      	ldr	r2, [pc, #500]	; (8002ce4 <HAL_I2C_Init+0x27c>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	bf94      	ite	ls
 8002af4:	2301      	movls	r3, #1
 8002af6:	2300      	movhi	r3, #0
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e0e7      	b.n	8002cd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	4a78      	ldr	r2, [pc, #480]	; (8002ce8 <HAL_I2C_Init+0x280>)
 8002b06:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0a:	0c9b      	lsrs	r3, r3, #18
 8002b0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68ba      	ldr	r2, [r7, #8]
 8002b1e:	430a      	orrs	r2, r1
 8002b20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	6a1b      	ldr	r3, [r3, #32]
 8002b28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	4a6a      	ldr	r2, [pc, #424]	; (8002cdc <HAL_I2C_Init+0x274>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d802      	bhi.n	8002b3c <HAL_I2C_Init+0xd4>
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	e009      	b.n	8002b50 <HAL_I2C_Init+0xe8>
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b42:	fb02 f303 	mul.w	r3, r2, r3
 8002b46:	4a69      	ldr	r2, [pc, #420]	; (8002cec <HAL_I2C_Init+0x284>)
 8002b48:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4c:	099b      	lsrs	r3, r3, #6
 8002b4e:	3301      	adds	r3, #1
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	6812      	ldr	r2, [r2, #0]
 8002b54:	430b      	orrs	r3, r1
 8002b56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002b62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	495c      	ldr	r1, [pc, #368]	; (8002cdc <HAL_I2C_Init+0x274>)
 8002b6c:	428b      	cmp	r3, r1
 8002b6e:	d819      	bhi.n	8002ba4 <HAL_I2C_Init+0x13c>
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	1e59      	subs	r1, r3, #1
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b7e:	1c59      	adds	r1, r3, #1
 8002b80:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002b84:	400b      	ands	r3, r1
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d00a      	beq.n	8002ba0 <HAL_I2C_Init+0x138>
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	1e59      	subs	r1, r3, #1
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b98:	3301      	adds	r3, #1
 8002b9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b9e:	e051      	b.n	8002c44 <HAL_I2C_Init+0x1dc>
 8002ba0:	2304      	movs	r3, #4
 8002ba2:	e04f      	b.n	8002c44 <HAL_I2C_Init+0x1dc>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d111      	bne.n	8002bd0 <HAL_I2C_Init+0x168>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	1e58      	subs	r0, r3, #1
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6859      	ldr	r1, [r3, #4]
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	440b      	add	r3, r1
 8002bba:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	bf0c      	ite	eq
 8002bc8:	2301      	moveq	r3, #1
 8002bca:	2300      	movne	r3, #0
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	e012      	b.n	8002bf6 <HAL_I2C_Init+0x18e>
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	1e58      	subs	r0, r3, #1
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6859      	ldr	r1, [r3, #4]
 8002bd8:	460b      	mov	r3, r1
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	440b      	add	r3, r1
 8002bde:	0099      	lsls	r1, r3, #2
 8002be0:	440b      	add	r3, r1
 8002be2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002be6:	3301      	adds	r3, #1
 8002be8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	bf0c      	ite	eq
 8002bf0:	2301      	moveq	r3, #1
 8002bf2:	2300      	movne	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <HAL_I2C_Init+0x196>
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e022      	b.n	8002c44 <HAL_I2C_Init+0x1dc>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d10e      	bne.n	8002c24 <HAL_I2C_Init+0x1bc>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	1e58      	subs	r0, r3, #1
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6859      	ldr	r1, [r3, #4]
 8002c0e:	460b      	mov	r3, r1
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	440b      	add	r3, r1
 8002c14:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c18:	3301      	adds	r3, #1
 8002c1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c22:	e00f      	b.n	8002c44 <HAL_I2C_Init+0x1dc>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	1e58      	subs	r0, r3, #1
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6859      	ldr	r1, [r3, #4]
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	440b      	add	r3, r1
 8002c32:	0099      	lsls	r1, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	6809      	ldr	r1, [r1, #0]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	69da      	ldr	r2, [r3, #28]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	430a      	orrs	r2, r1
 8002c66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	6911      	ldr	r1, [r2, #16]
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	68d2      	ldr	r2, [r2, #12]
 8002c7e:	4311      	orrs	r1, r2
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	6812      	ldr	r2, [r2, #0]
 8002c84:	430b      	orrs	r3, r1
 8002c86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	695a      	ldr	r2, [r3, #20]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	431a      	orrs	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f042 0201 	orr.w	r2, r2, #1
 8002cb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2220      	movs	r2, #32
 8002cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	000186a0 	.word	0x000186a0
 8002ce0:	001e847f 	.word	0x001e847f
 8002ce4:	003d08ff 	.word	0x003d08ff
 8002ce8:	431bde83 	.word	0x431bde83
 8002cec:	10624dd3 	.word	0x10624dd3

08002cf0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b088      	sub	sp, #32
 8002cf4:	af02      	add	r7, sp, #8
 8002cf6:	60f8      	str	r0, [r7, #12]
 8002cf8:	607a      	str	r2, [r7, #4]
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	817b      	strh	r3, [r7, #10]
 8002d00:	4613      	mov	r3, r2
 8002d02:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d04:	f7ff f8ea 	bl	8001edc <HAL_GetTick>
 8002d08:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b20      	cmp	r3, #32
 8002d14:	f040 80e0 	bne.w	8002ed8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	9300      	str	r3, [sp, #0]
 8002d1c:	2319      	movs	r3, #25
 8002d1e:	2201      	movs	r2, #1
 8002d20:	4970      	ldr	r1, [pc, #448]	; (8002ee4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002d22:	68f8      	ldr	r0, [r7, #12]
 8002d24:	f000 f964 	bl	8002ff0 <I2C_WaitOnFlagUntilTimeout>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002d2e:	2302      	movs	r3, #2
 8002d30:	e0d3      	b.n	8002eda <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d101      	bne.n	8002d40 <HAL_I2C_Master_Transmit+0x50>
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	e0cc      	b.n	8002eda <HAL_I2C_Master_Transmit+0x1ea>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d007      	beq.n	8002d66 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f042 0201 	orr.w	r2, r2, #1
 8002d64:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d74:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2221      	movs	r2, #33	; 0x21
 8002d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2210      	movs	r2, #16
 8002d82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	893a      	ldrh	r2, [r7, #8]
 8002d96:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	4a50      	ldr	r2, [pc, #320]	; (8002ee8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002da6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002da8:	8979      	ldrh	r1, [r7, #10]
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	6a3a      	ldr	r2, [r7, #32]
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f000 f89c 	bl	8002eec <I2C_MasterRequestWrite>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e08d      	b.n	8002eda <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	613b      	str	r3, [r7, #16]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	695b      	ldr	r3, [r3, #20]
 8002dc8:	613b      	str	r3, [r7, #16]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	699b      	ldr	r3, [r3, #24]
 8002dd0:	613b      	str	r3, [r7, #16]
 8002dd2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002dd4:	e066      	b.n	8002ea4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	6a39      	ldr	r1, [r7, #32]
 8002dda:	68f8      	ldr	r0, [r7, #12]
 8002ddc:	f000 fa22 	bl	8003224 <I2C_WaitOnTXEFlagUntilTimeout>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00d      	beq.n	8002e02 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	d107      	bne.n	8002dfe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dfc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e06b      	b.n	8002eda <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e06:	781a      	ldrb	r2, [r3, #0]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e12:	1c5a      	adds	r2, r3, #1
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	b29a      	uxth	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e2a:	3b01      	subs	r3, #1
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	2b04      	cmp	r3, #4
 8002e3e:	d11b      	bne.n	8002e78 <HAL_I2C_Master_Transmit+0x188>
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d017      	beq.n	8002e78 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4c:	781a      	ldrb	r2, [r3, #0]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e58:	1c5a      	adds	r2, r3, #1
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e70:	3b01      	subs	r3, #1
 8002e72:	b29a      	uxth	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e78:	697a      	ldr	r2, [r7, #20]
 8002e7a:	6a39      	ldr	r1, [r7, #32]
 8002e7c:	68f8      	ldr	r0, [r7, #12]
 8002e7e:	f000 fa19 	bl	80032b4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00d      	beq.n	8002ea4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8c:	2b04      	cmp	r3, #4
 8002e8e:	d107      	bne.n	8002ea0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e9e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e01a      	b.n	8002eda <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d194      	bne.n	8002dd6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002eba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2220      	movs	r2, #32
 8002ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	e000      	b.n	8002eda <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002ed8:	2302      	movs	r3, #2
  }
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	00100002 	.word	0x00100002
 8002ee8:	ffff0000 	.word	0xffff0000

08002eec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b088      	sub	sp, #32
 8002ef0:	af02      	add	r7, sp, #8
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	607a      	str	r2, [r7, #4]
 8002ef6:	603b      	str	r3, [r7, #0]
 8002ef8:	460b      	mov	r3, r1
 8002efa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f00:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	2b08      	cmp	r3, #8
 8002f06:	d006      	beq.n	8002f16 <I2C_MasterRequestWrite+0x2a>
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d003      	beq.n	8002f16 <I2C_MasterRequestWrite+0x2a>
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002f14:	d108      	bne.n	8002f28 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f24:	601a      	str	r2, [r3, #0]
 8002f26:	e00b      	b.n	8002f40 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2c:	2b12      	cmp	r3, #18
 8002f2e:	d107      	bne.n	8002f40 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f3e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	9300      	str	r3, [sp, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	f000 f84f 	bl	8002ff0 <I2C_WaitOnFlagUntilTimeout>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00d      	beq.n	8002f74 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f66:	d103      	bne.n	8002f70 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f6e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e035      	b.n	8002fe0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f7c:	d108      	bne.n	8002f90 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f7e:	897b      	ldrh	r3, [r7, #10]
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	461a      	mov	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002f8c:	611a      	str	r2, [r3, #16]
 8002f8e:	e01b      	b.n	8002fc8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002f90:	897b      	ldrh	r3, [r7, #10]
 8002f92:	11db      	asrs	r3, r3, #7
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	f003 0306 	and.w	r3, r3, #6
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	f063 030f 	orn	r3, r3, #15
 8002fa0:	b2da      	uxtb	r2, r3
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	490e      	ldr	r1, [pc, #56]	; (8002fe8 <I2C_MasterRequestWrite+0xfc>)
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f000 f898 	bl	80030e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e010      	b.n	8002fe0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002fbe:	897b      	ldrh	r3, [r7, #10]
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	4907      	ldr	r1, [pc, #28]	; (8002fec <I2C_MasterRequestWrite+0x100>)
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f000 f888 	bl	80030e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e000      	b.n	8002fe0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002fde:	2300      	movs	r3, #0
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3718      	adds	r7, #24
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	00010008 	.word	0x00010008
 8002fec:	00010002 	.word	0x00010002

08002ff0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	60f8      	str	r0, [r7, #12]
 8002ff8:	60b9      	str	r1, [r7, #8]
 8002ffa:	603b      	str	r3, [r7, #0]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003000:	e048      	b.n	8003094 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003008:	d044      	beq.n	8003094 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800300a:	f7fe ff67 	bl	8001edc <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	429a      	cmp	r2, r3
 8003018:	d302      	bcc.n	8003020 <I2C_WaitOnFlagUntilTimeout+0x30>
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d139      	bne.n	8003094 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	0c1b      	lsrs	r3, r3, #16
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b01      	cmp	r3, #1
 8003028:	d10d      	bne.n	8003046 <I2C_WaitOnFlagUntilTimeout+0x56>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	695b      	ldr	r3, [r3, #20]
 8003030:	43da      	mvns	r2, r3
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	4013      	ands	r3, r2
 8003036:	b29b      	uxth	r3, r3
 8003038:	2b00      	cmp	r3, #0
 800303a:	bf0c      	ite	eq
 800303c:	2301      	moveq	r3, #1
 800303e:	2300      	movne	r3, #0
 8003040:	b2db      	uxtb	r3, r3
 8003042:	461a      	mov	r2, r3
 8003044:	e00c      	b.n	8003060 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	43da      	mvns	r2, r3
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	4013      	ands	r3, r2
 8003052:	b29b      	uxth	r3, r3
 8003054:	2b00      	cmp	r3, #0
 8003056:	bf0c      	ite	eq
 8003058:	2301      	moveq	r3, #1
 800305a:	2300      	movne	r3, #0
 800305c:	b2db      	uxtb	r3, r3
 800305e:	461a      	mov	r2, r3
 8003060:	79fb      	ldrb	r3, [r7, #7]
 8003062:	429a      	cmp	r2, r3
 8003064:	d116      	bne.n	8003094 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2220      	movs	r2, #32
 8003070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003080:	f043 0220 	orr.w	r2, r3, #32
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e023      	b.n	80030dc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	0c1b      	lsrs	r3, r3, #16
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b01      	cmp	r3, #1
 800309c:	d10d      	bne.n	80030ba <I2C_WaitOnFlagUntilTimeout+0xca>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	695b      	ldr	r3, [r3, #20]
 80030a4:	43da      	mvns	r2, r3
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	4013      	ands	r3, r2
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	bf0c      	ite	eq
 80030b0:	2301      	moveq	r3, #1
 80030b2:	2300      	movne	r3, #0
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	461a      	mov	r2, r3
 80030b8:	e00c      	b.n	80030d4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	43da      	mvns	r2, r3
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	4013      	ands	r3, r2
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	bf0c      	ite	eq
 80030cc:	2301      	moveq	r3, #1
 80030ce:	2300      	movne	r3, #0
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	461a      	mov	r2, r3
 80030d4:	79fb      	ldrb	r3, [r7, #7]
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d093      	beq.n	8003002 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
 80030f0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030f2:	e071      	b.n	80031d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003102:	d123      	bne.n	800314c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003112:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800311c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2220      	movs	r2, #32
 8003128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003138:	f043 0204 	orr.w	r2, r3, #4
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e067      	b.n	800321c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003152:	d041      	beq.n	80031d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003154:	f7fe fec2 	bl	8001edc <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	429a      	cmp	r2, r3
 8003162:	d302      	bcc.n	800316a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d136      	bne.n	80031d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	0c1b      	lsrs	r3, r3, #16
 800316e:	b2db      	uxtb	r3, r3
 8003170:	2b01      	cmp	r3, #1
 8003172:	d10c      	bne.n	800318e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	43da      	mvns	r2, r3
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	4013      	ands	r3, r2
 8003180:	b29b      	uxth	r3, r3
 8003182:	2b00      	cmp	r3, #0
 8003184:	bf14      	ite	ne
 8003186:	2301      	movne	r3, #1
 8003188:	2300      	moveq	r3, #0
 800318a:	b2db      	uxtb	r3, r3
 800318c:	e00b      	b.n	80031a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	699b      	ldr	r3, [r3, #24]
 8003194:	43da      	mvns	r2, r3
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	4013      	ands	r3, r2
 800319a:	b29b      	uxth	r3, r3
 800319c:	2b00      	cmp	r3, #0
 800319e:	bf14      	ite	ne
 80031a0:	2301      	movne	r3, #1
 80031a2:	2300      	moveq	r3, #0
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d016      	beq.n	80031d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2220      	movs	r2, #32
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c4:	f043 0220 	orr.w	r2, r3, #32
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e021      	b.n	800321c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	0c1b      	lsrs	r3, r3, #16
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d10c      	bne.n	80031fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	695b      	ldr	r3, [r3, #20]
 80031e8:	43da      	mvns	r2, r3
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	4013      	ands	r3, r2
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	bf14      	ite	ne
 80031f4:	2301      	movne	r3, #1
 80031f6:	2300      	moveq	r3, #0
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	e00b      	b.n	8003214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	699b      	ldr	r3, [r3, #24]
 8003202:	43da      	mvns	r2, r3
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	4013      	ands	r3, r2
 8003208:	b29b      	uxth	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	bf14      	ite	ne
 800320e:	2301      	movne	r3, #1
 8003210:	2300      	moveq	r3, #0
 8003212:	b2db      	uxtb	r3, r3
 8003214:	2b00      	cmp	r3, #0
 8003216:	f47f af6d 	bne.w	80030f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	60b9      	str	r1, [r7, #8]
 800322e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003230:	e034      	b.n	800329c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003232:	68f8      	ldr	r0, [r7, #12]
 8003234:	f000 f886 	bl	8003344 <I2C_IsAcknowledgeFailed>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e034      	b.n	80032ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003248:	d028      	beq.n	800329c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800324a:	f7fe fe47 	bl	8001edc <HAL_GetTick>
 800324e:	4602      	mov	r2, r0
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	429a      	cmp	r2, r3
 8003258:	d302      	bcc.n	8003260 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d11d      	bne.n	800329c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	695b      	ldr	r3, [r3, #20]
 8003266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800326a:	2b80      	cmp	r3, #128	; 0x80
 800326c:	d016      	beq.n	800329c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2220      	movs	r2, #32
 8003278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2200      	movs	r2, #0
 8003280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003288:	f043 0220 	orr.w	r2, r3, #32
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e007      	b.n	80032ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032a6:	2b80      	cmp	r3, #128	; 0x80
 80032a8:	d1c3      	bne.n	8003232 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80032aa:	2300      	movs	r3, #0
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3710      	adds	r7, #16
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80032c0:	e034      	b.n	800332c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032c2:	68f8      	ldr	r0, [r7, #12]
 80032c4:	f000 f83e 	bl	8003344 <I2C_IsAcknowledgeFailed>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e034      	b.n	800333c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d8:	d028      	beq.n	800332c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032da:	f7fe fdff 	bl	8001edc <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	68ba      	ldr	r2, [r7, #8]
 80032e6:	429a      	cmp	r2, r3
 80032e8:	d302      	bcc.n	80032f0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d11d      	bne.n	800332c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	f003 0304 	and.w	r3, r3, #4
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d016      	beq.n	800332c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2200      	movs	r2, #0
 8003302:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2220      	movs	r2, #32
 8003308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003318:	f043 0220 	orr.w	r2, r3, #32
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e007      	b.n	800333c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	695b      	ldr	r3, [r3, #20]
 8003332:	f003 0304 	and.w	r3, r3, #4
 8003336:	2b04      	cmp	r3, #4
 8003338:	d1c3      	bne.n	80032c2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003356:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800335a:	d11b      	bne.n	8003394 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003364:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2220      	movs	r2, #32
 8003370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003380:	f043 0204 	orr.w	r2, r3, #4
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e000      	b.n	8003396 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	370c      	adds	r7, #12
 800339a:	46bd      	mov	sp, r7
 800339c:	bc80      	pop	{r7}
 800339e:	4770      	bx	lr

080033a0 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80033a6:	f7fe fd99 	bl	8001edc <HAL_GetTick>
 80033aa:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80033ac:	4b45      	ldr	r3, [pc, #276]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a44      	ldr	r2, [pc, #272]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 80033b2:	f043 0301 	orr.w	r3, r3, #1
 80033b6:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80033b8:	e008      	b.n	80033cc <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033ba:	f7fe fd8f 	bl	8001edc <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d901      	bls.n	80033cc <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e077      	b.n	80034bc <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80033cc:	4b3d      	ldr	r3, [pc, #244]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d0f0      	beq.n	80033ba <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 80033d8:	4b3a      	ldr	r3, [pc, #232]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80033e0:	4a38      	ldr	r2, [pc, #224]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 80033e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033e6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80033e8:	f7fe fd78 	bl	8001edc <HAL_GetTick>
 80033ec:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80033ee:	4b35      	ldr	r3, [pc, #212]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	605a      	str	r2, [r3, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80033f4:	e00a      	b.n	800340c <HAL_RCC_DeInit+0x6c>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033f6:	f7fe fd71 	bl	8001edc <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	f241 3288 	movw	r2, #5000	; 0x1388
 8003404:	4293      	cmp	r3, r2
 8003406:	d901      	bls.n	800340c <HAL_RCC_DeInit+0x6c>
    {
      return HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	e057      	b.n	80034bc <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800340c:	4b2d      	ldr	r3, [pc, #180]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f003 030c 	and.w	r3, r3, #12
 8003414:	2b00      	cmp	r3, #0
 8003416:	d1ee      	bne.n	80033f6 <HAL_RCC_DeInit+0x56>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8003418:	4b2b      	ldr	r3, [pc, #172]	; (80034c8 <HAL_RCC_DeInit+0x128>)
 800341a:	4a2c      	ldr	r2, [pc, #176]	; (80034cc <HAL_RCC_DeInit+0x12c>)
 800341c:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800341e:	4b2c      	ldr	r3, [pc, #176]	; (80034d0 <HAL_RCC_DeInit+0x130>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4618      	mov	r0, r3
 8003424:	f7fe fd18 	bl	8001e58 <HAL_InitTick>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d001      	beq.n	8003432 <HAL_RCC_DeInit+0x92>
  {
    return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e044      	b.n	80034bc <HAL_RCC_DeInit+0x11c>
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003432:	f7fe fd53 	bl	8001edc <HAL_GetTick>
 8003436:	6078      	str	r0, [r7, #4]

  /* Second step is to clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003438:	4b22      	ldr	r3, [pc, #136]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a21      	ldr	r2, [pc, #132]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 800343e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003442:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003444:	e008      	b.n	8003458 <HAL_RCC_DeInit+0xb8>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003446:	f7fe fd49 	bl	8001edc <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	2b02      	cmp	r3, #2
 8003452:	d901      	bls.n	8003458 <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 8003454:	2303      	movs	r3, #3
 8003456:	e031      	b.n	80034bc <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003458:	4b1a      	ldr	r3, [pc, #104]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1f0      	bne.n	8003446 <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Ensure to reset PLLSRC and PLLMUL bits */
  CLEAR_REG(RCC->CFGR);
 8003464:	4b17      	ldr	r3, [pc, #92]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 8003466:	2200      	movs	r2, #0
 8003468:	605a      	str	r2, [r3, #4]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800346a:	f7fe fd37 	bl	8001edc <HAL_GetTick>
 800346e:	6078      	str	r0, [r7, #4]

  /* Reset HSEON & CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 8003470:	4b14      	ldr	r3, [pc, #80]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a13      	ldr	r2, [pc, #76]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 8003476:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800347a:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800347c:	e008      	b.n	8003490 <HAL_RCC_DeInit+0xf0>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800347e:	f7fe fd2d 	bl	8001edc <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	2b64      	cmp	r3, #100	; 0x64
 800348a:	d901      	bls.n	8003490 <HAL_RCC_DeInit+0xf0>
    {
      return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e015      	b.n	80034bc <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8003490:	4b0c      	ldr	r3, [pc, #48]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d1f0      	bne.n	800347e <HAL_RCC_DeInit+0xde>
    }
  }

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 800349c:	4b09      	ldr	r3, [pc, #36]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a08      	ldr	r2, [pc, #32]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 80034a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034a6:	6013      	str	r3, [r2, #0]
  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
#endif /* RCC_CFGR2_PREDIV1 */

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80034a8:	4b06      	ldr	r3, [pc, #24]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 80034aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ac:	4a05      	ldr	r2, [pc, #20]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 80034ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034b2:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 80034b4:	4b03      	ldr	r3, [pc, #12]	; (80034c4 <HAL_RCC_DeInit+0x124>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3708      	adds	r7, #8
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	40021000 	.word	0x40021000
 80034c8:	20000014 	.word	0x20000014
 80034cc:	007a1200 	.word	0x007a1200
 80034d0:	20000018 	.word	0x20000018

080034d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b086      	sub	sp, #24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d101      	bne.n	80034e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e272      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	f000 8087 	beq.w	8003602 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034f4:	4b92      	ldr	r3, [pc, #584]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f003 030c 	and.w	r3, r3, #12
 80034fc:	2b04      	cmp	r3, #4
 80034fe:	d00c      	beq.n	800351a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003500:	4b8f      	ldr	r3, [pc, #572]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f003 030c 	and.w	r3, r3, #12
 8003508:	2b08      	cmp	r3, #8
 800350a:	d112      	bne.n	8003532 <HAL_RCC_OscConfig+0x5e>
 800350c:	4b8c      	ldr	r3, [pc, #560]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003514:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003518:	d10b      	bne.n	8003532 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800351a:	4b89      	ldr	r3, [pc, #548]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d06c      	beq.n	8003600 <HAL_RCC_OscConfig+0x12c>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d168      	bne.n	8003600 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e24c      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800353a:	d106      	bne.n	800354a <HAL_RCC_OscConfig+0x76>
 800353c:	4b80      	ldr	r3, [pc, #512]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a7f      	ldr	r2, [pc, #508]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003542:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003546:	6013      	str	r3, [r2, #0]
 8003548:	e02e      	b.n	80035a8 <HAL_RCC_OscConfig+0xd4>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d10c      	bne.n	800356c <HAL_RCC_OscConfig+0x98>
 8003552:	4b7b      	ldr	r3, [pc, #492]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a7a      	ldr	r2, [pc, #488]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003558:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800355c:	6013      	str	r3, [r2, #0]
 800355e:	4b78      	ldr	r3, [pc, #480]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a77      	ldr	r2, [pc, #476]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003564:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003568:	6013      	str	r3, [r2, #0]
 800356a:	e01d      	b.n	80035a8 <HAL_RCC_OscConfig+0xd4>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003574:	d10c      	bne.n	8003590 <HAL_RCC_OscConfig+0xbc>
 8003576:	4b72      	ldr	r3, [pc, #456]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a71      	ldr	r2, [pc, #452]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 800357c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003580:	6013      	str	r3, [r2, #0]
 8003582:	4b6f      	ldr	r3, [pc, #444]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a6e      	ldr	r2, [pc, #440]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800358c:	6013      	str	r3, [r2, #0]
 800358e:	e00b      	b.n	80035a8 <HAL_RCC_OscConfig+0xd4>
 8003590:	4b6b      	ldr	r3, [pc, #428]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a6a      	ldr	r2, [pc, #424]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003596:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800359a:	6013      	str	r3, [r2, #0]
 800359c:	4b68      	ldr	r3, [pc, #416]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a67      	ldr	r2, [pc, #412]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 80035a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d013      	beq.n	80035d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b0:	f7fe fc94 	bl	8001edc <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035b8:	f7fe fc90 	bl	8001edc <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b64      	cmp	r3, #100	; 0x64
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e200      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ca:	4b5d      	ldr	r3, [pc, #372]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d0f0      	beq.n	80035b8 <HAL_RCC_OscConfig+0xe4>
 80035d6:	e014      	b.n	8003602 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035d8:	f7fe fc80 	bl	8001edc <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035e0:	f7fe fc7c 	bl	8001edc <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b64      	cmp	r3, #100	; 0x64
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e1ec      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035f2:	4b53      	ldr	r3, [pc, #332]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d1f0      	bne.n	80035e0 <HAL_RCC_OscConfig+0x10c>
 80035fe:	e000      	b.n	8003602 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003600:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d063      	beq.n	80036d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800360e:	4b4c      	ldr	r3, [pc, #304]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f003 030c 	and.w	r3, r3, #12
 8003616:	2b00      	cmp	r3, #0
 8003618:	d00b      	beq.n	8003632 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800361a:	4b49      	ldr	r3, [pc, #292]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f003 030c 	and.w	r3, r3, #12
 8003622:	2b08      	cmp	r3, #8
 8003624:	d11c      	bne.n	8003660 <HAL_RCC_OscConfig+0x18c>
 8003626:	4b46      	ldr	r3, [pc, #280]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d116      	bne.n	8003660 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003632:	4b43      	ldr	r3, [pc, #268]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d005      	beq.n	800364a <HAL_RCC_OscConfig+0x176>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	691b      	ldr	r3, [r3, #16]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d001      	beq.n	800364a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e1c0      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800364a:	4b3d      	ldr	r3, [pc, #244]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	4939      	ldr	r1, [pc, #228]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 800365a:	4313      	orrs	r3, r2
 800365c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800365e:	e03a      	b.n	80036d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	691b      	ldr	r3, [r3, #16]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d020      	beq.n	80036aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003668:	4b36      	ldr	r3, [pc, #216]	; (8003744 <HAL_RCC_OscConfig+0x270>)
 800366a:	2201      	movs	r2, #1
 800366c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800366e:	f7fe fc35 	bl	8001edc <HAL_GetTick>
 8003672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003674:	e008      	b.n	8003688 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003676:	f7fe fc31 	bl	8001edc <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	2b02      	cmp	r3, #2
 8003682:	d901      	bls.n	8003688 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e1a1      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003688:	4b2d      	ldr	r3, [pc, #180]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0302 	and.w	r3, r3, #2
 8003690:	2b00      	cmp	r3, #0
 8003692:	d0f0      	beq.n	8003676 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003694:	4b2a      	ldr	r3, [pc, #168]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	695b      	ldr	r3, [r3, #20]
 80036a0:	00db      	lsls	r3, r3, #3
 80036a2:	4927      	ldr	r1, [pc, #156]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 80036a4:	4313      	orrs	r3, r2
 80036a6:	600b      	str	r3, [r1, #0]
 80036a8:	e015      	b.n	80036d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036aa:	4b26      	ldr	r3, [pc, #152]	; (8003744 <HAL_RCC_OscConfig+0x270>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036b0:	f7fe fc14 	bl	8001edc <HAL_GetTick>
 80036b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036b6:	e008      	b.n	80036ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036b8:	f7fe fc10 	bl	8001edc <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d901      	bls.n	80036ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e180      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ca:	4b1d      	ldr	r3, [pc, #116]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d1f0      	bne.n	80036b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0308 	and.w	r3, r3, #8
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d03a      	beq.n	8003758 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	699b      	ldr	r3, [r3, #24]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d019      	beq.n	800371e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036ea:	4b17      	ldr	r3, [pc, #92]	; (8003748 <HAL_RCC_OscConfig+0x274>)
 80036ec:	2201      	movs	r2, #1
 80036ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036f0:	f7fe fbf4 	bl	8001edc <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036f8:	f7fe fbf0 	bl	8001edc <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e160      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800370a:	4b0d      	ldr	r3, [pc, #52]	; (8003740 <HAL_RCC_OscConfig+0x26c>)
 800370c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f0      	beq.n	80036f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003716:	2001      	movs	r0, #1
 8003718:	f000 face 	bl	8003cb8 <RCC_Delay>
 800371c:	e01c      	b.n	8003758 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800371e:	4b0a      	ldr	r3, [pc, #40]	; (8003748 <HAL_RCC_OscConfig+0x274>)
 8003720:	2200      	movs	r2, #0
 8003722:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003724:	f7fe fbda 	bl	8001edc <HAL_GetTick>
 8003728:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800372a:	e00f      	b.n	800374c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800372c:	f7fe fbd6 	bl	8001edc <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2b02      	cmp	r3, #2
 8003738:	d908      	bls.n	800374c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e146      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
 800373e:	bf00      	nop
 8003740:	40021000 	.word	0x40021000
 8003744:	42420000 	.word	0x42420000
 8003748:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800374c:	4b92      	ldr	r3, [pc, #584]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 800374e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1e9      	bne.n	800372c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0304 	and.w	r3, r3, #4
 8003760:	2b00      	cmp	r3, #0
 8003762:	f000 80a6 	beq.w	80038b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003766:	2300      	movs	r3, #0
 8003768:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800376a:	4b8b      	ldr	r3, [pc, #556]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 800376c:	69db      	ldr	r3, [r3, #28]
 800376e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d10d      	bne.n	8003792 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003776:	4b88      	ldr	r3, [pc, #544]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 8003778:	69db      	ldr	r3, [r3, #28]
 800377a:	4a87      	ldr	r2, [pc, #540]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 800377c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003780:	61d3      	str	r3, [r2, #28]
 8003782:	4b85      	ldr	r3, [pc, #532]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 8003784:	69db      	ldr	r3, [r3, #28]
 8003786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800378a:	60bb      	str	r3, [r7, #8]
 800378c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800378e:	2301      	movs	r3, #1
 8003790:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003792:	4b82      	ldr	r3, [pc, #520]	; (800399c <HAL_RCC_OscConfig+0x4c8>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800379a:	2b00      	cmp	r3, #0
 800379c:	d118      	bne.n	80037d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800379e:	4b7f      	ldr	r3, [pc, #508]	; (800399c <HAL_RCC_OscConfig+0x4c8>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a7e      	ldr	r2, [pc, #504]	; (800399c <HAL_RCC_OscConfig+0x4c8>)
 80037a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037aa:	f7fe fb97 	bl	8001edc <HAL_GetTick>
 80037ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b0:	e008      	b.n	80037c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037b2:	f7fe fb93 	bl	8001edc <HAL_GetTick>
 80037b6:	4602      	mov	r2, r0
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	1ad3      	subs	r3, r2, r3
 80037bc:	2b64      	cmp	r3, #100	; 0x64
 80037be:	d901      	bls.n	80037c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80037c0:	2303      	movs	r3, #3
 80037c2:	e103      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c4:	4b75      	ldr	r3, [pc, #468]	; (800399c <HAL_RCC_OscConfig+0x4c8>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d0f0      	beq.n	80037b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d106      	bne.n	80037e6 <HAL_RCC_OscConfig+0x312>
 80037d8:	4b6f      	ldr	r3, [pc, #444]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	4a6e      	ldr	r2, [pc, #440]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 80037de:	f043 0301 	orr.w	r3, r3, #1
 80037e2:	6213      	str	r3, [r2, #32]
 80037e4:	e02d      	b.n	8003842 <HAL_RCC_OscConfig+0x36e>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10c      	bne.n	8003808 <HAL_RCC_OscConfig+0x334>
 80037ee:	4b6a      	ldr	r3, [pc, #424]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 80037f0:	6a1b      	ldr	r3, [r3, #32]
 80037f2:	4a69      	ldr	r2, [pc, #420]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 80037f4:	f023 0301 	bic.w	r3, r3, #1
 80037f8:	6213      	str	r3, [r2, #32]
 80037fa:	4b67      	ldr	r3, [pc, #412]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 80037fc:	6a1b      	ldr	r3, [r3, #32]
 80037fe:	4a66      	ldr	r2, [pc, #408]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 8003800:	f023 0304 	bic.w	r3, r3, #4
 8003804:	6213      	str	r3, [r2, #32]
 8003806:	e01c      	b.n	8003842 <HAL_RCC_OscConfig+0x36e>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	2b05      	cmp	r3, #5
 800380e:	d10c      	bne.n	800382a <HAL_RCC_OscConfig+0x356>
 8003810:	4b61      	ldr	r3, [pc, #388]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	4a60      	ldr	r2, [pc, #384]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 8003816:	f043 0304 	orr.w	r3, r3, #4
 800381a:	6213      	str	r3, [r2, #32]
 800381c:	4b5e      	ldr	r3, [pc, #376]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 800381e:	6a1b      	ldr	r3, [r3, #32]
 8003820:	4a5d      	ldr	r2, [pc, #372]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 8003822:	f043 0301 	orr.w	r3, r3, #1
 8003826:	6213      	str	r3, [r2, #32]
 8003828:	e00b      	b.n	8003842 <HAL_RCC_OscConfig+0x36e>
 800382a:	4b5b      	ldr	r3, [pc, #364]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 800382c:	6a1b      	ldr	r3, [r3, #32]
 800382e:	4a5a      	ldr	r2, [pc, #360]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 8003830:	f023 0301 	bic.w	r3, r3, #1
 8003834:	6213      	str	r3, [r2, #32]
 8003836:	4b58      	ldr	r3, [pc, #352]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	4a57      	ldr	r2, [pc, #348]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 800383c:	f023 0304 	bic.w	r3, r3, #4
 8003840:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	68db      	ldr	r3, [r3, #12]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d015      	beq.n	8003876 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800384a:	f7fe fb47 	bl	8001edc <HAL_GetTick>
 800384e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003850:	e00a      	b.n	8003868 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003852:	f7fe fb43 	bl	8001edc <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003860:	4293      	cmp	r3, r2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e0b1      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003868:	4b4b      	ldr	r3, [pc, #300]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 800386a:	6a1b      	ldr	r3, [r3, #32]
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d0ee      	beq.n	8003852 <HAL_RCC_OscConfig+0x37e>
 8003874:	e014      	b.n	80038a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003876:	f7fe fb31 	bl	8001edc <HAL_GetTick>
 800387a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800387c:	e00a      	b.n	8003894 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800387e:	f7fe fb2d 	bl	8001edc <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	f241 3288 	movw	r2, #5000	; 0x1388
 800388c:	4293      	cmp	r3, r2
 800388e:	d901      	bls.n	8003894 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	e09b      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003894:	4b40      	ldr	r3, [pc, #256]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 8003896:	6a1b      	ldr	r3, [r3, #32]
 8003898:	f003 0302 	and.w	r3, r3, #2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d1ee      	bne.n	800387e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80038a0:	7dfb      	ldrb	r3, [r7, #23]
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d105      	bne.n	80038b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038a6:	4b3c      	ldr	r3, [pc, #240]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 80038a8:	69db      	ldr	r3, [r3, #28]
 80038aa:	4a3b      	ldr	r2, [pc, #236]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 80038ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	69db      	ldr	r3, [r3, #28]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f000 8087 	beq.w	80039ca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038bc:	4b36      	ldr	r3, [pc, #216]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f003 030c 	and.w	r3, r3, #12
 80038c4:	2b08      	cmp	r3, #8
 80038c6:	d061      	beq.n	800398c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	69db      	ldr	r3, [r3, #28]
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d146      	bne.n	800395e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038d0:	4b33      	ldr	r3, [pc, #204]	; (80039a0 <HAL_RCC_OscConfig+0x4cc>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d6:	f7fe fb01 	bl	8001edc <HAL_GetTick>
 80038da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038dc:	e008      	b.n	80038f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038de:	f7fe fafd 	bl	8001edc <HAL_GetTick>
 80038e2:	4602      	mov	r2, r0
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	d901      	bls.n	80038f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80038ec:	2303      	movs	r3, #3
 80038ee:	e06d      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038f0:	4b29      	ldr	r3, [pc, #164]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d1f0      	bne.n	80038de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a1b      	ldr	r3, [r3, #32]
 8003900:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003904:	d108      	bne.n	8003918 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003906:	4b24      	ldr	r3, [pc, #144]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	4921      	ldr	r1, [pc, #132]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 8003914:	4313      	orrs	r3, r2
 8003916:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003918:	4b1f      	ldr	r3, [pc, #124]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6a19      	ldr	r1, [r3, #32]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003928:	430b      	orrs	r3, r1
 800392a:	491b      	ldr	r1, [pc, #108]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 800392c:	4313      	orrs	r3, r2
 800392e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003930:	4b1b      	ldr	r3, [pc, #108]	; (80039a0 <HAL_RCC_OscConfig+0x4cc>)
 8003932:	2201      	movs	r2, #1
 8003934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003936:	f7fe fad1 	bl	8001edc <HAL_GetTick>
 800393a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800393c:	e008      	b.n	8003950 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800393e:	f7fe facd 	bl	8001edc <HAL_GetTick>
 8003942:	4602      	mov	r2, r0
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d901      	bls.n	8003950 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e03d      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003950:	4b11      	ldr	r3, [pc, #68]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d0f0      	beq.n	800393e <HAL_RCC_OscConfig+0x46a>
 800395c:	e035      	b.n	80039ca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800395e:	4b10      	ldr	r3, [pc, #64]	; (80039a0 <HAL_RCC_OscConfig+0x4cc>)
 8003960:	2200      	movs	r2, #0
 8003962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003964:	f7fe faba 	bl	8001edc <HAL_GetTick>
 8003968:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800396a:	e008      	b.n	800397e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800396c:	f7fe fab6 	bl	8001edc <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b02      	cmp	r3, #2
 8003978:	d901      	bls.n	800397e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e026      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800397e:	4b06      	ldr	r3, [pc, #24]	; (8003998 <HAL_RCC_OscConfig+0x4c4>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d1f0      	bne.n	800396c <HAL_RCC_OscConfig+0x498>
 800398a:	e01e      	b.n	80039ca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	69db      	ldr	r3, [r3, #28]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d107      	bne.n	80039a4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e019      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
 8003998:	40021000 	.word	0x40021000
 800399c:	40007000 	.word	0x40007000
 80039a0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80039a4:	4b0b      	ldr	r3, [pc, #44]	; (80039d4 <HAL_RCC_OscConfig+0x500>)
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a1b      	ldr	r3, [r3, #32]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d106      	bne.n	80039c6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d001      	beq.n	80039ca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e000      	b.n	80039cc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3718      	adds	r7, #24
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	40021000 	.word	0x40021000

080039d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d101      	bne.n	80039ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e0d0      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039ec:	4b6a      	ldr	r3, [pc, #424]	; (8003b98 <HAL_RCC_ClockConfig+0x1c0>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0307 	and.w	r3, r3, #7
 80039f4:	683a      	ldr	r2, [r7, #0]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d910      	bls.n	8003a1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039fa:	4b67      	ldr	r3, [pc, #412]	; (8003b98 <HAL_RCC_ClockConfig+0x1c0>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f023 0207 	bic.w	r2, r3, #7
 8003a02:	4965      	ldr	r1, [pc, #404]	; (8003b98 <HAL_RCC_ClockConfig+0x1c0>)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a0a:	4b63      	ldr	r3, [pc, #396]	; (8003b98 <HAL_RCC_ClockConfig+0x1c0>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0307 	and.w	r3, r3, #7
 8003a12:	683a      	ldr	r2, [r7, #0]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d001      	beq.n	8003a1c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e0b8      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0302 	and.w	r3, r3, #2
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d020      	beq.n	8003a6a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0304 	and.w	r3, r3, #4
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d005      	beq.n	8003a40 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a34:	4b59      	ldr	r3, [pc, #356]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	4a58      	ldr	r2, [pc, #352]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003a3a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003a3e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0308 	and.w	r3, r3, #8
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d005      	beq.n	8003a58 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a4c:	4b53      	ldr	r3, [pc, #332]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	4a52      	ldr	r2, [pc, #328]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003a52:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003a56:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a58:	4b50      	ldr	r3, [pc, #320]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	494d      	ldr	r1, [pc, #308]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d040      	beq.n	8003af8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d107      	bne.n	8003a8e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a7e:	4b47      	ldr	r3, [pc, #284]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d115      	bne.n	8003ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e07f      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d107      	bne.n	8003aa6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a96:	4b41      	ldr	r3, [pc, #260]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d109      	bne.n	8003ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e073      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aa6:	4b3d      	ldr	r3, [pc, #244]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e06b      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ab6:	4b39      	ldr	r3, [pc, #228]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f023 0203 	bic.w	r2, r3, #3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	4936      	ldr	r1, [pc, #216]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ac8:	f7fe fa08 	bl	8001edc <HAL_GetTick>
 8003acc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ace:	e00a      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ad0:	f7fe fa04 	bl	8001edc <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e053      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ae6:	4b2d      	ldr	r3, [pc, #180]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f003 020c 	and.w	r2, r3, #12
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d1eb      	bne.n	8003ad0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003af8:	4b27      	ldr	r3, [pc, #156]	; (8003b98 <HAL_RCC_ClockConfig+0x1c0>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	683a      	ldr	r2, [r7, #0]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d210      	bcs.n	8003b28 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b06:	4b24      	ldr	r3, [pc, #144]	; (8003b98 <HAL_RCC_ClockConfig+0x1c0>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f023 0207 	bic.w	r2, r3, #7
 8003b0e:	4922      	ldr	r1, [pc, #136]	; (8003b98 <HAL_RCC_ClockConfig+0x1c0>)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b16:	4b20      	ldr	r3, [pc, #128]	; (8003b98 <HAL_RCC_ClockConfig+0x1c0>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0307 	and.w	r3, r3, #7
 8003b1e:	683a      	ldr	r2, [r7, #0]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d001      	beq.n	8003b28 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e032      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d008      	beq.n	8003b46 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b34:	4b19      	ldr	r3, [pc, #100]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	4916      	ldr	r1, [pc, #88]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0308 	and.w	r3, r3, #8
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d009      	beq.n	8003b66 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b52:	4b12      	ldr	r3, [pc, #72]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	490e      	ldr	r1, [pc, #56]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b66:	f000 f821 	bl	8003bac <HAL_RCC_GetSysClockFreq>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	4b0b      	ldr	r3, [pc, #44]	; (8003b9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	091b      	lsrs	r3, r3, #4
 8003b72:	f003 030f 	and.w	r3, r3, #15
 8003b76:	490a      	ldr	r1, [pc, #40]	; (8003ba0 <HAL_RCC_ClockConfig+0x1c8>)
 8003b78:	5ccb      	ldrb	r3, [r1, r3]
 8003b7a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b7e:	4a09      	ldr	r2, [pc, #36]	; (8003ba4 <HAL_RCC_ClockConfig+0x1cc>)
 8003b80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b82:	4b09      	ldr	r3, [pc, #36]	; (8003ba8 <HAL_RCC_ClockConfig+0x1d0>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7fe f966 	bl	8001e58 <HAL_InitTick>

  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	40022000 	.word	0x40022000
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	080059d0 	.word	0x080059d0
 8003ba4:	20000014 	.word	0x20000014
 8003ba8:	20000018 	.word	0x20000018

08003bac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b087      	sub	sp, #28
 8003bb0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	60fb      	str	r3, [r7, #12]
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	60bb      	str	r3, [r7, #8]
 8003bba:	2300      	movs	r3, #0
 8003bbc:	617b      	str	r3, [r7, #20]
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003bc6:	4b1e      	ldr	r3, [pc, #120]	; (8003c40 <HAL_RCC_GetSysClockFreq+0x94>)
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f003 030c 	and.w	r3, r3, #12
 8003bd2:	2b04      	cmp	r3, #4
 8003bd4:	d002      	beq.n	8003bdc <HAL_RCC_GetSysClockFreq+0x30>
 8003bd6:	2b08      	cmp	r3, #8
 8003bd8:	d003      	beq.n	8003be2 <HAL_RCC_GetSysClockFreq+0x36>
 8003bda:	e027      	b.n	8003c2c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003bdc:	4b19      	ldr	r3, [pc, #100]	; (8003c44 <HAL_RCC_GetSysClockFreq+0x98>)
 8003bde:	613b      	str	r3, [r7, #16]
      break;
 8003be0:	e027      	b.n	8003c32 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	0c9b      	lsrs	r3, r3, #18
 8003be6:	f003 030f 	and.w	r3, r3, #15
 8003bea:	4a17      	ldr	r2, [pc, #92]	; (8003c48 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003bec:	5cd3      	ldrb	r3, [r2, r3]
 8003bee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d010      	beq.n	8003c1c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003bfa:	4b11      	ldr	r3, [pc, #68]	; (8003c40 <HAL_RCC_GetSysClockFreq+0x94>)
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	0c5b      	lsrs	r3, r3, #17
 8003c00:	f003 0301 	and.w	r3, r3, #1
 8003c04:	4a11      	ldr	r2, [pc, #68]	; (8003c4c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c06:	5cd3      	ldrb	r3, [r2, r3]
 8003c08:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a0d      	ldr	r2, [pc, #52]	; (8003c44 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c0e:	fb03 f202 	mul.w	r2, r3, r2
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c18:	617b      	str	r3, [r7, #20]
 8003c1a:	e004      	b.n	8003c26 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	4a0c      	ldr	r2, [pc, #48]	; (8003c50 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c20:	fb02 f303 	mul.w	r3, r2, r3
 8003c24:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	613b      	str	r3, [r7, #16]
      break;
 8003c2a:	e002      	b.n	8003c32 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c2c:	4b05      	ldr	r3, [pc, #20]	; (8003c44 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c2e:	613b      	str	r3, [r7, #16]
      break;
 8003c30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c32:	693b      	ldr	r3, [r7, #16]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	371c      	adds	r7, #28
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bc80      	pop	{r7}
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	40021000 	.word	0x40021000
 8003c44:	007a1200 	.word	0x007a1200
 8003c48:	080059e8 	.word	0x080059e8
 8003c4c:	080059f8 	.word	0x080059f8
 8003c50:	003d0900 	.word	0x003d0900

08003c54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c54:	b480      	push	{r7}
 8003c56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c58:	4b02      	ldr	r3, [pc, #8]	; (8003c64 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bc80      	pop	{r7}
 8003c62:	4770      	bx	lr
 8003c64:	20000014 	.word	0x20000014

08003c68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c6c:	f7ff fff2 	bl	8003c54 <HAL_RCC_GetHCLKFreq>
 8003c70:	4602      	mov	r2, r0
 8003c72:	4b05      	ldr	r3, [pc, #20]	; (8003c88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	0a1b      	lsrs	r3, r3, #8
 8003c78:	f003 0307 	and.w	r3, r3, #7
 8003c7c:	4903      	ldr	r1, [pc, #12]	; (8003c8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c7e:	5ccb      	ldrb	r3, [r1, r3]
 8003c80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	080059e0 	.word	0x080059e0

08003c90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c94:	f7ff ffde 	bl	8003c54 <HAL_RCC_GetHCLKFreq>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	4b05      	ldr	r3, [pc, #20]	; (8003cb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	0adb      	lsrs	r3, r3, #11
 8003ca0:	f003 0307 	and.w	r3, r3, #7
 8003ca4:	4903      	ldr	r1, [pc, #12]	; (8003cb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ca6:	5ccb      	ldrb	r3, [r1, r3]
 8003ca8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	080059e0 	.word	0x080059e0

08003cb8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b085      	sub	sp, #20
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003cc0:	4b0a      	ldr	r3, [pc, #40]	; (8003cec <RCC_Delay+0x34>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a0a      	ldr	r2, [pc, #40]	; (8003cf0 <RCC_Delay+0x38>)
 8003cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cca:	0a5b      	lsrs	r3, r3, #9
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	fb02 f303 	mul.w	r3, r2, r3
 8003cd2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003cd4:	bf00      	nop
  }
  while (Delay --);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	1e5a      	subs	r2, r3, #1
 8003cda:	60fa      	str	r2, [r7, #12]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d1f9      	bne.n	8003cd4 <RCC_Delay+0x1c>
}
 8003ce0:	bf00      	nop
 8003ce2:	bf00      	nop
 8003ce4:	3714      	adds	r7, #20
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bc80      	pop	{r7}
 8003cea:	4770      	bx	lr
 8003cec:	20000014 	.word	0x20000014
 8003cf0:	10624dd3 	.word	0x10624dd3

08003cf4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e042      	b.n	8003d8c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d106      	bne.n	8003d20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f7fd ff7e 	bl	8001c1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2224      	movs	r2, #36	; 0x24
 8003d24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68da      	ldr	r2, [r3, #12]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f000 fe8d 	bl	8004a58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	691a      	ldr	r2, [r3, #16]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	695a      	ldr	r2, [r3, #20]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68da      	ldr	r2, [r3, #12]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2220      	movs	r2, #32
 8003d78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2220      	movs	r2, #32
 8003d80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3708      	adds	r7, #8
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b08a      	sub	sp, #40	; 0x28
 8003d98:	af02      	add	r7, sp, #8
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	603b      	str	r3, [r7, #0]
 8003da0:	4613      	mov	r3, r2
 8003da2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003da4:	2300      	movs	r3, #0
 8003da6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	2b20      	cmp	r3, #32
 8003db2:	d16d      	bne.n	8003e90 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d002      	beq.n	8003dc0 <HAL_UART_Transmit+0x2c>
 8003dba:	88fb      	ldrh	r3, [r7, #6]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d101      	bne.n	8003dc4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e066      	b.n	8003e92 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2221      	movs	r2, #33	; 0x21
 8003dce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003dd2:	f7fe f883 	bl	8001edc <HAL_GetTick>
 8003dd6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	88fa      	ldrh	r2, [r7, #6]
 8003ddc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	88fa      	ldrh	r2, [r7, #6]
 8003de2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dec:	d108      	bne.n	8003e00 <HAL_UART_Transmit+0x6c>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d104      	bne.n	8003e00 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003df6:	2300      	movs	r3, #0
 8003df8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	61bb      	str	r3, [r7, #24]
 8003dfe:	e003      	b.n	8003e08 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e04:	2300      	movs	r3, #0
 8003e06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e08:	e02a      	b.n	8003e60 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	9300      	str	r3, [sp, #0]
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	2200      	movs	r2, #0
 8003e12:	2180      	movs	r1, #128	; 0x80
 8003e14:	68f8      	ldr	r0, [r7, #12]
 8003e16:	f000 fbdc 	bl	80045d2 <UART_WaitOnFlagUntilTimeout>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e036      	b.n	8003e92 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10b      	bne.n	8003e42 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	881b      	ldrh	r3, [r3, #0]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e38:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	3302      	adds	r3, #2
 8003e3e:	61bb      	str	r3, [r7, #24]
 8003e40:	e007      	b.n	8003e52 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	781a      	ldrb	r2, [r3, #0]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	3301      	adds	r3, #1
 8003e50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	3b01      	subs	r3, #1
 8003e5a:	b29a      	uxth	r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1cf      	bne.n	8003e0a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	9300      	str	r3, [sp, #0]
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	2200      	movs	r2, #0
 8003e72:	2140      	movs	r1, #64	; 0x40
 8003e74:	68f8      	ldr	r0, [r7, #12]
 8003e76:	f000 fbac 	bl	80045d2 <UART_WaitOnFlagUntilTimeout>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d001      	beq.n	8003e84 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e006      	b.n	8003e92 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2220      	movs	r2, #32
 8003e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	e000      	b.n	8003e92 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003e90:	2302      	movs	r3, #2
  }
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3720      	adds	r7, #32
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b08a      	sub	sp, #40	; 0x28
 8003e9e:	af02      	add	r7, sp, #8
 8003ea0:	60f8      	str	r0, [r7, #12]
 8003ea2:	60b9      	str	r1, [r7, #8]
 8003ea4:	603b      	str	r3, [r7, #0]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b20      	cmp	r3, #32
 8003eb8:	d17c      	bne.n	8003fb4 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d002      	beq.n	8003ec6 <HAL_UART_Receive+0x2c>
 8003ec0:	88fb      	ldrh	r3, [r7, #6]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d101      	bne.n	8003eca <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e075      	b.n	8003fb6 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2222      	movs	r2, #34	; 0x22
 8003ed4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ede:	f7fd fffd 	bl	8001edc <HAL_GetTick>
 8003ee2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	88fa      	ldrh	r2, [r7, #6]
 8003ee8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	88fa      	ldrh	r2, [r7, #6]
 8003eee:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ef8:	d108      	bne.n	8003f0c <HAL_UART_Receive+0x72>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d104      	bne.n	8003f0c <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 8003f02:	2300      	movs	r3, #0
 8003f04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	61bb      	str	r3, [r7, #24]
 8003f0a:	e003      	b.n	8003f14 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f10:	2300      	movs	r3, #0
 8003f12:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003f14:	e043      	b.n	8003f9e <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	9300      	str	r3, [sp, #0]
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	2120      	movs	r1, #32
 8003f20:	68f8      	ldr	r0, [r7, #12]
 8003f22:	f000 fb56 	bl	80045d2 <UART_WaitOnFlagUntilTimeout>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d001      	beq.n	8003f30 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e042      	b.n	8003fb6 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10c      	bne.n	8003f50 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003f48:	69bb      	ldr	r3, [r7, #24]
 8003f4a:	3302      	adds	r3, #2
 8003f4c:	61bb      	str	r3, [r7, #24]
 8003f4e:	e01f      	b.n	8003f90 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f58:	d007      	beq.n	8003f6a <HAL_UART_Receive+0xd0>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10a      	bne.n	8003f78 <HAL_UART_Receive+0xde>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	691b      	ldr	r3, [r3, #16]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d106      	bne.n	8003f78 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	b2da      	uxtb	r2, r3
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	701a      	strb	r2, [r3, #0]
 8003f76:	e008      	b.n	8003f8a <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	3b01      	subs	r3, #1
 8003f98:	b29a      	uxth	r2, r3
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d1b6      	bne.n	8003f16 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2220      	movs	r2, #32
 8003fac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	e000      	b.n	8003fb6 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003fb4:	2302      	movs	r3, #2
  }
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3720      	adds	r7, #32
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}

08003fbe <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003fbe:	b480      	push	{r7}
 8003fc0:	b085      	sub	sp, #20
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	60f8      	str	r0, [r7, #12]
 8003fc6:	60b9      	str	r1, [r7, #8]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2b20      	cmp	r3, #32
 8003fd6:	d121      	bne.n	800401c <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d002      	beq.n	8003fe4 <HAL_UART_Transmit_IT+0x26>
 8003fde:	88fb      	ldrh	r3, [r7, #6]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e01a      	b.n	800401e <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	68ba      	ldr	r2, [r7, #8]
 8003fec:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	88fa      	ldrh	r2, [r7, #6]
 8003ff2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	88fa      	ldrh	r2, [r7, #6]
 8003ff8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2221      	movs	r2, #33	; 0x21
 8004004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68da      	ldr	r2, [r3, #12]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004016:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004018:	2300      	movs	r3, #0
 800401a:	e000      	b.n	800401e <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800401c:	2302      	movs	r3, #2
  }
}
 800401e:	4618      	mov	r0, r3
 8004020:	3714      	adds	r7, #20
 8004022:	46bd      	mov	sp, r7
 8004024:	bc80      	pop	{r7}
 8004026:	4770      	bx	lr

08004028 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	4613      	mov	r3, r2
 8004034:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b20      	cmp	r3, #32
 8004040:	d112      	bne.n	8004068 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d002      	beq.n	800404e <HAL_UART_Receive_IT+0x26>
 8004048:	88fb      	ldrh	r3, [r7, #6]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d101      	bne.n	8004052 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e00b      	b.n	800406a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004058:	88fb      	ldrh	r3, [r7, #6]
 800405a:	461a      	mov	r2, r3
 800405c:	68b9      	ldr	r1, [r7, #8]
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f000 fb25 	bl	80046ae <UART_Start_Receive_IT>
 8004064:	4603      	mov	r3, r0
 8004066:	e000      	b.n	800406a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004068:	2302      	movs	r3, #2
  }
}
 800406a:	4618      	mov	r0, r3
 800406c:	3710      	adds	r7, #16
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
	...

08004074 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b0ba      	sub	sp, #232	; 0xe8
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800409a:	2300      	movs	r3, #0
 800409c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80040a0:	2300      	movs	r3, #0
 80040a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040aa:	f003 030f 	and.w	r3, r3, #15
 80040ae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80040b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d10f      	bne.n	80040da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040be:	f003 0320 	and.w	r3, r3, #32
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d009      	beq.n	80040da <HAL_UART_IRQHandler+0x66>
 80040c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040ca:	f003 0320 	and.w	r3, r3, #32
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 fc01 	bl	80048da <UART_Receive_IT>
      return;
 80040d8:	e25b      	b.n	8004592 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80040da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f000 80de 	beq.w	80042a0 <HAL_UART_IRQHandler+0x22c>
 80040e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80040e8:	f003 0301 	and.w	r3, r3, #1
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d106      	bne.n	80040fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80040f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040f4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	f000 80d1 	beq.w	80042a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80040fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00b      	beq.n	8004122 <HAL_UART_IRQHandler+0xae>
 800410a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800410e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004112:	2b00      	cmp	r3, #0
 8004114:	d005      	beq.n	8004122 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800411a:	f043 0201 	orr.w	r2, r3, #1
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004126:	f003 0304 	and.w	r3, r3, #4
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00b      	beq.n	8004146 <HAL_UART_IRQHandler+0xd2>
 800412e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	2b00      	cmp	r3, #0
 8004138:	d005      	beq.n	8004146 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800413e:	f043 0202 	orr.w	r2, r3, #2
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00b      	beq.n	800416a <HAL_UART_IRQHandler+0xf6>
 8004152:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004156:	f003 0301 	and.w	r3, r3, #1
 800415a:	2b00      	cmp	r3, #0
 800415c:	d005      	beq.n	800416a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004162:	f043 0204 	orr.w	r2, r3, #4
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800416a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800416e:	f003 0308 	and.w	r3, r3, #8
 8004172:	2b00      	cmp	r3, #0
 8004174:	d011      	beq.n	800419a <HAL_UART_IRQHandler+0x126>
 8004176:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800417a:	f003 0320 	and.w	r3, r3, #32
 800417e:	2b00      	cmp	r3, #0
 8004180:	d105      	bne.n	800418e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004182:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b00      	cmp	r3, #0
 800418c:	d005      	beq.n	800419a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004192:	f043 0208 	orr.w	r2, r3, #8
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800419e:	2b00      	cmp	r3, #0
 80041a0:	f000 81f2 	beq.w	8004588 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041a8:	f003 0320 	and.w	r3, r3, #32
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d008      	beq.n	80041c2 <HAL_UART_IRQHandler+0x14e>
 80041b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041b4:	f003 0320 	and.w	r3, r3, #32
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d002      	beq.n	80041c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 fb8c 	bl	80048da <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	695b      	ldr	r3, [r3, #20]
 80041c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	bf14      	ite	ne
 80041d0:	2301      	movne	r3, #1
 80041d2:	2300      	moveq	r3, #0
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041de:	f003 0308 	and.w	r3, r3, #8
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d103      	bne.n	80041ee <HAL_UART_IRQHandler+0x17a>
 80041e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d04f      	beq.n	800428e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 fa96 	bl	8004720 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	695b      	ldr	r3, [r3, #20]
 80041fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d041      	beq.n	8004286 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	3314      	adds	r3, #20
 8004208:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004210:	e853 3f00 	ldrex	r3, [r3]
 8004214:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004218:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800421c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004220:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	3314      	adds	r3, #20
 800422a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800422e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004232:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004236:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800423a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800423e:	e841 2300 	strex	r3, r2, [r1]
 8004242:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004246:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1d9      	bne.n	8004202 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004252:	2b00      	cmp	r3, #0
 8004254:	d013      	beq.n	800427e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800425a:	4a7e      	ldr	r2, [pc, #504]	; (8004454 <HAL_UART_IRQHandler+0x3e0>)
 800425c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004262:	4618      	mov	r0, r3
 8004264:	f7fd ffca 	bl	80021fc <HAL_DMA_Abort_IT>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d016      	beq.n	800429c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004278:	4610      	mov	r0, r2
 800427a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800427c:	e00e      	b.n	800429c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f993 	bl	80045aa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004284:	e00a      	b.n	800429c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 f98f 	bl	80045aa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800428c:	e006      	b.n	800429c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 f98b 	bl	80045aa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800429a:	e175      	b.n	8004588 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800429c:	bf00      	nop
    return;
 800429e:	e173      	b.n	8004588 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	f040 814f 	bne.w	8004548 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80042aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042ae:	f003 0310 	and.w	r3, r3, #16
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	f000 8148 	beq.w	8004548 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80042b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042bc:	f003 0310 	and.w	r3, r3, #16
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	f000 8141 	beq.w	8004548 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042c6:	2300      	movs	r3, #0
 80042c8:	60bb      	str	r3, [r7, #8]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	60bb      	str	r3, [r7, #8]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	60bb      	str	r3, [r7, #8]
 80042da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	695b      	ldr	r3, [r3, #20]
 80042e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	f000 80b6 	beq.w	8004458 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80042f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f000 8145 	beq.w	800458c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004306:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800430a:	429a      	cmp	r2, r3
 800430c:	f080 813e 	bcs.w	800458c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004316:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800431c:	699b      	ldr	r3, [r3, #24]
 800431e:	2b20      	cmp	r3, #32
 8004320:	f000 8088 	beq.w	8004434 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	330c      	adds	r3, #12
 800432a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800432e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004332:	e853 3f00 	ldrex	r3, [r3]
 8004336:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800433a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800433e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004342:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	330c      	adds	r3, #12
 800434c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004350:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004354:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004358:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800435c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004360:	e841 2300 	strex	r3, r2, [r1]
 8004364:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004368:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1d9      	bne.n	8004324 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	3314      	adds	r3, #20
 8004376:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004378:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800437a:	e853 3f00 	ldrex	r3, [r3]
 800437e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004380:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004382:	f023 0301 	bic.w	r3, r3, #1
 8004386:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	3314      	adds	r3, #20
 8004390:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004394:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004398:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800439a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800439c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80043a0:	e841 2300 	strex	r3, r2, [r1]
 80043a4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80043a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1e1      	bne.n	8004370 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	3314      	adds	r3, #20
 80043b2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043b6:	e853 3f00 	ldrex	r3, [r3]
 80043ba:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80043bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	3314      	adds	r3, #20
 80043cc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80043d0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80043d2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80043d6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80043d8:	e841 2300 	strex	r3, r2, [r1]
 80043dc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80043de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1e3      	bne.n	80043ac <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2220      	movs	r2, #32
 80043e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	330c      	adds	r3, #12
 80043f8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043fc:	e853 3f00 	ldrex	r3, [r3]
 8004400:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004402:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004404:	f023 0310 	bic.w	r3, r3, #16
 8004408:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	330c      	adds	r3, #12
 8004412:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004416:	65ba      	str	r2, [r7, #88]	; 0x58
 8004418:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800441c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800441e:	e841 2300 	strex	r3, r2, [r1]
 8004422:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004424:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004426:	2b00      	cmp	r3, #0
 8004428:	d1e3      	bne.n	80043f2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800442e:	4618      	mov	r0, r3
 8004430:	f7fd fea9 	bl	8002186 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2202      	movs	r2, #2
 8004438:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004442:	b29b      	uxth	r3, r3
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	b29b      	uxth	r3, r3
 8004448:	4619      	mov	r1, r3
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f8b6 	bl	80045bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004450:	e09c      	b.n	800458c <HAL_UART_IRQHandler+0x518>
 8004452:	bf00      	nop
 8004454:	080047e5 	.word	0x080047e5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004460:	b29b      	uxth	r3, r3
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800446c:	b29b      	uxth	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	f000 808e 	beq.w	8004590 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004474:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004478:	2b00      	cmp	r3, #0
 800447a:	f000 8089 	beq.w	8004590 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	330c      	adds	r3, #12
 8004484:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004488:	e853 3f00 	ldrex	r3, [r3]
 800448c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800448e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004490:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004494:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	330c      	adds	r3, #12
 800449e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80044a2:	647a      	str	r2, [r7, #68]	; 0x44
 80044a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80044a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044aa:	e841 2300 	strex	r3, r2, [r1]
 80044ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80044b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1e3      	bne.n	800447e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	3314      	adds	r3, #20
 80044bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c0:	e853 3f00 	ldrex	r3, [r3]
 80044c4:	623b      	str	r3, [r7, #32]
   return(result);
 80044c6:	6a3b      	ldr	r3, [r7, #32]
 80044c8:	f023 0301 	bic.w	r3, r3, #1
 80044cc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	3314      	adds	r3, #20
 80044d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80044da:	633a      	str	r2, [r7, #48]	; 0x30
 80044dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80044e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044e2:	e841 2300 	strex	r3, r2, [r1]
 80044e6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80044e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1e3      	bne.n	80044b6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2220      	movs	r2, #32
 80044f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	330c      	adds	r3, #12
 8004502:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	e853 3f00 	ldrex	r3, [r3]
 800450a:	60fb      	str	r3, [r7, #12]
   return(result);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f023 0310 	bic.w	r3, r3, #16
 8004512:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	330c      	adds	r3, #12
 800451c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004520:	61fa      	str	r2, [r7, #28]
 8004522:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004524:	69b9      	ldr	r1, [r7, #24]
 8004526:	69fa      	ldr	r2, [r7, #28]
 8004528:	e841 2300 	strex	r3, r2, [r1]
 800452c:	617b      	str	r3, [r7, #20]
   return(result);
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d1e3      	bne.n	80044fc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2202      	movs	r2, #2
 8004538:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800453a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800453e:	4619      	mov	r1, r3
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 f83b 	bl	80045bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004546:	e023      	b.n	8004590 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004548:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800454c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004550:	2b00      	cmp	r3, #0
 8004552:	d009      	beq.n	8004568 <HAL_UART_IRQHandler+0x4f4>
 8004554:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004558:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800455c:	2b00      	cmp	r3, #0
 800455e:	d003      	beq.n	8004568 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 f953 	bl	800480c <UART_Transmit_IT>
    return;
 8004566:	e014      	b.n	8004592 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800456c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00e      	beq.n	8004592 <HAL_UART_IRQHandler+0x51e>
 8004574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800457c:	2b00      	cmp	r3, #0
 800457e:	d008      	beq.n	8004592 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 f992 	bl	80048aa <UART_EndTransmit_IT>
    return;
 8004586:	e004      	b.n	8004592 <HAL_UART_IRQHandler+0x51e>
    return;
 8004588:	bf00      	nop
 800458a:	e002      	b.n	8004592 <HAL_UART_IRQHandler+0x51e>
      return;
 800458c:	bf00      	nop
 800458e:	e000      	b.n	8004592 <HAL_UART_IRQHandler+0x51e>
      return;
 8004590:	bf00      	nop
  }
}
 8004592:	37e8      	adds	r7, #232	; 0xe8
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045a0:	bf00      	nop
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bc80      	pop	{r7}
 80045a8:	4770      	bx	lr

080045aa <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045aa:	b480      	push	{r7}
 80045ac:	b083      	sub	sp, #12
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045b2:	bf00      	nop
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bc80      	pop	{r7}
 80045ba:	4770      	bx	lr

080045bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	460b      	mov	r3, r1
 80045c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bc80      	pop	{r7}
 80045d0:	4770      	bx	lr

080045d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b090      	sub	sp, #64	; 0x40
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	60f8      	str	r0, [r7, #12]
 80045da:	60b9      	str	r1, [r7, #8]
 80045dc:	603b      	str	r3, [r7, #0]
 80045de:	4613      	mov	r3, r2
 80045e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045e2:	e050      	b.n	8004686 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ea:	d04c      	beq.n	8004686 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80045ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d007      	beq.n	8004602 <UART_WaitOnFlagUntilTimeout+0x30>
 80045f2:	f7fd fc73 	bl	8001edc <HAL_GetTick>
 80045f6:	4602      	mov	r2, r0
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80045fe:	429a      	cmp	r2, r3
 8004600:	d241      	bcs.n	8004686 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	330c      	adds	r3, #12
 8004608:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800460a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800460c:	e853 3f00 	ldrex	r3, [r3]
 8004610:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004614:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004618:	63fb      	str	r3, [r7, #60]	; 0x3c
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	330c      	adds	r3, #12
 8004620:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004622:	637a      	str	r2, [r7, #52]	; 0x34
 8004624:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004626:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004628:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800462a:	e841 2300 	strex	r3, r2, [r1]
 800462e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1e5      	bne.n	8004602 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	3314      	adds	r3, #20
 800463c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	e853 3f00 	ldrex	r3, [r3]
 8004644:	613b      	str	r3, [r7, #16]
   return(result);
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	f023 0301 	bic.w	r3, r3, #1
 800464c:	63bb      	str	r3, [r7, #56]	; 0x38
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	3314      	adds	r3, #20
 8004654:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004656:	623a      	str	r2, [r7, #32]
 8004658:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465a:	69f9      	ldr	r1, [r7, #28]
 800465c:	6a3a      	ldr	r2, [r7, #32]
 800465e:	e841 2300 	strex	r3, r2, [r1]
 8004662:	61bb      	str	r3, [r7, #24]
   return(result);
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1e5      	bne.n	8004636 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2220      	movs	r2, #32
 800466e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2220      	movs	r2, #32
 8004676:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e00f      	b.n	80046a6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	4013      	ands	r3, r2
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	429a      	cmp	r2, r3
 8004694:	bf0c      	ite	eq
 8004696:	2301      	moveq	r3, #1
 8004698:	2300      	movne	r3, #0
 800469a:	b2db      	uxtb	r3, r3
 800469c:	461a      	mov	r2, r3
 800469e:	79fb      	ldrb	r3, [r7, #7]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d09f      	beq.n	80045e4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3740      	adds	r7, #64	; 0x40
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}

080046ae <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046ae:	b480      	push	{r7}
 80046b0:	b085      	sub	sp, #20
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	60f8      	str	r0, [r7, #12]
 80046b6:	60b9      	str	r1, [r7, #8]
 80046b8:	4613      	mov	r3, r2
 80046ba:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	88fa      	ldrh	r2, [r7, #6]
 80046c6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	88fa      	ldrh	r2, [r7, #6]
 80046cc:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2222      	movs	r2, #34	; 0x22
 80046d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d007      	beq.n	80046f4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68da      	ldr	r2, [r3, #12]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046f2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	695a      	ldr	r2, [r3, #20]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f042 0201 	orr.w	r2, r2, #1
 8004702:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68da      	ldr	r2, [r3, #12]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f042 0220 	orr.w	r2, r2, #32
 8004712:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3714      	adds	r7, #20
 800471a:	46bd      	mov	sp, r7
 800471c:	bc80      	pop	{r7}
 800471e:	4770      	bx	lr

08004720 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004720:	b480      	push	{r7}
 8004722:	b095      	sub	sp, #84	; 0x54
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	330c      	adds	r3, #12
 800472e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004730:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004732:	e853 3f00 	ldrex	r3, [r3]
 8004736:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800473a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800473e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	330c      	adds	r3, #12
 8004746:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004748:	643a      	str	r2, [r7, #64]	; 0x40
 800474a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800474c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800474e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004750:	e841 2300 	strex	r3, r2, [r1]
 8004754:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004758:	2b00      	cmp	r3, #0
 800475a:	d1e5      	bne.n	8004728 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	3314      	adds	r3, #20
 8004762:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004764:	6a3b      	ldr	r3, [r7, #32]
 8004766:	e853 3f00 	ldrex	r3, [r3]
 800476a:	61fb      	str	r3, [r7, #28]
   return(result);
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	f023 0301 	bic.w	r3, r3, #1
 8004772:	64bb      	str	r3, [r7, #72]	; 0x48
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	3314      	adds	r3, #20
 800477a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800477c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800477e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004780:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004782:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004784:	e841 2300 	strex	r3, r2, [r1]
 8004788:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800478a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478c:	2b00      	cmp	r3, #0
 800478e:	d1e5      	bne.n	800475c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004794:	2b01      	cmp	r3, #1
 8004796:	d119      	bne.n	80047cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	330c      	adds	r3, #12
 800479e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	e853 3f00 	ldrex	r3, [r3]
 80047a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	f023 0310 	bic.w	r3, r3, #16
 80047ae:	647b      	str	r3, [r7, #68]	; 0x44
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	330c      	adds	r3, #12
 80047b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80047b8:	61ba      	str	r2, [r7, #24]
 80047ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047bc:	6979      	ldr	r1, [r7, #20]
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	e841 2300 	strex	r3, r2, [r1]
 80047c4:	613b      	str	r3, [r7, #16]
   return(result);
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d1e5      	bne.n	8004798 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2220      	movs	r2, #32
 80047d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80047da:	bf00      	nop
 80047dc:	3754      	adds	r7, #84	; 0x54
 80047de:	46bd      	mov	sp, r7
 80047e0:	bc80      	pop	{r7}
 80047e2:	4770      	bx	lr

080047e4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047fe:	68f8      	ldr	r0, [r7, #12]
 8004800:	f7ff fed3 	bl	80045aa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004804:	bf00      	nop
 8004806:	3710      	adds	r7, #16
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800480c:	b480      	push	{r7}
 800480e:	b085      	sub	sp, #20
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800481a:	b2db      	uxtb	r3, r3
 800481c:	2b21      	cmp	r3, #33	; 0x21
 800481e:	d13e      	bne.n	800489e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004828:	d114      	bne.n	8004854 <UART_Transmit_IT+0x48>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d110      	bne.n	8004854 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	881b      	ldrh	r3, [r3, #0]
 800483c:	461a      	mov	r2, r3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004846:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a1b      	ldr	r3, [r3, #32]
 800484c:	1c9a      	adds	r2, r3, #2
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	621a      	str	r2, [r3, #32]
 8004852:	e008      	b.n	8004866 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	1c59      	adds	r1, r3, #1
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	6211      	str	r1, [r2, #32]
 800485e:	781a      	ldrb	r2, [r3, #0]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800486a:	b29b      	uxth	r3, r3
 800486c:	3b01      	subs	r3, #1
 800486e:	b29b      	uxth	r3, r3
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	4619      	mov	r1, r3
 8004874:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004876:	2b00      	cmp	r3, #0
 8004878:	d10f      	bne.n	800489a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68da      	ldr	r2, [r3, #12]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004888:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68da      	ldr	r2, [r3, #12]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004898:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800489a:	2300      	movs	r3, #0
 800489c:	e000      	b.n	80048a0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800489e:	2302      	movs	r3, #2
  }
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3714      	adds	r7, #20
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bc80      	pop	{r7}
 80048a8:	4770      	bx	lr

080048aa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b082      	sub	sp, #8
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	68da      	ldr	r2, [r3, #12]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048c0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2220      	movs	r2, #32
 80048c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f7ff fe64 	bl	8004598 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3708      	adds	r7, #8
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}

080048da <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b08c      	sub	sp, #48	; 0x30
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	2b22      	cmp	r3, #34	; 0x22
 80048ec:	f040 80ae 	bne.w	8004a4c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048f8:	d117      	bne.n	800492a <UART_Receive_IT+0x50>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d113      	bne.n	800492a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004902:	2300      	movs	r3, #0
 8004904:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800490a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	b29b      	uxth	r3, r3
 8004914:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004918:	b29a      	uxth	r2, r3
 800491a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800491c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004922:	1c9a      	adds	r2, r3, #2
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	629a      	str	r2, [r3, #40]	; 0x28
 8004928:	e026      	b.n	8004978 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004930:	2300      	movs	r3, #0
 8004932:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800493c:	d007      	beq.n	800494e <UART_Receive_IT+0x74>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d10a      	bne.n	800495c <UART_Receive_IT+0x82>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	691b      	ldr	r3, [r3, #16]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d106      	bne.n	800495c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	b2da      	uxtb	r2, r3
 8004956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004958:	701a      	strb	r2, [r3, #0]
 800495a:	e008      	b.n	800496e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	b2db      	uxtb	r3, r3
 8004964:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004968:	b2da      	uxtb	r2, r3
 800496a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800496c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004972:	1c5a      	adds	r2, r3, #1
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800497c:	b29b      	uxth	r3, r3
 800497e:	3b01      	subs	r3, #1
 8004980:	b29b      	uxth	r3, r3
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	4619      	mov	r1, r3
 8004986:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004988:	2b00      	cmp	r3, #0
 800498a:	d15d      	bne.n	8004a48 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68da      	ldr	r2, [r3, #12]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f022 0220 	bic.w	r2, r2, #32
 800499a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	68da      	ldr	r2, [r3, #12]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	695a      	ldr	r2, [r3, #20]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f022 0201 	bic.w	r2, r2, #1
 80049ba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2220      	movs	r2, #32
 80049c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d135      	bne.n	8004a3e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	330c      	adds	r3, #12
 80049de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	e853 3f00 	ldrex	r3, [r3]
 80049e6:	613b      	str	r3, [r7, #16]
   return(result);
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	f023 0310 	bic.w	r3, r3, #16
 80049ee:	627b      	str	r3, [r7, #36]	; 0x24
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	330c      	adds	r3, #12
 80049f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049f8:	623a      	str	r2, [r7, #32]
 80049fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fc:	69f9      	ldr	r1, [r7, #28]
 80049fe:	6a3a      	ldr	r2, [r7, #32]
 8004a00:	e841 2300 	strex	r3, r2, [r1]
 8004a04:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1e5      	bne.n	80049d8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0310 	and.w	r3, r3, #16
 8004a16:	2b10      	cmp	r3, #16
 8004a18:	d10a      	bne.n	8004a30 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	60fb      	str	r3, [r7, #12]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	60fb      	str	r3, [r7, #12]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	60fb      	str	r3, [r7, #12]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004a34:	4619      	mov	r1, r3
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f7ff fdc0 	bl	80045bc <HAL_UARTEx_RxEventCallback>
 8004a3c:	e002      	b.n	8004a44 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f7fc f928 	bl	8000c94 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004a44:	2300      	movs	r3, #0
 8004a46:	e002      	b.n	8004a4e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	e000      	b.n	8004a4e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004a4c:	2302      	movs	r3, #2
  }
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3730      	adds	r7, #48	; 0x30
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
	...

08004a58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	68da      	ldr	r2, [r3, #12]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	430a      	orrs	r2, r1
 8004a74:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	689a      	ldr	r2, [r3, #8]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	431a      	orrs	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	695b      	ldr	r3, [r3, #20]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004a92:	f023 030c 	bic.w	r3, r3, #12
 8004a96:	687a      	ldr	r2, [r7, #4]
 8004a98:	6812      	ldr	r2, [r2, #0]
 8004a9a:	68b9      	ldr	r1, [r7, #8]
 8004a9c:	430b      	orrs	r3, r1
 8004a9e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	699a      	ldr	r2, [r3, #24]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	430a      	orrs	r2, r1
 8004ab4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a2c      	ldr	r2, [pc, #176]	; (8004b6c <UART_SetConfig+0x114>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d103      	bne.n	8004ac8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004ac0:	f7ff f8e6 	bl	8003c90 <HAL_RCC_GetPCLK2Freq>
 8004ac4:	60f8      	str	r0, [r7, #12]
 8004ac6:	e002      	b.n	8004ace <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004ac8:	f7ff f8ce 	bl	8003c68 <HAL_RCC_GetPCLK1Freq>
 8004acc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ace:	68fa      	ldr	r2, [r7, #12]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	4413      	add	r3, r2
 8004ad6:	009a      	lsls	r2, r3, #2
 8004ad8:	441a      	add	r2, r3
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ae4:	4a22      	ldr	r2, [pc, #136]	; (8004b70 <UART_SetConfig+0x118>)
 8004ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aea:	095b      	lsrs	r3, r3, #5
 8004aec:	0119      	lsls	r1, r3, #4
 8004aee:	68fa      	ldr	r2, [r7, #12]
 8004af0:	4613      	mov	r3, r2
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	4413      	add	r3, r2
 8004af6:	009a      	lsls	r2, r3, #2
 8004af8:	441a      	add	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b04:	4b1a      	ldr	r3, [pc, #104]	; (8004b70 <UART_SetConfig+0x118>)
 8004b06:	fba3 0302 	umull	r0, r3, r3, r2
 8004b0a:	095b      	lsrs	r3, r3, #5
 8004b0c:	2064      	movs	r0, #100	; 0x64
 8004b0e:	fb00 f303 	mul.w	r3, r0, r3
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	011b      	lsls	r3, r3, #4
 8004b16:	3332      	adds	r3, #50	; 0x32
 8004b18:	4a15      	ldr	r2, [pc, #84]	; (8004b70 <UART_SetConfig+0x118>)
 8004b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b1e:	095b      	lsrs	r3, r3, #5
 8004b20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b24:	4419      	add	r1, r3
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	4613      	mov	r3, r2
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	4413      	add	r3, r2
 8004b2e:	009a      	lsls	r2, r3, #2
 8004b30:	441a      	add	r2, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b3c:	4b0c      	ldr	r3, [pc, #48]	; (8004b70 <UART_SetConfig+0x118>)
 8004b3e:	fba3 0302 	umull	r0, r3, r3, r2
 8004b42:	095b      	lsrs	r3, r3, #5
 8004b44:	2064      	movs	r0, #100	; 0x64
 8004b46:	fb00 f303 	mul.w	r3, r0, r3
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	011b      	lsls	r3, r3, #4
 8004b4e:	3332      	adds	r3, #50	; 0x32
 8004b50:	4a07      	ldr	r2, [pc, #28]	; (8004b70 <UART_SetConfig+0x118>)
 8004b52:	fba2 2303 	umull	r2, r3, r2, r3
 8004b56:	095b      	lsrs	r3, r3, #5
 8004b58:	f003 020f 	and.w	r2, r3, #15
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	440a      	add	r2, r1
 8004b62:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004b64:	bf00      	nop
 8004b66:	3710      	adds	r7, #16
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40013800 	.word	0x40013800
 8004b70:	51eb851f 	.word	0x51eb851f

08004b74 <atoi>:
 8004b74:	220a      	movs	r2, #10
 8004b76:	2100      	movs	r1, #0
 8004b78:	f000 b9c2 	b.w	8004f00 <strtol>

08004b7c <__errno>:
 8004b7c:	4b01      	ldr	r3, [pc, #4]	; (8004b84 <__errno+0x8>)
 8004b7e:	6818      	ldr	r0, [r3, #0]
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	20000020 	.word	0x20000020

08004b88 <__libc_init_array>:
 8004b88:	b570      	push	{r4, r5, r6, lr}
 8004b8a:	2600      	movs	r6, #0
 8004b8c:	4d0c      	ldr	r5, [pc, #48]	; (8004bc0 <__libc_init_array+0x38>)
 8004b8e:	4c0d      	ldr	r4, [pc, #52]	; (8004bc4 <__libc_init_array+0x3c>)
 8004b90:	1b64      	subs	r4, r4, r5
 8004b92:	10a4      	asrs	r4, r4, #2
 8004b94:	42a6      	cmp	r6, r4
 8004b96:	d109      	bne.n	8004bac <__libc_init_array+0x24>
 8004b98:	f000 fd2a 	bl	80055f0 <_init>
 8004b9c:	2600      	movs	r6, #0
 8004b9e:	4d0a      	ldr	r5, [pc, #40]	; (8004bc8 <__libc_init_array+0x40>)
 8004ba0:	4c0a      	ldr	r4, [pc, #40]	; (8004bcc <__libc_init_array+0x44>)
 8004ba2:	1b64      	subs	r4, r4, r5
 8004ba4:	10a4      	asrs	r4, r4, #2
 8004ba6:	42a6      	cmp	r6, r4
 8004ba8:	d105      	bne.n	8004bb6 <__libc_init_array+0x2e>
 8004baa:	bd70      	pop	{r4, r5, r6, pc}
 8004bac:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bb0:	4798      	blx	r3
 8004bb2:	3601      	adds	r6, #1
 8004bb4:	e7ee      	b.n	8004b94 <__libc_init_array+0xc>
 8004bb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bba:	4798      	blx	r3
 8004bbc:	3601      	adds	r6, #1
 8004bbe:	e7f2      	b.n	8004ba6 <__libc_init_array+0x1e>
 8004bc0:	08005b38 	.word	0x08005b38
 8004bc4:	08005b38 	.word	0x08005b38
 8004bc8:	08005b38 	.word	0x08005b38
 8004bcc:	08005b3c 	.word	0x08005b3c

08004bd0 <malloc>:
 8004bd0:	4b02      	ldr	r3, [pc, #8]	; (8004bdc <malloc+0xc>)
 8004bd2:	4601      	mov	r1, r0
 8004bd4:	6818      	ldr	r0, [r3, #0]
 8004bd6:	f000 b873 	b.w	8004cc0 <_malloc_r>
 8004bda:	bf00      	nop
 8004bdc:	20000020 	.word	0x20000020

08004be0 <memset>:
 8004be0:	4603      	mov	r3, r0
 8004be2:	4402      	add	r2, r0
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d100      	bne.n	8004bea <memset+0xa>
 8004be8:	4770      	bx	lr
 8004bea:	f803 1b01 	strb.w	r1, [r3], #1
 8004bee:	e7f9      	b.n	8004be4 <memset+0x4>

08004bf0 <_free_r>:
 8004bf0:	b538      	push	{r3, r4, r5, lr}
 8004bf2:	4605      	mov	r5, r0
 8004bf4:	2900      	cmp	r1, #0
 8004bf6:	d040      	beq.n	8004c7a <_free_r+0x8a>
 8004bf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bfc:	1f0c      	subs	r4, r1, #4
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	bfb8      	it	lt
 8004c02:	18e4      	addlt	r4, r4, r3
 8004c04:	f000 f986 	bl	8004f14 <__malloc_lock>
 8004c08:	4a1c      	ldr	r2, [pc, #112]	; (8004c7c <_free_r+0x8c>)
 8004c0a:	6813      	ldr	r3, [r2, #0]
 8004c0c:	b933      	cbnz	r3, 8004c1c <_free_r+0x2c>
 8004c0e:	6063      	str	r3, [r4, #4]
 8004c10:	6014      	str	r4, [r2, #0]
 8004c12:	4628      	mov	r0, r5
 8004c14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c18:	f000 b982 	b.w	8004f20 <__malloc_unlock>
 8004c1c:	42a3      	cmp	r3, r4
 8004c1e:	d908      	bls.n	8004c32 <_free_r+0x42>
 8004c20:	6820      	ldr	r0, [r4, #0]
 8004c22:	1821      	adds	r1, r4, r0
 8004c24:	428b      	cmp	r3, r1
 8004c26:	bf01      	itttt	eq
 8004c28:	6819      	ldreq	r1, [r3, #0]
 8004c2a:	685b      	ldreq	r3, [r3, #4]
 8004c2c:	1809      	addeq	r1, r1, r0
 8004c2e:	6021      	streq	r1, [r4, #0]
 8004c30:	e7ed      	b.n	8004c0e <_free_r+0x1e>
 8004c32:	461a      	mov	r2, r3
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	b10b      	cbz	r3, 8004c3c <_free_r+0x4c>
 8004c38:	42a3      	cmp	r3, r4
 8004c3a:	d9fa      	bls.n	8004c32 <_free_r+0x42>
 8004c3c:	6811      	ldr	r1, [r2, #0]
 8004c3e:	1850      	adds	r0, r2, r1
 8004c40:	42a0      	cmp	r0, r4
 8004c42:	d10b      	bne.n	8004c5c <_free_r+0x6c>
 8004c44:	6820      	ldr	r0, [r4, #0]
 8004c46:	4401      	add	r1, r0
 8004c48:	1850      	adds	r0, r2, r1
 8004c4a:	4283      	cmp	r3, r0
 8004c4c:	6011      	str	r1, [r2, #0]
 8004c4e:	d1e0      	bne.n	8004c12 <_free_r+0x22>
 8004c50:	6818      	ldr	r0, [r3, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	4401      	add	r1, r0
 8004c56:	6011      	str	r1, [r2, #0]
 8004c58:	6053      	str	r3, [r2, #4]
 8004c5a:	e7da      	b.n	8004c12 <_free_r+0x22>
 8004c5c:	d902      	bls.n	8004c64 <_free_r+0x74>
 8004c5e:	230c      	movs	r3, #12
 8004c60:	602b      	str	r3, [r5, #0]
 8004c62:	e7d6      	b.n	8004c12 <_free_r+0x22>
 8004c64:	6820      	ldr	r0, [r4, #0]
 8004c66:	1821      	adds	r1, r4, r0
 8004c68:	428b      	cmp	r3, r1
 8004c6a:	bf01      	itttt	eq
 8004c6c:	6819      	ldreq	r1, [r3, #0]
 8004c6e:	685b      	ldreq	r3, [r3, #4]
 8004c70:	1809      	addeq	r1, r1, r0
 8004c72:	6021      	streq	r1, [r4, #0]
 8004c74:	6063      	str	r3, [r4, #4]
 8004c76:	6054      	str	r4, [r2, #4]
 8004c78:	e7cb      	b.n	8004c12 <_free_r+0x22>
 8004c7a:	bd38      	pop	{r3, r4, r5, pc}
 8004c7c:	200006e0 	.word	0x200006e0

08004c80 <sbrk_aligned>:
 8004c80:	b570      	push	{r4, r5, r6, lr}
 8004c82:	4e0e      	ldr	r6, [pc, #56]	; (8004cbc <sbrk_aligned+0x3c>)
 8004c84:	460c      	mov	r4, r1
 8004c86:	6831      	ldr	r1, [r6, #0]
 8004c88:	4605      	mov	r5, r0
 8004c8a:	b911      	cbnz	r1, 8004c92 <sbrk_aligned+0x12>
 8004c8c:	f000 f88c 	bl	8004da8 <_sbrk_r>
 8004c90:	6030      	str	r0, [r6, #0]
 8004c92:	4621      	mov	r1, r4
 8004c94:	4628      	mov	r0, r5
 8004c96:	f000 f887 	bl	8004da8 <_sbrk_r>
 8004c9a:	1c43      	adds	r3, r0, #1
 8004c9c:	d00a      	beq.n	8004cb4 <sbrk_aligned+0x34>
 8004c9e:	1cc4      	adds	r4, r0, #3
 8004ca0:	f024 0403 	bic.w	r4, r4, #3
 8004ca4:	42a0      	cmp	r0, r4
 8004ca6:	d007      	beq.n	8004cb8 <sbrk_aligned+0x38>
 8004ca8:	1a21      	subs	r1, r4, r0
 8004caa:	4628      	mov	r0, r5
 8004cac:	f000 f87c 	bl	8004da8 <_sbrk_r>
 8004cb0:	3001      	adds	r0, #1
 8004cb2:	d101      	bne.n	8004cb8 <sbrk_aligned+0x38>
 8004cb4:	f04f 34ff 	mov.w	r4, #4294967295
 8004cb8:	4620      	mov	r0, r4
 8004cba:	bd70      	pop	{r4, r5, r6, pc}
 8004cbc:	200006e4 	.word	0x200006e4

08004cc0 <_malloc_r>:
 8004cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cc4:	1ccd      	adds	r5, r1, #3
 8004cc6:	f025 0503 	bic.w	r5, r5, #3
 8004cca:	3508      	adds	r5, #8
 8004ccc:	2d0c      	cmp	r5, #12
 8004cce:	bf38      	it	cc
 8004cd0:	250c      	movcc	r5, #12
 8004cd2:	2d00      	cmp	r5, #0
 8004cd4:	4607      	mov	r7, r0
 8004cd6:	db01      	blt.n	8004cdc <_malloc_r+0x1c>
 8004cd8:	42a9      	cmp	r1, r5
 8004cda:	d905      	bls.n	8004ce8 <_malloc_r+0x28>
 8004cdc:	230c      	movs	r3, #12
 8004cde:	2600      	movs	r6, #0
 8004ce0:	603b      	str	r3, [r7, #0]
 8004ce2:	4630      	mov	r0, r6
 8004ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ce8:	4e2e      	ldr	r6, [pc, #184]	; (8004da4 <_malloc_r+0xe4>)
 8004cea:	f000 f913 	bl	8004f14 <__malloc_lock>
 8004cee:	6833      	ldr	r3, [r6, #0]
 8004cf0:	461c      	mov	r4, r3
 8004cf2:	bb34      	cbnz	r4, 8004d42 <_malloc_r+0x82>
 8004cf4:	4629      	mov	r1, r5
 8004cf6:	4638      	mov	r0, r7
 8004cf8:	f7ff ffc2 	bl	8004c80 <sbrk_aligned>
 8004cfc:	1c43      	adds	r3, r0, #1
 8004cfe:	4604      	mov	r4, r0
 8004d00:	d14d      	bne.n	8004d9e <_malloc_r+0xde>
 8004d02:	6834      	ldr	r4, [r6, #0]
 8004d04:	4626      	mov	r6, r4
 8004d06:	2e00      	cmp	r6, #0
 8004d08:	d140      	bne.n	8004d8c <_malloc_r+0xcc>
 8004d0a:	6823      	ldr	r3, [r4, #0]
 8004d0c:	4631      	mov	r1, r6
 8004d0e:	4638      	mov	r0, r7
 8004d10:	eb04 0803 	add.w	r8, r4, r3
 8004d14:	f000 f848 	bl	8004da8 <_sbrk_r>
 8004d18:	4580      	cmp	r8, r0
 8004d1a:	d13a      	bne.n	8004d92 <_malloc_r+0xd2>
 8004d1c:	6821      	ldr	r1, [r4, #0]
 8004d1e:	3503      	adds	r5, #3
 8004d20:	1a6d      	subs	r5, r5, r1
 8004d22:	f025 0503 	bic.w	r5, r5, #3
 8004d26:	3508      	adds	r5, #8
 8004d28:	2d0c      	cmp	r5, #12
 8004d2a:	bf38      	it	cc
 8004d2c:	250c      	movcc	r5, #12
 8004d2e:	4638      	mov	r0, r7
 8004d30:	4629      	mov	r1, r5
 8004d32:	f7ff ffa5 	bl	8004c80 <sbrk_aligned>
 8004d36:	3001      	adds	r0, #1
 8004d38:	d02b      	beq.n	8004d92 <_malloc_r+0xd2>
 8004d3a:	6823      	ldr	r3, [r4, #0]
 8004d3c:	442b      	add	r3, r5
 8004d3e:	6023      	str	r3, [r4, #0]
 8004d40:	e00e      	b.n	8004d60 <_malloc_r+0xa0>
 8004d42:	6822      	ldr	r2, [r4, #0]
 8004d44:	1b52      	subs	r2, r2, r5
 8004d46:	d41e      	bmi.n	8004d86 <_malloc_r+0xc6>
 8004d48:	2a0b      	cmp	r2, #11
 8004d4a:	d916      	bls.n	8004d7a <_malloc_r+0xba>
 8004d4c:	1961      	adds	r1, r4, r5
 8004d4e:	42a3      	cmp	r3, r4
 8004d50:	6025      	str	r5, [r4, #0]
 8004d52:	bf18      	it	ne
 8004d54:	6059      	strne	r1, [r3, #4]
 8004d56:	6863      	ldr	r3, [r4, #4]
 8004d58:	bf08      	it	eq
 8004d5a:	6031      	streq	r1, [r6, #0]
 8004d5c:	5162      	str	r2, [r4, r5]
 8004d5e:	604b      	str	r3, [r1, #4]
 8004d60:	4638      	mov	r0, r7
 8004d62:	f104 060b 	add.w	r6, r4, #11
 8004d66:	f000 f8db 	bl	8004f20 <__malloc_unlock>
 8004d6a:	f026 0607 	bic.w	r6, r6, #7
 8004d6e:	1d23      	adds	r3, r4, #4
 8004d70:	1af2      	subs	r2, r6, r3
 8004d72:	d0b6      	beq.n	8004ce2 <_malloc_r+0x22>
 8004d74:	1b9b      	subs	r3, r3, r6
 8004d76:	50a3      	str	r3, [r4, r2]
 8004d78:	e7b3      	b.n	8004ce2 <_malloc_r+0x22>
 8004d7a:	6862      	ldr	r2, [r4, #4]
 8004d7c:	42a3      	cmp	r3, r4
 8004d7e:	bf0c      	ite	eq
 8004d80:	6032      	streq	r2, [r6, #0]
 8004d82:	605a      	strne	r2, [r3, #4]
 8004d84:	e7ec      	b.n	8004d60 <_malloc_r+0xa0>
 8004d86:	4623      	mov	r3, r4
 8004d88:	6864      	ldr	r4, [r4, #4]
 8004d8a:	e7b2      	b.n	8004cf2 <_malloc_r+0x32>
 8004d8c:	4634      	mov	r4, r6
 8004d8e:	6876      	ldr	r6, [r6, #4]
 8004d90:	e7b9      	b.n	8004d06 <_malloc_r+0x46>
 8004d92:	230c      	movs	r3, #12
 8004d94:	4638      	mov	r0, r7
 8004d96:	603b      	str	r3, [r7, #0]
 8004d98:	f000 f8c2 	bl	8004f20 <__malloc_unlock>
 8004d9c:	e7a1      	b.n	8004ce2 <_malloc_r+0x22>
 8004d9e:	6025      	str	r5, [r4, #0]
 8004da0:	e7de      	b.n	8004d60 <_malloc_r+0xa0>
 8004da2:	bf00      	nop
 8004da4:	200006e0 	.word	0x200006e0

08004da8 <_sbrk_r>:
 8004da8:	b538      	push	{r3, r4, r5, lr}
 8004daa:	2300      	movs	r3, #0
 8004dac:	4d05      	ldr	r5, [pc, #20]	; (8004dc4 <_sbrk_r+0x1c>)
 8004dae:	4604      	mov	r4, r0
 8004db0:	4608      	mov	r0, r1
 8004db2:	602b      	str	r3, [r5, #0]
 8004db4:	f7fc ffba 	bl	8001d2c <_sbrk>
 8004db8:	1c43      	adds	r3, r0, #1
 8004dba:	d102      	bne.n	8004dc2 <_sbrk_r+0x1a>
 8004dbc:	682b      	ldr	r3, [r5, #0]
 8004dbe:	b103      	cbz	r3, 8004dc2 <_sbrk_r+0x1a>
 8004dc0:	6023      	str	r3, [r4, #0]
 8004dc2:	bd38      	pop	{r3, r4, r5, pc}
 8004dc4:	200006e8 	.word	0x200006e8

08004dc8 <siprintf>:
 8004dc8:	b40e      	push	{r1, r2, r3}
 8004dca:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004dce:	b500      	push	{lr}
 8004dd0:	b09c      	sub	sp, #112	; 0x70
 8004dd2:	ab1d      	add	r3, sp, #116	; 0x74
 8004dd4:	9002      	str	r0, [sp, #8]
 8004dd6:	9006      	str	r0, [sp, #24]
 8004dd8:	9107      	str	r1, [sp, #28]
 8004dda:	9104      	str	r1, [sp, #16]
 8004ddc:	4808      	ldr	r0, [pc, #32]	; (8004e00 <siprintf+0x38>)
 8004dde:	4909      	ldr	r1, [pc, #36]	; (8004e04 <siprintf+0x3c>)
 8004de0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004de4:	9105      	str	r1, [sp, #20]
 8004de6:	6800      	ldr	r0, [r0, #0]
 8004de8:	a902      	add	r1, sp, #8
 8004dea:	9301      	str	r3, [sp, #4]
 8004dec:	f000 f8fa 	bl	8004fe4 <_svfiprintf_r>
 8004df0:	2200      	movs	r2, #0
 8004df2:	9b02      	ldr	r3, [sp, #8]
 8004df4:	701a      	strb	r2, [r3, #0]
 8004df6:	b01c      	add	sp, #112	; 0x70
 8004df8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004dfc:	b003      	add	sp, #12
 8004dfe:	4770      	bx	lr
 8004e00:	20000020 	.word	0x20000020
 8004e04:	ffff0208 	.word	0xffff0208

08004e08 <_strtol_l.constprop.0>:
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e0e:	4680      	mov	r8, r0
 8004e10:	d001      	beq.n	8004e16 <_strtol_l.constprop.0+0xe>
 8004e12:	2b24      	cmp	r3, #36	; 0x24
 8004e14:	d906      	bls.n	8004e24 <_strtol_l.constprop.0+0x1c>
 8004e16:	f7ff feb1 	bl	8004b7c <__errno>
 8004e1a:	2316      	movs	r3, #22
 8004e1c:	6003      	str	r3, [r0, #0]
 8004e1e:	2000      	movs	r0, #0
 8004e20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e24:	460d      	mov	r5, r1
 8004e26:	4f35      	ldr	r7, [pc, #212]	; (8004efc <_strtol_l.constprop.0+0xf4>)
 8004e28:	4628      	mov	r0, r5
 8004e2a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004e2e:	5de6      	ldrb	r6, [r4, r7]
 8004e30:	f016 0608 	ands.w	r6, r6, #8
 8004e34:	d1f8      	bne.n	8004e28 <_strtol_l.constprop.0+0x20>
 8004e36:	2c2d      	cmp	r4, #45	; 0x2d
 8004e38:	d12f      	bne.n	8004e9a <_strtol_l.constprop.0+0x92>
 8004e3a:	2601      	movs	r6, #1
 8004e3c:	782c      	ldrb	r4, [r5, #0]
 8004e3e:	1c85      	adds	r5, r0, #2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d057      	beq.n	8004ef4 <_strtol_l.constprop.0+0xec>
 8004e44:	2b10      	cmp	r3, #16
 8004e46:	d109      	bne.n	8004e5c <_strtol_l.constprop.0+0x54>
 8004e48:	2c30      	cmp	r4, #48	; 0x30
 8004e4a:	d107      	bne.n	8004e5c <_strtol_l.constprop.0+0x54>
 8004e4c:	7828      	ldrb	r0, [r5, #0]
 8004e4e:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004e52:	2858      	cmp	r0, #88	; 0x58
 8004e54:	d149      	bne.n	8004eea <_strtol_l.constprop.0+0xe2>
 8004e56:	2310      	movs	r3, #16
 8004e58:	786c      	ldrb	r4, [r5, #1]
 8004e5a:	3502      	adds	r5, #2
 8004e5c:	2700      	movs	r7, #0
 8004e5e:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8004e62:	f10e 3eff 	add.w	lr, lr, #4294967295
 8004e66:	fbbe f9f3 	udiv	r9, lr, r3
 8004e6a:	4638      	mov	r0, r7
 8004e6c:	fb03 ea19 	mls	sl, r3, r9, lr
 8004e70:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004e74:	f1bc 0f09 	cmp.w	ip, #9
 8004e78:	d814      	bhi.n	8004ea4 <_strtol_l.constprop.0+0x9c>
 8004e7a:	4664      	mov	r4, ip
 8004e7c:	42a3      	cmp	r3, r4
 8004e7e:	dd22      	ble.n	8004ec6 <_strtol_l.constprop.0+0xbe>
 8004e80:	2f00      	cmp	r7, #0
 8004e82:	db1d      	blt.n	8004ec0 <_strtol_l.constprop.0+0xb8>
 8004e84:	4581      	cmp	r9, r0
 8004e86:	d31b      	bcc.n	8004ec0 <_strtol_l.constprop.0+0xb8>
 8004e88:	d101      	bne.n	8004e8e <_strtol_l.constprop.0+0x86>
 8004e8a:	45a2      	cmp	sl, r4
 8004e8c:	db18      	blt.n	8004ec0 <_strtol_l.constprop.0+0xb8>
 8004e8e:	2701      	movs	r7, #1
 8004e90:	fb00 4003 	mla	r0, r0, r3, r4
 8004e94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004e98:	e7ea      	b.n	8004e70 <_strtol_l.constprop.0+0x68>
 8004e9a:	2c2b      	cmp	r4, #43	; 0x2b
 8004e9c:	bf04      	itt	eq
 8004e9e:	782c      	ldrbeq	r4, [r5, #0]
 8004ea0:	1c85      	addeq	r5, r0, #2
 8004ea2:	e7cd      	b.n	8004e40 <_strtol_l.constprop.0+0x38>
 8004ea4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004ea8:	f1bc 0f19 	cmp.w	ip, #25
 8004eac:	d801      	bhi.n	8004eb2 <_strtol_l.constprop.0+0xaa>
 8004eae:	3c37      	subs	r4, #55	; 0x37
 8004eb0:	e7e4      	b.n	8004e7c <_strtol_l.constprop.0+0x74>
 8004eb2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8004eb6:	f1bc 0f19 	cmp.w	ip, #25
 8004eba:	d804      	bhi.n	8004ec6 <_strtol_l.constprop.0+0xbe>
 8004ebc:	3c57      	subs	r4, #87	; 0x57
 8004ebe:	e7dd      	b.n	8004e7c <_strtol_l.constprop.0+0x74>
 8004ec0:	f04f 37ff 	mov.w	r7, #4294967295
 8004ec4:	e7e6      	b.n	8004e94 <_strtol_l.constprop.0+0x8c>
 8004ec6:	2f00      	cmp	r7, #0
 8004ec8:	da07      	bge.n	8004eda <_strtol_l.constprop.0+0xd2>
 8004eca:	2322      	movs	r3, #34	; 0x22
 8004ecc:	4670      	mov	r0, lr
 8004ece:	f8c8 3000 	str.w	r3, [r8]
 8004ed2:	2a00      	cmp	r2, #0
 8004ed4:	d0a4      	beq.n	8004e20 <_strtol_l.constprop.0+0x18>
 8004ed6:	1e69      	subs	r1, r5, #1
 8004ed8:	e005      	b.n	8004ee6 <_strtol_l.constprop.0+0xde>
 8004eda:	b106      	cbz	r6, 8004ede <_strtol_l.constprop.0+0xd6>
 8004edc:	4240      	negs	r0, r0
 8004ede:	2a00      	cmp	r2, #0
 8004ee0:	d09e      	beq.n	8004e20 <_strtol_l.constprop.0+0x18>
 8004ee2:	2f00      	cmp	r7, #0
 8004ee4:	d1f7      	bne.n	8004ed6 <_strtol_l.constprop.0+0xce>
 8004ee6:	6011      	str	r1, [r2, #0]
 8004ee8:	e79a      	b.n	8004e20 <_strtol_l.constprop.0+0x18>
 8004eea:	2430      	movs	r4, #48	; 0x30
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d1b5      	bne.n	8004e5c <_strtol_l.constprop.0+0x54>
 8004ef0:	2308      	movs	r3, #8
 8004ef2:	e7b3      	b.n	8004e5c <_strtol_l.constprop.0+0x54>
 8004ef4:	2c30      	cmp	r4, #48	; 0x30
 8004ef6:	d0a9      	beq.n	8004e4c <_strtol_l.constprop.0+0x44>
 8004ef8:	230a      	movs	r3, #10
 8004efa:	e7af      	b.n	8004e5c <_strtol_l.constprop.0+0x54>
 8004efc:	080059fb 	.word	0x080059fb

08004f00 <strtol>:
 8004f00:	4613      	mov	r3, r2
 8004f02:	460a      	mov	r2, r1
 8004f04:	4601      	mov	r1, r0
 8004f06:	4802      	ldr	r0, [pc, #8]	; (8004f10 <strtol+0x10>)
 8004f08:	6800      	ldr	r0, [r0, #0]
 8004f0a:	f7ff bf7d 	b.w	8004e08 <_strtol_l.constprop.0>
 8004f0e:	bf00      	nop
 8004f10:	20000020 	.word	0x20000020

08004f14 <__malloc_lock>:
 8004f14:	4801      	ldr	r0, [pc, #4]	; (8004f1c <__malloc_lock+0x8>)
 8004f16:	f000 bafb 	b.w	8005510 <__retarget_lock_acquire_recursive>
 8004f1a:	bf00      	nop
 8004f1c:	200006ec 	.word	0x200006ec

08004f20 <__malloc_unlock>:
 8004f20:	4801      	ldr	r0, [pc, #4]	; (8004f28 <__malloc_unlock+0x8>)
 8004f22:	f000 baf6 	b.w	8005512 <__retarget_lock_release_recursive>
 8004f26:	bf00      	nop
 8004f28:	200006ec 	.word	0x200006ec

08004f2c <__ssputs_r>:
 8004f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f30:	688e      	ldr	r6, [r1, #8]
 8004f32:	4682      	mov	sl, r0
 8004f34:	429e      	cmp	r6, r3
 8004f36:	460c      	mov	r4, r1
 8004f38:	4690      	mov	r8, r2
 8004f3a:	461f      	mov	r7, r3
 8004f3c:	d838      	bhi.n	8004fb0 <__ssputs_r+0x84>
 8004f3e:	898a      	ldrh	r2, [r1, #12]
 8004f40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004f44:	d032      	beq.n	8004fac <__ssputs_r+0x80>
 8004f46:	6825      	ldr	r5, [r4, #0]
 8004f48:	6909      	ldr	r1, [r1, #16]
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	eba5 0901 	sub.w	r9, r5, r1
 8004f50:	6965      	ldr	r5, [r4, #20]
 8004f52:	444b      	add	r3, r9
 8004f54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004f58:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004f5c:	106d      	asrs	r5, r5, #1
 8004f5e:	429d      	cmp	r5, r3
 8004f60:	bf38      	it	cc
 8004f62:	461d      	movcc	r5, r3
 8004f64:	0553      	lsls	r3, r2, #21
 8004f66:	d531      	bpl.n	8004fcc <__ssputs_r+0xa0>
 8004f68:	4629      	mov	r1, r5
 8004f6a:	f7ff fea9 	bl	8004cc0 <_malloc_r>
 8004f6e:	4606      	mov	r6, r0
 8004f70:	b950      	cbnz	r0, 8004f88 <__ssputs_r+0x5c>
 8004f72:	230c      	movs	r3, #12
 8004f74:	f04f 30ff 	mov.w	r0, #4294967295
 8004f78:	f8ca 3000 	str.w	r3, [sl]
 8004f7c:	89a3      	ldrh	r3, [r4, #12]
 8004f7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f82:	81a3      	strh	r3, [r4, #12]
 8004f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f88:	464a      	mov	r2, r9
 8004f8a:	6921      	ldr	r1, [r4, #16]
 8004f8c:	f000 fad0 	bl	8005530 <memcpy>
 8004f90:	89a3      	ldrh	r3, [r4, #12]
 8004f92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004f96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f9a:	81a3      	strh	r3, [r4, #12]
 8004f9c:	6126      	str	r6, [r4, #16]
 8004f9e:	444e      	add	r6, r9
 8004fa0:	6026      	str	r6, [r4, #0]
 8004fa2:	463e      	mov	r6, r7
 8004fa4:	6165      	str	r5, [r4, #20]
 8004fa6:	eba5 0509 	sub.w	r5, r5, r9
 8004faa:	60a5      	str	r5, [r4, #8]
 8004fac:	42be      	cmp	r6, r7
 8004fae:	d900      	bls.n	8004fb2 <__ssputs_r+0x86>
 8004fb0:	463e      	mov	r6, r7
 8004fb2:	4632      	mov	r2, r6
 8004fb4:	4641      	mov	r1, r8
 8004fb6:	6820      	ldr	r0, [r4, #0]
 8004fb8:	f000 fac8 	bl	800554c <memmove>
 8004fbc:	68a3      	ldr	r3, [r4, #8]
 8004fbe:	2000      	movs	r0, #0
 8004fc0:	1b9b      	subs	r3, r3, r6
 8004fc2:	60a3      	str	r3, [r4, #8]
 8004fc4:	6823      	ldr	r3, [r4, #0]
 8004fc6:	4433      	add	r3, r6
 8004fc8:	6023      	str	r3, [r4, #0]
 8004fca:	e7db      	b.n	8004f84 <__ssputs_r+0x58>
 8004fcc:	462a      	mov	r2, r5
 8004fce:	f000 fad7 	bl	8005580 <_realloc_r>
 8004fd2:	4606      	mov	r6, r0
 8004fd4:	2800      	cmp	r0, #0
 8004fd6:	d1e1      	bne.n	8004f9c <__ssputs_r+0x70>
 8004fd8:	4650      	mov	r0, sl
 8004fda:	6921      	ldr	r1, [r4, #16]
 8004fdc:	f7ff fe08 	bl	8004bf0 <_free_r>
 8004fe0:	e7c7      	b.n	8004f72 <__ssputs_r+0x46>
	...

08004fe4 <_svfiprintf_r>:
 8004fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fe8:	4698      	mov	r8, r3
 8004fea:	898b      	ldrh	r3, [r1, #12]
 8004fec:	4607      	mov	r7, r0
 8004fee:	061b      	lsls	r3, r3, #24
 8004ff0:	460d      	mov	r5, r1
 8004ff2:	4614      	mov	r4, r2
 8004ff4:	b09d      	sub	sp, #116	; 0x74
 8004ff6:	d50e      	bpl.n	8005016 <_svfiprintf_r+0x32>
 8004ff8:	690b      	ldr	r3, [r1, #16]
 8004ffa:	b963      	cbnz	r3, 8005016 <_svfiprintf_r+0x32>
 8004ffc:	2140      	movs	r1, #64	; 0x40
 8004ffe:	f7ff fe5f 	bl	8004cc0 <_malloc_r>
 8005002:	6028      	str	r0, [r5, #0]
 8005004:	6128      	str	r0, [r5, #16]
 8005006:	b920      	cbnz	r0, 8005012 <_svfiprintf_r+0x2e>
 8005008:	230c      	movs	r3, #12
 800500a:	603b      	str	r3, [r7, #0]
 800500c:	f04f 30ff 	mov.w	r0, #4294967295
 8005010:	e0d1      	b.n	80051b6 <_svfiprintf_r+0x1d2>
 8005012:	2340      	movs	r3, #64	; 0x40
 8005014:	616b      	str	r3, [r5, #20]
 8005016:	2300      	movs	r3, #0
 8005018:	9309      	str	r3, [sp, #36]	; 0x24
 800501a:	2320      	movs	r3, #32
 800501c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005020:	2330      	movs	r3, #48	; 0x30
 8005022:	f04f 0901 	mov.w	r9, #1
 8005026:	f8cd 800c 	str.w	r8, [sp, #12]
 800502a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80051d0 <_svfiprintf_r+0x1ec>
 800502e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005032:	4623      	mov	r3, r4
 8005034:	469a      	mov	sl, r3
 8005036:	f813 2b01 	ldrb.w	r2, [r3], #1
 800503a:	b10a      	cbz	r2, 8005040 <_svfiprintf_r+0x5c>
 800503c:	2a25      	cmp	r2, #37	; 0x25
 800503e:	d1f9      	bne.n	8005034 <_svfiprintf_r+0x50>
 8005040:	ebba 0b04 	subs.w	fp, sl, r4
 8005044:	d00b      	beq.n	800505e <_svfiprintf_r+0x7a>
 8005046:	465b      	mov	r3, fp
 8005048:	4622      	mov	r2, r4
 800504a:	4629      	mov	r1, r5
 800504c:	4638      	mov	r0, r7
 800504e:	f7ff ff6d 	bl	8004f2c <__ssputs_r>
 8005052:	3001      	adds	r0, #1
 8005054:	f000 80aa 	beq.w	80051ac <_svfiprintf_r+0x1c8>
 8005058:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800505a:	445a      	add	r2, fp
 800505c:	9209      	str	r2, [sp, #36]	; 0x24
 800505e:	f89a 3000 	ldrb.w	r3, [sl]
 8005062:	2b00      	cmp	r3, #0
 8005064:	f000 80a2 	beq.w	80051ac <_svfiprintf_r+0x1c8>
 8005068:	2300      	movs	r3, #0
 800506a:	f04f 32ff 	mov.w	r2, #4294967295
 800506e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005072:	f10a 0a01 	add.w	sl, sl, #1
 8005076:	9304      	str	r3, [sp, #16]
 8005078:	9307      	str	r3, [sp, #28]
 800507a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800507e:	931a      	str	r3, [sp, #104]	; 0x68
 8005080:	4654      	mov	r4, sl
 8005082:	2205      	movs	r2, #5
 8005084:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005088:	4851      	ldr	r0, [pc, #324]	; (80051d0 <_svfiprintf_r+0x1ec>)
 800508a:	f000 fa43 	bl	8005514 <memchr>
 800508e:	9a04      	ldr	r2, [sp, #16]
 8005090:	b9d8      	cbnz	r0, 80050ca <_svfiprintf_r+0xe6>
 8005092:	06d0      	lsls	r0, r2, #27
 8005094:	bf44      	itt	mi
 8005096:	2320      	movmi	r3, #32
 8005098:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800509c:	0711      	lsls	r1, r2, #28
 800509e:	bf44      	itt	mi
 80050a0:	232b      	movmi	r3, #43	; 0x2b
 80050a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050a6:	f89a 3000 	ldrb.w	r3, [sl]
 80050aa:	2b2a      	cmp	r3, #42	; 0x2a
 80050ac:	d015      	beq.n	80050da <_svfiprintf_r+0xf6>
 80050ae:	4654      	mov	r4, sl
 80050b0:	2000      	movs	r0, #0
 80050b2:	f04f 0c0a 	mov.w	ip, #10
 80050b6:	9a07      	ldr	r2, [sp, #28]
 80050b8:	4621      	mov	r1, r4
 80050ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050be:	3b30      	subs	r3, #48	; 0x30
 80050c0:	2b09      	cmp	r3, #9
 80050c2:	d94e      	bls.n	8005162 <_svfiprintf_r+0x17e>
 80050c4:	b1b0      	cbz	r0, 80050f4 <_svfiprintf_r+0x110>
 80050c6:	9207      	str	r2, [sp, #28]
 80050c8:	e014      	b.n	80050f4 <_svfiprintf_r+0x110>
 80050ca:	eba0 0308 	sub.w	r3, r0, r8
 80050ce:	fa09 f303 	lsl.w	r3, r9, r3
 80050d2:	4313      	orrs	r3, r2
 80050d4:	46a2      	mov	sl, r4
 80050d6:	9304      	str	r3, [sp, #16]
 80050d8:	e7d2      	b.n	8005080 <_svfiprintf_r+0x9c>
 80050da:	9b03      	ldr	r3, [sp, #12]
 80050dc:	1d19      	adds	r1, r3, #4
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	9103      	str	r1, [sp, #12]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	bfbb      	ittet	lt
 80050e6:	425b      	neglt	r3, r3
 80050e8:	f042 0202 	orrlt.w	r2, r2, #2
 80050ec:	9307      	strge	r3, [sp, #28]
 80050ee:	9307      	strlt	r3, [sp, #28]
 80050f0:	bfb8      	it	lt
 80050f2:	9204      	strlt	r2, [sp, #16]
 80050f4:	7823      	ldrb	r3, [r4, #0]
 80050f6:	2b2e      	cmp	r3, #46	; 0x2e
 80050f8:	d10c      	bne.n	8005114 <_svfiprintf_r+0x130>
 80050fa:	7863      	ldrb	r3, [r4, #1]
 80050fc:	2b2a      	cmp	r3, #42	; 0x2a
 80050fe:	d135      	bne.n	800516c <_svfiprintf_r+0x188>
 8005100:	9b03      	ldr	r3, [sp, #12]
 8005102:	3402      	adds	r4, #2
 8005104:	1d1a      	adds	r2, r3, #4
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	9203      	str	r2, [sp, #12]
 800510a:	2b00      	cmp	r3, #0
 800510c:	bfb8      	it	lt
 800510e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005112:	9305      	str	r3, [sp, #20]
 8005114:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80051d4 <_svfiprintf_r+0x1f0>
 8005118:	2203      	movs	r2, #3
 800511a:	4650      	mov	r0, sl
 800511c:	7821      	ldrb	r1, [r4, #0]
 800511e:	f000 f9f9 	bl	8005514 <memchr>
 8005122:	b140      	cbz	r0, 8005136 <_svfiprintf_r+0x152>
 8005124:	2340      	movs	r3, #64	; 0x40
 8005126:	eba0 000a 	sub.w	r0, r0, sl
 800512a:	fa03 f000 	lsl.w	r0, r3, r0
 800512e:	9b04      	ldr	r3, [sp, #16]
 8005130:	3401      	adds	r4, #1
 8005132:	4303      	orrs	r3, r0
 8005134:	9304      	str	r3, [sp, #16]
 8005136:	f814 1b01 	ldrb.w	r1, [r4], #1
 800513a:	2206      	movs	r2, #6
 800513c:	4826      	ldr	r0, [pc, #152]	; (80051d8 <_svfiprintf_r+0x1f4>)
 800513e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005142:	f000 f9e7 	bl	8005514 <memchr>
 8005146:	2800      	cmp	r0, #0
 8005148:	d038      	beq.n	80051bc <_svfiprintf_r+0x1d8>
 800514a:	4b24      	ldr	r3, [pc, #144]	; (80051dc <_svfiprintf_r+0x1f8>)
 800514c:	bb1b      	cbnz	r3, 8005196 <_svfiprintf_r+0x1b2>
 800514e:	9b03      	ldr	r3, [sp, #12]
 8005150:	3307      	adds	r3, #7
 8005152:	f023 0307 	bic.w	r3, r3, #7
 8005156:	3308      	adds	r3, #8
 8005158:	9303      	str	r3, [sp, #12]
 800515a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800515c:	4433      	add	r3, r6
 800515e:	9309      	str	r3, [sp, #36]	; 0x24
 8005160:	e767      	b.n	8005032 <_svfiprintf_r+0x4e>
 8005162:	460c      	mov	r4, r1
 8005164:	2001      	movs	r0, #1
 8005166:	fb0c 3202 	mla	r2, ip, r2, r3
 800516a:	e7a5      	b.n	80050b8 <_svfiprintf_r+0xd4>
 800516c:	2300      	movs	r3, #0
 800516e:	f04f 0c0a 	mov.w	ip, #10
 8005172:	4619      	mov	r1, r3
 8005174:	3401      	adds	r4, #1
 8005176:	9305      	str	r3, [sp, #20]
 8005178:	4620      	mov	r0, r4
 800517a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800517e:	3a30      	subs	r2, #48	; 0x30
 8005180:	2a09      	cmp	r2, #9
 8005182:	d903      	bls.n	800518c <_svfiprintf_r+0x1a8>
 8005184:	2b00      	cmp	r3, #0
 8005186:	d0c5      	beq.n	8005114 <_svfiprintf_r+0x130>
 8005188:	9105      	str	r1, [sp, #20]
 800518a:	e7c3      	b.n	8005114 <_svfiprintf_r+0x130>
 800518c:	4604      	mov	r4, r0
 800518e:	2301      	movs	r3, #1
 8005190:	fb0c 2101 	mla	r1, ip, r1, r2
 8005194:	e7f0      	b.n	8005178 <_svfiprintf_r+0x194>
 8005196:	ab03      	add	r3, sp, #12
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	462a      	mov	r2, r5
 800519c:	4638      	mov	r0, r7
 800519e:	4b10      	ldr	r3, [pc, #64]	; (80051e0 <_svfiprintf_r+0x1fc>)
 80051a0:	a904      	add	r1, sp, #16
 80051a2:	f3af 8000 	nop.w
 80051a6:	1c42      	adds	r2, r0, #1
 80051a8:	4606      	mov	r6, r0
 80051aa:	d1d6      	bne.n	800515a <_svfiprintf_r+0x176>
 80051ac:	89ab      	ldrh	r3, [r5, #12]
 80051ae:	065b      	lsls	r3, r3, #25
 80051b0:	f53f af2c 	bmi.w	800500c <_svfiprintf_r+0x28>
 80051b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80051b6:	b01d      	add	sp, #116	; 0x74
 80051b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051bc:	ab03      	add	r3, sp, #12
 80051be:	9300      	str	r3, [sp, #0]
 80051c0:	462a      	mov	r2, r5
 80051c2:	4638      	mov	r0, r7
 80051c4:	4b06      	ldr	r3, [pc, #24]	; (80051e0 <_svfiprintf_r+0x1fc>)
 80051c6:	a904      	add	r1, sp, #16
 80051c8:	f000 f87c 	bl	80052c4 <_printf_i>
 80051cc:	e7eb      	b.n	80051a6 <_svfiprintf_r+0x1c2>
 80051ce:	bf00      	nop
 80051d0:	08005afb 	.word	0x08005afb
 80051d4:	08005b01 	.word	0x08005b01
 80051d8:	08005b05 	.word	0x08005b05
 80051dc:	00000000 	.word	0x00000000
 80051e0:	08004f2d 	.word	0x08004f2d

080051e4 <_printf_common>:
 80051e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051e8:	4616      	mov	r6, r2
 80051ea:	4699      	mov	r9, r3
 80051ec:	688a      	ldr	r2, [r1, #8]
 80051ee:	690b      	ldr	r3, [r1, #16]
 80051f0:	4607      	mov	r7, r0
 80051f2:	4293      	cmp	r3, r2
 80051f4:	bfb8      	it	lt
 80051f6:	4613      	movlt	r3, r2
 80051f8:	6033      	str	r3, [r6, #0]
 80051fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80051fe:	460c      	mov	r4, r1
 8005200:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005204:	b10a      	cbz	r2, 800520a <_printf_common+0x26>
 8005206:	3301      	adds	r3, #1
 8005208:	6033      	str	r3, [r6, #0]
 800520a:	6823      	ldr	r3, [r4, #0]
 800520c:	0699      	lsls	r1, r3, #26
 800520e:	bf42      	ittt	mi
 8005210:	6833      	ldrmi	r3, [r6, #0]
 8005212:	3302      	addmi	r3, #2
 8005214:	6033      	strmi	r3, [r6, #0]
 8005216:	6825      	ldr	r5, [r4, #0]
 8005218:	f015 0506 	ands.w	r5, r5, #6
 800521c:	d106      	bne.n	800522c <_printf_common+0x48>
 800521e:	f104 0a19 	add.w	sl, r4, #25
 8005222:	68e3      	ldr	r3, [r4, #12]
 8005224:	6832      	ldr	r2, [r6, #0]
 8005226:	1a9b      	subs	r3, r3, r2
 8005228:	42ab      	cmp	r3, r5
 800522a:	dc28      	bgt.n	800527e <_printf_common+0x9a>
 800522c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005230:	1e13      	subs	r3, r2, #0
 8005232:	6822      	ldr	r2, [r4, #0]
 8005234:	bf18      	it	ne
 8005236:	2301      	movne	r3, #1
 8005238:	0692      	lsls	r2, r2, #26
 800523a:	d42d      	bmi.n	8005298 <_printf_common+0xb4>
 800523c:	4649      	mov	r1, r9
 800523e:	4638      	mov	r0, r7
 8005240:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005244:	47c0      	blx	r8
 8005246:	3001      	adds	r0, #1
 8005248:	d020      	beq.n	800528c <_printf_common+0xa8>
 800524a:	6823      	ldr	r3, [r4, #0]
 800524c:	68e5      	ldr	r5, [r4, #12]
 800524e:	f003 0306 	and.w	r3, r3, #6
 8005252:	2b04      	cmp	r3, #4
 8005254:	bf18      	it	ne
 8005256:	2500      	movne	r5, #0
 8005258:	6832      	ldr	r2, [r6, #0]
 800525a:	f04f 0600 	mov.w	r6, #0
 800525e:	68a3      	ldr	r3, [r4, #8]
 8005260:	bf08      	it	eq
 8005262:	1aad      	subeq	r5, r5, r2
 8005264:	6922      	ldr	r2, [r4, #16]
 8005266:	bf08      	it	eq
 8005268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800526c:	4293      	cmp	r3, r2
 800526e:	bfc4      	itt	gt
 8005270:	1a9b      	subgt	r3, r3, r2
 8005272:	18ed      	addgt	r5, r5, r3
 8005274:	341a      	adds	r4, #26
 8005276:	42b5      	cmp	r5, r6
 8005278:	d11a      	bne.n	80052b0 <_printf_common+0xcc>
 800527a:	2000      	movs	r0, #0
 800527c:	e008      	b.n	8005290 <_printf_common+0xac>
 800527e:	2301      	movs	r3, #1
 8005280:	4652      	mov	r2, sl
 8005282:	4649      	mov	r1, r9
 8005284:	4638      	mov	r0, r7
 8005286:	47c0      	blx	r8
 8005288:	3001      	adds	r0, #1
 800528a:	d103      	bne.n	8005294 <_printf_common+0xb0>
 800528c:	f04f 30ff 	mov.w	r0, #4294967295
 8005290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005294:	3501      	adds	r5, #1
 8005296:	e7c4      	b.n	8005222 <_printf_common+0x3e>
 8005298:	2030      	movs	r0, #48	; 0x30
 800529a:	18e1      	adds	r1, r4, r3
 800529c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80052a0:	1c5a      	adds	r2, r3, #1
 80052a2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052a6:	4422      	add	r2, r4
 80052a8:	3302      	adds	r3, #2
 80052aa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052ae:	e7c5      	b.n	800523c <_printf_common+0x58>
 80052b0:	2301      	movs	r3, #1
 80052b2:	4622      	mov	r2, r4
 80052b4:	4649      	mov	r1, r9
 80052b6:	4638      	mov	r0, r7
 80052b8:	47c0      	blx	r8
 80052ba:	3001      	adds	r0, #1
 80052bc:	d0e6      	beq.n	800528c <_printf_common+0xa8>
 80052be:	3601      	adds	r6, #1
 80052c0:	e7d9      	b.n	8005276 <_printf_common+0x92>
	...

080052c4 <_printf_i>:
 80052c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052c8:	7e0f      	ldrb	r7, [r1, #24]
 80052ca:	4691      	mov	r9, r2
 80052cc:	2f78      	cmp	r7, #120	; 0x78
 80052ce:	4680      	mov	r8, r0
 80052d0:	460c      	mov	r4, r1
 80052d2:	469a      	mov	sl, r3
 80052d4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80052d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80052da:	d807      	bhi.n	80052ec <_printf_i+0x28>
 80052dc:	2f62      	cmp	r7, #98	; 0x62
 80052de:	d80a      	bhi.n	80052f6 <_printf_i+0x32>
 80052e0:	2f00      	cmp	r7, #0
 80052e2:	f000 80d9 	beq.w	8005498 <_printf_i+0x1d4>
 80052e6:	2f58      	cmp	r7, #88	; 0x58
 80052e8:	f000 80a4 	beq.w	8005434 <_printf_i+0x170>
 80052ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80052f4:	e03a      	b.n	800536c <_printf_i+0xa8>
 80052f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80052fa:	2b15      	cmp	r3, #21
 80052fc:	d8f6      	bhi.n	80052ec <_printf_i+0x28>
 80052fe:	a101      	add	r1, pc, #4	; (adr r1, 8005304 <_printf_i+0x40>)
 8005300:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005304:	0800535d 	.word	0x0800535d
 8005308:	08005371 	.word	0x08005371
 800530c:	080052ed 	.word	0x080052ed
 8005310:	080052ed 	.word	0x080052ed
 8005314:	080052ed 	.word	0x080052ed
 8005318:	080052ed 	.word	0x080052ed
 800531c:	08005371 	.word	0x08005371
 8005320:	080052ed 	.word	0x080052ed
 8005324:	080052ed 	.word	0x080052ed
 8005328:	080052ed 	.word	0x080052ed
 800532c:	080052ed 	.word	0x080052ed
 8005330:	0800547f 	.word	0x0800547f
 8005334:	080053a1 	.word	0x080053a1
 8005338:	08005461 	.word	0x08005461
 800533c:	080052ed 	.word	0x080052ed
 8005340:	080052ed 	.word	0x080052ed
 8005344:	080054a1 	.word	0x080054a1
 8005348:	080052ed 	.word	0x080052ed
 800534c:	080053a1 	.word	0x080053a1
 8005350:	080052ed 	.word	0x080052ed
 8005354:	080052ed 	.word	0x080052ed
 8005358:	08005469 	.word	0x08005469
 800535c:	682b      	ldr	r3, [r5, #0]
 800535e:	1d1a      	adds	r2, r3, #4
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	602a      	str	r2, [r5, #0]
 8005364:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005368:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800536c:	2301      	movs	r3, #1
 800536e:	e0a4      	b.n	80054ba <_printf_i+0x1f6>
 8005370:	6820      	ldr	r0, [r4, #0]
 8005372:	6829      	ldr	r1, [r5, #0]
 8005374:	0606      	lsls	r6, r0, #24
 8005376:	f101 0304 	add.w	r3, r1, #4
 800537a:	d50a      	bpl.n	8005392 <_printf_i+0xce>
 800537c:	680e      	ldr	r6, [r1, #0]
 800537e:	602b      	str	r3, [r5, #0]
 8005380:	2e00      	cmp	r6, #0
 8005382:	da03      	bge.n	800538c <_printf_i+0xc8>
 8005384:	232d      	movs	r3, #45	; 0x2d
 8005386:	4276      	negs	r6, r6
 8005388:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800538c:	230a      	movs	r3, #10
 800538e:	485e      	ldr	r0, [pc, #376]	; (8005508 <_printf_i+0x244>)
 8005390:	e019      	b.n	80053c6 <_printf_i+0x102>
 8005392:	680e      	ldr	r6, [r1, #0]
 8005394:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005398:	602b      	str	r3, [r5, #0]
 800539a:	bf18      	it	ne
 800539c:	b236      	sxthne	r6, r6
 800539e:	e7ef      	b.n	8005380 <_printf_i+0xbc>
 80053a0:	682b      	ldr	r3, [r5, #0]
 80053a2:	6820      	ldr	r0, [r4, #0]
 80053a4:	1d19      	adds	r1, r3, #4
 80053a6:	6029      	str	r1, [r5, #0]
 80053a8:	0601      	lsls	r1, r0, #24
 80053aa:	d501      	bpl.n	80053b0 <_printf_i+0xec>
 80053ac:	681e      	ldr	r6, [r3, #0]
 80053ae:	e002      	b.n	80053b6 <_printf_i+0xf2>
 80053b0:	0646      	lsls	r6, r0, #25
 80053b2:	d5fb      	bpl.n	80053ac <_printf_i+0xe8>
 80053b4:	881e      	ldrh	r6, [r3, #0]
 80053b6:	2f6f      	cmp	r7, #111	; 0x6f
 80053b8:	bf0c      	ite	eq
 80053ba:	2308      	moveq	r3, #8
 80053bc:	230a      	movne	r3, #10
 80053be:	4852      	ldr	r0, [pc, #328]	; (8005508 <_printf_i+0x244>)
 80053c0:	2100      	movs	r1, #0
 80053c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80053c6:	6865      	ldr	r5, [r4, #4]
 80053c8:	2d00      	cmp	r5, #0
 80053ca:	bfa8      	it	ge
 80053cc:	6821      	ldrge	r1, [r4, #0]
 80053ce:	60a5      	str	r5, [r4, #8]
 80053d0:	bfa4      	itt	ge
 80053d2:	f021 0104 	bicge.w	r1, r1, #4
 80053d6:	6021      	strge	r1, [r4, #0]
 80053d8:	b90e      	cbnz	r6, 80053de <_printf_i+0x11a>
 80053da:	2d00      	cmp	r5, #0
 80053dc:	d04d      	beq.n	800547a <_printf_i+0x1b6>
 80053de:	4615      	mov	r5, r2
 80053e0:	fbb6 f1f3 	udiv	r1, r6, r3
 80053e4:	fb03 6711 	mls	r7, r3, r1, r6
 80053e8:	5dc7      	ldrb	r7, [r0, r7]
 80053ea:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80053ee:	4637      	mov	r7, r6
 80053f0:	42bb      	cmp	r3, r7
 80053f2:	460e      	mov	r6, r1
 80053f4:	d9f4      	bls.n	80053e0 <_printf_i+0x11c>
 80053f6:	2b08      	cmp	r3, #8
 80053f8:	d10b      	bne.n	8005412 <_printf_i+0x14e>
 80053fa:	6823      	ldr	r3, [r4, #0]
 80053fc:	07de      	lsls	r6, r3, #31
 80053fe:	d508      	bpl.n	8005412 <_printf_i+0x14e>
 8005400:	6923      	ldr	r3, [r4, #16]
 8005402:	6861      	ldr	r1, [r4, #4]
 8005404:	4299      	cmp	r1, r3
 8005406:	bfde      	ittt	le
 8005408:	2330      	movle	r3, #48	; 0x30
 800540a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800540e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005412:	1b52      	subs	r2, r2, r5
 8005414:	6122      	str	r2, [r4, #16]
 8005416:	464b      	mov	r3, r9
 8005418:	4621      	mov	r1, r4
 800541a:	4640      	mov	r0, r8
 800541c:	f8cd a000 	str.w	sl, [sp]
 8005420:	aa03      	add	r2, sp, #12
 8005422:	f7ff fedf 	bl	80051e4 <_printf_common>
 8005426:	3001      	adds	r0, #1
 8005428:	d14c      	bne.n	80054c4 <_printf_i+0x200>
 800542a:	f04f 30ff 	mov.w	r0, #4294967295
 800542e:	b004      	add	sp, #16
 8005430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005434:	4834      	ldr	r0, [pc, #208]	; (8005508 <_printf_i+0x244>)
 8005436:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800543a:	6829      	ldr	r1, [r5, #0]
 800543c:	6823      	ldr	r3, [r4, #0]
 800543e:	f851 6b04 	ldr.w	r6, [r1], #4
 8005442:	6029      	str	r1, [r5, #0]
 8005444:	061d      	lsls	r5, r3, #24
 8005446:	d514      	bpl.n	8005472 <_printf_i+0x1ae>
 8005448:	07df      	lsls	r7, r3, #31
 800544a:	bf44      	itt	mi
 800544c:	f043 0320 	orrmi.w	r3, r3, #32
 8005450:	6023      	strmi	r3, [r4, #0]
 8005452:	b91e      	cbnz	r6, 800545c <_printf_i+0x198>
 8005454:	6823      	ldr	r3, [r4, #0]
 8005456:	f023 0320 	bic.w	r3, r3, #32
 800545a:	6023      	str	r3, [r4, #0]
 800545c:	2310      	movs	r3, #16
 800545e:	e7af      	b.n	80053c0 <_printf_i+0xfc>
 8005460:	6823      	ldr	r3, [r4, #0]
 8005462:	f043 0320 	orr.w	r3, r3, #32
 8005466:	6023      	str	r3, [r4, #0]
 8005468:	2378      	movs	r3, #120	; 0x78
 800546a:	4828      	ldr	r0, [pc, #160]	; (800550c <_printf_i+0x248>)
 800546c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005470:	e7e3      	b.n	800543a <_printf_i+0x176>
 8005472:	0659      	lsls	r1, r3, #25
 8005474:	bf48      	it	mi
 8005476:	b2b6      	uxthmi	r6, r6
 8005478:	e7e6      	b.n	8005448 <_printf_i+0x184>
 800547a:	4615      	mov	r5, r2
 800547c:	e7bb      	b.n	80053f6 <_printf_i+0x132>
 800547e:	682b      	ldr	r3, [r5, #0]
 8005480:	6826      	ldr	r6, [r4, #0]
 8005482:	1d18      	adds	r0, r3, #4
 8005484:	6961      	ldr	r1, [r4, #20]
 8005486:	6028      	str	r0, [r5, #0]
 8005488:	0635      	lsls	r5, r6, #24
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	d501      	bpl.n	8005492 <_printf_i+0x1ce>
 800548e:	6019      	str	r1, [r3, #0]
 8005490:	e002      	b.n	8005498 <_printf_i+0x1d4>
 8005492:	0670      	lsls	r0, r6, #25
 8005494:	d5fb      	bpl.n	800548e <_printf_i+0x1ca>
 8005496:	8019      	strh	r1, [r3, #0]
 8005498:	2300      	movs	r3, #0
 800549a:	4615      	mov	r5, r2
 800549c:	6123      	str	r3, [r4, #16]
 800549e:	e7ba      	b.n	8005416 <_printf_i+0x152>
 80054a0:	682b      	ldr	r3, [r5, #0]
 80054a2:	2100      	movs	r1, #0
 80054a4:	1d1a      	adds	r2, r3, #4
 80054a6:	602a      	str	r2, [r5, #0]
 80054a8:	681d      	ldr	r5, [r3, #0]
 80054aa:	6862      	ldr	r2, [r4, #4]
 80054ac:	4628      	mov	r0, r5
 80054ae:	f000 f831 	bl	8005514 <memchr>
 80054b2:	b108      	cbz	r0, 80054b8 <_printf_i+0x1f4>
 80054b4:	1b40      	subs	r0, r0, r5
 80054b6:	6060      	str	r0, [r4, #4]
 80054b8:	6863      	ldr	r3, [r4, #4]
 80054ba:	6123      	str	r3, [r4, #16]
 80054bc:	2300      	movs	r3, #0
 80054be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054c2:	e7a8      	b.n	8005416 <_printf_i+0x152>
 80054c4:	462a      	mov	r2, r5
 80054c6:	4649      	mov	r1, r9
 80054c8:	4640      	mov	r0, r8
 80054ca:	6923      	ldr	r3, [r4, #16]
 80054cc:	47d0      	blx	sl
 80054ce:	3001      	adds	r0, #1
 80054d0:	d0ab      	beq.n	800542a <_printf_i+0x166>
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	079b      	lsls	r3, r3, #30
 80054d6:	d413      	bmi.n	8005500 <_printf_i+0x23c>
 80054d8:	68e0      	ldr	r0, [r4, #12]
 80054da:	9b03      	ldr	r3, [sp, #12]
 80054dc:	4298      	cmp	r0, r3
 80054de:	bfb8      	it	lt
 80054e0:	4618      	movlt	r0, r3
 80054e2:	e7a4      	b.n	800542e <_printf_i+0x16a>
 80054e4:	2301      	movs	r3, #1
 80054e6:	4632      	mov	r2, r6
 80054e8:	4649      	mov	r1, r9
 80054ea:	4640      	mov	r0, r8
 80054ec:	47d0      	blx	sl
 80054ee:	3001      	adds	r0, #1
 80054f0:	d09b      	beq.n	800542a <_printf_i+0x166>
 80054f2:	3501      	adds	r5, #1
 80054f4:	68e3      	ldr	r3, [r4, #12]
 80054f6:	9903      	ldr	r1, [sp, #12]
 80054f8:	1a5b      	subs	r3, r3, r1
 80054fa:	42ab      	cmp	r3, r5
 80054fc:	dcf2      	bgt.n	80054e4 <_printf_i+0x220>
 80054fe:	e7eb      	b.n	80054d8 <_printf_i+0x214>
 8005500:	2500      	movs	r5, #0
 8005502:	f104 0619 	add.w	r6, r4, #25
 8005506:	e7f5      	b.n	80054f4 <_printf_i+0x230>
 8005508:	08005b0c 	.word	0x08005b0c
 800550c:	08005b1d 	.word	0x08005b1d

08005510 <__retarget_lock_acquire_recursive>:
 8005510:	4770      	bx	lr

08005512 <__retarget_lock_release_recursive>:
 8005512:	4770      	bx	lr

08005514 <memchr>:
 8005514:	4603      	mov	r3, r0
 8005516:	b510      	push	{r4, lr}
 8005518:	b2c9      	uxtb	r1, r1
 800551a:	4402      	add	r2, r0
 800551c:	4293      	cmp	r3, r2
 800551e:	4618      	mov	r0, r3
 8005520:	d101      	bne.n	8005526 <memchr+0x12>
 8005522:	2000      	movs	r0, #0
 8005524:	e003      	b.n	800552e <memchr+0x1a>
 8005526:	7804      	ldrb	r4, [r0, #0]
 8005528:	3301      	adds	r3, #1
 800552a:	428c      	cmp	r4, r1
 800552c:	d1f6      	bne.n	800551c <memchr+0x8>
 800552e:	bd10      	pop	{r4, pc}

08005530 <memcpy>:
 8005530:	440a      	add	r2, r1
 8005532:	4291      	cmp	r1, r2
 8005534:	f100 33ff 	add.w	r3, r0, #4294967295
 8005538:	d100      	bne.n	800553c <memcpy+0xc>
 800553a:	4770      	bx	lr
 800553c:	b510      	push	{r4, lr}
 800553e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005542:	4291      	cmp	r1, r2
 8005544:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005548:	d1f9      	bne.n	800553e <memcpy+0xe>
 800554a:	bd10      	pop	{r4, pc}

0800554c <memmove>:
 800554c:	4288      	cmp	r0, r1
 800554e:	b510      	push	{r4, lr}
 8005550:	eb01 0402 	add.w	r4, r1, r2
 8005554:	d902      	bls.n	800555c <memmove+0x10>
 8005556:	4284      	cmp	r4, r0
 8005558:	4623      	mov	r3, r4
 800555a:	d807      	bhi.n	800556c <memmove+0x20>
 800555c:	1e43      	subs	r3, r0, #1
 800555e:	42a1      	cmp	r1, r4
 8005560:	d008      	beq.n	8005574 <memmove+0x28>
 8005562:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005566:	f803 2f01 	strb.w	r2, [r3, #1]!
 800556a:	e7f8      	b.n	800555e <memmove+0x12>
 800556c:	4601      	mov	r1, r0
 800556e:	4402      	add	r2, r0
 8005570:	428a      	cmp	r2, r1
 8005572:	d100      	bne.n	8005576 <memmove+0x2a>
 8005574:	bd10      	pop	{r4, pc}
 8005576:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800557a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800557e:	e7f7      	b.n	8005570 <memmove+0x24>

08005580 <_realloc_r>:
 8005580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005584:	4680      	mov	r8, r0
 8005586:	4614      	mov	r4, r2
 8005588:	460e      	mov	r6, r1
 800558a:	b921      	cbnz	r1, 8005596 <_realloc_r+0x16>
 800558c:	4611      	mov	r1, r2
 800558e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005592:	f7ff bb95 	b.w	8004cc0 <_malloc_r>
 8005596:	b92a      	cbnz	r2, 80055a4 <_realloc_r+0x24>
 8005598:	f7ff fb2a 	bl	8004bf0 <_free_r>
 800559c:	4625      	mov	r5, r4
 800559e:	4628      	mov	r0, r5
 80055a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055a4:	f000 f81b 	bl	80055de <_malloc_usable_size_r>
 80055a8:	4284      	cmp	r4, r0
 80055aa:	4607      	mov	r7, r0
 80055ac:	d802      	bhi.n	80055b4 <_realloc_r+0x34>
 80055ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80055b2:	d812      	bhi.n	80055da <_realloc_r+0x5a>
 80055b4:	4621      	mov	r1, r4
 80055b6:	4640      	mov	r0, r8
 80055b8:	f7ff fb82 	bl	8004cc0 <_malloc_r>
 80055bc:	4605      	mov	r5, r0
 80055be:	2800      	cmp	r0, #0
 80055c0:	d0ed      	beq.n	800559e <_realloc_r+0x1e>
 80055c2:	42bc      	cmp	r4, r7
 80055c4:	4622      	mov	r2, r4
 80055c6:	4631      	mov	r1, r6
 80055c8:	bf28      	it	cs
 80055ca:	463a      	movcs	r2, r7
 80055cc:	f7ff ffb0 	bl	8005530 <memcpy>
 80055d0:	4631      	mov	r1, r6
 80055d2:	4640      	mov	r0, r8
 80055d4:	f7ff fb0c 	bl	8004bf0 <_free_r>
 80055d8:	e7e1      	b.n	800559e <_realloc_r+0x1e>
 80055da:	4635      	mov	r5, r6
 80055dc:	e7df      	b.n	800559e <_realloc_r+0x1e>

080055de <_malloc_usable_size_r>:
 80055de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055e2:	1f18      	subs	r0, r3, #4
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	bfbc      	itt	lt
 80055e8:	580b      	ldrlt	r3, [r1, r0]
 80055ea:	18c0      	addlt	r0, r0, r3
 80055ec:	4770      	bx	lr
	...

080055f0 <_init>:
 80055f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055f2:	bf00      	nop
 80055f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055f6:	bc08      	pop	{r3}
 80055f8:	469e      	mov	lr, r3
 80055fa:	4770      	bx	lr

080055fc <_fini>:
 80055fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055fe:	bf00      	nop
 8005600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005602:	bc08      	pop	{r3}
 8005604:	469e      	mov	lr, r3
 8005606:	4770      	bx	lr
