$date
	Mon Nov 18 21:51:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CPETA_tb $end
$scope module uut $end
$var wire 16 ! A [15:0] $end
$var wire 16 " B [15:0] $end
$var wire 1 # cout $end
$var wire 16 $ sum [15:0] $end
$var wire 1 % n_4 $end
$var wire 1 & n_3 $end
$var wire 1 ' n_2 $end
$var wire 1 ( n_1 $end
$var wire 1 ) n_0 $end
$var wire 1 * Cin $end
$scope module RCA1 $end
$var wire 1 # Co $end
$var wire 10 + X [9:0] $end
$var wire 10 , Y [9:0] $end
$var wire 1 - n_0 $end
$var wire 9 . w [8:0] $end
$var wire 10 / S [9:0] $end
$var wire 1 * Ci $end
$scope module adder_stage[0].genblk1.FA $end
$var wire 1 0 X $end
$var wire 1 1 Y $end
$var wire 1 2 S $end
$var wire 1 3 Co $end
$var wire 1 * Ci $end
$scope module g66__2398 $end
$var wire 1 0 A $end
$var wire 1 1 B $end
$var wire 1 3 CO $end
$var wire 1 2 S $end
$var wire 1 4 \n$1 $end
$var wire 1 5 \n$2 $end
$var wire 1 6 \n$3 $end
$var wire 1 * CI $end
$upscope $end
$upscope $end
$scope module adder_stage[1].genblk1.FA $end
$var wire 1 7 Ci $end
$var wire 1 8 X $end
$var wire 1 9 Y $end
$var wire 1 : S $end
$var wire 1 ; Co $end
$scope module g66__5107 $end
$var wire 1 8 A $end
$var wire 1 9 B $end
$var wire 1 7 CI $end
$var wire 1 ; CO $end
$var wire 1 : S $end
$var wire 1 < \n$1 $end
$var wire 1 = \n$2 $end
$var wire 1 > \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[2].genblk1.FA $end
$var wire 1 ? Ci $end
$var wire 1 @ X $end
$var wire 1 A Y $end
$var wire 1 B S $end
$var wire 1 C Co $end
$scope module g66__6260 $end
$var wire 1 @ A $end
$var wire 1 A B $end
$var wire 1 ? CI $end
$var wire 1 C CO $end
$var wire 1 B S $end
$var wire 1 D \n$1 $end
$var wire 1 E \n$2 $end
$var wire 1 F \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[3].genblk1.FA $end
$var wire 1 G Ci $end
$var wire 1 H X $end
$var wire 1 I Y $end
$var wire 1 J S $end
$var wire 1 K Co $end
$scope module g66__4319 $end
$var wire 1 H A $end
$var wire 1 I B $end
$var wire 1 G CI $end
$var wire 1 K CO $end
$var wire 1 J S $end
$var wire 1 L \n$1 $end
$var wire 1 M \n$2 $end
$var wire 1 N \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[4].genblk1.FA $end
$var wire 1 O Ci $end
$var wire 1 P X $end
$var wire 1 Q Y $end
$var wire 1 R S $end
$var wire 1 S Co $end
$scope module g66__8428 $end
$var wire 1 P A $end
$var wire 1 Q B $end
$var wire 1 O CI $end
$var wire 1 S CO $end
$var wire 1 R S $end
$var wire 1 T \n$1 $end
$var wire 1 U \n$2 $end
$var wire 1 V \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[5].genblk1.FA $end
$var wire 1 W Ci $end
$var wire 1 X X $end
$var wire 1 Y Y $end
$var wire 1 Z S $end
$var wire 1 [ Co $end
$scope module g66__5526 $end
$var wire 1 X A $end
$var wire 1 Y B $end
$var wire 1 W CI $end
$var wire 1 [ CO $end
$var wire 1 Z S $end
$var wire 1 \ \n$1 $end
$var wire 1 ] \n$2 $end
$var wire 1 ^ \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[6].genblk1.FA $end
$var wire 1 _ Ci $end
$var wire 1 ` X $end
$var wire 1 a Y $end
$var wire 1 b S $end
$var wire 1 c Co $end
$scope module g66__6783 $end
$var wire 1 ` A $end
$var wire 1 a B $end
$var wire 1 _ CI $end
$var wire 1 c CO $end
$var wire 1 b S $end
$var wire 1 d \n$1 $end
$var wire 1 e \n$2 $end
$var wire 1 f \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[7].genblk1.FA $end
$var wire 1 g Ci $end
$var wire 1 h X $end
$var wire 1 i Y $end
$var wire 1 j S $end
$var wire 1 k Co $end
$scope module g66__3680 $end
$var wire 1 h A $end
$var wire 1 i B $end
$var wire 1 g CI $end
$var wire 1 k CO $end
$var wire 1 j S $end
$var wire 1 l \n$1 $end
$var wire 1 m \n$2 $end
$var wire 1 n \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[8].genblk1.FA $end
$var wire 1 o Ci $end
$var wire 1 p X $end
$var wire 1 q Y $end
$var wire 1 r S $end
$var wire 1 s Co $end
$scope module g66__1617 $end
$var wire 1 p A $end
$var wire 1 q B $end
$var wire 1 o CI $end
$var wire 1 s CO $end
$var wire 1 r S $end
$var wire 1 t \n$1 $end
$var wire 1 u \n$2 $end
$var wire 1 v \n$3 $end
$upscope $end
$upscope $end
$scope module adder_stage[9].genblk1.FA $end
$var wire 1 w Ci $end
$var wire 1 - Co $end
$var wire 1 x X $end
$var wire 1 y Y $end
$var wire 1 z n_0 $end
$var wire 1 { S $end
$scope module g37__2802 $end
$var wire 1 w B $end
$var wire 1 { Y $end
$var wire 1 z A $end
$upscope $end
$scope module g38__1705 $end
$var wire 1 y A $end
$var wire 1 x B $end
$var wire 1 z Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module g157__5122 $end
$var wire 1 | A $end
$var wire 1 } B $end
$var wire 1 ~ Y $end
$var wire 1 % C $end
$upscope $end
$scope module g158__8246 $end
$var wire 1 !" A $end
$var wire 1 "" B $end
$var wire 1 #" Y $end
$var wire 1 % D $end
$var wire 1 ) C $end
$upscope $end
$scope module g159__7098 $end
$var wire 1 $" A $end
$var wire 1 %" B $end
$var wire 1 &" Y $end
$var wire 1 & C $end
$upscope $end
$scope module g160__6131 $end
$var wire 1 '" A0 $end
$var wire 1 (" A1 $end
$var wire 1 % Y $end
$var wire 1 )" \n$1 $end
$var wire 1 & B0 $end
$upscope $end
$scope module g161__1881 $end
$var wire 1 *" A $end
$var wire 1 +" B $end
$var wire 1 ," Y $end
$var wire 1 ' C $end
$upscope $end
$scope module g162__5115 $end
$var wire 1 -" A0N $end
$var wire 1 ." A1N $end
$var wire 1 & Y $end
$var wire 1 /" \n$1 $end
$var wire 1 0" \n$2 $end
$var wire 1 1" \n$3 $end
$var wire 1 ( B0 $end
$upscope $end
$scope module g163__7482 $end
$var wire 1 2" A $end
$var wire 1 3" B $end
$var wire 1 4" Y $end
$upscope $end
$scope module g164 $end
$var wire 1 ' Y $end
$var wire 1 ( A $end
$upscope $end
$scope module g165__4733 $end
$var wire 1 5" A $end
$var wire 1 6" B $end
$var wire 1 ) Y $end
$upscope $end
$scope module g166__6161 $end
$var wire 1 7" A $end
$var wire 1 8" B $end
$var wire 1 ( Y $end
$upscope $end
$scope module g86__9315 $end
$var wire 1 9" A $end
$var wire 1 :" B $end
$var wire 1 * CO $end
$var wire 1 ;" S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
11"
10"
1/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
0{
1z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
b0 /
b0 .
z-
b0 ,
b0 +
0*
0)
1(
0'
0&
0%
b0 $
z#
b0 "
b0 !
$end
#10
1Z
1W
1S
1U
1j
1:
1O
1g
1#"
1~
17
1K
1c
1%
b1011001 .
13
0R
b110100010 /
1r
1L
1d
1'
1&
15
11
1I
1Q
1a
1q
1,"
00"
1H
1`
1&"
b110100010011111 $
14"
0(
1*
b101011001 ,
1+"
1-"
12"
17"
19"
b1001000 +
1%"
1("
13"
18"
1:"
b101011001111000 "
b1001000110100 !
#20
0N
0W
0G
0w
0S
0C
0s
1R
0F
0f
0v
1r
0O
0g
07
0?
0_
0o
0K
0c
0%
03
0;
0[
b0 .
0k
1{
0L
1J
0U
0d
1b
0'
0&
05
12
0>
1:
1B
0V
0^
1Z
0n
b1111111111 /
1j
0z
01
0I
0Q
0a
0q
10"
1(
0*
b1111111111111111 $
1;"
10
18
1@
1P
1X
1h
1p
1x
01"
b0 ,
1!"
0+"
0-"
02"
07"
09"
b1111111111 +
1|
1""
1*"
1."
15"
b1 "
b1111111111111111 !
#30
11
1A
1Q
1a
1q
00
0@
0P
0`
0p
b101010101 ,
1$"
1'"
12"
17"
b1010101010 +
0""
0%"
0("
03"
08"
b101010101010101 "
b1010101010101010 !
#40
19
0A
0Q
1i
1y
08
1@
1P
0h
0x
b1111000011 ,
0!"
0$"
0'"
19"
b111100 +
1""
1%"
1("
0:"
b1111000011110000 "
b111100001111 !
#50
0{
02
0:
0b
0j
0r
1z
0B
0J
0R
b0 /
0Z
01
09
0a
0i
0q
0y
04"
0;"
0@
0H
0P
0X
0~
0#"
0&"
b0 $
0,"
11"
b0 ,
02"
07"
09"
b0 +
0|
0""
0%"
0("
0*"
0."
05"
b0 "
b0 !
#60
1Z
1W
1S
1U
1j
1:
1O
1g
1#"
1~
17
1K
1c
1%
b1011001 .
13
0R
b110100010 /
1r
1L
1d
1'
1&
15
11
1I
1Q
1a
1q
1,"
00"
1H
1`
1&"
b110100010011111 $
14"
0(
1*
b101011001 ,
1+"
1-"
12"
17"
19"
b1001000 +
1%"
1("
13"
18"
1:"
b101011001111000 "
b1001000110100 !
#70
