// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_myproject,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2104-2-e,HLS_INPUT_CLOCK=25.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=13.494188,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=9754,HLS_SYN_LUT=143110,HLS_VERSION=2023_1}" *)

module myproject (
        inputs,
        layer8_out_0,
        layer8_out_1,
        layer8_out_2,
        ap_clk,
        ap_rst,
        inputs_ap_vld,
        ap_start,
        layer8_out_0_ap_vld,
        layer8_out_1_ap_vld,
        layer8_out_2_ap_vld,
        ap_done,
        ap_ready,
        ap_idle
);


input  [1823:0] inputs;
output  [31:0] layer8_out_0;
output  [31:0] layer8_out_1;
output  [31:0] layer8_out_2;
input   ap_clk;
input   ap_rst;
input   inputs_ap_vld;
input   ap_start;
output   layer8_out_0_ap_vld;
output   layer8_out_1_ap_vld;
output   layer8_out_2_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start;
wire    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done;
wire    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue;
wire    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle;
wire    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30;
wire   [31:0] dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31;
wire    ap_channel_done_layer2_out_31;
wire    layer2_out_31_full_n;
reg    ap_sync_reg_channel_write_layer2_out_31;
wire    ap_sync_channel_write_layer2_out_31;
wire    ap_channel_done_layer2_out_30;
wire    layer2_out_30_full_n;
reg    ap_sync_reg_channel_write_layer2_out_30;
wire    ap_sync_channel_write_layer2_out_30;
wire    ap_channel_done_layer2_out_29;
wire    layer2_out_29_full_n;
reg    ap_sync_reg_channel_write_layer2_out_29;
wire    ap_sync_channel_write_layer2_out_29;
wire    ap_channel_done_layer2_out_28;
wire    layer2_out_28_full_n;
reg    ap_sync_reg_channel_write_layer2_out_28;
wire    ap_sync_channel_write_layer2_out_28;
wire    ap_channel_done_layer2_out_27;
wire    layer2_out_27_full_n;
reg    ap_sync_reg_channel_write_layer2_out_27;
wire    ap_sync_channel_write_layer2_out_27;
wire    ap_channel_done_layer2_out_26;
wire    layer2_out_26_full_n;
reg    ap_sync_reg_channel_write_layer2_out_26;
wire    ap_sync_channel_write_layer2_out_26;
wire    ap_channel_done_layer2_out_25;
wire    layer2_out_25_full_n;
reg    ap_sync_reg_channel_write_layer2_out_25;
wire    ap_sync_channel_write_layer2_out_25;
wire    ap_channel_done_layer2_out_24;
wire    layer2_out_24_full_n;
reg    ap_sync_reg_channel_write_layer2_out_24;
wire    ap_sync_channel_write_layer2_out_24;
wire    ap_channel_done_layer2_out_23;
wire    layer2_out_23_full_n;
reg    ap_sync_reg_channel_write_layer2_out_23;
wire    ap_sync_channel_write_layer2_out_23;
wire    ap_channel_done_layer2_out_22;
wire    layer2_out_22_full_n;
reg    ap_sync_reg_channel_write_layer2_out_22;
wire    ap_sync_channel_write_layer2_out_22;
wire    ap_channel_done_layer2_out_21;
wire    layer2_out_21_full_n;
reg    ap_sync_reg_channel_write_layer2_out_21;
wire    ap_sync_channel_write_layer2_out_21;
wire    ap_channel_done_layer2_out_20;
wire    layer2_out_20_full_n;
reg    ap_sync_reg_channel_write_layer2_out_20;
wire    ap_sync_channel_write_layer2_out_20;
wire    ap_channel_done_layer2_out_19;
wire    layer2_out_19_full_n;
reg    ap_sync_reg_channel_write_layer2_out_19;
wire    ap_sync_channel_write_layer2_out_19;
wire    ap_channel_done_layer2_out_18;
wire    layer2_out_18_full_n;
reg    ap_sync_reg_channel_write_layer2_out_18;
wire    ap_sync_channel_write_layer2_out_18;
wire    ap_channel_done_layer2_out_17;
wire    layer2_out_17_full_n;
reg    ap_sync_reg_channel_write_layer2_out_17;
wire    ap_sync_channel_write_layer2_out_17;
wire    ap_channel_done_layer2_out_16;
wire    layer2_out_16_full_n;
reg    ap_sync_reg_channel_write_layer2_out_16;
wire    ap_sync_channel_write_layer2_out_16;
wire    ap_channel_done_layer2_out_15;
wire    layer2_out_15_full_n;
reg    ap_sync_reg_channel_write_layer2_out_15;
wire    ap_sync_channel_write_layer2_out_15;
wire    ap_channel_done_layer2_out_14;
wire    layer2_out_14_full_n;
reg    ap_sync_reg_channel_write_layer2_out_14;
wire    ap_sync_channel_write_layer2_out_14;
wire    ap_channel_done_layer2_out_13;
wire    layer2_out_13_full_n;
reg    ap_sync_reg_channel_write_layer2_out_13;
wire    ap_sync_channel_write_layer2_out_13;
wire    ap_channel_done_layer2_out_12;
wire    layer2_out_12_full_n;
reg    ap_sync_reg_channel_write_layer2_out_12;
wire    ap_sync_channel_write_layer2_out_12;
wire    ap_channel_done_layer2_out_11;
wire    layer2_out_11_full_n;
reg    ap_sync_reg_channel_write_layer2_out_11;
wire    ap_sync_channel_write_layer2_out_11;
wire    ap_channel_done_layer2_out_10;
wire    layer2_out_10_full_n;
reg    ap_sync_reg_channel_write_layer2_out_10;
wire    ap_sync_channel_write_layer2_out_10;
wire    ap_channel_done_layer2_out_9;
wire    layer2_out_9_full_n;
reg    ap_sync_reg_channel_write_layer2_out_9;
wire    ap_sync_channel_write_layer2_out_9;
wire    ap_channel_done_layer2_out_8;
wire    layer2_out_8_full_n;
reg    ap_sync_reg_channel_write_layer2_out_8;
wire    ap_sync_channel_write_layer2_out_8;
wire    ap_channel_done_layer2_out_7;
wire    layer2_out_7_full_n;
reg    ap_sync_reg_channel_write_layer2_out_7;
wire    ap_sync_channel_write_layer2_out_7;
wire    ap_channel_done_layer2_out_6;
wire    layer2_out_6_full_n;
reg    ap_sync_reg_channel_write_layer2_out_6;
wire    ap_sync_channel_write_layer2_out_6;
wire    ap_channel_done_layer2_out_5;
wire    layer2_out_5_full_n;
reg    ap_sync_reg_channel_write_layer2_out_5;
wire    ap_sync_channel_write_layer2_out_5;
wire    ap_channel_done_layer2_out_4;
wire    layer2_out_4_full_n;
reg    ap_sync_reg_channel_write_layer2_out_4;
wire    ap_sync_channel_write_layer2_out_4;
wire    ap_channel_done_layer2_out_3;
wire    layer2_out_3_full_n;
reg    ap_sync_reg_channel_write_layer2_out_3;
wire    ap_sync_channel_write_layer2_out_3;
wire    ap_channel_done_layer2_out_2;
wire    layer2_out_2_full_n;
reg    ap_sync_reg_channel_write_layer2_out_2;
wire    ap_sync_channel_write_layer2_out_2;
wire    ap_channel_done_layer2_out_1;
wire    layer2_out_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_1;
wire    ap_sync_channel_write_layer2_out_1;
wire    ap_channel_done_layer2_out;
wire    layer2_out_full_n;
reg    ap_sync_reg_channel_write_layer2_out;
wire    ap_sync_channel_write_layer2_out;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31;
wire    ap_channel_done_layer4_out_31;
wire    layer4_out_31_full_n;
reg    ap_sync_reg_channel_write_layer4_out_31;
wire    ap_sync_channel_write_layer4_out_31;
wire    ap_channel_done_layer4_out_30;
wire    layer4_out_30_full_n;
reg    ap_sync_reg_channel_write_layer4_out_30;
wire    ap_sync_channel_write_layer4_out_30;
wire    ap_channel_done_layer4_out_29;
wire    layer4_out_29_full_n;
reg    ap_sync_reg_channel_write_layer4_out_29;
wire    ap_sync_channel_write_layer4_out_29;
wire    ap_channel_done_layer4_out_28;
wire    layer4_out_28_full_n;
reg    ap_sync_reg_channel_write_layer4_out_28;
wire    ap_sync_channel_write_layer4_out_28;
wire    ap_channel_done_layer4_out_27;
wire    layer4_out_27_full_n;
reg    ap_sync_reg_channel_write_layer4_out_27;
wire    ap_sync_channel_write_layer4_out_27;
wire    ap_channel_done_layer4_out_26;
wire    layer4_out_26_full_n;
reg    ap_sync_reg_channel_write_layer4_out_26;
wire    ap_sync_channel_write_layer4_out_26;
wire    ap_channel_done_layer4_out_25;
wire    layer4_out_25_full_n;
reg    ap_sync_reg_channel_write_layer4_out_25;
wire    ap_sync_channel_write_layer4_out_25;
wire    ap_channel_done_layer4_out_24;
wire    layer4_out_24_full_n;
reg    ap_sync_reg_channel_write_layer4_out_24;
wire    ap_sync_channel_write_layer4_out_24;
wire    ap_channel_done_layer4_out_23;
wire    layer4_out_23_full_n;
reg    ap_sync_reg_channel_write_layer4_out_23;
wire    ap_sync_channel_write_layer4_out_23;
wire    ap_channel_done_layer4_out_22;
wire    layer4_out_22_full_n;
reg    ap_sync_reg_channel_write_layer4_out_22;
wire    ap_sync_channel_write_layer4_out_22;
wire    ap_channel_done_layer4_out_21;
wire    layer4_out_21_full_n;
reg    ap_sync_reg_channel_write_layer4_out_21;
wire    ap_sync_channel_write_layer4_out_21;
wire    ap_channel_done_layer4_out_20;
wire    layer4_out_20_full_n;
reg    ap_sync_reg_channel_write_layer4_out_20;
wire    ap_sync_channel_write_layer4_out_20;
wire    ap_channel_done_layer4_out_19;
wire    layer4_out_19_full_n;
reg    ap_sync_reg_channel_write_layer4_out_19;
wire    ap_sync_channel_write_layer4_out_19;
wire    ap_channel_done_layer4_out_18;
wire    layer4_out_18_full_n;
reg    ap_sync_reg_channel_write_layer4_out_18;
wire    ap_sync_channel_write_layer4_out_18;
wire    ap_channel_done_layer4_out_17;
wire    layer4_out_17_full_n;
reg    ap_sync_reg_channel_write_layer4_out_17;
wire    ap_sync_channel_write_layer4_out_17;
wire    ap_channel_done_layer4_out_16;
wire    layer4_out_16_full_n;
reg    ap_sync_reg_channel_write_layer4_out_16;
wire    ap_sync_channel_write_layer4_out_16;
wire    ap_channel_done_layer4_out_15;
wire    layer4_out_15_full_n;
reg    ap_sync_reg_channel_write_layer4_out_15;
wire    ap_sync_channel_write_layer4_out_15;
wire    ap_channel_done_layer4_out_14;
wire    layer4_out_14_full_n;
reg    ap_sync_reg_channel_write_layer4_out_14;
wire    ap_sync_channel_write_layer4_out_14;
wire    ap_channel_done_layer4_out_13;
wire    layer4_out_13_full_n;
reg    ap_sync_reg_channel_write_layer4_out_13;
wire    ap_sync_channel_write_layer4_out_13;
wire    ap_channel_done_layer4_out_12;
wire    layer4_out_12_full_n;
reg    ap_sync_reg_channel_write_layer4_out_12;
wire    ap_sync_channel_write_layer4_out_12;
wire    ap_channel_done_layer4_out_11;
wire    layer4_out_11_full_n;
reg    ap_sync_reg_channel_write_layer4_out_11;
wire    ap_sync_channel_write_layer4_out_11;
wire    ap_channel_done_layer4_out_10;
wire    layer4_out_10_full_n;
reg    ap_sync_reg_channel_write_layer4_out_10;
wire    ap_sync_channel_write_layer4_out_10;
wire    ap_channel_done_layer4_out_9;
wire    layer4_out_9_full_n;
reg    ap_sync_reg_channel_write_layer4_out_9;
wire    ap_sync_channel_write_layer4_out_9;
wire    ap_channel_done_layer4_out_8;
wire    layer4_out_8_full_n;
reg    ap_sync_reg_channel_write_layer4_out_8;
wire    ap_sync_channel_write_layer4_out_8;
wire    ap_channel_done_layer4_out_7;
wire    layer4_out_7_full_n;
reg    ap_sync_reg_channel_write_layer4_out_7;
wire    ap_sync_channel_write_layer4_out_7;
wire    ap_channel_done_layer4_out_6;
wire    layer4_out_6_full_n;
reg    ap_sync_reg_channel_write_layer4_out_6;
wire    ap_sync_channel_write_layer4_out_6;
wire    ap_channel_done_layer4_out_5;
wire    layer4_out_5_full_n;
reg    ap_sync_reg_channel_write_layer4_out_5;
wire    ap_sync_channel_write_layer4_out_5;
wire    ap_channel_done_layer4_out_4;
wire    layer4_out_4_full_n;
reg    ap_sync_reg_channel_write_layer4_out_4;
wire    ap_sync_channel_write_layer4_out_4;
wire    ap_channel_done_layer4_out_3;
wire    layer4_out_3_full_n;
reg    ap_sync_reg_channel_write_layer4_out_3;
wire    ap_sync_channel_write_layer4_out_3;
wire    ap_channel_done_layer4_out_2;
wire    layer4_out_2_full_n;
reg    ap_sync_reg_channel_write_layer4_out_2;
wire    ap_sync_channel_write_layer4_out_2;
wire    ap_channel_done_layer4_out_1;
wire    layer4_out_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_1;
wire    ap_sync_channel_write_layer4_out_1;
wire    ap_channel_done_layer4_out;
wire    layer4_out_full_n;
reg    ap_sync_reg_channel_write_layer4_out;
wire    ap_sync_channel_write_layer4_out;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15;
wire    ap_channel_done_layer5_out_15;
wire    layer5_out_15_full_n;
reg    ap_sync_reg_channel_write_layer5_out_15;
wire    ap_sync_channel_write_layer5_out_15;
wire    ap_channel_done_layer5_out_14;
wire    layer5_out_14_full_n;
reg    ap_sync_reg_channel_write_layer5_out_14;
wire    ap_sync_channel_write_layer5_out_14;
wire    ap_channel_done_layer5_out_13;
wire    layer5_out_13_full_n;
reg    ap_sync_reg_channel_write_layer5_out_13;
wire    ap_sync_channel_write_layer5_out_13;
wire    ap_channel_done_layer5_out_12;
wire    layer5_out_12_full_n;
reg    ap_sync_reg_channel_write_layer5_out_12;
wire    ap_sync_channel_write_layer5_out_12;
wire    ap_channel_done_layer5_out_11;
wire    layer5_out_11_full_n;
reg    ap_sync_reg_channel_write_layer5_out_11;
wire    ap_sync_channel_write_layer5_out_11;
wire    ap_channel_done_layer5_out_10;
wire    layer5_out_10_full_n;
reg    ap_sync_reg_channel_write_layer5_out_10;
wire    ap_sync_channel_write_layer5_out_10;
wire    ap_channel_done_layer5_out_9;
wire    layer5_out_9_full_n;
reg    ap_sync_reg_channel_write_layer5_out_9;
wire    ap_sync_channel_write_layer5_out_9;
wire    ap_channel_done_layer5_out_8;
wire    layer5_out_8_full_n;
reg    ap_sync_reg_channel_write_layer5_out_8;
wire    ap_sync_channel_write_layer5_out_8;
wire    ap_channel_done_layer5_out_7;
wire    layer5_out_7_full_n;
reg    ap_sync_reg_channel_write_layer5_out_7;
wire    ap_sync_channel_write_layer5_out_7;
wire    ap_channel_done_layer5_out_6;
wire    layer5_out_6_full_n;
reg    ap_sync_reg_channel_write_layer5_out_6;
wire    ap_sync_channel_write_layer5_out_6;
wire    ap_channel_done_layer5_out_5;
wire    layer5_out_5_full_n;
reg    ap_sync_reg_channel_write_layer5_out_5;
wire    ap_sync_channel_write_layer5_out_5;
wire    ap_channel_done_layer5_out_4;
wire    layer5_out_4_full_n;
reg    ap_sync_reg_channel_write_layer5_out_4;
wire    ap_sync_channel_write_layer5_out_4;
wire    ap_channel_done_layer5_out_3;
wire    layer5_out_3_full_n;
reg    ap_sync_reg_channel_write_layer5_out_3;
wire    ap_sync_channel_write_layer5_out_3;
wire    ap_channel_done_layer5_out_2;
wire    layer5_out_2_full_n;
reg    ap_sync_reg_channel_write_layer5_out_2;
wire    ap_sync_channel_write_layer5_out_2;
wire    ap_channel_done_layer5_out_1;
wire    layer5_out_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_1;
wire    ap_sync_channel_write_layer5_out_1;
wire    ap_channel_done_layer5_out;
wire    layer5_out_full_n;
reg    ap_sync_reg_channel_write_layer5_out;
wire    ap_sync_channel_write_layer5_out;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle;
wire    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14;
wire   [30:0] relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15;
wire    ap_channel_done_layer7_out_15;
wire    layer7_out_15_full_n;
reg    ap_sync_reg_channel_write_layer7_out_15;
wire    ap_sync_channel_write_layer7_out_15;
wire    ap_channel_done_layer7_out_14;
wire    layer7_out_14_full_n;
reg    ap_sync_reg_channel_write_layer7_out_14;
wire    ap_sync_channel_write_layer7_out_14;
wire    ap_channel_done_layer7_out_13;
wire    layer7_out_13_full_n;
reg    ap_sync_reg_channel_write_layer7_out_13;
wire    ap_sync_channel_write_layer7_out_13;
wire    ap_channel_done_layer7_out_12;
wire    layer7_out_12_full_n;
reg    ap_sync_reg_channel_write_layer7_out_12;
wire    ap_sync_channel_write_layer7_out_12;
wire    ap_channel_done_layer7_out_11;
wire    layer7_out_11_full_n;
reg    ap_sync_reg_channel_write_layer7_out_11;
wire    ap_sync_channel_write_layer7_out_11;
wire    ap_channel_done_layer7_out_10;
wire    layer7_out_10_full_n;
reg    ap_sync_reg_channel_write_layer7_out_10;
wire    ap_sync_channel_write_layer7_out_10;
wire    ap_channel_done_layer7_out_9;
wire    layer7_out_9_full_n;
reg    ap_sync_reg_channel_write_layer7_out_9;
wire    ap_sync_channel_write_layer7_out_9;
wire    ap_channel_done_layer7_out_8;
wire    layer7_out_8_full_n;
reg    ap_sync_reg_channel_write_layer7_out_8;
wire    ap_sync_channel_write_layer7_out_8;
wire    ap_channel_done_layer7_out_7;
wire    layer7_out_7_full_n;
reg    ap_sync_reg_channel_write_layer7_out_7;
wire    ap_sync_channel_write_layer7_out_7;
wire    ap_channel_done_layer7_out_6;
wire    layer7_out_6_full_n;
reg    ap_sync_reg_channel_write_layer7_out_6;
wire    ap_sync_channel_write_layer7_out_6;
wire    ap_channel_done_layer7_out_5;
wire    layer7_out_5_full_n;
reg    ap_sync_reg_channel_write_layer7_out_5;
wire    ap_sync_channel_write_layer7_out_5;
wire    ap_channel_done_layer7_out_4;
wire    layer7_out_4_full_n;
reg    ap_sync_reg_channel_write_layer7_out_4;
wire    ap_sync_channel_write_layer7_out_4;
wire    ap_channel_done_layer7_out_3;
wire    layer7_out_3_full_n;
reg    ap_sync_reg_channel_write_layer7_out_3;
wire    ap_sync_channel_write_layer7_out_3;
wire    ap_channel_done_layer7_out_2;
wire    layer7_out_2_full_n;
reg    ap_sync_reg_channel_write_layer7_out_2;
wire    ap_sync_channel_write_layer7_out_2;
wire    ap_channel_done_layer7_out_1;
wire    layer7_out_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_1;
wire    ap_sync_channel_write_layer7_out_1;
wire    ap_channel_done_layer7_out;
wire    layer7_out_full_n;
reg    ap_sync_reg_channel_write_layer7_out;
wire    ap_sync_channel_write_layer7_out;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_0;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_0_ap_vld;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_1;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_1_ap_vld;
wire   [31:0] dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_2;
wire    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_2_ap_vld;
wire   [31:0] layer2_out_dout;
wire   [1:0] layer2_out_num_data_valid;
wire   [1:0] layer2_out_fifo_cap;
wire    layer2_out_empty_n;
wire   [31:0] layer2_out_1_dout;
wire   [1:0] layer2_out_1_num_data_valid;
wire   [1:0] layer2_out_1_fifo_cap;
wire    layer2_out_1_empty_n;
wire   [31:0] layer2_out_2_dout;
wire   [1:0] layer2_out_2_num_data_valid;
wire   [1:0] layer2_out_2_fifo_cap;
wire    layer2_out_2_empty_n;
wire   [31:0] layer2_out_3_dout;
wire   [1:0] layer2_out_3_num_data_valid;
wire   [1:0] layer2_out_3_fifo_cap;
wire    layer2_out_3_empty_n;
wire   [31:0] layer2_out_4_dout;
wire   [1:0] layer2_out_4_num_data_valid;
wire   [1:0] layer2_out_4_fifo_cap;
wire    layer2_out_4_empty_n;
wire   [31:0] layer2_out_5_dout;
wire   [1:0] layer2_out_5_num_data_valid;
wire   [1:0] layer2_out_5_fifo_cap;
wire    layer2_out_5_empty_n;
wire   [31:0] layer2_out_6_dout;
wire   [1:0] layer2_out_6_num_data_valid;
wire   [1:0] layer2_out_6_fifo_cap;
wire    layer2_out_6_empty_n;
wire   [31:0] layer2_out_7_dout;
wire   [1:0] layer2_out_7_num_data_valid;
wire   [1:0] layer2_out_7_fifo_cap;
wire    layer2_out_7_empty_n;
wire   [31:0] layer2_out_8_dout;
wire   [1:0] layer2_out_8_num_data_valid;
wire   [1:0] layer2_out_8_fifo_cap;
wire    layer2_out_8_empty_n;
wire   [31:0] layer2_out_9_dout;
wire   [1:0] layer2_out_9_num_data_valid;
wire   [1:0] layer2_out_9_fifo_cap;
wire    layer2_out_9_empty_n;
wire   [31:0] layer2_out_10_dout;
wire   [1:0] layer2_out_10_num_data_valid;
wire   [1:0] layer2_out_10_fifo_cap;
wire    layer2_out_10_empty_n;
wire   [31:0] layer2_out_11_dout;
wire   [1:0] layer2_out_11_num_data_valid;
wire   [1:0] layer2_out_11_fifo_cap;
wire    layer2_out_11_empty_n;
wire   [31:0] layer2_out_12_dout;
wire   [1:0] layer2_out_12_num_data_valid;
wire   [1:0] layer2_out_12_fifo_cap;
wire    layer2_out_12_empty_n;
wire   [31:0] layer2_out_13_dout;
wire   [1:0] layer2_out_13_num_data_valid;
wire   [1:0] layer2_out_13_fifo_cap;
wire    layer2_out_13_empty_n;
wire   [31:0] layer2_out_14_dout;
wire   [1:0] layer2_out_14_num_data_valid;
wire   [1:0] layer2_out_14_fifo_cap;
wire    layer2_out_14_empty_n;
wire   [31:0] layer2_out_15_dout;
wire   [1:0] layer2_out_15_num_data_valid;
wire   [1:0] layer2_out_15_fifo_cap;
wire    layer2_out_15_empty_n;
wire   [31:0] layer2_out_16_dout;
wire   [1:0] layer2_out_16_num_data_valid;
wire   [1:0] layer2_out_16_fifo_cap;
wire    layer2_out_16_empty_n;
wire   [31:0] layer2_out_17_dout;
wire   [1:0] layer2_out_17_num_data_valid;
wire   [1:0] layer2_out_17_fifo_cap;
wire    layer2_out_17_empty_n;
wire   [31:0] layer2_out_18_dout;
wire   [1:0] layer2_out_18_num_data_valid;
wire   [1:0] layer2_out_18_fifo_cap;
wire    layer2_out_18_empty_n;
wire   [31:0] layer2_out_19_dout;
wire   [1:0] layer2_out_19_num_data_valid;
wire   [1:0] layer2_out_19_fifo_cap;
wire    layer2_out_19_empty_n;
wire   [31:0] layer2_out_20_dout;
wire   [1:0] layer2_out_20_num_data_valid;
wire   [1:0] layer2_out_20_fifo_cap;
wire    layer2_out_20_empty_n;
wire   [31:0] layer2_out_21_dout;
wire   [1:0] layer2_out_21_num_data_valid;
wire   [1:0] layer2_out_21_fifo_cap;
wire    layer2_out_21_empty_n;
wire   [31:0] layer2_out_22_dout;
wire   [1:0] layer2_out_22_num_data_valid;
wire   [1:0] layer2_out_22_fifo_cap;
wire    layer2_out_22_empty_n;
wire   [31:0] layer2_out_23_dout;
wire   [1:0] layer2_out_23_num_data_valid;
wire   [1:0] layer2_out_23_fifo_cap;
wire    layer2_out_23_empty_n;
wire   [31:0] layer2_out_24_dout;
wire   [1:0] layer2_out_24_num_data_valid;
wire   [1:0] layer2_out_24_fifo_cap;
wire    layer2_out_24_empty_n;
wire   [31:0] layer2_out_25_dout;
wire   [1:0] layer2_out_25_num_data_valid;
wire   [1:0] layer2_out_25_fifo_cap;
wire    layer2_out_25_empty_n;
wire   [31:0] layer2_out_26_dout;
wire   [1:0] layer2_out_26_num_data_valid;
wire   [1:0] layer2_out_26_fifo_cap;
wire    layer2_out_26_empty_n;
wire   [31:0] layer2_out_27_dout;
wire   [1:0] layer2_out_27_num_data_valid;
wire   [1:0] layer2_out_27_fifo_cap;
wire    layer2_out_27_empty_n;
wire   [31:0] layer2_out_28_dout;
wire   [1:0] layer2_out_28_num_data_valid;
wire   [1:0] layer2_out_28_fifo_cap;
wire    layer2_out_28_empty_n;
wire   [31:0] layer2_out_29_dout;
wire   [1:0] layer2_out_29_num_data_valid;
wire   [1:0] layer2_out_29_fifo_cap;
wire    layer2_out_29_empty_n;
wire   [31:0] layer2_out_30_dout;
wire   [1:0] layer2_out_30_num_data_valid;
wire   [1:0] layer2_out_30_fifo_cap;
wire    layer2_out_30_empty_n;
wire   [31:0] layer2_out_31_dout;
wire   [1:0] layer2_out_31_num_data_valid;
wire   [1:0] layer2_out_31_fifo_cap;
wire    layer2_out_31_empty_n;
wire   [30:0] layer4_out_dout;
wire   [1:0] layer4_out_num_data_valid;
wire   [1:0] layer4_out_fifo_cap;
wire    layer4_out_empty_n;
wire   [30:0] layer4_out_1_dout;
wire   [1:0] layer4_out_1_num_data_valid;
wire   [1:0] layer4_out_1_fifo_cap;
wire    layer4_out_1_empty_n;
wire   [30:0] layer4_out_2_dout;
wire   [1:0] layer4_out_2_num_data_valid;
wire   [1:0] layer4_out_2_fifo_cap;
wire    layer4_out_2_empty_n;
wire   [30:0] layer4_out_3_dout;
wire   [1:0] layer4_out_3_num_data_valid;
wire   [1:0] layer4_out_3_fifo_cap;
wire    layer4_out_3_empty_n;
wire   [30:0] layer4_out_4_dout;
wire   [1:0] layer4_out_4_num_data_valid;
wire   [1:0] layer4_out_4_fifo_cap;
wire    layer4_out_4_empty_n;
wire   [30:0] layer4_out_5_dout;
wire   [1:0] layer4_out_5_num_data_valid;
wire   [1:0] layer4_out_5_fifo_cap;
wire    layer4_out_5_empty_n;
wire   [30:0] layer4_out_6_dout;
wire   [1:0] layer4_out_6_num_data_valid;
wire   [1:0] layer4_out_6_fifo_cap;
wire    layer4_out_6_empty_n;
wire   [30:0] layer4_out_7_dout;
wire   [1:0] layer4_out_7_num_data_valid;
wire   [1:0] layer4_out_7_fifo_cap;
wire    layer4_out_7_empty_n;
wire   [30:0] layer4_out_8_dout;
wire   [1:0] layer4_out_8_num_data_valid;
wire   [1:0] layer4_out_8_fifo_cap;
wire    layer4_out_8_empty_n;
wire   [30:0] layer4_out_9_dout;
wire   [1:0] layer4_out_9_num_data_valid;
wire   [1:0] layer4_out_9_fifo_cap;
wire    layer4_out_9_empty_n;
wire   [30:0] layer4_out_10_dout;
wire   [1:0] layer4_out_10_num_data_valid;
wire   [1:0] layer4_out_10_fifo_cap;
wire    layer4_out_10_empty_n;
wire   [30:0] layer4_out_11_dout;
wire   [1:0] layer4_out_11_num_data_valid;
wire   [1:0] layer4_out_11_fifo_cap;
wire    layer4_out_11_empty_n;
wire   [30:0] layer4_out_12_dout;
wire   [1:0] layer4_out_12_num_data_valid;
wire   [1:0] layer4_out_12_fifo_cap;
wire    layer4_out_12_empty_n;
wire   [30:0] layer4_out_13_dout;
wire   [1:0] layer4_out_13_num_data_valid;
wire   [1:0] layer4_out_13_fifo_cap;
wire    layer4_out_13_empty_n;
wire   [30:0] layer4_out_14_dout;
wire   [1:0] layer4_out_14_num_data_valid;
wire   [1:0] layer4_out_14_fifo_cap;
wire    layer4_out_14_empty_n;
wire   [30:0] layer4_out_15_dout;
wire   [1:0] layer4_out_15_num_data_valid;
wire   [1:0] layer4_out_15_fifo_cap;
wire    layer4_out_15_empty_n;
wire   [30:0] layer4_out_16_dout;
wire   [1:0] layer4_out_16_num_data_valid;
wire   [1:0] layer4_out_16_fifo_cap;
wire    layer4_out_16_empty_n;
wire   [30:0] layer4_out_17_dout;
wire   [1:0] layer4_out_17_num_data_valid;
wire   [1:0] layer4_out_17_fifo_cap;
wire    layer4_out_17_empty_n;
wire   [30:0] layer4_out_18_dout;
wire   [1:0] layer4_out_18_num_data_valid;
wire   [1:0] layer4_out_18_fifo_cap;
wire    layer4_out_18_empty_n;
wire   [30:0] layer4_out_19_dout;
wire   [1:0] layer4_out_19_num_data_valid;
wire   [1:0] layer4_out_19_fifo_cap;
wire    layer4_out_19_empty_n;
wire   [30:0] layer4_out_20_dout;
wire   [1:0] layer4_out_20_num_data_valid;
wire   [1:0] layer4_out_20_fifo_cap;
wire    layer4_out_20_empty_n;
wire   [30:0] layer4_out_21_dout;
wire   [1:0] layer4_out_21_num_data_valid;
wire   [1:0] layer4_out_21_fifo_cap;
wire    layer4_out_21_empty_n;
wire   [30:0] layer4_out_22_dout;
wire   [1:0] layer4_out_22_num_data_valid;
wire   [1:0] layer4_out_22_fifo_cap;
wire    layer4_out_22_empty_n;
wire   [30:0] layer4_out_23_dout;
wire   [1:0] layer4_out_23_num_data_valid;
wire   [1:0] layer4_out_23_fifo_cap;
wire    layer4_out_23_empty_n;
wire   [30:0] layer4_out_24_dout;
wire   [1:0] layer4_out_24_num_data_valid;
wire   [1:0] layer4_out_24_fifo_cap;
wire    layer4_out_24_empty_n;
wire   [30:0] layer4_out_25_dout;
wire   [1:0] layer4_out_25_num_data_valid;
wire   [1:0] layer4_out_25_fifo_cap;
wire    layer4_out_25_empty_n;
wire   [30:0] layer4_out_26_dout;
wire   [1:0] layer4_out_26_num_data_valid;
wire   [1:0] layer4_out_26_fifo_cap;
wire    layer4_out_26_empty_n;
wire   [30:0] layer4_out_27_dout;
wire   [1:0] layer4_out_27_num_data_valid;
wire   [1:0] layer4_out_27_fifo_cap;
wire    layer4_out_27_empty_n;
wire   [30:0] layer4_out_28_dout;
wire   [1:0] layer4_out_28_num_data_valid;
wire   [1:0] layer4_out_28_fifo_cap;
wire    layer4_out_28_empty_n;
wire   [30:0] layer4_out_29_dout;
wire   [1:0] layer4_out_29_num_data_valid;
wire   [1:0] layer4_out_29_fifo_cap;
wire    layer4_out_29_empty_n;
wire   [30:0] layer4_out_30_dout;
wire   [1:0] layer4_out_30_num_data_valid;
wire   [1:0] layer4_out_30_fifo_cap;
wire    layer4_out_30_empty_n;
wire   [30:0] layer4_out_31_dout;
wire   [1:0] layer4_out_31_num_data_valid;
wire   [1:0] layer4_out_31_fifo_cap;
wire    layer4_out_31_empty_n;
wire   [31:0] layer5_out_dout;
wire   [1:0] layer5_out_num_data_valid;
wire   [1:0] layer5_out_fifo_cap;
wire    layer5_out_empty_n;
wire   [31:0] layer5_out_1_dout;
wire   [1:0] layer5_out_1_num_data_valid;
wire   [1:0] layer5_out_1_fifo_cap;
wire    layer5_out_1_empty_n;
wire   [31:0] layer5_out_2_dout;
wire   [1:0] layer5_out_2_num_data_valid;
wire   [1:0] layer5_out_2_fifo_cap;
wire    layer5_out_2_empty_n;
wire   [31:0] layer5_out_3_dout;
wire   [1:0] layer5_out_3_num_data_valid;
wire   [1:0] layer5_out_3_fifo_cap;
wire    layer5_out_3_empty_n;
wire   [31:0] layer5_out_4_dout;
wire   [1:0] layer5_out_4_num_data_valid;
wire   [1:0] layer5_out_4_fifo_cap;
wire    layer5_out_4_empty_n;
wire   [31:0] layer5_out_5_dout;
wire   [1:0] layer5_out_5_num_data_valid;
wire   [1:0] layer5_out_5_fifo_cap;
wire    layer5_out_5_empty_n;
wire   [31:0] layer5_out_6_dout;
wire   [1:0] layer5_out_6_num_data_valid;
wire   [1:0] layer5_out_6_fifo_cap;
wire    layer5_out_6_empty_n;
wire   [31:0] layer5_out_7_dout;
wire   [1:0] layer5_out_7_num_data_valid;
wire   [1:0] layer5_out_7_fifo_cap;
wire    layer5_out_7_empty_n;
wire   [31:0] layer5_out_8_dout;
wire   [1:0] layer5_out_8_num_data_valid;
wire   [1:0] layer5_out_8_fifo_cap;
wire    layer5_out_8_empty_n;
wire   [31:0] layer5_out_9_dout;
wire   [1:0] layer5_out_9_num_data_valid;
wire   [1:0] layer5_out_9_fifo_cap;
wire    layer5_out_9_empty_n;
wire   [31:0] layer5_out_10_dout;
wire   [1:0] layer5_out_10_num_data_valid;
wire   [1:0] layer5_out_10_fifo_cap;
wire    layer5_out_10_empty_n;
wire   [31:0] layer5_out_11_dout;
wire   [1:0] layer5_out_11_num_data_valid;
wire   [1:0] layer5_out_11_fifo_cap;
wire    layer5_out_11_empty_n;
wire   [31:0] layer5_out_12_dout;
wire   [1:0] layer5_out_12_num_data_valid;
wire   [1:0] layer5_out_12_fifo_cap;
wire    layer5_out_12_empty_n;
wire   [31:0] layer5_out_13_dout;
wire   [1:0] layer5_out_13_num_data_valid;
wire   [1:0] layer5_out_13_fifo_cap;
wire    layer5_out_13_empty_n;
wire   [31:0] layer5_out_14_dout;
wire   [1:0] layer5_out_14_num_data_valid;
wire   [1:0] layer5_out_14_fifo_cap;
wire    layer5_out_14_empty_n;
wire   [31:0] layer5_out_15_dout;
wire   [1:0] layer5_out_15_num_data_valid;
wire   [1:0] layer5_out_15_fifo_cap;
wire    layer5_out_15_empty_n;
wire   [30:0] layer7_out_dout;
wire   [1:0] layer7_out_num_data_valid;
wire   [1:0] layer7_out_fifo_cap;
wire    layer7_out_empty_n;
wire   [30:0] layer7_out_1_dout;
wire   [1:0] layer7_out_1_num_data_valid;
wire   [1:0] layer7_out_1_fifo_cap;
wire    layer7_out_1_empty_n;
wire   [30:0] layer7_out_2_dout;
wire   [1:0] layer7_out_2_num_data_valid;
wire   [1:0] layer7_out_2_fifo_cap;
wire    layer7_out_2_empty_n;
wire   [30:0] layer7_out_3_dout;
wire   [1:0] layer7_out_3_num_data_valid;
wire   [1:0] layer7_out_3_fifo_cap;
wire    layer7_out_3_empty_n;
wire   [30:0] layer7_out_4_dout;
wire   [1:0] layer7_out_4_num_data_valid;
wire   [1:0] layer7_out_4_fifo_cap;
wire    layer7_out_4_empty_n;
wire   [30:0] layer7_out_5_dout;
wire   [1:0] layer7_out_5_num_data_valid;
wire   [1:0] layer7_out_5_fifo_cap;
wire    layer7_out_5_empty_n;
wire   [30:0] layer7_out_6_dout;
wire   [1:0] layer7_out_6_num_data_valid;
wire   [1:0] layer7_out_6_fifo_cap;
wire    layer7_out_6_empty_n;
wire   [30:0] layer7_out_7_dout;
wire   [1:0] layer7_out_7_num_data_valid;
wire   [1:0] layer7_out_7_fifo_cap;
wire    layer7_out_7_empty_n;
wire   [30:0] layer7_out_8_dout;
wire   [1:0] layer7_out_8_num_data_valid;
wire   [1:0] layer7_out_8_fifo_cap;
wire    layer7_out_8_empty_n;
wire   [30:0] layer7_out_9_dout;
wire   [1:0] layer7_out_9_num_data_valid;
wire   [1:0] layer7_out_9_fifo_cap;
wire    layer7_out_9_empty_n;
wire   [30:0] layer7_out_10_dout;
wire   [1:0] layer7_out_10_num_data_valid;
wire   [1:0] layer7_out_10_fifo_cap;
wire    layer7_out_10_empty_n;
wire   [30:0] layer7_out_11_dout;
wire   [1:0] layer7_out_11_num_data_valid;
wire   [1:0] layer7_out_11_fifo_cap;
wire    layer7_out_11_empty_n;
wire   [30:0] layer7_out_12_dout;
wire   [1:0] layer7_out_12_num_data_valid;
wire   [1:0] layer7_out_12_fifo_cap;
wire    layer7_out_12_empty_n;
wire   [30:0] layer7_out_13_dout;
wire   [1:0] layer7_out_13_num_data_valid;
wire   [1:0] layer7_out_13_fifo_cap;
wire    layer7_out_13_empty_n;
wire   [30:0] layer7_out_14_dout;
wire   [1:0] layer7_out_14_num_data_valid;
wire   [1:0] layer7_out_14_fifo_cap;
wire    layer7_out_14_empty_n;
wire   [30:0] layer7_out_15_dout;
wire   [1:0] layer7_out_15_num_data_valid;
wire   [1:0] layer7_out_15_fifo_cap;
wire    layer7_out_15_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_layer2_out_31 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_30 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_29 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_28 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_27 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_26 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_25 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_24 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_31 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_30 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_29 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_28 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_27 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_26 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_25 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_24 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_23 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_22 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_21 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_20 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_19 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_18 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_17 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_16 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_15 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_14 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_13 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_12 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_11 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_10 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_9 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_8 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_7 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_6 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_5 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out = 1'b0;
end

myproject_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start),
    .ap_done(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done),
    .ap_continue(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue),
    .ap_idle(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle),
    .ap_ready(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready),
    .inputs(inputs),
    .inputs_ap_vld(inputs_ap_vld),
    .ap_return_0(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0),
    .ap_return_1(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1),
    .ap_return_2(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2),
    .ap_return_3(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3),
    .ap_return_4(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4),
    .ap_return_5(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5),
    .ap_return_6(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6),
    .ap_return_7(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7),
    .ap_return_8(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8),
    .ap_return_9(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9),
    .ap_return_10(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10),
    .ap_return_11(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11),
    .ap_return_12(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12),
    .ap_return_13(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13),
    .ap_return_14(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14),
    .ap_return_15(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15),
    .ap_return_16(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16),
    .ap_return_17(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17),
    .ap_return_18(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18),
    .ap_return_19(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19),
    .ap_return_20(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20),
    .ap_return_21(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21),
    .ap_return_22(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22),
    .ap_return_23(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23),
    .ap_return_24(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24),
    .ap_return_25(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25),
    .ap_return_26(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26),
    .ap_return_27(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27),
    .ap_return_28(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28),
    .ap_return_29(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29),
    .ap_return_30(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30),
    .ap_return_31(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31)
);

myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start),
    .ap_done(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done),
    .ap_continue(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue),
    .ap_idle(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle),
    .ap_ready(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready),
    .p_read(layer2_out_dout),
    .p_read1(layer2_out_1_dout),
    .p_read2(layer2_out_2_dout),
    .p_read3(layer2_out_3_dout),
    .p_read4(layer2_out_4_dout),
    .p_read5(layer2_out_5_dout),
    .p_read6(layer2_out_6_dout),
    .p_read7(layer2_out_7_dout),
    .p_read8(layer2_out_8_dout),
    .p_read9(layer2_out_9_dout),
    .p_read10(layer2_out_10_dout),
    .p_read11(layer2_out_11_dout),
    .p_read12(layer2_out_12_dout),
    .p_read13(layer2_out_13_dout),
    .p_read14(layer2_out_14_dout),
    .p_read15(layer2_out_15_dout),
    .p_read16(layer2_out_16_dout),
    .p_read17(layer2_out_17_dout),
    .p_read18(layer2_out_18_dout),
    .p_read19(layer2_out_19_dout),
    .p_read20(layer2_out_20_dout),
    .p_read21(layer2_out_21_dout),
    .p_read22(layer2_out_22_dout),
    .p_read23(layer2_out_23_dout),
    .p_read24(layer2_out_24_dout),
    .p_read25(layer2_out_25_dout),
    .p_read26(layer2_out_26_dout),
    .p_read27(layer2_out_27_dout),
    .p_read28(layer2_out_28_dout),
    .p_read29(layer2_out_29_dout),
    .p_read30(layer2_out_30_dout),
    .p_read31(layer2_out_31_dout),
    .ap_return_0(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4),
    .ap_return_5(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5),
    .ap_return_6(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6),
    .ap_return_7(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7),
    .ap_return_8(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8),
    .ap_return_9(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9),
    .ap_return_10(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10),
    .ap_return_11(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11),
    .ap_return_12(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12),
    .ap_return_13(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13),
    .ap_return_14(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14),
    .ap_return_15(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15),
    .ap_return_16(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16),
    .ap_return_17(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17),
    .ap_return_18(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18),
    .ap_return_19(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19),
    .ap_return_20(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20),
    .ap_return_21(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21),
    .ap_return_22(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22),
    .ap_return_23(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23),
    .ap_return_24(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24),
    .ap_return_25(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25),
    .ap_return_26(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26),
    .ap_return_27(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27),
    .ap_return_28(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28),
    .ap_return_29(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29),
    .ap_return_30(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30),
    .ap_return_31(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31)
);

myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start),
    .ap_done(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done),
    .ap_continue(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue),
    .ap_idle(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle),
    .ap_ready(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready),
    .p_read(layer4_out_dout),
    .p_read1(layer4_out_1_dout),
    .p_read2(layer4_out_2_dout),
    .p_read3(layer4_out_3_dout),
    .p_read4(layer4_out_4_dout),
    .p_read5(layer4_out_5_dout),
    .p_read6(layer4_out_6_dout),
    .p_read7(layer4_out_7_dout),
    .p_read8(layer4_out_8_dout),
    .p_read9(layer4_out_9_dout),
    .p_read10(layer4_out_10_dout),
    .p_read11(layer4_out_11_dout),
    .p_read12(layer4_out_12_dout),
    .p_read13(layer4_out_13_dout),
    .p_read14(layer4_out_14_dout),
    .p_read15(layer4_out_15_dout),
    .p_read16(layer4_out_16_dout),
    .p_read17(layer4_out_17_dout),
    .p_read18(layer4_out_18_dout),
    .p_read19(layer4_out_19_dout),
    .p_read20(layer4_out_20_dout),
    .p_read21(layer4_out_21_dout),
    .p_read22(layer4_out_22_dout),
    .p_read23(layer4_out_23_dout),
    .p_read24(layer4_out_24_dout),
    .p_read25(layer4_out_25_dout),
    .p_read26(layer4_out_26_dout),
    .p_read27(layer4_out_27_dout),
    .p_read28(layer4_out_28_dout),
    .p_read29(layer4_out_29_dout),
    .p_read30(layer4_out_30_dout),
    .p_read31(layer4_out_31_dout),
    .ap_return_0(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0),
    .ap_return_1(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1),
    .ap_return_2(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2),
    .ap_return_3(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3),
    .ap_return_4(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4),
    .ap_return_5(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5),
    .ap_return_6(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6),
    .ap_return_7(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7),
    .ap_return_8(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8),
    .ap_return_9(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9),
    .ap_return_10(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10),
    .ap_return_11(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11),
    .ap_return_12(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12),
    .ap_return_13(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13),
    .ap_return_14(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14),
    .ap_return_15(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15)
);

myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start),
    .ap_done(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done),
    .ap_continue(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue),
    .ap_idle(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle),
    .ap_ready(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready),
    .p_read(layer5_out_dout),
    .p_read1(layer5_out_1_dout),
    .p_read2(layer5_out_2_dout),
    .p_read3(layer5_out_3_dout),
    .p_read4(layer5_out_4_dout),
    .p_read5(layer5_out_5_dout),
    .p_read6(layer5_out_6_dout),
    .p_read7(layer5_out_7_dout),
    .p_read8(layer5_out_8_dout),
    .p_read9(layer5_out_9_dout),
    .p_read10(layer5_out_10_dout),
    .p_read11(layer5_out_11_dout),
    .p_read12(layer5_out_12_dout),
    .p_read13(layer5_out_13_dout),
    .p_read14(layer5_out_14_dout),
    .p_read15(layer5_out_15_dout),
    .ap_return_0(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4),
    .ap_return_5(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5),
    .ap_return_6(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6),
    .ap_return_7(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7),
    .ap_return_8(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8),
    .ap_return_9(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9),
    .ap_return_10(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10),
    .ap_return_11(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11),
    .ap_return_12(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12),
    .ap_return_13(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13),
    .ap_return_14(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14),
    .ap_return_15(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15)
);

myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start),
    .ap_done(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done),
    .ap_continue(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue),
    .ap_idle(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle),
    .ap_ready(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready),
    .p_read(layer7_out_dout),
    .p_read1(layer7_out_1_dout),
    .p_read2(layer7_out_2_dout),
    .p_read3(layer7_out_3_dout),
    .p_read4(layer7_out_4_dout),
    .p_read5(layer7_out_5_dout),
    .p_read6(layer7_out_6_dout),
    .p_read7(layer7_out_7_dout),
    .p_read8(layer7_out_8_dout),
    .p_read9(layer7_out_9_dout),
    .p_read10(layer7_out_10_dout),
    .p_read11(layer7_out_11_dout),
    .p_read12(layer7_out_12_dout),
    .p_read13(layer7_out_13_dout),
    .p_read14(layer7_out_14_dout),
    .p_read15(layer7_out_15_dout),
    .layer8_out_0(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_0),
    .layer8_out_0_ap_vld(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_0_ap_vld),
    .layer8_out_1(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_1),
    .layer8_out_1_ap_vld(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_1_ap_vld),
    .layer8_out_2(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_2),
    .layer8_out_2_ap_vld(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_2_ap_vld)
);

myproject_fifo_w32_d2_S layer2_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0),
    .if_full_n(layer2_out_full_n),
    .if_write(ap_channel_done_layer2_out),
    .if_dout(layer2_out_dout),
    .if_num_data_valid(layer2_out_num_data_valid),
    .if_fifo_cap(layer2_out_fifo_cap),
    .if_empty_n(layer2_out_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1),
    .if_full_n(layer2_out_1_full_n),
    .if_write(ap_channel_done_layer2_out_1),
    .if_dout(layer2_out_1_dout),
    .if_num_data_valid(layer2_out_1_num_data_valid),
    .if_fifo_cap(layer2_out_1_fifo_cap),
    .if_empty_n(layer2_out_1_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2),
    .if_full_n(layer2_out_2_full_n),
    .if_write(ap_channel_done_layer2_out_2),
    .if_dout(layer2_out_2_dout),
    .if_num_data_valid(layer2_out_2_num_data_valid),
    .if_fifo_cap(layer2_out_2_fifo_cap),
    .if_empty_n(layer2_out_2_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3),
    .if_full_n(layer2_out_3_full_n),
    .if_write(ap_channel_done_layer2_out_3),
    .if_dout(layer2_out_3_dout),
    .if_num_data_valid(layer2_out_3_num_data_valid),
    .if_fifo_cap(layer2_out_3_fifo_cap),
    .if_empty_n(layer2_out_3_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4),
    .if_full_n(layer2_out_4_full_n),
    .if_write(ap_channel_done_layer2_out_4),
    .if_dout(layer2_out_4_dout),
    .if_num_data_valid(layer2_out_4_num_data_valid),
    .if_fifo_cap(layer2_out_4_fifo_cap),
    .if_empty_n(layer2_out_4_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5),
    .if_full_n(layer2_out_5_full_n),
    .if_write(ap_channel_done_layer2_out_5),
    .if_dout(layer2_out_5_dout),
    .if_num_data_valid(layer2_out_5_num_data_valid),
    .if_fifo_cap(layer2_out_5_fifo_cap),
    .if_empty_n(layer2_out_5_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6),
    .if_full_n(layer2_out_6_full_n),
    .if_write(ap_channel_done_layer2_out_6),
    .if_dout(layer2_out_6_dout),
    .if_num_data_valid(layer2_out_6_num_data_valid),
    .if_fifo_cap(layer2_out_6_fifo_cap),
    .if_empty_n(layer2_out_6_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7),
    .if_full_n(layer2_out_7_full_n),
    .if_write(ap_channel_done_layer2_out_7),
    .if_dout(layer2_out_7_dout),
    .if_num_data_valid(layer2_out_7_num_data_valid),
    .if_fifo_cap(layer2_out_7_fifo_cap),
    .if_empty_n(layer2_out_7_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8),
    .if_full_n(layer2_out_8_full_n),
    .if_write(ap_channel_done_layer2_out_8),
    .if_dout(layer2_out_8_dout),
    .if_num_data_valid(layer2_out_8_num_data_valid),
    .if_fifo_cap(layer2_out_8_fifo_cap),
    .if_empty_n(layer2_out_8_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9),
    .if_full_n(layer2_out_9_full_n),
    .if_write(ap_channel_done_layer2_out_9),
    .if_dout(layer2_out_9_dout),
    .if_num_data_valid(layer2_out_9_num_data_valid),
    .if_fifo_cap(layer2_out_9_fifo_cap),
    .if_empty_n(layer2_out_9_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10),
    .if_full_n(layer2_out_10_full_n),
    .if_write(ap_channel_done_layer2_out_10),
    .if_dout(layer2_out_10_dout),
    .if_num_data_valid(layer2_out_10_num_data_valid),
    .if_fifo_cap(layer2_out_10_fifo_cap),
    .if_empty_n(layer2_out_10_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11),
    .if_full_n(layer2_out_11_full_n),
    .if_write(ap_channel_done_layer2_out_11),
    .if_dout(layer2_out_11_dout),
    .if_num_data_valid(layer2_out_11_num_data_valid),
    .if_fifo_cap(layer2_out_11_fifo_cap),
    .if_empty_n(layer2_out_11_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12),
    .if_full_n(layer2_out_12_full_n),
    .if_write(ap_channel_done_layer2_out_12),
    .if_dout(layer2_out_12_dout),
    .if_num_data_valid(layer2_out_12_num_data_valid),
    .if_fifo_cap(layer2_out_12_fifo_cap),
    .if_empty_n(layer2_out_12_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13),
    .if_full_n(layer2_out_13_full_n),
    .if_write(ap_channel_done_layer2_out_13),
    .if_dout(layer2_out_13_dout),
    .if_num_data_valid(layer2_out_13_num_data_valid),
    .if_fifo_cap(layer2_out_13_fifo_cap),
    .if_empty_n(layer2_out_13_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14),
    .if_full_n(layer2_out_14_full_n),
    .if_write(ap_channel_done_layer2_out_14),
    .if_dout(layer2_out_14_dout),
    .if_num_data_valid(layer2_out_14_num_data_valid),
    .if_fifo_cap(layer2_out_14_fifo_cap),
    .if_empty_n(layer2_out_14_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15),
    .if_full_n(layer2_out_15_full_n),
    .if_write(ap_channel_done_layer2_out_15),
    .if_dout(layer2_out_15_dout),
    .if_num_data_valid(layer2_out_15_num_data_valid),
    .if_fifo_cap(layer2_out_15_fifo_cap),
    .if_empty_n(layer2_out_15_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16),
    .if_full_n(layer2_out_16_full_n),
    .if_write(ap_channel_done_layer2_out_16),
    .if_dout(layer2_out_16_dout),
    .if_num_data_valid(layer2_out_16_num_data_valid),
    .if_fifo_cap(layer2_out_16_fifo_cap),
    .if_empty_n(layer2_out_16_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17),
    .if_full_n(layer2_out_17_full_n),
    .if_write(ap_channel_done_layer2_out_17),
    .if_dout(layer2_out_17_dout),
    .if_num_data_valid(layer2_out_17_num_data_valid),
    .if_fifo_cap(layer2_out_17_fifo_cap),
    .if_empty_n(layer2_out_17_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18),
    .if_full_n(layer2_out_18_full_n),
    .if_write(ap_channel_done_layer2_out_18),
    .if_dout(layer2_out_18_dout),
    .if_num_data_valid(layer2_out_18_num_data_valid),
    .if_fifo_cap(layer2_out_18_fifo_cap),
    .if_empty_n(layer2_out_18_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19),
    .if_full_n(layer2_out_19_full_n),
    .if_write(ap_channel_done_layer2_out_19),
    .if_dout(layer2_out_19_dout),
    .if_num_data_valid(layer2_out_19_num_data_valid),
    .if_fifo_cap(layer2_out_19_fifo_cap),
    .if_empty_n(layer2_out_19_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20),
    .if_full_n(layer2_out_20_full_n),
    .if_write(ap_channel_done_layer2_out_20),
    .if_dout(layer2_out_20_dout),
    .if_num_data_valid(layer2_out_20_num_data_valid),
    .if_fifo_cap(layer2_out_20_fifo_cap),
    .if_empty_n(layer2_out_20_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21),
    .if_full_n(layer2_out_21_full_n),
    .if_write(ap_channel_done_layer2_out_21),
    .if_dout(layer2_out_21_dout),
    .if_num_data_valid(layer2_out_21_num_data_valid),
    .if_fifo_cap(layer2_out_21_fifo_cap),
    .if_empty_n(layer2_out_21_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22),
    .if_full_n(layer2_out_22_full_n),
    .if_write(ap_channel_done_layer2_out_22),
    .if_dout(layer2_out_22_dout),
    .if_num_data_valid(layer2_out_22_num_data_valid),
    .if_fifo_cap(layer2_out_22_fifo_cap),
    .if_empty_n(layer2_out_22_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23),
    .if_full_n(layer2_out_23_full_n),
    .if_write(ap_channel_done_layer2_out_23),
    .if_dout(layer2_out_23_dout),
    .if_num_data_valid(layer2_out_23_num_data_valid),
    .if_fifo_cap(layer2_out_23_fifo_cap),
    .if_empty_n(layer2_out_23_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24),
    .if_full_n(layer2_out_24_full_n),
    .if_write(ap_channel_done_layer2_out_24),
    .if_dout(layer2_out_24_dout),
    .if_num_data_valid(layer2_out_24_num_data_valid),
    .if_fifo_cap(layer2_out_24_fifo_cap),
    .if_empty_n(layer2_out_24_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25),
    .if_full_n(layer2_out_25_full_n),
    .if_write(ap_channel_done_layer2_out_25),
    .if_dout(layer2_out_25_dout),
    .if_num_data_valid(layer2_out_25_num_data_valid),
    .if_fifo_cap(layer2_out_25_fifo_cap),
    .if_empty_n(layer2_out_25_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26),
    .if_full_n(layer2_out_26_full_n),
    .if_write(ap_channel_done_layer2_out_26),
    .if_dout(layer2_out_26_dout),
    .if_num_data_valid(layer2_out_26_num_data_valid),
    .if_fifo_cap(layer2_out_26_fifo_cap),
    .if_empty_n(layer2_out_26_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27),
    .if_full_n(layer2_out_27_full_n),
    .if_write(ap_channel_done_layer2_out_27),
    .if_dout(layer2_out_27_dout),
    .if_num_data_valid(layer2_out_27_num_data_valid),
    .if_fifo_cap(layer2_out_27_fifo_cap),
    .if_empty_n(layer2_out_27_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28),
    .if_full_n(layer2_out_28_full_n),
    .if_write(ap_channel_done_layer2_out_28),
    .if_dout(layer2_out_28_dout),
    .if_num_data_valid(layer2_out_28_num_data_valid),
    .if_fifo_cap(layer2_out_28_fifo_cap),
    .if_empty_n(layer2_out_28_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29),
    .if_full_n(layer2_out_29_full_n),
    .if_write(ap_channel_done_layer2_out_29),
    .if_dout(layer2_out_29_dout),
    .if_num_data_valid(layer2_out_29_num_data_valid),
    .if_fifo_cap(layer2_out_29_fifo_cap),
    .if_empty_n(layer2_out_29_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30),
    .if_full_n(layer2_out_30_full_n),
    .if_write(ap_channel_done_layer2_out_30),
    .if_dout(layer2_out_30_dout),
    .if_num_data_valid(layer2_out_30_num_data_valid),
    .if_fifo_cap(layer2_out_30_fifo_cap),
    .if_empty_n(layer2_out_30_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer2_out_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31),
    .if_full_n(layer2_out_31_full_n),
    .if_write(ap_channel_done_layer2_out_31),
    .if_dout(layer2_out_31_dout),
    .if_num_data_valid(layer2_out_31_num_data_valid),
    .if_fifo_cap(layer2_out_31_fifo_cap),
    .if_empty_n(layer2_out_31_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0),
    .if_full_n(layer4_out_full_n),
    .if_write(ap_channel_done_layer4_out),
    .if_dout(layer4_out_dout),
    .if_num_data_valid(layer4_out_num_data_valid),
    .if_fifo_cap(layer4_out_fifo_cap),
    .if_empty_n(layer4_out_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1),
    .if_full_n(layer4_out_1_full_n),
    .if_write(ap_channel_done_layer4_out_1),
    .if_dout(layer4_out_1_dout),
    .if_num_data_valid(layer4_out_1_num_data_valid),
    .if_fifo_cap(layer4_out_1_fifo_cap),
    .if_empty_n(layer4_out_1_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2),
    .if_full_n(layer4_out_2_full_n),
    .if_write(ap_channel_done_layer4_out_2),
    .if_dout(layer4_out_2_dout),
    .if_num_data_valid(layer4_out_2_num_data_valid),
    .if_fifo_cap(layer4_out_2_fifo_cap),
    .if_empty_n(layer4_out_2_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3),
    .if_full_n(layer4_out_3_full_n),
    .if_write(ap_channel_done_layer4_out_3),
    .if_dout(layer4_out_3_dout),
    .if_num_data_valid(layer4_out_3_num_data_valid),
    .if_fifo_cap(layer4_out_3_fifo_cap),
    .if_empty_n(layer4_out_3_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4),
    .if_full_n(layer4_out_4_full_n),
    .if_write(ap_channel_done_layer4_out_4),
    .if_dout(layer4_out_4_dout),
    .if_num_data_valid(layer4_out_4_num_data_valid),
    .if_fifo_cap(layer4_out_4_fifo_cap),
    .if_empty_n(layer4_out_4_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5),
    .if_full_n(layer4_out_5_full_n),
    .if_write(ap_channel_done_layer4_out_5),
    .if_dout(layer4_out_5_dout),
    .if_num_data_valid(layer4_out_5_num_data_valid),
    .if_fifo_cap(layer4_out_5_fifo_cap),
    .if_empty_n(layer4_out_5_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6),
    .if_full_n(layer4_out_6_full_n),
    .if_write(ap_channel_done_layer4_out_6),
    .if_dout(layer4_out_6_dout),
    .if_num_data_valid(layer4_out_6_num_data_valid),
    .if_fifo_cap(layer4_out_6_fifo_cap),
    .if_empty_n(layer4_out_6_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7),
    .if_full_n(layer4_out_7_full_n),
    .if_write(ap_channel_done_layer4_out_7),
    .if_dout(layer4_out_7_dout),
    .if_num_data_valid(layer4_out_7_num_data_valid),
    .if_fifo_cap(layer4_out_7_fifo_cap),
    .if_empty_n(layer4_out_7_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8),
    .if_full_n(layer4_out_8_full_n),
    .if_write(ap_channel_done_layer4_out_8),
    .if_dout(layer4_out_8_dout),
    .if_num_data_valid(layer4_out_8_num_data_valid),
    .if_fifo_cap(layer4_out_8_fifo_cap),
    .if_empty_n(layer4_out_8_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9),
    .if_full_n(layer4_out_9_full_n),
    .if_write(ap_channel_done_layer4_out_9),
    .if_dout(layer4_out_9_dout),
    .if_num_data_valid(layer4_out_9_num_data_valid),
    .if_fifo_cap(layer4_out_9_fifo_cap),
    .if_empty_n(layer4_out_9_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10),
    .if_full_n(layer4_out_10_full_n),
    .if_write(ap_channel_done_layer4_out_10),
    .if_dout(layer4_out_10_dout),
    .if_num_data_valid(layer4_out_10_num_data_valid),
    .if_fifo_cap(layer4_out_10_fifo_cap),
    .if_empty_n(layer4_out_10_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11),
    .if_full_n(layer4_out_11_full_n),
    .if_write(ap_channel_done_layer4_out_11),
    .if_dout(layer4_out_11_dout),
    .if_num_data_valid(layer4_out_11_num_data_valid),
    .if_fifo_cap(layer4_out_11_fifo_cap),
    .if_empty_n(layer4_out_11_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12),
    .if_full_n(layer4_out_12_full_n),
    .if_write(ap_channel_done_layer4_out_12),
    .if_dout(layer4_out_12_dout),
    .if_num_data_valid(layer4_out_12_num_data_valid),
    .if_fifo_cap(layer4_out_12_fifo_cap),
    .if_empty_n(layer4_out_12_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13),
    .if_full_n(layer4_out_13_full_n),
    .if_write(ap_channel_done_layer4_out_13),
    .if_dout(layer4_out_13_dout),
    .if_num_data_valid(layer4_out_13_num_data_valid),
    .if_fifo_cap(layer4_out_13_fifo_cap),
    .if_empty_n(layer4_out_13_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14),
    .if_full_n(layer4_out_14_full_n),
    .if_write(ap_channel_done_layer4_out_14),
    .if_dout(layer4_out_14_dout),
    .if_num_data_valid(layer4_out_14_num_data_valid),
    .if_fifo_cap(layer4_out_14_fifo_cap),
    .if_empty_n(layer4_out_14_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15),
    .if_full_n(layer4_out_15_full_n),
    .if_write(ap_channel_done_layer4_out_15),
    .if_dout(layer4_out_15_dout),
    .if_num_data_valid(layer4_out_15_num_data_valid),
    .if_fifo_cap(layer4_out_15_fifo_cap),
    .if_empty_n(layer4_out_15_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16),
    .if_full_n(layer4_out_16_full_n),
    .if_write(ap_channel_done_layer4_out_16),
    .if_dout(layer4_out_16_dout),
    .if_num_data_valid(layer4_out_16_num_data_valid),
    .if_fifo_cap(layer4_out_16_fifo_cap),
    .if_empty_n(layer4_out_16_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17),
    .if_full_n(layer4_out_17_full_n),
    .if_write(ap_channel_done_layer4_out_17),
    .if_dout(layer4_out_17_dout),
    .if_num_data_valid(layer4_out_17_num_data_valid),
    .if_fifo_cap(layer4_out_17_fifo_cap),
    .if_empty_n(layer4_out_17_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18),
    .if_full_n(layer4_out_18_full_n),
    .if_write(ap_channel_done_layer4_out_18),
    .if_dout(layer4_out_18_dout),
    .if_num_data_valid(layer4_out_18_num_data_valid),
    .if_fifo_cap(layer4_out_18_fifo_cap),
    .if_empty_n(layer4_out_18_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19),
    .if_full_n(layer4_out_19_full_n),
    .if_write(ap_channel_done_layer4_out_19),
    .if_dout(layer4_out_19_dout),
    .if_num_data_valid(layer4_out_19_num_data_valid),
    .if_fifo_cap(layer4_out_19_fifo_cap),
    .if_empty_n(layer4_out_19_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20),
    .if_full_n(layer4_out_20_full_n),
    .if_write(ap_channel_done_layer4_out_20),
    .if_dout(layer4_out_20_dout),
    .if_num_data_valid(layer4_out_20_num_data_valid),
    .if_fifo_cap(layer4_out_20_fifo_cap),
    .if_empty_n(layer4_out_20_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21),
    .if_full_n(layer4_out_21_full_n),
    .if_write(ap_channel_done_layer4_out_21),
    .if_dout(layer4_out_21_dout),
    .if_num_data_valid(layer4_out_21_num_data_valid),
    .if_fifo_cap(layer4_out_21_fifo_cap),
    .if_empty_n(layer4_out_21_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22),
    .if_full_n(layer4_out_22_full_n),
    .if_write(ap_channel_done_layer4_out_22),
    .if_dout(layer4_out_22_dout),
    .if_num_data_valid(layer4_out_22_num_data_valid),
    .if_fifo_cap(layer4_out_22_fifo_cap),
    .if_empty_n(layer4_out_22_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23),
    .if_full_n(layer4_out_23_full_n),
    .if_write(ap_channel_done_layer4_out_23),
    .if_dout(layer4_out_23_dout),
    .if_num_data_valid(layer4_out_23_num_data_valid),
    .if_fifo_cap(layer4_out_23_fifo_cap),
    .if_empty_n(layer4_out_23_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24),
    .if_full_n(layer4_out_24_full_n),
    .if_write(ap_channel_done_layer4_out_24),
    .if_dout(layer4_out_24_dout),
    .if_num_data_valid(layer4_out_24_num_data_valid),
    .if_fifo_cap(layer4_out_24_fifo_cap),
    .if_empty_n(layer4_out_24_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25),
    .if_full_n(layer4_out_25_full_n),
    .if_write(ap_channel_done_layer4_out_25),
    .if_dout(layer4_out_25_dout),
    .if_num_data_valid(layer4_out_25_num_data_valid),
    .if_fifo_cap(layer4_out_25_fifo_cap),
    .if_empty_n(layer4_out_25_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26),
    .if_full_n(layer4_out_26_full_n),
    .if_write(ap_channel_done_layer4_out_26),
    .if_dout(layer4_out_26_dout),
    .if_num_data_valid(layer4_out_26_num_data_valid),
    .if_fifo_cap(layer4_out_26_fifo_cap),
    .if_empty_n(layer4_out_26_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27),
    .if_full_n(layer4_out_27_full_n),
    .if_write(ap_channel_done_layer4_out_27),
    .if_dout(layer4_out_27_dout),
    .if_num_data_valid(layer4_out_27_num_data_valid),
    .if_fifo_cap(layer4_out_27_fifo_cap),
    .if_empty_n(layer4_out_27_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28),
    .if_full_n(layer4_out_28_full_n),
    .if_write(ap_channel_done_layer4_out_28),
    .if_dout(layer4_out_28_dout),
    .if_num_data_valid(layer4_out_28_num_data_valid),
    .if_fifo_cap(layer4_out_28_fifo_cap),
    .if_empty_n(layer4_out_28_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29),
    .if_full_n(layer4_out_29_full_n),
    .if_write(ap_channel_done_layer4_out_29),
    .if_dout(layer4_out_29_dout),
    .if_num_data_valid(layer4_out_29_num_data_valid),
    .if_fifo_cap(layer4_out_29_fifo_cap),
    .if_empty_n(layer4_out_29_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30),
    .if_full_n(layer4_out_30_full_n),
    .if_write(ap_channel_done_layer4_out_30),
    .if_dout(layer4_out_30_dout),
    .if_num_data_valid(layer4_out_30_num_data_valid),
    .if_fifo_cap(layer4_out_30_fifo_cap),
    .if_empty_n(layer4_out_30_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer4_out_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31),
    .if_full_n(layer4_out_31_full_n),
    .if_write(ap_channel_done_layer4_out_31),
    .if_dout(layer4_out_31_dout),
    .if_num_data_valid(layer4_out_31_num_data_valid),
    .if_fifo_cap(layer4_out_31_fifo_cap),
    .if_empty_n(layer4_out_31_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0),
    .if_full_n(layer5_out_full_n),
    .if_write(ap_channel_done_layer5_out),
    .if_dout(layer5_out_dout),
    .if_num_data_valid(layer5_out_num_data_valid),
    .if_fifo_cap(layer5_out_fifo_cap),
    .if_empty_n(layer5_out_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1),
    .if_full_n(layer5_out_1_full_n),
    .if_write(ap_channel_done_layer5_out_1),
    .if_dout(layer5_out_1_dout),
    .if_num_data_valid(layer5_out_1_num_data_valid),
    .if_fifo_cap(layer5_out_1_fifo_cap),
    .if_empty_n(layer5_out_1_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2),
    .if_full_n(layer5_out_2_full_n),
    .if_write(ap_channel_done_layer5_out_2),
    .if_dout(layer5_out_2_dout),
    .if_num_data_valid(layer5_out_2_num_data_valid),
    .if_fifo_cap(layer5_out_2_fifo_cap),
    .if_empty_n(layer5_out_2_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3),
    .if_full_n(layer5_out_3_full_n),
    .if_write(ap_channel_done_layer5_out_3),
    .if_dout(layer5_out_3_dout),
    .if_num_data_valid(layer5_out_3_num_data_valid),
    .if_fifo_cap(layer5_out_3_fifo_cap),
    .if_empty_n(layer5_out_3_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4),
    .if_full_n(layer5_out_4_full_n),
    .if_write(ap_channel_done_layer5_out_4),
    .if_dout(layer5_out_4_dout),
    .if_num_data_valid(layer5_out_4_num_data_valid),
    .if_fifo_cap(layer5_out_4_fifo_cap),
    .if_empty_n(layer5_out_4_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5),
    .if_full_n(layer5_out_5_full_n),
    .if_write(ap_channel_done_layer5_out_5),
    .if_dout(layer5_out_5_dout),
    .if_num_data_valid(layer5_out_5_num_data_valid),
    .if_fifo_cap(layer5_out_5_fifo_cap),
    .if_empty_n(layer5_out_5_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6),
    .if_full_n(layer5_out_6_full_n),
    .if_write(ap_channel_done_layer5_out_6),
    .if_dout(layer5_out_6_dout),
    .if_num_data_valid(layer5_out_6_num_data_valid),
    .if_fifo_cap(layer5_out_6_fifo_cap),
    .if_empty_n(layer5_out_6_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7),
    .if_full_n(layer5_out_7_full_n),
    .if_write(ap_channel_done_layer5_out_7),
    .if_dout(layer5_out_7_dout),
    .if_num_data_valid(layer5_out_7_num_data_valid),
    .if_fifo_cap(layer5_out_7_fifo_cap),
    .if_empty_n(layer5_out_7_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8),
    .if_full_n(layer5_out_8_full_n),
    .if_write(ap_channel_done_layer5_out_8),
    .if_dout(layer5_out_8_dout),
    .if_num_data_valid(layer5_out_8_num_data_valid),
    .if_fifo_cap(layer5_out_8_fifo_cap),
    .if_empty_n(layer5_out_8_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9),
    .if_full_n(layer5_out_9_full_n),
    .if_write(ap_channel_done_layer5_out_9),
    .if_dout(layer5_out_9_dout),
    .if_num_data_valid(layer5_out_9_num_data_valid),
    .if_fifo_cap(layer5_out_9_fifo_cap),
    .if_empty_n(layer5_out_9_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10),
    .if_full_n(layer5_out_10_full_n),
    .if_write(ap_channel_done_layer5_out_10),
    .if_dout(layer5_out_10_dout),
    .if_num_data_valid(layer5_out_10_num_data_valid),
    .if_fifo_cap(layer5_out_10_fifo_cap),
    .if_empty_n(layer5_out_10_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11),
    .if_full_n(layer5_out_11_full_n),
    .if_write(ap_channel_done_layer5_out_11),
    .if_dout(layer5_out_11_dout),
    .if_num_data_valid(layer5_out_11_num_data_valid),
    .if_fifo_cap(layer5_out_11_fifo_cap),
    .if_empty_n(layer5_out_11_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12),
    .if_full_n(layer5_out_12_full_n),
    .if_write(ap_channel_done_layer5_out_12),
    .if_dout(layer5_out_12_dout),
    .if_num_data_valid(layer5_out_12_num_data_valid),
    .if_fifo_cap(layer5_out_12_fifo_cap),
    .if_empty_n(layer5_out_12_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13),
    .if_full_n(layer5_out_13_full_n),
    .if_write(ap_channel_done_layer5_out_13),
    .if_dout(layer5_out_13_dout),
    .if_num_data_valid(layer5_out_13_num_data_valid),
    .if_fifo_cap(layer5_out_13_fifo_cap),
    .if_empty_n(layer5_out_13_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14),
    .if_full_n(layer5_out_14_full_n),
    .if_write(ap_channel_done_layer5_out_14),
    .if_dout(layer5_out_14_dout),
    .if_num_data_valid(layer5_out_14_num_data_valid),
    .if_fifo_cap(layer5_out_14_fifo_cap),
    .if_empty_n(layer5_out_14_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w32_d2_S layer5_out_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15),
    .if_full_n(layer5_out_15_full_n),
    .if_write(ap_channel_done_layer5_out_15),
    .if_dout(layer5_out_15_dout),
    .if_num_data_valid(layer5_out_15_num_data_valid),
    .if_fifo_cap(layer5_out_15_fifo_cap),
    .if_empty_n(layer5_out_15_empty_n),
    .if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0),
    .if_full_n(layer7_out_full_n),
    .if_write(ap_channel_done_layer7_out),
    .if_dout(layer7_out_dout),
    .if_num_data_valid(layer7_out_num_data_valid),
    .if_fifo_cap(layer7_out_fifo_cap),
    .if_empty_n(layer7_out_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1),
    .if_full_n(layer7_out_1_full_n),
    .if_write(ap_channel_done_layer7_out_1),
    .if_dout(layer7_out_1_dout),
    .if_num_data_valid(layer7_out_1_num_data_valid),
    .if_fifo_cap(layer7_out_1_fifo_cap),
    .if_empty_n(layer7_out_1_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2),
    .if_full_n(layer7_out_2_full_n),
    .if_write(ap_channel_done_layer7_out_2),
    .if_dout(layer7_out_2_dout),
    .if_num_data_valid(layer7_out_2_num_data_valid),
    .if_fifo_cap(layer7_out_2_fifo_cap),
    .if_empty_n(layer7_out_2_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3),
    .if_full_n(layer7_out_3_full_n),
    .if_write(ap_channel_done_layer7_out_3),
    .if_dout(layer7_out_3_dout),
    .if_num_data_valid(layer7_out_3_num_data_valid),
    .if_fifo_cap(layer7_out_3_fifo_cap),
    .if_empty_n(layer7_out_3_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4),
    .if_full_n(layer7_out_4_full_n),
    .if_write(ap_channel_done_layer7_out_4),
    .if_dout(layer7_out_4_dout),
    .if_num_data_valid(layer7_out_4_num_data_valid),
    .if_fifo_cap(layer7_out_4_fifo_cap),
    .if_empty_n(layer7_out_4_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5),
    .if_full_n(layer7_out_5_full_n),
    .if_write(ap_channel_done_layer7_out_5),
    .if_dout(layer7_out_5_dout),
    .if_num_data_valid(layer7_out_5_num_data_valid),
    .if_fifo_cap(layer7_out_5_fifo_cap),
    .if_empty_n(layer7_out_5_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6),
    .if_full_n(layer7_out_6_full_n),
    .if_write(ap_channel_done_layer7_out_6),
    .if_dout(layer7_out_6_dout),
    .if_num_data_valid(layer7_out_6_num_data_valid),
    .if_fifo_cap(layer7_out_6_fifo_cap),
    .if_empty_n(layer7_out_6_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7),
    .if_full_n(layer7_out_7_full_n),
    .if_write(ap_channel_done_layer7_out_7),
    .if_dout(layer7_out_7_dout),
    .if_num_data_valid(layer7_out_7_num_data_valid),
    .if_fifo_cap(layer7_out_7_fifo_cap),
    .if_empty_n(layer7_out_7_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8),
    .if_full_n(layer7_out_8_full_n),
    .if_write(ap_channel_done_layer7_out_8),
    .if_dout(layer7_out_8_dout),
    .if_num_data_valid(layer7_out_8_num_data_valid),
    .if_fifo_cap(layer7_out_8_fifo_cap),
    .if_empty_n(layer7_out_8_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9),
    .if_full_n(layer7_out_9_full_n),
    .if_write(ap_channel_done_layer7_out_9),
    .if_dout(layer7_out_9_dout),
    .if_num_data_valid(layer7_out_9_num_data_valid),
    .if_fifo_cap(layer7_out_9_fifo_cap),
    .if_empty_n(layer7_out_9_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10),
    .if_full_n(layer7_out_10_full_n),
    .if_write(ap_channel_done_layer7_out_10),
    .if_dout(layer7_out_10_dout),
    .if_num_data_valid(layer7_out_10_num_data_valid),
    .if_fifo_cap(layer7_out_10_fifo_cap),
    .if_empty_n(layer7_out_10_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11),
    .if_full_n(layer7_out_11_full_n),
    .if_write(ap_channel_done_layer7_out_11),
    .if_dout(layer7_out_11_dout),
    .if_num_data_valid(layer7_out_11_num_data_valid),
    .if_fifo_cap(layer7_out_11_fifo_cap),
    .if_empty_n(layer7_out_11_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12),
    .if_full_n(layer7_out_12_full_n),
    .if_write(ap_channel_done_layer7_out_12),
    .if_dout(layer7_out_12_dout),
    .if_num_data_valid(layer7_out_12_num_data_valid),
    .if_fifo_cap(layer7_out_12_fifo_cap),
    .if_empty_n(layer7_out_12_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13),
    .if_full_n(layer7_out_13_full_n),
    .if_write(ap_channel_done_layer7_out_13),
    .if_dout(layer7_out_13_dout),
    .if_num_data_valid(layer7_out_13_num_data_valid),
    .if_fifo_cap(layer7_out_13_fifo_cap),
    .if_empty_n(layer7_out_13_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14),
    .if_full_n(layer7_out_14_full_n),
    .if_write(ap_channel_done_layer7_out_14),
    .if_dout(layer7_out_14_dout),
    .if_num_data_valid(layer7_out_14_num_data_valid),
    .if_fifo_cap(layer7_out_14_fifo_cap),
    .if_empty_n(layer7_out_14_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

myproject_fifo_w31_d2_S layer7_out_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15),
    .if_full_n(layer7_out_15_full_n),
    .if_write(ap_channel_done_layer7_out_15),
    .if_dout(layer7_out_15_dout),
    .if_num_data_valid(layer7_out_15_num_data_valid),
    .if_fifo_cap(layer7_out_15_fifo_cap),
    .if_empty_n(layer7_out_15_empty_n),
    .if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out <= ap_sync_channel_write_layer2_out;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_1 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_1 <= ap_sync_channel_write_layer2_out_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_10 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_10 <= ap_sync_channel_write_layer2_out_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_11 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_11 <= ap_sync_channel_write_layer2_out_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_12 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_12 <= ap_sync_channel_write_layer2_out_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_13 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_13 <= ap_sync_channel_write_layer2_out_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_14 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_14 <= ap_sync_channel_write_layer2_out_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_15 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_15 <= ap_sync_channel_write_layer2_out_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_16 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_16 <= ap_sync_channel_write_layer2_out_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_17 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_17 <= ap_sync_channel_write_layer2_out_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_18 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_18 <= ap_sync_channel_write_layer2_out_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_19 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_19 <= ap_sync_channel_write_layer2_out_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_2 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_2 <= ap_sync_channel_write_layer2_out_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_20 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_20 <= ap_sync_channel_write_layer2_out_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_21 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_21 <= ap_sync_channel_write_layer2_out_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_22 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_22 <= ap_sync_channel_write_layer2_out_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_23 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_23 <= ap_sync_channel_write_layer2_out_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_24 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_24 <= ap_sync_channel_write_layer2_out_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_25 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_25 <= ap_sync_channel_write_layer2_out_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_26 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_26 <= ap_sync_channel_write_layer2_out_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_27 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_27 <= ap_sync_channel_write_layer2_out_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_28 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_28 <= ap_sync_channel_write_layer2_out_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_29 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_29 <= ap_sync_channel_write_layer2_out_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_3 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_3 <= ap_sync_channel_write_layer2_out_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_30 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_30 <= ap_sync_channel_write_layer2_out_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_31 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_31 <= ap_sync_channel_write_layer2_out_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_4 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_4 <= ap_sync_channel_write_layer2_out_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_5 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_5 <= ap_sync_channel_write_layer2_out_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_6 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_6 <= ap_sync_channel_write_layer2_out_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_7 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_7 <= ap_sync_channel_write_layer2_out_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_8 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_8 <= ap_sync_channel_write_layer2_out_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_9 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_9 <= ap_sync_channel_write_layer2_out_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out <= ap_sync_channel_write_layer4_out;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_1 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_1 <= ap_sync_channel_write_layer4_out_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_10 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_10 <= ap_sync_channel_write_layer4_out_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_11 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_11 <= ap_sync_channel_write_layer4_out_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_12 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_12 <= ap_sync_channel_write_layer4_out_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_13 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_13 <= ap_sync_channel_write_layer4_out_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_14 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_14 <= ap_sync_channel_write_layer4_out_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_15 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_15 <= ap_sync_channel_write_layer4_out_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_16 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_16 <= ap_sync_channel_write_layer4_out_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_17 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_17 <= ap_sync_channel_write_layer4_out_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_18 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_18 <= ap_sync_channel_write_layer4_out_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_19 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_19 <= ap_sync_channel_write_layer4_out_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_2 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_2 <= ap_sync_channel_write_layer4_out_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_20 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_20 <= ap_sync_channel_write_layer4_out_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_21 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_21 <= ap_sync_channel_write_layer4_out_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_22 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_22 <= ap_sync_channel_write_layer4_out_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_23 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_23 <= ap_sync_channel_write_layer4_out_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_24 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_24 <= ap_sync_channel_write_layer4_out_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_25 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_25 <= ap_sync_channel_write_layer4_out_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_26 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_26 <= ap_sync_channel_write_layer4_out_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_27 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_27 <= ap_sync_channel_write_layer4_out_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_28 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_28 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_28 <= ap_sync_channel_write_layer4_out_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_29 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_29 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_29 <= ap_sync_channel_write_layer4_out_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_3 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_3 <= ap_sync_channel_write_layer4_out_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_30 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_30 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_30 <= ap_sync_channel_write_layer4_out_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_31 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_31 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_31 <= ap_sync_channel_write_layer4_out_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_4 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_4 <= ap_sync_channel_write_layer4_out_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_5 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_5 <= ap_sync_channel_write_layer4_out_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_6 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_6 <= ap_sync_channel_write_layer4_out_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_7 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_7 <= ap_sync_channel_write_layer4_out_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_8 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_8 <= ap_sync_channel_write_layer4_out_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_9 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_9 <= ap_sync_channel_write_layer4_out_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out <= ap_sync_channel_write_layer5_out;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_1 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_1 <= ap_sync_channel_write_layer5_out_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_10 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_10 <= ap_sync_channel_write_layer5_out_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_11 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_11 <= ap_sync_channel_write_layer5_out_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_12 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_12 <= ap_sync_channel_write_layer5_out_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_13 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_13 <= ap_sync_channel_write_layer5_out_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_14 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_14 <= ap_sync_channel_write_layer5_out_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_15 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_15 <= ap_sync_channel_write_layer5_out_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_2 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_2 <= ap_sync_channel_write_layer5_out_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_3 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_3 <= ap_sync_channel_write_layer5_out_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_4 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_4 <= ap_sync_channel_write_layer5_out_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_5 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_5 <= ap_sync_channel_write_layer5_out_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_6 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_6 <= ap_sync_channel_write_layer5_out_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_7 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_7 <= ap_sync_channel_write_layer5_out_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_8 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_8 <= ap_sync_channel_write_layer5_out_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_9 <= 1'b0;
    end else begin
        if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_9 <= ap_sync_channel_write_layer5_out_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out <= ap_sync_channel_write_layer7_out;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_1 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_1 <= ap_sync_channel_write_layer7_out_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_10 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_10 <= ap_sync_channel_write_layer7_out_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_11 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_11 <= ap_sync_channel_write_layer7_out_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_12 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_12 <= ap_sync_channel_write_layer7_out_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_13 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_13 <= ap_sync_channel_write_layer7_out_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_14 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_14 <= ap_sync_channel_write_layer7_out_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_15 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_15 <= ap_sync_channel_write_layer7_out_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_2 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_2 <= ap_sync_channel_write_layer7_out_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_3 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_3 <= ap_sync_channel_write_layer7_out_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_4 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_4 <= ap_sync_channel_write_layer7_out_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_5 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_5 <= ap_sync_channel_write_layer7_out_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_6 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_6 <= ap_sync_channel_write_layer7_out_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_7 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_7 <= ap_sync_channel_write_layer7_out_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_8 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_8 <= ap_sync_channel_write_layer7_out_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_9 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_9 <= ap_sync_channel_write_layer7_out_9;
        end
    end
end

assign ap_channel_done_layer2_out = ((ap_sync_reg_channel_write_layer2_out ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_1 = ((ap_sync_reg_channel_write_layer2_out_1 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_10 = ((ap_sync_reg_channel_write_layer2_out_10 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_11 = ((ap_sync_reg_channel_write_layer2_out_11 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_12 = ((ap_sync_reg_channel_write_layer2_out_12 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_13 = ((ap_sync_reg_channel_write_layer2_out_13 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_14 = ((ap_sync_reg_channel_write_layer2_out_14 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_15 = ((ap_sync_reg_channel_write_layer2_out_15 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_16 = ((ap_sync_reg_channel_write_layer2_out_16 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_17 = ((ap_sync_reg_channel_write_layer2_out_17 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_18 = ((ap_sync_reg_channel_write_layer2_out_18 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_19 = ((ap_sync_reg_channel_write_layer2_out_19 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_2 = ((ap_sync_reg_channel_write_layer2_out_2 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_20 = ((ap_sync_reg_channel_write_layer2_out_20 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_21 = ((ap_sync_reg_channel_write_layer2_out_21 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_22 = ((ap_sync_reg_channel_write_layer2_out_22 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_23 = ((ap_sync_reg_channel_write_layer2_out_23 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_24 = ((ap_sync_reg_channel_write_layer2_out_24 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_25 = ((ap_sync_reg_channel_write_layer2_out_25 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_26 = ((ap_sync_reg_channel_write_layer2_out_26 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_27 = ((ap_sync_reg_channel_write_layer2_out_27 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_28 = ((ap_sync_reg_channel_write_layer2_out_28 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_29 = ((ap_sync_reg_channel_write_layer2_out_29 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_3 = ((ap_sync_reg_channel_write_layer2_out_3 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_30 = ((ap_sync_reg_channel_write_layer2_out_30 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_31 = ((ap_sync_reg_channel_write_layer2_out_31 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_4 = ((ap_sync_reg_channel_write_layer2_out_4 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_5 = ((ap_sync_reg_channel_write_layer2_out_5 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_6 = ((ap_sync_reg_channel_write_layer2_out_6 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_7 = ((ap_sync_reg_channel_write_layer2_out_7 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_8 = ((ap_sync_reg_channel_write_layer2_out_8 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer2_out_9 = ((ap_sync_reg_channel_write_layer2_out_9 ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);

assign ap_channel_done_layer4_out = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out ^ 1'b1));

assign ap_channel_done_layer4_out_1 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_1 ^ 1'b1));

assign ap_channel_done_layer4_out_10 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_10 ^ 1'b1));

assign ap_channel_done_layer4_out_11 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_11 ^ 1'b1));

assign ap_channel_done_layer4_out_12 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_12 ^ 1'b1));

assign ap_channel_done_layer4_out_13 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_13 ^ 1'b1));

assign ap_channel_done_layer4_out_14 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_14 ^ 1'b1));

assign ap_channel_done_layer4_out_15 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_15 ^ 1'b1));

assign ap_channel_done_layer4_out_16 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_16 ^ 1'b1));

assign ap_channel_done_layer4_out_17 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_17 ^ 1'b1));

assign ap_channel_done_layer4_out_18 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_18 ^ 1'b1));

assign ap_channel_done_layer4_out_19 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_19 ^ 1'b1));

assign ap_channel_done_layer4_out_2 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_2 ^ 1'b1));

assign ap_channel_done_layer4_out_20 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_20 ^ 1'b1));

assign ap_channel_done_layer4_out_21 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_21 ^ 1'b1));

assign ap_channel_done_layer4_out_22 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_22 ^ 1'b1));

assign ap_channel_done_layer4_out_23 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_23 ^ 1'b1));

assign ap_channel_done_layer4_out_24 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_24 ^ 1'b1));

assign ap_channel_done_layer4_out_25 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_25 ^ 1'b1));

assign ap_channel_done_layer4_out_26 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_26 ^ 1'b1));

assign ap_channel_done_layer4_out_27 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_27 ^ 1'b1));

assign ap_channel_done_layer4_out_28 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_28 ^ 1'b1));

assign ap_channel_done_layer4_out_29 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_29 ^ 1'b1));

assign ap_channel_done_layer4_out_3 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_3 ^ 1'b1));

assign ap_channel_done_layer4_out_30 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_30 ^ 1'b1));

assign ap_channel_done_layer4_out_31 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_31 ^ 1'b1));

assign ap_channel_done_layer4_out_4 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_4 ^ 1'b1));

assign ap_channel_done_layer4_out_5 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_5 ^ 1'b1));

assign ap_channel_done_layer4_out_6 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_6 ^ 1'b1));

assign ap_channel_done_layer4_out_7 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_7 ^ 1'b1));

assign ap_channel_done_layer4_out_8 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_8 ^ 1'b1));

assign ap_channel_done_layer4_out_9 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_9 ^ 1'b1));

assign ap_channel_done_layer5_out = ((ap_sync_reg_channel_write_layer5_out ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_1 = ((ap_sync_reg_channel_write_layer5_out_1 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_10 = ((ap_sync_reg_channel_write_layer5_out_10 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_11 = ((ap_sync_reg_channel_write_layer5_out_11 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_12 = ((ap_sync_reg_channel_write_layer5_out_12 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_13 = ((ap_sync_reg_channel_write_layer5_out_13 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_14 = ((ap_sync_reg_channel_write_layer5_out_14 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_15 = ((ap_sync_reg_channel_write_layer5_out_15 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_2 = ((ap_sync_reg_channel_write_layer5_out_2 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_3 = ((ap_sync_reg_channel_write_layer5_out_3 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_4 = ((ap_sync_reg_channel_write_layer5_out_4 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_5 = ((ap_sync_reg_channel_write_layer5_out_5 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_6 = ((ap_sync_reg_channel_write_layer5_out_6 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_7 = ((ap_sync_reg_channel_write_layer5_out_7 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_8 = ((ap_sync_reg_channel_write_layer5_out_8 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer5_out_9 = ((ap_sync_reg_channel_write_layer5_out_9 ^ 1'b1) & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);

assign ap_channel_done_layer7_out = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out ^ 1'b1));

assign ap_channel_done_layer7_out_1 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_1 ^ 1'b1));

assign ap_channel_done_layer7_out_10 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_10 ^ 1'b1));

assign ap_channel_done_layer7_out_11 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_11 ^ 1'b1));

assign ap_channel_done_layer7_out_12 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_12 ^ 1'b1));

assign ap_channel_done_layer7_out_13 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_13 ^ 1'b1));

assign ap_channel_done_layer7_out_14 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_14 ^ 1'b1));

assign ap_channel_done_layer7_out_15 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_15 ^ 1'b1));

assign ap_channel_done_layer7_out_2 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_2 ^ 1'b1));

assign ap_channel_done_layer7_out_3 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_3 ^ 1'b1));

assign ap_channel_done_layer7_out_4 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_4 ^ 1'b1));

assign ap_channel_done_layer7_out_5 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_5 ^ 1'b1));

assign ap_channel_done_layer7_out_6 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_6 ^ 1'b1));

assign ap_channel_done_layer7_out_7 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_7 ^ 1'b1));

assign ap_channel_done_layer7_out_8 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_8 ^ 1'b1));

assign ap_channel_done_layer7_out_9 = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_9 ^ 1'b1));

assign ap_done = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done;

assign ap_idle = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle & (layer7_out_15_empty_n ^ 1'b1) & (layer7_out_14_empty_n ^ 1'b1) & (layer7_out_13_empty_n ^ 1'b1) & (layer7_out_12_empty_n ^ 1'b1) & (layer7_out_11_empty_n ^ 1'b1) & (layer7_out_10_empty_n ^ 1'b1) & (layer7_out_9_empty_n ^ 1'b1) & (layer7_out_8_empty_n ^ 1'b1) & (layer7_out_7_empty_n ^ 1'b1) & (layer7_out_6_empty_n ^ 1'b1) & (layer7_out_5_empty_n ^ 1'b1) & (layer7_out_4_empty_n ^ 1'b1) & (layer7_out_3_empty_n ^ 1'b1) & (layer7_out_2_empty_n ^ 1'b1) & (layer7_out_1_empty_n ^ 1'b1) & (layer7_out_empty_n ^ 1'b1) & (layer5_out_15_empty_n ^ 1'b1) & (layer5_out_14_empty_n ^ 1'b1) & (layer5_out_13_empty_n ^ 1'b1) & (layer5_out_12_empty_n ^ 1'b1) & (layer5_out_11_empty_n ^ 1'b1) & (layer5_out_10_empty_n ^ 1'b1) & (layer5_out_9_empty_n ^ 1'b1) & (layer5_out_8_empty_n ^ 1'b1) & (layer5_out_7_empty_n ^ 1'b1) & (layer5_out_6_empty_n ^ 1'b1) & (layer5_out_5_empty_n ^ 1'b1) & (layer5_out_4_empty_n 
    ^ 1'b1) & (layer5_out_3_empty_n ^ 1'b1) & (layer5_out_2_empty_n ^ 1'b1) & (layer5_out_1_empty_n ^ 1'b1) & (layer5_out_empty_n ^ 1'b1) & (layer4_out_31_empty_n ^ 1'b1) & (layer4_out_30_empty_n ^ 1'b1) & (layer4_out_29_empty_n ^ 1'b1) & (layer4_out_28_empty_n ^ 1'b1) & (layer4_out_27_empty_n ^ 1'b1) & (layer4_out_26_empty_n ^ 1'b1) & (layer4_out_25_empty_n ^ 1'b1) & (layer4_out_24_empty_n ^ 1'b1) & (layer4_out_23_empty_n ^ 1'b1) & (layer4_out_22_empty_n ^ 1'b1) & (layer4_out_21_empty_n ^ 1'b1) & (layer4_out_20_empty_n ^ 1'b1) & (layer4_out_19_empty_n ^ 1'b1) & (layer4_out_18_empty_n ^ 1'b1) & (layer4_out_17_empty_n ^ 1'b1) & (layer4_out_16_empty_n ^ 1'b1) & (layer4_out_15_empty_n ^ 1'b1) & (layer4_out_14_empty_n ^ 1'b1) & (layer4_out_13_empty_n ^ 1'b1) & (layer4_out_12_empty_n ^ 1'b1) & (layer4_out_11_empty_n ^ 1'b1) & (layer4_out_10_empty_n ^ 1'b1) & (layer4_out_9_empty_n ^ 1'b1) & (layer4_out_8_empty_n ^ 1'b1) & (layer4_out_7_empty_n ^ 1'b1) & (layer4_out_6_empty_n ^ 1'b1) & (layer4_out_5_empty_n ^ 1'b1) & (layer4_out_4_empty_n 
    ^ 1'b1) & (layer4_out_3_empty_n ^ 1'b1) & (layer4_out_2_empty_n ^ 1'b1) & (layer4_out_1_empty_n ^ 1'b1) & (layer4_out_empty_n ^ 1'b1) & (layer2_out_31_empty_n ^ 1'b1) & (layer2_out_30_empty_n ^ 1'b1) & (layer2_out_29_empty_n ^ 1'b1) & (layer2_out_28_empty_n ^ 1'b1) & (layer2_out_27_empty_n ^ 1'b1) & (layer2_out_26_empty_n ^ 1'b1) & (layer2_out_25_empty_n ^ 1'b1) & (layer2_out_24_empty_n ^ 1'b1) & (layer2_out_23_empty_n ^ 1'b1) & (layer2_out_22_empty_n ^ 1'b1) & (layer2_out_21_empty_n ^ 1'b1) & (layer2_out_20_empty_n ^ 1'b1) & (layer2_out_19_empty_n ^ 1'b1) & (layer2_out_18_empty_n ^ 1'b1) & (layer2_out_17_empty_n ^ 1'b1) & (layer2_out_16_empty_n ^ 1'b1) & (layer2_out_15_empty_n ^ 1'b1) & (layer2_out_14_empty_n ^ 1'b1) & (layer2_out_13_empty_n ^ 1'b1) & (layer2_out_12_empty_n ^ 1'b1) & (layer2_out_11_empty_n ^ 1'b1) & (layer2_out_10_empty_n ^ 1'b1) & (layer2_out_9_empty_n ^ 1'b1) & (layer2_out_8_empty_n ^ 1'b1) & (layer2_out_7_empty_n ^ 1'b1) & (layer2_out_6_empty_n ^ 1'b1) & (layer2_out_5_empty_n ^ 1'b1) & (layer2_out_4_empty_n 
    ^ 1'b1) & (layer2_out_3_empty_n ^ 1'b1) & (layer2_out_2_empty_n ^ 1'b1) & (layer2_out_1_empty_n ^ 1'b1) & (layer2_out_empty_n ^ 1'b1) & dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle);

assign ap_ready = dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready;

assign ap_sync_channel_write_layer2_out = ((layer2_out_full_n & ap_channel_done_layer2_out) | ap_sync_reg_channel_write_layer2_out);

assign ap_sync_channel_write_layer2_out_1 = ((layer2_out_1_full_n & ap_channel_done_layer2_out_1) | ap_sync_reg_channel_write_layer2_out_1);

assign ap_sync_channel_write_layer2_out_10 = ((layer2_out_10_full_n & ap_channel_done_layer2_out_10) | ap_sync_reg_channel_write_layer2_out_10);

assign ap_sync_channel_write_layer2_out_11 = ((layer2_out_11_full_n & ap_channel_done_layer2_out_11) | ap_sync_reg_channel_write_layer2_out_11);

assign ap_sync_channel_write_layer2_out_12 = ((layer2_out_12_full_n & ap_channel_done_layer2_out_12) | ap_sync_reg_channel_write_layer2_out_12);

assign ap_sync_channel_write_layer2_out_13 = ((layer2_out_13_full_n & ap_channel_done_layer2_out_13) | ap_sync_reg_channel_write_layer2_out_13);

assign ap_sync_channel_write_layer2_out_14 = ((layer2_out_14_full_n & ap_channel_done_layer2_out_14) | ap_sync_reg_channel_write_layer2_out_14);

assign ap_sync_channel_write_layer2_out_15 = ((layer2_out_15_full_n & ap_channel_done_layer2_out_15) | ap_sync_reg_channel_write_layer2_out_15);

assign ap_sync_channel_write_layer2_out_16 = ((layer2_out_16_full_n & ap_channel_done_layer2_out_16) | ap_sync_reg_channel_write_layer2_out_16);

assign ap_sync_channel_write_layer2_out_17 = ((layer2_out_17_full_n & ap_channel_done_layer2_out_17) | ap_sync_reg_channel_write_layer2_out_17);

assign ap_sync_channel_write_layer2_out_18 = ((layer2_out_18_full_n & ap_channel_done_layer2_out_18) | ap_sync_reg_channel_write_layer2_out_18);

assign ap_sync_channel_write_layer2_out_19 = ((layer2_out_19_full_n & ap_channel_done_layer2_out_19) | ap_sync_reg_channel_write_layer2_out_19);

assign ap_sync_channel_write_layer2_out_2 = ((layer2_out_2_full_n & ap_channel_done_layer2_out_2) | ap_sync_reg_channel_write_layer2_out_2);

assign ap_sync_channel_write_layer2_out_20 = ((layer2_out_20_full_n & ap_channel_done_layer2_out_20) | ap_sync_reg_channel_write_layer2_out_20);

assign ap_sync_channel_write_layer2_out_21 = ((layer2_out_21_full_n & ap_channel_done_layer2_out_21) | ap_sync_reg_channel_write_layer2_out_21);

assign ap_sync_channel_write_layer2_out_22 = ((layer2_out_22_full_n & ap_channel_done_layer2_out_22) | ap_sync_reg_channel_write_layer2_out_22);

assign ap_sync_channel_write_layer2_out_23 = ((layer2_out_23_full_n & ap_channel_done_layer2_out_23) | ap_sync_reg_channel_write_layer2_out_23);

assign ap_sync_channel_write_layer2_out_24 = ((layer2_out_24_full_n & ap_channel_done_layer2_out_24) | ap_sync_reg_channel_write_layer2_out_24);

assign ap_sync_channel_write_layer2_out_25 = ((layer2_out_25_full_n & ap_channel_done_layer2_out_25) | ap_sync_reg_channel_write_layer2_out_25);

assign ap_sync_channel_write_layer2_out_26 = ((layer2_out_26_full_n & ap_channel_done_layer2_out_26) | ap_sync_reg_channel_write_layer2_out_26);

assign ap_sync_channel_write_layer2_out_27 = ((layer2_out_27_full_n & ap_channel_done_layer2_out_27) | ap_sync_reg_channel_write_layer2_out_27);

assign ap_sync_channel_write_layer2_out_28 = ((layer2_out_28_full_n & ap_channel_done_layer2_out_28) | ap_sync_reg_channel_write_layer2_out_28);

assign ap_sync_channel_write_layer2_out_29 = ((layer2_out_29_full_n & ap_channel_done_layer2_out_29) | ap_sync_reg_channel_write_layer2_out_29);

assign ap_sync_channel_write_layer2_out_3 = ((layer2_out_3_full_n & ap_channel_done_layer2_out_3) | ap_sync_reg_channel_write_layer2_out_3);

assign ap_sync_channel_write_layer2_out_30 = ((layer2_out_30_full_n & ap_channel_done_layer2_out_30) | ap_sync_reg_channel_write_layer2_out_30);

assign ap_sync_channel_write_layer2_out_31 = ((layer2_out_31_full_n & ap_channel_done_layer2_out_31) | ap_sync_reg_channel_write_layer2_out_31);

assign ap_sync_channel_write_layer2_out_4 = ((layer2_out_4_full_n & ap_channel_done_layer2_out_4) | ap_sync_reg_channel_write_layer2_out_4);

assign ap_sync_channel_write_layer2_out_5 = ((layer2_out_5_full_n & ap_channel_done_layer2_out_5) | ap_sync_reg_channel_write_layer2_out_5);

assign ap_sync_channel_write_layer2_out_6 = ((layer2_out_6_full_n & ap_channel_done_layer2_out_6) | ap_sync_reg_channel_write_layer2_out_6);

assign ap_sync_channel_write_layer2_out_7 = ((layer2_out_7_full_n & ap_channel_done_layer2_out_7) | ap_sync_reg_channel_write_layer2_out_7);

assign ap_sync_channel_write_layer2_out_8 = ((layer2_out_8_full_n & ap_channel_done_layer2_out_8) | ap_sync_reg_channel_write_layer2_out_8);

assign ap_sync_channel_write_layer2_out_9 = ((layer2_out_9_full_n & ap_channel_done_layer2_out_9) | ap_sync_reg_channel_write_layer2_out_9);

assign ap_sync_channel_write_layer4_out = ((layer4_out_full_n & ap_channel_done_layer4_out) | ap_sync_reg_channel_write_layer4_out);

assign ap_sync_channel_write_layer4_out_1 = ((layer4_out_1_full_n & ap_channel_done_layer4_out_1) | ap_sync_reg_channel_write_layer4_out_1);

assign ap_sync_channel_write_layer4_out_10 = ((layer4_out_10_full_n & ap_channel_done_layer4_out_10) | ap_sync_reg_channel_write_layer4_out_10);

assign ap_sync_channel_write_layer4_out_11 = ((layer4_out_11_full_n & ap_channel_done_layer4_out_11) | ap_sync_reg_channel_write_layer4_out_11);

assign ap_sync_channel_write_layer4_out_12 = ((layer4_out_12_full_n & ap_channel_done_layer4_out_12) | ap_sync_reg_channel_write_layer4_out_12);

assign ap_sync_channel_write_layer4_out_13 = ((layer4_out_13_full_n & ap_channel_done_layer4_out_13) | ap_sync_reg_channel_write_layer4_out_13);

assign ap_sync_channel_write_layer4_out_14 = ((layer4_out_14_full_n & ap_channel_done_layer4_out_14) | ap_sync_reg_channel_write_layer4_out_14);

assign ap_sync_channel_write_layer4_out_15 = ((layer4_out_15_full_n & ap_channel_done_layer4_out_15) | ap_sync_reg_channel_write_layer4_out_15);

assign ap_sync_channel_write_layer4_out_16 = ((layer4_out_16_full_n & ap_channel_done_layer4_out_16) | ap_sync_reg_channel_write_layer4_out_16);

assign ap_sync_channel_write_layer4_out_17 = ((layer4_out_17_full_n & ap_channel_done_layer4_out_17) | ap_sync_reg_channel_write_layer4_out_17);

assign ap_sync_channel_write_layer4_out_18 = ((layer4_out_18_full_n & ap_channel_done_layer4_out_18) | ap_sync_reg_channel_write_layer4_out_18);

assign ap_sync_channel_write_layer4_out_19 = ((layer4_out_19_full_n & ap_channel_done_layer4_out_19) | ap_sync_reg_channel_write_layer4_out_19);

assign ap_sync_channel_write_layer4_out_2 = ((layer4_out_2_full_n & ap_channel_done_layer4_out_2) | ap_sync_reg_channel_write_layer4_out_2);

assign ap_sync_channel_write_layer4_out_20 = ((layer4_out_20_full_n & ap_channel_done_layer4_out_20) | ap_sync_reg_channel_write_layer4_out_20);

assign ap_sync_channel_write_layer4_out_21 = ((layer4_out_21_full_n & ap_channel_done_layer4_out_21) | ap_sync_reg_channel_write_layer4_out_21);

assign ap_sync_channel_write_layer4_out_22 = ((layer4_out_22_full_n & ap_channel_done_layer4_out_22) | ap_sync_reg_channel_write_layer4_out_22);

assign ap_sync_channel_write_layer4_out_23 = ((layer4_out_23_full_n & ap_channel_done_layer4_out_23) | ap_sync_reg_channel_write_layer4_out_23);

assign ap_sync_channel_write_layer4_out_24 = ((layer4_out_24_full_n & ap_channel_done_layer4_out_24) | ap_sync_reg_channel_write_layer4_out_24);

assign ap_sync_channel_write_layer4_out_25 = ((layer4_out_25_full_n & ap_channel_done_layer4_out_25) | ap_sync_reg_channel_write_layer4_out_25);

assign ap_sync_channel_write_layer4_out_26 = ((layer4_out_26_full_n & ap_channel_done_layer4_out_26) | ap_sync_reg_channel_write_layer4_out_26);

assign ap_sync_channel_write_layer4_out_27 = ((layer4_out_27_full_n & ap_channel_done_layer4_out_27) | ap_sync_reg_channel_write_layer4_out_27);

assign ap_sync_channel_write_layer4_out_28 = ((layer4_out_28_full_n & ap_channel_done_layer4_out_28) | ap_sync_reg_channel_write_layer4_out_28);

assign ap_sync_channel_write_layer4_out_29 = ((layer4_out_29_full_n & ap_channel_done_layer4_out_29) | ap_sync_reg_channel_write_layer4_out_29);

assign ap_sync_channel_write_layer4_out_3 = ((layer4_out_3_full_n & ap_channel_done_layer4_out_3) | ap_sync_reg_channel_write_layer4_out_3);

assign ap_sync_channel_write_layer4_out_30 = ((layer4_out_30_full_n & ap_channel_done_layer4_out_30) | ap_sync_reg_channel_write_layer4_out_30);

assign ap_sync_channel_write_layer4_out_31 = ((layer4_out_31_full_n & ap_channel_done_layer4_out_31) | ap_sync_reg_channel_write_layer4_out_31);

assign ap_sync_channel_write_layer4_out_4 = ((layer4_out_4_full_n & ap_channel_done_layer4_out_4) | ap_sync_reg_channel_write_layer4_out_4);

assign ap_sync_channel_write_layer4_out_5 = ((layer4_out_5_full_n & ap_channel_done_layer4_out_5) | ap_sync_reg_channel_write_layer4_out_5);

assign ap_sync_channel_write_layer4_out_6 = ((layer4_out_6_full_n & ap_channel_done_layer4_out_6) | ap_sync_reg_channel_write_layer4_out_6);

assign ap_sync_channel_write_layer4_out_7 = ((layer4_out_7_full_n & ap_channel_done_layer4_out_7) | ap_sync_reg_channel_write_layer4_out_7);

assign ap_sync_channel_write_layer4_out_8 = ((layer4_out_8_full_n & ap_channel_done_layer4_out_8) | ap_sync_reg_channel_write_layer4_out_8);

assign ap_sync_channel_write_layer4_out_9 = ((layer4_out_9_full_n & ap_channel_done_layer4_out_9) | ap_sync_reg_channel_write_layer4_out_9);

assign ap_sync_channel_write_layer5_out = ((layer5_out_full_n & ap_channel_done_layer5_out) | ap_sync_reg_channel_write_layer5_out);

assign ap_sync_channel_write_layer5_out_1 = ((layer5_out_1_full_n & ap_channel_done_layer5_out_1) | ap_sync_reg_channel_write_layer5_out_1);

assign ap_sync_channel_write_layer5_out_10 = ((layer5_out_10_full_n & ap_channel_done_layer5_out_10) | ap_sync_reg_channel_write_layer5_out_10);

assign ap_sync_channel_write_layer5_out_11 = ((layer5_out_11_full_n & ap_channel_done_layer5_out_11) | ap_sync_reg_channel_write_layer5_out_11);

assign ap_sync_channel_write_layer5_out_12 = ((layer5_out_12_full_n & ap_channel_done_layer5_out_12) | ap_sync_reg_channel_write_layer5_out_12);

assign ap_sync_channel_write_layer5_out_13 = ((layer5_out_13_full_n & ap_channel_done_layer5_out_13) | ap_sync_reg_channel_write_layer5_out_13);

assign ap_sync_channel_write_layer5_out_14 = ((layer5_out_14_full_n & ap_channel_done_layer5_out_14) | ap_sync_reg_channel_write_layer5_out_14);

assign ap_sync_channel_write_layer5_out_15 = ((layer5_out_15_full_n & ap_channel_done_layer5_out_15) | ap_sync_reg_channel_write_layer5_out_15);

assign ap_sync_channel_write_layer5_out_2 = ((layer5_out_2_full_n & ap_channel_done_layer5_out_2) | ap_sync_reg_channel_write_layer5_out_2);

assign ap_sync_channel_write_layer5_out_3 = ((layer5_out_3_full_n & ap_channel_done_layer5_out_3) | ap_sync_reg_channel_write_layer5_out_3);

assign ap_sync_channel_write_layer5_out_4 = ((layer5_out_4_full_n & ap_channel_done_layer5_out_4) | ap_sync_reg_channel_write_layer5_out_4);

assign ap_sync_channel_write_layer5_out_5 = ((layer5_out_5_full_n & ap_channel_done_layer5_out_5) | ap_sync_reg_channel_write_layer5_out_5);

assign ap_sync_channel_write_layer5_out_6 = ((layer5_out_6_full_n & ap_channel_done_layer5_out_6) | ap_sync_reg_channel_write_layer5_out_6);

assign ap_sync_channel_write_layer5_out_7 = ((layer5_out_7_full_n & ap_channel_done_layer5_out_7) | ap_sync_reg_channel_write_layer5_out_7);

assign ap_sync_channel_write_layer5_out_8 = ((layer5_out_8_full_n & ap_channel_done_layer5_out_8) | ap_sync_reg_channel_write_layer5_out_8);

assign ap_sync_channel_write_layer5_out_9 = ((layer5_out_9_full_n & ap_channel_done_layer5_out_9) | ap_sync_reg_channel_write_layer5_out_9);

assign ap_sync_channel_write_layer7_out = ((layer7_out_full_n & ap_channel_done_layer7_out) | ap_sync_reg_channel_write_layer7_out);

assign ap_sync_channel_write_layer7_out_1 = ((layer7_out_1_full_n & ap_channel_done_layer7_out_1) | ap_sync_reg_channel_write_layer7_out_1);

assign ap_sync_channel_write_layer7_out_10 = ((layer7_out_10_full_n & ap_channel_done_layer7_out_10) | ap_sync_reg_channel_write_layer7_out_10);

assign ap_sync_channel_write_layer7_out_11 = ((layer7_out_11_full_n & ap_channel_done_layer7_out_11) | ap_sync_reg_channel_write_layer7_out_11);

assign ap_sync_channel_write_layer7_out_12 = ((layer7_out_12_full_n & ap_channel_done_layer7_out_12) | ap_sync_reg_channel_write_layer7_out_12);

assign ap_sync_channel_write_layer7_out_13 = ((layer7_out_13_full_n & ap_channel_done_layer7_out_13) | ap_sync_reg_channel_write_layer7_out_13);

assign ap_sync_channel_write_layer7_out_14 = ((layer7_out_14_full_n & ap_channel_done_layer7_out_14) | ap_sync_reg_channel_write_layer7_out_14);

assign ap_sync_channel_write_layer7_out_15 = ((layer7_out_15_full_n & ap_channel_done_layer7_out_15) | ap_sync_reg_channel_write_layer7_out_15);

assign ap_sync_channel_write_layer7_out_2 = ((layer7_out_2_full_n & ap_channel_done_layer7_out_2) | ap_sync_reg_channel_write_layer7_out_2);

assign ap_sync_channel_write_layer7_out_3 = ((layer7_out_3_full_n & ap_channel_done_layer7_out_3) | ap_sync_reg_channel_write_layer7_out_3);

assign ap_sync_channel_write_layer7_out_4 = ((layer7_out_4_full_n & ap_channel_done_layer7_out_4) | ap_sync_reg_channel_write_layer7_out_4);

assign ap_sync_channel_write_layer7_out_5 = ((layer7_out_5_full_n & ap_channel_done_layer7_out_5) | ap_sync_reg_channel_write_layer7_out_5);

assign ap_sync_channel_write_layer7_out_6 = ((layer7_out_6_full_n & ap_channel_done_layer7_out_6) | ap_sync_reg_channel_write_layer7_out_6);

assign ap_sync_channel_write_layer7_out_7 = ((layer7_out_7_full_n & ap_channel_done_layer7_out_7) | ap_sync_reg_channel_write_layer7_out_7);

assign ap_sync_channel_write_layer7_out_8 = ((layer7_out_8_full_n & ap_channel_done_layer7_out_8) | ap_sync_reg_channel_write_layer7_out_8);

assign ap_sync_channel_write_layer7_out_9 = ((layer7_out_9_full_n & ap_channel_done_layer7_out_9) | ap_sync_reg_channel_write_layer7_out_9);

assign dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue = (ap_sync_channel_write_layer5_out_9 & ap_sync_channel_write_layer5_out_8 & ap_sync_channel_write_layer5_out_7 & ap_sync_channel_write_layer5_out_6 & ap_sync_channel_write_layer5_out_5 & ap_sync_channel_write_layer5_out_4 & ap_sync_channel_write_layer5_out_3 & ap_sync_channel_write_layer5_out_2 & ap_sync_channel_write_layer5_out_15 & ap_sync_channel_write_layer5_out_14 & ap_sync_channel_write_layer5_out_13 & ap_sync_channel_write_layer5_out_12 & ap_sync_channel_write_layer5_out_11 & ap_sync_channel_write_layer5_out_10 & ap_sync_channel_write_layer5_out_1 & ap_sync_channel_write_layer5_out);

assign dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start = (layer4_out_empty_n & layer4_out_9_empty_n & layer4_out_8_empty_n & layer4_out_7_empty_n & layer4_out_6_empty_n & layer4_out_5_empty_n & layer4_out_4_empty_n & layer4_out_3_empty_n & layer4_out_31_empty_n & layer4_out_30_empty_n & layer4_out_2_empty_n & layer4_out_29_empty_n & layer4_out_28_empty_n & layer4_out_27_empty_n & layer4_out_26_empty_n & layer4_out_25_empty_n & layer4_out_24_empty_n & layer4_out_23_empty_n & layer4_out_22_empty_n & layer4_out_21_empty_n & layer4_out_20_empty_n & layer4_out_1_empty_n & layer4_out_19_empty_n & layer4_out_18_empty_n & layer4_out_17_empty_n & layer4_out_16_empty_n & layer4_out_15_empty_n & layer4_out_14_empty_n & layer4_out_13_empty_n & layer4_out_12_empty_n & layer4_out_11_empty_n & layer4_out_10_empty_n);

assign dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue = 1'b1;

assign dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start = (layer7_out_empty_n & layer7_out_9_empty_n & layer7_out_8_empty_n & layer7_out_7_empty_n & layer7_out_6_empty_n & layer7_out_5_empty_n & layer7_out_4_empty_n & layer7_out_3_empty_n & layer7_out_2_empty_n & layer7_out_1_empty_n & layer7_out_15_empty_n & layer7_out_14_empty_n & layer7_out_13_empty_n & layer7_out_12_empty_n & layer7_out_11_empty_n & layer7_out_10_empty_n);

assign dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue = (ap_sync_channel_write_layer2_out_9 & ap_sync_channel_write_layer2_out_8 & ap_sync_channel_write_layer2_out_7 & ap_sync_channel_write_layer2_out_6 & ap_sync_channel_write_layer2_out_5 & ap_sync_channel_write_layer2_out_4 & ap_sync_channel_write_layer2_out_31 & ap_sync_channel_write_layer2_out_30 & ap_sync_channel_write_layer2_out_3 & ap_sync_channel_write_layer2_out_29 & ap_sync_channel_write_layer2_out_28 & ap_sync_channel_write_layer2_out_27 & ap_sync_channel_write_layer2_out_26 & ap_sync_channel_write_layer2_out_25 & ap_sync_channel_write_layer2_out_24 & ap_sync_channel_write_layer2_out_23 & ap_sync_channel_write_layer2_out_22 & ap_sync_channel_write_layer2_out_21 & ap_sync_channel_write_layer2_out_20 & ap_sync_channel_write_layer2_out_2 & ap_sync_channel_write_layer2_out_19 & ap_sync_channel_write_layer2_out_18 & ap_sync_channel_write_layer2_out_17 & ap_sync_channel_write_layer2_out_16 & ap_sync_channel_write_layer2_out_15 & ap_sync_channel_write_layer2_out_14 & ap_sync_channel_write_layer2_out_13 & ap_sync_channel_write_layer2_out_12 
    & ap_sync_channel_write_layer2_out_11 & ap_sync_channel_write_layer2_out_10 & ap_sync_channel_write_layer2_out_1 & ap_sync_channel_write_layer2_out);

assign dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start = ap_start;

assign layer8_out_0 = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_0;

assign layer8_out_0_ap_vld = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_0_ap_vld;

assign layer8_out_1 = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_1;

assign layer8_out_1_ap_vld = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_1_ap_vld;

assign layer8_out_2 = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_2;

assign layer8_out_2_ap_vld = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_2_ap_vld;

assign relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue = (ap_sync_channel_write_layer4_out_9 & ap_sync_channel_write_layer4_out_8 & ap_sync_channel_write_layer4_out_7 & ap_sync_channel_write_layer4_out_6 & ap_sync_channel_write_layer4_out_5 & ap_sync_channel_write_layer4_out_4 & ap_sync_channel_write_layer4_out_31 & ap_sync_channel_write_layer4_out_30 & ap_sync_channel_write_layer4_out_3 & ap_sync_channel_write_layer4_out_29 & ap_sync_channel_write_layer4_out_28 & ap_sync_channel_write_layer4_out_27 & ap_sync_channel_write_layer4_out_26 & ap_sync_channel_write_layer4_out_25 & ap_sync_channel_write_layer4_out_24 & ap_sync_channel_write_layer4_out_23 & ap_sync_channel_write_layer4_out_22 & ap_sync_channel_write_layer4_out_21 & ap_sync_channel_write_layer4_out_20 & ap_sync_channel_write_layer4_out_2 & ap_sync_channel_write_layer4_out_19 & ap_sync_channel_write_layer4_out_18 & ap_sync_channel_write_layer4_out_17 & ap_sync_channel_write_layer4_out_16 & ap_sync_channel_write_layer4_out_15 & ap_sync_channel_write_layer4_out_14 & ap_sync_channel_write_layer4_out_13 & ap_sync_channel_write_layer4_out_12 
    & ap_sync_channel_write_layer4_out_11 & ap_sync_channel_write_layer4_out_10 & ap_sync_channel_write_layer4_out_1 & ap_sync_channel_write_layer4_out);

assign relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start = (layer2_out_empty_n & layer2_out_9_empty_n & layer2_out_8_empty_n & layer2_out_7_empty_n & layer2_out_6_empty_n & layer2_out_5_empty_n & layer2_out_4_empty_n & layer2_out_3_empty_n & layer2_out_31_empty_n & layer2_out_30_empty_n & layer2_out_2_empty_n & layer2_out_29_empty_n & layer2_out_28_empty_n & layer2_out_27_empty_n & layer2_out_26_empty_n & layer2_out_25_empty_n & layer2_out_24_empty_n & layer2_out_23_empty_n & layer2_out_22_empty_n & layer2_out_21_empty_n & layer2_out_20_empty_n & layer2_out_1_empty_n & layer2_out_19_empty_n & layer2_out_18_empty_n & layer2_out_17_empty_n & layer2_out_16_empty_n & layer2_out_15_empty_n & layer2_out_14_empty_n & layer2_out_13_empty_n & layer2_out_12_empty_n & layer2_out_11_empty_n & layer2_out_10_empty_n);

assign relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue = (ap_sync_channel_write_layer7_out_9 & ap_sync_channel_write_layer7_out_8 & ap_sync_channel_write_layer7_out_7 & ap_sync_channel_write_layer7_out_6 & ap_sync_channel_write_layer7_out_5 & ap_sync_channel_write_layer7_out_4 & ap_sync_channel_write_layer7_out_3 & ap_sync_channel_write_layer7_out_2 & ap_sync_channel_write_layer7_out_15 & ap_sync_channel_write_layer7_out_14 & ap_sync_channel_write_layer7_out_13 & ap_sync_channel_write_layer7_out_12 & ap_sync_channel_write_layer7_out_11 & ap_sync_channel_write_layer7_out_10 & ap_sync_channel_write_layer7_out_1 & ap_sync_channel_write_layer7_out);

assign relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start = (layer5_out_empty_n & layer5_out_9_empty_n & layer5_out_8_empty_n & layer5_out_7_empty_n & layer5_out_6_empty_n & layer5_out_5_empty_n & layer5_out_4_empty_n & layer5_out_3_empty_n & layer5_out_2_empty_n & layer5_out_1_empty_n & layer5_out_15_empty_n & layer5_out_14_empty_n & layer5_out_13_empty_n & layer5_out_12_empty_n & layer5_out_11_empty_n & layer5_out_10_empty_n);

endmodule //myproject
