#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Mar 15 17:56:54 2017
# Process ID: 2420
# Current directory: C:/Users/JoanaConde/Documents/CR/project_aula03_ex31
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5092 C:\Users\JoanaConde\Documents\CR\project_aula03_ex31\project_aula03_ex31.xpr
# Log file: C:/Users/JoanaConde/Documents/CR/project_aula03_ex31/vivado.log
# Journal file: C:/Users/JoanaConde/Documents/CR/project_aula03_ex31\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/JoanaConde/Documents/CR/project_aula03_ex31/project_aula03_ex31.xpr
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
ipx::package_project -root_dir c:/users/joanaconde/documents/cr/project_aula03_ex31/project_aula03_ex31.srcs -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/JoanaConde/Documents/CR/project_aula03_ex31/project_aula03_ex31.srcs
open_project C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.xpr
open_bd_design {C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.srcs/sources_1/bd/design_31/design_31.bd}
report_ip_status -name ip_status 
update_ip_catalog -rebuild
open_bd_design {C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.srcs/sources_1/bd/design_31/design_31.bd}
delete_bd_objs [get_bd_nets sw_1] [get_bd_nets MaxOnesCons_0_binary] [get_bd_nets MaxOnesCons_0_led] [get_bd_cells MaxOnesCons_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MaxOnesCons:1.0 MaxOnesCons_0
endgroup
set_property location {1 227 194} [get_bd_cells MaxOnesCons_0]
connect_bd_net [get_bd_ports sw] [get_bd_pins MaxOnesCons_0/sw]
connect_bd_net [get_bd_ports btnC] [get_bd_pins MaxOnesCons_0/btnC]
connect_bd_net [get_bd_ports clk] [get_bd_pins MaxOnesCons_0/clk]
connect_bd_net [get_bd_pins MaxOnesCons_0/binary] [get_bd_pins BinToBCD16_0/binary]
make_wrapper -files [get_files C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.srcs/sources_1/bd/design_31/design_31.bd] -top
generate_target all [get_files  C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.srcs/sources_1/bd/design_31/design_31.bd]
catch { config_ip_cache -export [get_ips -all design_31_MaxOnesCons_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.srcs/sources_1/bd/design_31/design_31.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.srcs/sources_1/bd/design_31/design_31.bd]
launch_runs -jobs 2 design_31_MaxOnesCons_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.srcs/sources_1/bd/design_31/design_31.bd] -directory C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.ip_user_files -ipstatic_source_dir C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.cache/compile_simlib/modelsim} {questa=C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.cache/compile_simlib/questa} {riviera=C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.cache/compile_simlib/riviera} {activehdl=C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
create_project project_aula05_ex35 C:/Users/JoanaConde/Documents/CR/project_aula05_ex35 -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
file mkdir C:/Users/JoanaConde/Documents/CR/project_aula05_ex35/project_aula05_ex35.srcs/constrs_1/new
close [ open C:/Users/JoanaConde/Documents/CR/project_aula05_ex35/project_aula05_ex35.srcs/constrs_1/new/SDK_const.xdc w ]
add_files -fileset constrs_1 C:/Users/JoanaConde/Documents/CR/project_aula05_ex35/project_aula05_ex35.srcs/constrs_1/new/SDK_const.xdc
current_project project_ex31
open_bd_design {C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.srcs/sources_1/bd/design_31/design_31.bd}
open_bd_design {C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.srcs/sources_1/bd/design_31/design_31.bd}
open_hw
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274674834A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274674834A]
open_hw_target
set_property PROGRAM.FILE {C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.runs/impl_1/design_31_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
current_project project_aula05_ex35
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/JoanaConde/Documents/CR/project_ex31/project_ex31.runs/impl_1/design_31_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project project_ex31
close_project
current_project project_aula03_ex31
close_project
file mkdir C:/Users/JoanaConde/Documents/CR/project_aula05_ex35/project_aula05_ex35.srcs/sources_1/new
close [ open C:/Users/JoanaConde/Documents/CR/project_aula05_ex35/project_aula05_ex35.srcs/sources_1/new/select_Op.vhd w ]
add_files C:/Users/JoanaConde/Documents/CR/project_aula05_ex35/project_aula05_ex35.srcs/sources_1/new/select_Op.vhd
ipx::package_project -root_dir c:/users/joanaconde/documents/cr/project_aula05_ex35/project_aula05_ex35.srcs -vendor xilinx.com -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/joanaconde/documents/cr/project_aula05_ex35/project_aula05_ex35.srcs [current_project]
update_ip_catalog
create_project project_ex35 C:/Users/JoanaConde/Documents/CR/project_ex35 -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
current_project project_aula05_ex35
current_project project_ex35
file mkdir C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.srcs/constrs_1
file mkdir C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.srcs/constrs_1/new
close [ open C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.srcs/constrs_1/new/SDK_const.xdc w ]
add_files -fileset constrs_1 C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.srcs/constrs_1/new/SDK_const.xdc
set_property  ip_repo_paths  C:/Users/JoanaConde/Documents/CR/project_aula05_ex35 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/JoanaConde/Documents/CR/project_aula05_ex35 C:/Users/JoanaConde/Documents/CR_Repositório/Repository} [current_project]
update_ip_catalog
create_bd_design "design_ex35"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:select_Op:1.0 select_Op_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
set_property location {0.5 26 -54} [get_bd_cells blk_mem_gen_0]
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {65536} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortA_Output_of_Memory_Core {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/JoanaConde/Documents/CR/ex35/add.coe} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_0]
endgroup
set_property screensize {155 152} [get_bd_cells blk_mem_gen_0]
set_property screensize {141 68} [get_bd_cells blk_mem_gen_0]
set_property screensize {145 144} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_1
endgroup
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
set_property location {1 53 156} [get_bd_cells blk_mem_gen_2]
delete_bd_objs [get_bd_cells blk_mem_gen_1]
set_property location {1 25 66} [get_bd_cells blk_mem_gen_2]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
set_property location {1 26 154} [get_bd_cells blk_mem_gen_2]
set_property location {1 44 66} [get_bd_cells blk_mem_gen_1]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
set_property location {1 53 237} [get_bd_cells blk_mem_gen_3]
set_property location {1 29 270} [get_bd_cells blk_mem_gen_3]
set_property location {1 30 194} [get_bd_cells blk_mem_gen_2]
set_property location {1 31 283} [get_bd_cells blk_mem_gen_2]
set_property location {1 22 121} [get_bd_cells blk_mem_gen_1]
delete_bd_objs [get_bd_cells blk_mem_gen_1]
delete_bd_objs [get_bd_cells blk_mem_gen_2]
delete_bd_objs [get_bd_cells blk_mem_gen_3]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_1
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {65536} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/JoanaConde/Documents/CR/ex35/mul.coe} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_1]
endgroup
copy_bd_objs /  [get_bd_cells {blk_mem_gen_1}]
set_property -dict [list CONFIG.Coe_File {../../../../../ex35/div.coe}] [get_bd_cells blk_mem_gen_1]
save_bd_design
set_property location {1 29 324} [get_bd_cells blk_mem_gen_1]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
set_property location {1 34 247} [get_bd_cells blk_mem_gen_1]
set_property location {1 30 527} [get_bd_cells blk_mem_gen_3]
set_property -dict [list CONFIG.Coe_File {../../../../../ex35/div.coe}] [get_bd_cells blk_mem_gen_3]
set_property -dict [list CONFIG.Coe_File {../../../../../ex35/sub.coe}] [get_bd_cells blk_mem_gen_4]
create_bd_port -dir I -from 15 -to 0 sw
set_property location {-142 40} [get_bd_ports sw]
create_bd_port -dir I -type clk clk
create_bd_port -dir I btnC
create_bd_port -dir I btnD
create_bd_port -dir I btnL
create_bd_port -dir I btnR
delete_bd_objs [get_bd_cells blk_mem_gen_2]
create_bd_port -dir O an
create_bd_port -dir O -from 6 -to 0 seg
delete_bd_objs [get_bd_ports an]
create_bd_port -dir O -from 31 -to 0 an
delete_bd_objs [get_bd_ports an]
create_bd_port -dir O -from 7 -to 0 an
set_property -dict [list CONFIG.Coe_File {C:/Users/JoanaConde/Documents/CR/ex35/sub.coe}] [get_bd_cells blk_mem_gen_4]
set_property -dict [list CONFIG.Coe_File {C:/Users/JoanaConde/Documents/CR/ex35/div.coe}] [get_bd_cells blk_mem_gen_3]
connect_bd_net [get_bd_ports sw] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_ports sw] [get_bd_pins blk_mem_gen_4/addra]
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_4/clka]
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_0/clka]
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_1/clka]
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_3/clka]
connect_bd_net [get_bd_ports sw] [get_bd_pins blk_mem_gen_1/addra]
connect_bd_net [get_bd_ports sw] [get_bd_pins blk_mem_gen_3/addra]
connect_bd_net [get_bd_ports btnD] [get_bd_pins select_Op_0/btnD]
connect_bd_net [get_bd_ports btnL] [get_bd_pins select_Op_0/btnL]
connect_bd_net [get_bd_ports btnR] [get_bd_pins select_Op_0/btnR]
connect_bd_net [get_bd_ports btnC] [get_bd_pins select_Op_0/btnC]
connect_bd_net [get_bd_pins blk_mem_gen_4/douta] [get_bd_pins select_Op_0/romSub]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins select_Op_0/romAdd]
connect_bd_net [get_bd_pins blk_mem_gen_1/douta] [get_bd_pins select_Op_0/romMul]
connect_bd_net [get_bd_pins blk_mem_gen_3/douta] [get_bd_pins select_Op_0/romDiv]
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:BinToBCD16:1.0 BinToBCD16_0
endgroup
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:EightDispControl:1.0 EightDispControl_0
endgroup
set_property location {3.5 771 163} [get_bd_cells EightDispControl_0]
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDispControl_0/select_display]
delete_bd_objs [get_bd_nets EightDispControl_0_select_display]
connect_bd_net [get_bd_ports an] [get_bd_pins EightDispControl_0/select_display]
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDispControl_0/segments]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD0] [get_bd_pins EightDispControl_0/rightR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD1] [get_bd_pins EightDispControl_0/near_rightR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD2] [get_bd_pins EightDispControl_0/near_leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD3] [get_bd_pins EightDispControl_0/leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD4] [get_bd_pins EightDispControl_0/rightL]
connect_bd_net [get_bd_ports clk] [get_bd_pins BinToBCD16_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins EightDispControl_0/clk]
connect_bd_net [get_bd_pins select_Op_0/output] [get_bd_pins BinToBCD16_0/binary]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins EightDispControl_0/near_rightL]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {4} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins EightDispControl_0/near_leftL]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins EightDispControl_0/leftL]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {3 333 321} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins BinToBCD16_0/request]
save_bd_design
create_bd_port -dir I btnU
connect_bd_net [get_bd_ports btnU] [get_bd_pins BinToBCD16_0/reset]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
copy_bd_objs /  [get_bd_cells {xlconstant_2}]
copy_bd_objs /  [get_bd_cells {xlconstant_2}]
copy_bd_objs /  [get_bd_cells {xlconstant_2}]
delete_bd_objs [get_bd_cells xlconstant_2]
delete_bd_objs [get_bd_cells xlconstant_4]
delete_bd_objs [get_bd_cells xlconstant_5]
set_property location {1 -88 -65} [get_bd_cells xlconstant_3]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins blk_mem_gen_0/ena]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins blk_mem_gen_4/ena]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins blk_mem_gen_3/ena]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins blk_mem_gen_1/ena]
save_bd_design
regenerate_bd_layout
save_bd_design
undo
save_bd_design
make_wrapper -files [get_files C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.srcs/sources_1/bd/design_ex35/design_ex35.bd] -top
add_files -norecurse C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.srcs/sources_1/bd/design_ex35/hdl/design_ex35_wrapper.vhd
current_project project_aula05_ex35
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::package_project -root_dir c:/users/joanaconde/documents/cr/project_aula05_ex35/project_aula05_ex35.srcs -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/joanaconde/documents/cr/project_aula05_ex35/project_aula05_ex35.srcs
current_project project_ex35
update_ip_catalog -rebuild
delete_bd_objs [get_bd_nets btnD_1] [get_bd_nets btnL_1] [get_bd_nets btnR_1] [get_bd_nets blk_mem_gen_0_douta] [get_bd_nets blk_mem_gen_3_douta] [get_bd_nets select_Op_0_output] [get_bd_nets btnC_1] [get_bd_nets blk_mem_gen_4_douta] [get_bd_nets blk_mem_gen_1_douta] [get_bd_cells select_Op_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:select_Op:1.0 select_Op_0
endgroup
set_property location {3 343 134} [get_bd_cells select_Op_0]
connect_bd_net [get_bd_pins select_Op_0/output_n] [get_bd_pins BinToBCD16_0/binary]
set_property location {-221 127} [get_bd_ports btnC]
connect_bd_net [get_bd_ports btnC] [get_bd_pins select_Op_0/btnC]
connect_bd_net [get_bd_ports btnD] [get_bd_pins select_Op_0/btnD]
connect_bd_net [get_bd_ports btnL] [get_bd_pins select_Op_0/btnL]
connect_bd_net [get_bd_ports btnR] [get_bd_pins select_Op_0/btnR]
connect_bd_net [get_bd_pins blk_mem_gen_4/douta] [get_bd_pins select_Op_0/romSub]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins select_Op_0/romAdd]
connect_bd_net [get_bd_pins blk_mem_gen_1/douta] [get_bd_pins select_Op_0/romMul]
connect_bd_net [get_bd_pins blk_mem_gen_3/douta] [get_bd_pins select_Op_0/romDiv]
save_bd_design
make_wrapper -files [get_files C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.srcs/sources_1/bd/design_ex35/design_ex35.bd] -top
set_property synth_checkpoint_mode None [get_files  C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.srcs/sources_1/bd/design_ex35/design_ex35.bd]
generate_target all [get_files  C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.srcs/sources_1/bd/design_ex35/design_ex35.bd]
export_ip_user_files -of_objects [get_files C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.srcs/sources_1/bd/design_ex35/design_ex35.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.srcs/sources_1/bd/design_ex35/design_ex35.bd] -directory C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.ip_user_files -ipstatic_source_dir C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.cache/compile_simlib/modelsim} {questa=C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.cache/compile_simlib/questa} {riviera=C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.cache/compile_simlib/riviera} {activehdl=C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274674834A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274674834A]
open_hw_target
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
current_project project_aula05_ex35
close_project
open_hw
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274674834A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274674834A]
open_hw_target
set_property PROGRAM.FILE {C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.runs/impl_1/design_ex35_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/JoanaConde/Documents/CR/project_ex35/project_ex35.runs/impl_1/design_ex35_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
