Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 18:34:39 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0047        --    0.0482    0.0435    0.0462    0.0017        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0047        --    0.0482    0.0435        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_tap_idcode_reg_reg_12_/CP
                                                                        0.0482 r    0.0482 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_11_/CP
                                                                        0.0482 r    0.0482 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_19_/CP
                                                                        0.0481 r    0.0481 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_17_/CP
                                                                        0.0481 r    0.0481 r        --          --
                                   L   i_img2_jtag_tap_idcode_reg_reg_10_/CP
                                                                        0.0481 r    0.0481 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_0_/CP
                                                                        0.0435 r    0.0435 r        --          --
                                   S   i_img2_jtag_tap_idcode_reg_reg_31_/CP
                                                                        0.0435 r    0.0435 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0436 r    0.0436 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0436 r    0.0436 r        --          --
                                   S   i_img2_jtag_attn_stat_reg_reg_3_/CP
                                                                        0.0436 r    0.0436 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_12_/CP
Latency             : 0.0482
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0059    0.0136    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0141 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0241 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0243 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0015    0.0032    0.0082    0.0325 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0032    0.0001    0.0326 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0063    0.0069    0.0056    0.0381 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0069    0.0002    0.0384 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0295    0.0124    0.0085    0.0469 r
  i_img2_jtag_tap_idcode_reg_reg_12_/CP (DFCNQD1BWP16P90CPDILVT)     0.0127    0.0012    0.0482 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0482


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_11_/CP
Latency             : 0.0482
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0059    0.0136    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0141 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0241 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0243 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0015    0.0032    0.0082    0.0325 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0032    0.0001    0.0326 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0063    0.0069    0.0056    0.0381 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0069    0.0002    0.0384 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0295    0.0124    0.0085    0.0469 r
  i_img2_jtag_tap_idcode_reg_reg_11_/CP (DFCNQD1BWP16P90CPDILVT)     0.0126    0.0012    0.0482 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0482


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_19_/CP
Latency             : 0.0481
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0059    0.0136    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0141 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0241 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0243 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0015    0.0032    0.0082    0.0325 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0032    0.0001    0.0326 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0063    0.0069    0.0056    0.0381 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0069    0.0002    0.0384 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0295    0.0124    0.0085    0.0469 r
  i_img2_jtag_tap_idcode_reg_reg_19_/CP (DFCNQD1BWP16P90CPDILVT)     0.0126    0.0012    0.0481 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0481


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_17_/CP
Latency             : 0.0481
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0059    0.0136    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0141 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0241 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0243 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0015    0.0032    0.0082    0.0325 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0032    0.0001    0.0326 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0063    0.0069    0.0056    0.0381 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0069    0.0002    0.0384 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0295    0.0124    0.0085    0.0469 r
  i_img2_jtag_tap_idcode_reg_reg_17_/CP (DFCNQD1BWP16P90CPDILVT)     0.0127    0.0012    0.0481 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0481


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_10_/CP
Latency             : 0.0481
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0059    0.0136    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0141 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0241 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0243 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0015    0.0032    0.0082    0.0325 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0032    0.0001    0.0326 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0063    0.0069    0.0056    0.0381 f
  ctstcts_inv_808988/I (DCCKND6BWP16P90CPDULVT)                      0.0069    0.0002    0.0384 f
  ctstcts_inv_808988/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0295    0.0124    0.0085    0.0469 r
  i_img2_jtag_tap_idcode_reg_reg_10_/CP (DFCNQD1BWP16P90CPDILVT)     0.0127    0.0012    0.0481 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0481


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_0_/CP
Latency             : 0.0435
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0059    0.0136    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0141 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0241 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0243 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0015    0.0032    0.0082    0.0325 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0032    0.0001    0.0326 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0063    0.0069    0.0056    0.0381 f
  ctstcts_inv_809989/I (CKND2BWP16P90CPDULVT)                        0.0069    0.0002    0.0383 f
  ctstcts_inv_809989/ZN (CKND2BWP16P90CPDULVT)      2      0.0028    0.0055    0.0051    0.0434 r
  i_img2_jtag_tap_idcode_reg_reg_0_/CP (DFSNQD1BWP16P90CPDILVT)      0.0055    0.0001    0.0435 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0435


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_idcode_reg_reg_31_/CP
Latency             : 0.0435
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0059    0.0136    0.0139 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0002    0.0141 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0073    0.0057    0.0099    0.0241 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0243 r
  clk_gate_i_img2_jtag_tap_idcode_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0015    0.0032    0.0082    0.0325 r
  ctstcts_inv_813993/I (CKND2BWP16P90CPDULVT)                        0.0032    0.0001    0.0326 r
  ctstcts_inv_813993/ZN (CKND2BWP16P90CPDULVT)      2      0.0063    0.0069    0.0056    0.0381 f
  ctstcts_inv_809989/I (CKND2BWP16P90CPDULVT)                        0.0069    0.0002    0.0383 f
  ctstcts_inv_809989/ZN (CKND2BWP16P90CPDULVT)      2      0.0028    0.0055    0.0051    0.0434 r
  i_img2_jtag_tap_idcode_reg_reg_31_/CP (DFCNQD1BWP16P90CPD)         0.0055    0.0001    0.0435 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0435


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0436
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0301    0.0002    0.0002 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0033    0.0100    0.0102 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0033    0.0000    0.0103 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0029    0.0078    0.0181 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0029    0.0000    0.0181 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0031    0.0079    0.0260 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0261 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0062    0.0051    0.0312 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0003    0.0315 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0301    0.0174    0.0115    0.0431 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0175    0.0005    0.0436 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0436


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0436
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0059    0.0136    0.0139 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0059    0.0002    0.0141 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0038    0.0070    0.0134    0.0274 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0070    0.0002    0.0276 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0162    0.0177    0.0154    0.0430 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0179    0.0006    0.0436 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0436


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_reg_reg_3_/CP
Latency             : 0.0436
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0521    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0301    0.0002    0.0002 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0033    0.0100    0.0102 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0033    0.0000    0.0103 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0029    0.0078    0.0181 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0029    0.0000    0.0181 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0031    0.0079    0.0260 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0261 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0062    0.0051    0.0312 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0062    0.0003    0.0315 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0301    0.0174    0.0115    0.0431 r
  i_img2_jtag_attn_stat_reg_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)       0.0175    0.0006    0.0436 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0436


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0119        --    0.0814    0.0695    0.0789    0.0041        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0119        --    0.0814    0.0695        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0814 r    0.0814 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP
                                                                        0.0814 r    0.0814 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0814 r    0.0814 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0814 r    0.0814 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP
                                                                        0.0814 r    0.0814 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0695 r    0.0695 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0695 r    0.0695 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0696 r    0.0696 r        --          --
                                   S   i_img2_jtag_attn_stat_reg_reg_1_/CP
                                                                        0.0696 r    0.0696 r        --          --
                                   S   i_img2_jtag_attn_stat_reg_reg_3_/CP
                                                                        0.0696 r    0.0696 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0814
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0089    0.0200    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0013    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0097    0.0155    0.0381 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0103    0.0014    0.0395 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0079    0.0158    0.0553 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0011    0.0564 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0181    0.0093    0.0084    0.0648 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0101    0.0032    0.0680 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0288    0.0146    0.0081    0.0761 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0192    0.0053    0.0814 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0814


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP
Latency             : 0.0814
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0089    0.0200    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0013    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0097    0.0155    0.0381 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0103    0.0014    0.0395 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0079    0.0158    0.0553 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0011    0.0564 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0181    0.0093    0.0084    0.0648 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0101    0.0032    0.0680 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0288    0.0146    0.0081    0.0761 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0193    0.0053    0.0814 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0814


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0814
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0089    0.0200    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0013    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0097    0.0155    0.0381 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0103    0.0014    0.0395 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0079    0.0158    0.0553 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0011    0.0564 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0181    0.0093    0.0084    0.0648 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0101    0.0032    0.0680 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0288    0.0146    0.0081    0.0761 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0192    0.0053    0.0814 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0814


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0814
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0089    0.0200    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0013    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0097    0.0155    0.0381 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0103    0.0014    0.0395 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0079    0.0158    0.0553 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0011    0.0564 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0181    0.0093    0.0084    0.0648 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0101    0.0032    0.0680 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0288    0.0146    0.0081    0.0761 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0192    0.0053    0.0814 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0814


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP
Latency             : 0.0814
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0013    0.0013 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0064    0.0089    0.0200    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0090    0.0013    0.0225 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0097    0.0155    0.0381 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0103    0.0014    0.0395 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0079    0.0158    0.0553 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0080    0.0011    0.0564 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0181    0.0093    0.0084    0.0648 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0101    0.0032    0.0680 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0288    0.0146    0.0081    0.0761 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0192    0.0053    0.0814 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0814


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0695
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0010    0.0010 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0050    0.0149    0.0160 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0000    0.0160 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0125    0.0285 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0286 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0127    0.0414 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0416 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0086    0.0501 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0015    0.0517 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0285    0.0261    0.0149    0.0666 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0276    0.0030    0.0695 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0695


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0695
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0010    0.0010 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0050    0.0149    0.0160 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0000    0.0160 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0125    0.0285 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0286 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0127    0.0414 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0416 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0086    0.0501 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0015    0.0517 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0285    0.0261    0.0149    0.0666 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0276    0.0030    0.0695 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0695


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0696
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0010    0.0010 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0050    0.0149    0.0160 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0000    0.0160 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0125    0.0285 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0286 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0127    0.0414 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0416 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0086    0.0501 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0015    0.0517 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0285    0.0261    0.0149    0.0666 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0278    0.0030    0.0696 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0696


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_reg_reg_1_/CP
Latency             : 0.0696
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0010    0.0010 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0050    0.0149    0.0160 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0000    0.0160 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0125    0.0285 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0286 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0127    0.0414 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0416 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0086    0.0501 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0015    0.0517 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0285    0.0261    0.0149    0.0666 r
  i_img2_jtag_attn_stat_reg_reg_1_/CP (DFSNQD2BWP16P90CPD)           0.0278    0.0030    0.0696 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0696


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_stat_reg_reg_3_/CP
Latency             : 0.0696
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0846    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0010    0.0010 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0050    0.0149    0.0160 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0000    0.0160 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0125    0.0285 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0286 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0127    0.0414 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0416 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0105    0.0086    0.0501 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0106    0.0015    0.0517 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0285    0.0261    0.0149    0.0666 r
  i_img2_jtag_attn_stat_reg_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)       0.0278    0.0031    0.0696 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0696


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0071        --    0.0635    0.0564    0.0616    0.0026        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0071        --    0.0635    0.0564        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0635 r    0.0635 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0635 r    0.0635 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0635 r    0.0635 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP
                                                                        0.0635 r    0.0635 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
                                                                        0.0635 r    0.0635 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0564 r    0.0564 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0564 r    0.0564 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0564 r    0.0564 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
                                                                        0.0564 r    0.0564 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0564 r    0.0564 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0635
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0075    0.0167    0.0175 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0007    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0077    0.0126    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0080    0.0008    0.0315 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0064    0.0124    0.0440 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0064    0.0006    0.0446 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0182    0.0077    0.0068    0.0514 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0017    0.0531 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0295    0.0124    0.0074    0.0604 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0143    0.0031    0.0635 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0635


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0635
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0075    0.0167    0.0175 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0007    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0077    0.0126    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0080    0.0008    0.0315 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0064    0.0124    0.0440 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0064    0.0006    0.0446 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0182    0.0077    0.0068    0.0514 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0017    0.0531 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0295    0.0124    0.0074    0.0604 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0142    0.0031    0.0635 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0635


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0635
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0075    0.0167    0.0175 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0007    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0077    0.0126    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0080    0.0008    0.0315 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0064    0.0124    0.0440 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0064    0.0006    0.0446 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0182    0.0077    0.0068    0.0514 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0017    0.0531 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0295    0.0124    0.0074    0.0604 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0143    0.0031    0.0635 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0635


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP
Latency             : 0.0635
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0075    0.0167    0.0175 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0007    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0077    0.0126    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0080    0.0008    0.0315 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0064    0.0124    0.0440 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0064    0.0006    0.0446 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0182    0.0077    0.0068    0.0514 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0017    0.0531 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0295    0.0124    0.0074    0.0604 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_62_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0143    0.0031    0.0635 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0635


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
Latency             : 0.0635
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0075    0.0167    0.0175 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0075    0.0007    0.0182 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0072    0.0077    0.0126    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0080    0.0008    0.0315 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0058    0.0064    0.0124    0.0440 r
  ctstcts_inv_796976/I (DCCKND8BWP16P90CPDULVT)                      0.0064    0.0006    0.0446 r
  ctstcts_inv_796976/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0182    0.0077    0.0068    0.0514 f
  ctstcts_inv_791971/I (DCCKND8BWP16P90CPDULVT)                      0.0079    0.0017    0.0531 f
  ctstcts_inv_791971/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0295    0.0124    0.0074    0.0604 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0143    0.0030    0.0635 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0635


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0564
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0006    0.0006 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0043    0.0126    0.0132 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0043    0.0000    0.0132 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0040    0.0102    0.0234 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0001    0.0235 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0043    0.0103    0.0338 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0001    0.0339 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0087    0.0071    0.0409 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0087    0.0009    0.0418 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0291    0.0215    0.0130    0.0548 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0221    0.0015    0.0564 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0564


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0564
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0006    0.0006 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0043    0.0126    0.0132 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0043    0.0000    0.0132 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0040    0.0102    0.0234 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0001    0.0235 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0043    0.0103    0.0338 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0001    0.0339 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0087    0.0071    0.0409 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0087    0.0009    0.0418 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0291    0.0215    0.0130    0.0548 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0221    0.0015    0.0564 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0564


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0564
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0075    0.0167    0.0175 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0075    0.0005    0.0180 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0037    0.0093    0.0179    0.0359 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0093    0.0005    0.0364 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0156    0.0216    0.0186    0.0550 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0220    0.0014    0.0564 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0564


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
Latency             : 0.0564
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0007    0.0007 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0065    0.0075    0.0167    0.0175 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0075    0.0005    0.0180 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0037    0.0093    0.0179    0.0359 r
  ctstcto_buf_1190/I (CKBD2BWP16P90CPDULVT)                          0.0093    0.0005    0.0364 r
  ctstcto_buf_1190/Z (CKBD2BWP16P90CPDULVT)        14      0.0156    0.0216    0.0186    0.0550 r
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)    0.0220    0.0014    0.0564 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0564


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0564
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0655    0.0000
  tck (in)                                          2      0.0071    0.0300    0.0000    0.0000 r
  ctstcto_buf_1191/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0006    0.0006 r
  ctstcto_buf_1191/Z (CKBD2BWP16P90CPDULVT)         1      0.0008    0.0043    0.0126    0.0132 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0043    0.0000    0.0132 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0040    0.0102    0.0234 r
  ctstcto_buf_1143/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0001    0.0235 r
  ctstcto_buf_1143/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0043    0.0103    0.0338 r
  ctstcts_inv_8511031/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0001    0.0339 r
  ctstcts_inv_8511031/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0087    0.0071    0.0409 f
  ctstcts_inv_8471027/I (DCCKND4BWP16P90CPDULVT)                     0.0087    0.0009    0.0418 f
  ctstcts_inv_8471027/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0291    0.0215    0.0130    0.0548 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0221    0.0016    0.0564 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0564


1
