module top_module (
	input [2:0] a, 
	output reg [15:0] q
);

	always @(a) begin
		case (a)
			3'b000: q <= 16'b0100_0110_0101_1000;
			3'b001: q <= 16'b1010_1110_1000_0000;
			3'b010: q <= 16'b0010_0111_0011_0100;
			3'b011: q <= 16'b0100_1010_0101_1110;
			3'b100: q <= 16'b0010_0000_1110_1010;
			3'b101: q <= 16'b0111_1100_0110_1110;
			3'b110: q <= 16'b1100_0100_1110_1110;
			3'b111: q <= 16'b0011_0000_0011_1001;
		endcase
	end
endmodule
