#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Mar 12 18:21:46 2019
# Process ID: 976
# Log file: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/vivado.log
# Journal file: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Anna_/Desk****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Mar 12 18:22:04 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 55.125 ; gain = 0.016
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 12 18:22:04 2019...
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 18:22:10 2019...
C:/Xilinx/Vivado/2015.2/data/ip'.oopen_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 629.152 ; gain = 58.535
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 19:46:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 19:46:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 19:47:25 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 19:47:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 19:48:13 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 19:48:13 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 19:50:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 19:50:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 19:52:02 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 19:52:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 19:52:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 19:52:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 19:55:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 19:55:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 19:59:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 19:59:18 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 20:02:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 20:02:43 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 20:05:30 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 20:05:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 20:09:30 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 20:09:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 20:13:30 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 20:13:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 20:16:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 20:16:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 20:18:26 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 20:18:26 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 20:23:49 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 20:23:49 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Mar 12 20:26:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Tue Mar 12 20:27:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Tue Mar 12 20:33:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/synth_1/runme.log
[Tue Mar 12 20:33:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Mar 12 20:35:46 2019] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747979A
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/CPU.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/pc_cpu_modified/final_cpu/project_pipeline/project_pipeline.runs/impl_1/CPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 20:39:46 2019...
