static inline T_1 F_1 ( volatile T_2 T_3 * V_1 , unsigned int V_2 )\r\n{\r\nreturn F_2 ( V_1 + ( V_2 >> 2 ) ) ;\r\n}\r\nstatic inline void F_3 ( volatile T_2 T_3 * V_1 , unsigned int V_2 ,\r\nT_1 V_3 )\r\n{\r\nF_4 ( V_1 + ( V_2 >> 2 ) , V_3 ) ;\r\n}\r\nstatic inline struct V_4 * F_5 ( unsigned int V_5 )\r\n{\r\nreturn F_6 ( V_5 ) ;\r\n}\r\nstatic inline struct V_4 * F_7 ( struct V_6 * V_7 )\r\n{\r\nreturn F_8 ( V_7 ) ;\r\n}\r\nstatic void F_9 ( struct V_6 * V_7 )\r\n{\r\nstruct V_4 * V_4 = F_7 ( V_7 ) ;\r\nunsigned int V_8 = F_10 ( V_7 ) ;\r\nunsigned long V_9 ;\r\nT_1 V_10 ;\r\nF_11 ( & V_11 , V_9 ) ;\r\nV_10 = F_1 ( V_4 -> V_12 , V_13 [ V_8 ] . V_14 ) ;\r\nF_3 ( V_4 -> V_12 , V_13 [ V_8 ] . V_14 ,\r\nV_10 | V_13 [ V_8 ] . V_15 ) ;\r\nF_12 ( & V_11 , V_9 ) ;\r\n}\r\nstatic void F_13 ( struct V_6 * V_7 )\r\n{\r\nstruct V_4 * V_4 = F_7 ( V_7 ) ;\r\nunsigned int V_8 = F_10 ( V_7 ) ;\r\nunsigned long V_9 ;\r\nT_1 V_10 ;\r\nF_11 ( & V_11 , V_9 ) ;\r\nV_10 = F_1 ( V_4 -> V_12 , V_13 [ V_8 ] . V_14 ) ;\r\nF_3 ( V_4 -> V_12 , V_13 [ V_8 ] . V_14 ,\r\nV_10 & ~ V_13 [ V_8 ] . V_15 ) ;\r\nF_14 () ;\r\nF_12 ( & V_11 , V_9 ) ;\r\n}\r\nstatic int F_15 ( struct V_16 * V_17 , struct V_18 * V_19 )\r\n{\r\nreturn V_17 -> V_20 == NULL || V_17 -> V_20 == V_19 ;\r\n}\r\nstatic int F_16 ( struct V_16 * V_17 , unsigned int V_5 ,\r\nT_4 V_21 )\r\n{\r\nstruct V_4 * V_4 = V_17 -> V_22 ;\r\nstruct V_23 * V_24 ;\r\nif ( V_13 [ V_21 ] . V_15 == 0 ) {\r\nF_17 ( V_25 L_1 ) ;\r\nreturn - V_26 ;\r\n}\r\nV_24 = & V_4 -> V_27 ;\r\nF_18 ( V_5 , V_4 ) ;\r\nF_19 ( V_5 , V_28 ) ;\r\nF_20 ( V_5 , V_24 , V_29 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_21 ( struct V_16 * V_17 , struct V_18 * V_30 ,\r\nconst T_1 * V_31 , unsigned int V_32 ,\r\nT_4 * V_33 ,\r\nunsigned int * V_34 )\r\n{\r\n* V_33 = V_31 [ 0 ] ;\r\nif ( V_32 > 1 )\r\n* V_34 = V_31 [ 1 ] ;\r\nelse\r\n* V_34 = V_35 ;\r\nreturn 0 ;\r\n}\r\nunsigned int F_22 ( struct V_4 * V_4 )\r\n{\r\nint V_36 ;\r\nF_23 ( V_4 == NULL ) ;\r\nV_36 = F_1 ( V_4 -> V_12 , V_37 ) >> 26 ;\r\nif ( V_36 == 0 )\r\nreturn V_38 ;\r\nreturn F_24 ( V_4 -> V_39 , V_36 ) ;\r\n}\r\nunsigned int F_25 ( struct V_4 * V_4 )\r\n{\r\nint V_36 ;\r\nF_23 ( V_4 == NULL ) ;\r\nV_36 = F_1 ( V_4 -> V_12 , V_40 ) >> 26 ;\r\nif ( V_36 == 0 )\r\nreturn V_38 ;\r\nreturn F_24 ( V_4 -> V_39 , V_36 ) ;\r\n}\r\nvoid T_5 F_26 ( struct V_18 * V_19 , unsigned int V_9 ,\r\nvoid (* F_27)( unsigned int V_36 , struct V_41 * V_42 ) ,\r\nvoid (* F_28)( unsigned int V_36 , struct V_41 * V_42 ) )\r\n{\r\nstruct V_4 * V_4 ;\r\nstruct V_43 V_44 ;\r\nT_1 V_10 = 0 , V_45 , V_46 = 0 ;\r\nV_45 = F_29 ( V_19 , 0 , & V_44 ) ;\r\nif ( V_45 )\r\nreturn;\r\nV_4 = F_30 ( sizeof( * V_4 ) , V_47 ) ;\r\nif ( V_4 == NULL )\r\nreturn;\r\nV_4 -> V_39 = F_31 ( V_19 , V_48 ,\r\nV_49 , & V_50 , 0 ) ;\r\nif ( V_4 -> V_39 == NULL ) {\r\nF_32 ( V_4 ) ;\r\nreturn;\r\n}\r\nV_4 -> V_12 = F_33 ( V_44 . V_51 , F_34 ( & V_44 ) ) ;\r\nV_4 -> V_39 -> V_22 = V_4 ;\r\nV_4 -> V_27 = V_52 ;\r\nV_4 -> V_53 = F_35 ( V_19 , 0 ) ;\r\nV_4 -> V_54 = F_35 ( V_19 , 1 ) ;\r\nif ( V_4 -> V_54 == V_38 ) {\r\nF_17 ( V_25 L_2 ) ;\r\nF_32 ( V_4 ) ;\r\nreturn;\r\n}\r\nif ( V_9 & V_55 )\r\nV_10 |= V_56 ;\r\nif ( V_9 & V_57 )\r\nV_10 |= V_58 ;\r\nif ( V_9 & V_59 )\r\nV_10 |= V_60 ;\r\nif ( V_9 & V_61 )\r\nV_10 |= V_62 ;\r\nif ( V_9 & V_63 )\r\nV_10 |= V_64 ;\r\nif ( V_9 & V_65 )\r\nV_10 |= V_66 ;\r\nif ( V_9 & V_67 ) {\r\nV_10 |= ( V_68 << V_69 ) ;\r\nV_46 = 1 ;\r\n}\r\nF_3 ( V_4 -> V_12 , V_70 , V_10 ) ;\r\nF_36 ( V_4 -> V_54 , V_4 ) ;\r\nF_37 ( V_4 -> V_54 , F_27 ) ;\r\nif ( V_4 -> V_53 != V_38 &&\r\nV_4 -> V_53 != V_4 -> V_54 ) {\r\nF_36 ( V_4 -> V_53 , V_4 ) ;\r\nF_37 ( V_4 -> V_53 , F_28 ) ;\r\n}\r\n}\r\nvoid F_38 ( unsigned int V_5 , int V_71 )\r\n{\r\nstruct V_4 * V_4 = F_5 ( V_5 ) ;\r\nunsigned int V_8 = F_39 ( V_5 ) ;\r\nT_1 V_10 = 0 ;\r\nV_10 = F_1 ( V_4 -> V_12 , V_70 ) ;\r\nV_10 &= ~ V_72 ;\r\nV_10 |= V_8 << V_73 ;\r\nV_10 &= ~ V_74 ;\r\nV_10 |= ( V_71 ? V_68 : V_75 ) << V_69 ;\r\nF_3 ( V_4 -> V_12 , V_70 , V_10 ) ;\r\n}\r\nint F_40 ( unsigned int V_5 , unsigned int V_76 )\r\n{\r\nstruct V_4 * V_4 = F_5 ( V_5 ) ;\r\nunsigned int V_8 = F_39 ( V_5 ) ;\r\nT_1 V_10 ;\r\nif ( V_76 > 8 || V_76 == 0 )\r\nreturn - V_26 ;\r\nif ( V_8 > 127 )\r\nreturn - V_26 ;\r\nif ( V_13 [ V_8 ] . V_77 == 0 )\r\nreturn - V_26 ;\r\nV_10 = F_1 ( V_4 -> V_12 , V_13 [ V_8 ] . V_77 ) ;\r\nif ( V_76 < 4 ) {\r\nV_10 &= ~ ( 0x7 << ( 32 - V_76 * 3 ) ) ;\r\nV_10 |= V_13 [ V_8 ] . V_78 << ( 32 - V_76 * 3 ) ;\r\n} else {\r\nV_10 &= ~ ( 0x7 << ( 24 - V_76 * 3 ) ) ;\r\nV_10 |= V_13 [ V_8 ] . V_78 << ( 24 - V_76 * 3 ) ;\r\n}\r\nF_3 ( V_4 -> V_12 , V_13 [ V_8 ] . V_77 , V_10 ) ;\r\nreturn 0 ;\r\n}\r\nint F_41 ( unsigned int V_5 , unsigned int V_76 , int V_71 )\r\n{\r\nstruct V_4 * V_4 = F_5 ( V_5 ) ;\r\nunsigned int V_8 = F_39 ( V_5 ) ;\r\nT_1 V_10 , V_79 = V_80 , V_81 = 0 ;\r\nif ( V_76 > 2 || V_76 == 0 )\r\nreturn - V_26 ;\r\nswitch ( V_13 [ V_8 ] . V_77 ) {\r\ncase V_82 :\r\nV_81 = V_83 ;\r\nbreak;\r\ncase V_84 :\r\nV_81 = V_85 ;\r\nbreak;\r\ncase V_86 :\r\nV_81 = V_87 ;\r\nbreak;\r\ncase V_88 :\r\nV_81 = V_89 ;\r\nbreak;\r\ncase V_90 :\r\nV_81 = V_91 ;\r\nV_79 = V_92 ;\r\nbreak;\r\ncase V_93 :\r\nV_81 = V_94 ;\r\nV_79 = V_92 ;\r\nbreak;\r\ndefault:\r\nreturn - V_26 ;\r\n}\r\nV_81 += ( 2 - V_76 ) * 2 ;\r\nV_10 = F_1 ( V_4 -> V_12 , V_79 ) ;\r\nV_10 &= ~ ( V_95 << V_81 ) ;\r\nV_10 |= ( V_71 ? V_68 : V_75 ) << V_81 ;\r\nF_3 ( V_4 -> V_12 , V_79 , V_10 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_5 F_42 ( void )\r\n{\r\nint V_96 ;\r\nF_17 ( V_97 L_3 ) ;\r\nV_96 = F_43 ( & V_98 ) ;\r\nif ( V_96 ) {\r\nF_17 ( V_25 L_4 ) ;\r\nreturn - V_99 ;\r\n}\r\nV_96 = F_44 ( & V_100 ) ;\r\nif ( V_96 ) {\r\nF_17 ( V_25 L_5 ) ;\r\nreturn - V_99 ;\r\n}\r\nreturn 0 ;\r\n}
