Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot systolic_array_MbyN_with_skewed_io_testbench_behav xil_defaultlib.systolic_array_MbyN_with_skewed_io_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_array_MbyN_default
Compiling module xil_defaultlib.systolic_array_MbyN_with_skewed_...
Compiling module xil_defaultlib.systolic_array_MbyN_with_skewed_...
Compiling module xil_defaultlib.glbl
Built simulation snapshot systolic_array_MbyN_with_skewed_io_testbench_behav
