

================================================================
== Vitis HLS Report for 'sendoutstream'
================================================================
* Date:           Sat May 11 22:35:41 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        UserDMA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.201 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sendoutstream_Pipeline_VITIS_LOOP_149_2_fu_99  |sendoutstream_Pipeline_VITIS_LOOP_149_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_147_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      39|    121|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      82|    206|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_sendoutstream_Pipeline_VITIS_LOOP_149_2_fu_99  |sendoutstream_Pipeline_VITIS_LOOP_149_2  |        0|   0|  39|  121|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                              |                                         |        0|   0|  39|  121|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                             Variable Name                             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_sendoutstream_Pipeline_VITIS_LOOP_149_2_fu_99_outStreamTop_TREADY  |       and|   0|  0|   1|           1|           1|
    |ap_block_state1                                                        |        or|   0|  0|   1|           1|           1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                  |          |   0|  0|   2|           2|           2|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  25|          6|    1|          6|
    |ap_done             |   9|          2|    1|          2|
    |in_en_clrsts_blk_n  |   9|          2|    1|          2|
    |m2s_buf_sts         |  13|          3|    1|          3|
    |outbuf_read         |   9|          2|    1|          2|
    |outcount48_blk_n    |   9|          2|    1|          2|
    |sts_clear_blk_n     |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  83|         19|    7|         19|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   5|   0|    5|          0|
    |ap_done_reg                                                     |   1|   0|    1|          0|
    |grp_sendoutstream_Pipeline_VITIS_LOOP_149_2_fu_99_ap_start_reg  |   1|   0|    1|          0|
    |in_en_clrsts_read_reg_136                                       |   1|   0|    1|          0|
    |m2s_buf_sts_preg                                                |   1|   0|    1|          0|
    |out_val_last_V_fu_68                                            |   1|   0|    1|          0|
    |p_phi_loc_fu_64                                                 |   1|   0|    1|          0|
    |tmp_reg_149                                                     |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  43|   0|   43|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|          sendoutstream|  return value|
|outbuf_dout           |   in|   40|     ap_fifo|                 outbuf|       pointer|
|outbuf_empty_n        |   in|    1|     ap_fifo|                 outbuf|       pointer|
|outbuf_read           |  out|    1|     ap_fifo|                 outbuf|       pointer|
|outcount48_dout       |   in|   32|     ap_fifo|             outcount48|       pointer|
|outcount48_empty_n    |   in|    1|     ap_fifo|             outcount48|       pointer|
|outcount48_read       |  out|    1|     ap_fifo|             outcount48|       pointer|
|in_en_clrsts_dout     |   in|    1|     ap_fifo|           in_en_clrsts|       pointer|
|in_en_clrsts_empty_n  |   in|    1|     ap_fifo|           in_en_clrsts|       pointer|
|in_en_clrsts_read     |  out|    1|     ap_fifo|           in_en_clrsts|       pointer|
|m2s_buf_sts           |  out|    1|      ap_vld|            m2s_buf_sts|       pointer|
|m2s_buf_sts_ap_vld    |  out|    1|      ap_vld|            m2s_buf_sts|       pointer|
|sts_clear_dout        |   in|    1|     ap_fifo|              sts_clear|       pointer|
|sts_clear_empty_n     |   in|    1|     ap_fifo|              sts_clear|       pointer|
|sts_clear_read        |  out|    1|     ap_fifo|              sts_clear|       pointer|
|outStreamTop_TDATA    |  out|   32|        axis|  outStreamTop_V_data_V|       pointer|
|outStreamTop_TVALID   |  out|    1|        axis|  outStreamTop_V_last_V|       pointer|
|outStreamTop_TREADY   |   in|    1|        axis|  outStreamTop_V_last_V|       pointer|
|outStreamTop_TLAST    |  out|    1|        axis|  outStreamTop_V_last_V|       pointer|
|outStreamTop_TKEEP    |  out|    4|        axis|  outStreamTop_V_keep_V|       pointer|
|outStreamTop_TSTRB    |  out|    4|        axis|  outStreamTop_V_strb_V|       pointer|
|outStreamTop_TUSER    |  out|    7|        axis|  outStreamTop_V_user_V|       pointer|
+----------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_phi_loc = alloca i64 1"   --->   Operation 6 'alloca' 'p_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_en_clrsts, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.40ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %in_en_clrsts"   --->   Operation 8 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sts_clear, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.40ns)   --->   "%sts_clear_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %sts_clear"   --->   Operation 10 'read' 'sts_clear_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outcount48, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %outbuf, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %outStreamTop_V_last_V, i7 %outStreamTop_V_user_V, i4 %outStreamTop_V_strb_V, i4 %outStreamTop_V_keep_V, i32 %outStreamTop_V_data_V, void @empty_10, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %in_en_clrsts_read, void %.lr.ph.preheader, void" [UserDMA/userdma.cpp:142]   --->   Operation 14 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_val_last_V = alloca i32 1"   --->   Operation 15 'alloca' 'out_val_last_V' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln140 = br void %.lr.ph" [UserDMA/userdma.cpp:140]   --->   Operation 16 'br' 'br_ln140' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %sts_clear_read, void %._crit_edge, void" [UserDMA/userdma.cpp:143]   --->   Operation 17 'br' 'br_ln143' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %m2s_buf_sts, i1 0" [UserDMA/userdma.cpp:144]   --->   Operation 18 'write' 'write_ln144' <Predicate = (in_en_clrsts_read & sts_clear_read)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln144 = br void %._crit_edge" [UserDMA/userdma.cpp:144]   --->   Operation 19 'br' 'br_ln144' <Predicate = (in_en_clrsts_read & sts_clear_read)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln146 = br void" [UserDMA/userdma.cpp:146]   --->   Operation 20 'br' 'br_ln146' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 21 [1/1] (3.30ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %outcount48" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'read' 'tmp' <Predicate = true> <Delay = 3.30> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.30> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%out_val_last_V_load = load i1 %out_val_last_V"   --->   Operation 22 'load' 'out_val_last_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (1.29ns)   --->   "%call_ln144 = call void @sendoutstream_Pipeline_VITIS_LOOP_149_2, i1 %out_val_last_V_load, i32 %tmp, i40 %outbuf, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i7 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V, i1 %p_phi_loc" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'call' 'call_ln144' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.41>
ST_4 : Operation 25 [1/2] (3.41ns)   --->   "%call_ln144 = call void @sendoutstream_Pipeline_VITIS_LOOP_149_2, i1 %out_val_last_V_load, i32 %tmp, i40 %outbuf, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i7 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V, i1 %p_phi_loc" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'call' 'call_ln144' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [UserDMA/userdma.cpp:140]   --->   Operation 26 'specloopname' 'specloopname_ln140' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%p_phi_loc_load = load i1 %p_phi_loc"   --->   Operation 27 'load' 'p_phi_loc_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln157 = store i1 %p_phi_loc_load, i1 %out_val_last_V" [UserDMA/userdma.cpp:157]   --->   Operation 28 'store' 'store_ln157' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %p_phi_loc_load, void %.lr.ph, void" [UserDMA/userdma.cpp:157]   --->   Operation 29 'br' 'br_ln157' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln159 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %m2s_buf_sts, i1 1" [UserDMA/userdma.cpp:159]   --->   Operation 30 'write' 'write_ln159' <Predicate = (!in_en_clrsts_read & p_phi_loc_load)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & p_phi_loc_load)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln162 = ret" [UserDMA/userdma.cpp:162]   --->   Operation 32 'ret' 'ret_ln162' <Predicate = (p_phi_loc_load) | (in_en_clrsts_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outcount48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_en_clrsts]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m2s_buf_sts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sts_clear]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_phi_loc           (alloca       ) [ 001111]
specinterface_ln0   (specinterface) [ 000000]
in_en_clrsts_read   (read         ) [ 011111]
specinterface_ln0   (specinterface) [ 000000]
sts_clear_read      (read         ) [ 010000]
specinterface_ln0   (specinterface) [ 000000]
specinterface_ln0   (specinterface) [ 000000]
specinterface_ln0   (specinterface) [ 000000]
br_ln142            (br           ) [ 000000]
out_val_last_V      (alloca       ) [ 001111]
br_ln140            (br           ) [ 000000]
br_ln143            (br           ) [ 000000]
write_ln144         (write        ) [ 000000]
br_ln144            (br           ) [ 000000]
br_ln146            (br           ) [ 000000]
tmp                 (read         ) [ 000110]
out_val_last_V_load (load         ) [ 000010]
empty               (wait         ) [ 000000]
call_ln144          (call         ) [ 000000]
specloopname_ln140  (specloopname ) [ 000000]
p_phi_loc_load      (load         ) [ 001111]
store_ln157         (store        ) [ 000000]
br_ln157            (br           ) [ 000000]
write_ln159         (write        ) [ 000000]
br_ln0              (br           ) [ 000000]
ret_ln162           (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outcount48">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcount48"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m2s_buf_sts">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_buf_sts"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sts_clear">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sts_clear"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outStreamTop_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outStreamTop_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStreamTop_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStreamTop_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStreamTop_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sendoutstream_Pipeline_VITIS_LOOP_149_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="p_phi_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_phi_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="out_val_last_V_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_val_last_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="in_en_clrsts_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sts_clear_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sts_clear_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln144/1 write_ln159/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_sendoutstream_Pipeline_VITIS_LOOP_149_2_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="1"/>
<pin id="103" dir="0" index="3" bw="40" slack="0"/>
<pin id="104" dir="0" index="4" bw="32" slack="0"/>
<pin id="105" dir="0" index="5" bw="4" slack="0"/>
<pin id="106" dir="0" index="6" bw="4" slack="0"/>
<pin id="107" dir="0" index="7" bw="7" slack="0"/>
<pin id="108" dir="0" index="8" bw="1" slack="0"/>
<pin id="109" dir="0" index="9" bw="1" slack="2"/>
<pin id="110" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln144/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="out_val_last_V_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="2"/>
<pin id="120" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_val_last_V_load/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_phi_loc_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="4"/>
<pin id="124" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_phi_loc_load/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln157_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="4"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/5 "/>
</bind>
</comp>

<comp id="130" class="1005" name="p_phi_loc_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="2"/>
<pin id="132" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_phi_loc "/>
</bind>
</comp>

<comp id="136" class="1005" name="in_en_clrsts_read_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="4"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_en_clrsts_read "/>
</bind>
</comp>

<comp id="143" class="1005" name="out_val_last_V_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="2"/>
<pin id="145" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="out_val_last_V "/>
</bind>
</comp>

<comp id="149" class="1005" name="tmp_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="44" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="50" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="52" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="62" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="99" pin=4"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="99" pin=5"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="99" pin=6"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="99" pin=7"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="99" pin=8"/></net>

<net id="121"><net_src comp="118" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="64" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="99" pin=9"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="139"><net_src comp="72" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="68" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="152"><net_src comp="92" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="99" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m2s_buf_sts | {1 5 }
	Port: outStreamTop_V_data_V | {3 4 }
	Port: outStreamTop_V_keep_V | {3 4 }
	Port: outStreamTop_V_strb_V | {3 4 }
	Port: outStreamTop_V_user_V | {3 4 }
	Port: outStreamTop_V_last_V | {3 4 }
 - Input state : 
	Port: sendoutstream : outbuf | {3 4 }
	Port: sendoutstream : outcount48 | {2 }
	Port: sendoutstream : in_en_clrsts | {1 }
	Port: sendoutstream : m2s_buf_sts | {}
	Port: sendoutstream : sts_clear | {1 }
	Port: sendoutstream : outStreamTop_V_data_V | {}
	Port: sendoutstream : outStreamTop_V_keep_V | {}
	Port: sendoutstream : outStreamTop_V_strb_V | {}
	Port: sendoutstream : outStreamTop_V_user_V | {}
	Port: sendoutstream : outStreamTop_V_last_V | {}
  - Chain level:
	State 1
	State 2
	State 3
		call_ln144 : 1
	State 4
	State 5
		store_ln157 : 1
		br_ln157 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|
|   call   | grp_sendoutstream_Pipeline_VITIS_LOOP_149_2_fu_99 |    67   |    43   |
|----------|---------------------------------------------------|---------|---------|
|          |            in_en_clrsts_read_read_fu_72           |    0    |    0    |
|   read   |             sts_clear_read_read_fu_78             |    0    |    0    |
|          |                   tmp_read_fu_92                  |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   write  |                  grp_write_fu_84                  |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   Total  |                                                   |    67   |    43   |
|----------|---------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|in_en_clrsts_read_reg_136|    1   |
|  out_val_last_V_reg_143 |    1   |
|    p_phi_loc_reg_130    |    1   |
|       tmp_reg_149       |   32   |
+-------------------------+--------+
|          Total          |   35   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_84 |  p2  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    2   ||  1.298  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   67   |   43   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   35   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   102  |   43   |
+-----------+--------+--------+--------+
