Vivado Simulator v2024.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_10 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 2 for port 'MUL_valid' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:30]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 2 for port 'ADD_valid' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:31]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 2 for port 'MUL_valid' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:28]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 2 for port 'ADD_valid' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:29]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 2 for port 'MUL_valid' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:40]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 2 for port 'ADD_valid' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:41]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 2 for port 'MUL_valid' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:52]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 2 for port 'ADD_valid' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:53]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 2 for port 'MUL_valid' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:64]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 2 for port 'ADD_valid' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:65]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 2 for port 'MUL_valid' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:53]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 2 for port 'ADD_valid' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:54]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
