# IOSTANDARD for all the ports (Assuming LVCMOS33 for PL signals)
set_property IOSTANDARD LVCMOS33 [get_ports out_stream_V_0_wr_data[*]]
set_property IOSTANDARD LVCMOS33 [get_ports out_stream_V_0_wr_en]
set_property IOSTANDARD LVCMOS33 [get_ports out_stream_V_0_full_n]
set_property IOSTANDARD LVCMOS33 [get_ports in_stream_V_0_rd_data[*]]
set_property IOSTANDARD LVCMOS33 [get_ports in_stream_V_0_rd_en]
set_property IOSTANDARD LVCMOS33 [get_ports in_stream_V_0_empty_n]

# PACKAGE_PIN for out_stream_V_0_wr_data (Verify these are PL pins and the assignments are correct)
set_property PACKAGE_PIN J1 [get_ports out_stream_V_0_wr_data[0]]
set_property PACKAGE_PIN K1 [get_ports out_stream_V_0_wr_data[1]]
set_property PACKAGE_PIN L1 [get_ports out_stream_V_0_wr_data[2]]
set_property PACKAGE_PIN M1 [get_ports out_stream_V_0_wr_data[3]]
set_property PACKAGE_PIN N1 [get_ports out_stream_V_0_wr_data[4]]
set_property PACKAGE_PIN P1 [get_ports out_stream_V_0_wr_data[5]]
set_property PACKAGE_PIN R1 [get_ports out_stream_V_0_wr_data[6]]
set_property PACKAGE_PIN T1 [get_ports out_stream_V_0_wr_data[7]]
set_property PACKAGE_PIN U1 [get_ports out_stream_V_0_wr_data[8]]
set_property PACKAGE_PIN V1 [get_ports out_stream_V_0_wr_data[9]]
set_property PACKAGE_PIN W1 [get_ports out_stream_V_0_wr_data[10]]
set_property PACKAGE_PIN Y1 [get_ports out_stream_V_0_wr_data[11]]
set_property PACKAGE_PIN AA1 [get_ports out_stream_V_0_wr_data[12]]
set_property PACKAGE_PIN AB1 [get_ports out_stream_V_0_wr_data[13]]
set_property PACKAGE_PIN AC1 [get_ports out_stream_V_0_wr_data[14]]
set_property PACKAGE_PIN AD1 [get_ports out_stream_V_0_wr_data[15]]
set_property PACKAGE_PIN AE1 [get_ports out_stream_V_0_wr_data[16]]
set_property PACKAGE_PIN AF1 [get_ports out_stream_V_0_wr_data[17]]
set_property PACKAGE_PIN AG1 [get_ports out_stream_V_0_wr_data[18]]
set_property PACKAGE_PIN AH1 [get_ports out_stream_V_0_wr_data[19]]
set_property PACKAGE_PIN AJ1 [get_ports out_stream_V_0_wr_data[20]]
set_property PACKAGE_PIN AK1 [get_ports out_stream_V_0_wr_data[21]]
set_property PACKAGE_PIN AL1 [get_ports out_stream_V_0_wr_data[22]]
set_property PACKAGE_PIN AM1 [get_ports out_stream_V_0_wr_data[23]]
set_property PACKAGE_PIN AN1 [get_ports out_stream_V_0_wr_data[24]]
set_property PACKAGE_PIN AP1 [get_ports out_stream_V_0_wr_data[25]]
set_property PACKAGE_PIN AR1 [get_ports out_stream_V_0_wr_data[26]]
set_property PACKAGE_PIN AT1 [get_ports out_stream_V_0_wr_data[27]]
set_property PACKAGE_PIN AU1 [get_ports out_stream_V_0_wr_data[28]]
set_property PACKAGE_PIN AV1 [get_ports out_stream_V_0_wr_data[29]]
set_property PACKAGE_PIN AW1 [get_ports out_stream_V_0_wr_data[30]]
set_property PACKAGE_PIN AY1 [get_ports out_stream_V_0_wr_data[31]]

# PACKAGE_PIN for other signals
set_property PACKAGE_PIN M2 [get_ports out_stream_V_0_wr_en]
set_property PACKAGE_PIN N2 [get_ports out_stream_V_0_full_n]

set_property PACKAGE_PIN P2 [get_ports in_stream_V_0_rd_data[0]]
set_property PACKAGE_PIN R2 [get_ports in_stream_V_0_rd_data[1]]
set_property PACKAGE_PIN T2 [get_ports in_stream_V_0_rd_data[2]]
set_property PACKAGE_PIN U2 [get_ports in_stream_V_0_rd_data[3]]
set_property PACKAGE_PIN Y2 [get_ports in_stream_V_0_rd_data[4]]
set_property PACKAGE_PIN AA2 [get_ports in_stream_V_0_rd_data[5]]
set_property PACKAGE_PIN AB2 [get_ports in_stream_V_0_rd_data[6]]
set_property PACKAGE_PIN AC2 [get_ports in_stream_V_0_rd_data[7]]
set_property PACKAGE_PIN AD2 [get_ports in_stream_V_0_rd_data[8]]
set_property PACKAGE_PIN AE2 [get_ports in_stream_V_0_rd_data[9]]
set_property PACKAGE_PIN AF2 [get_ports in_stream_V_0_rd_data[10]]
set_property PACKAGE_PIN AG2 [get_ports in_stream_V_0_rd_data[11]]
set_property PACKAGE_PIN AH2 [get_ports in_stream_V_0_rd_data[12]]
set_property PACKAGE_PIN AJ2 [get_ports in_stream_V_0_rd_data[13]]
set_property PACKAGE_PIN AK2 [get_ports in_stream_V_0_rd_data[14]]
set_property PACKAGE_PIN AL2 [get_ports in_stream_V_0_rd_data[15]]
set_property PACKAGE_PIN AM2 [get_ports in_stream_V_0_rd_data[16]]
set_property PACKAGE_PIN AN2 [get_ports in_stream_V_0_rd_data[17]]
set_property PACKAGE_PIN AP2 [get_ports in_stream_V_0_rd_data[18]]
set_property PACKAGE_PIN AR2 [get_ports in_stream_V_0_rd_data[19]]
set_property PACKAGE_PIN AT2 [get_ports in_stream_V_0_rd_data[20]]
set_property PACKAGE_PIN AU2 [get_ports in_stream_V_0_rd_data[21]]
set_property PACKAGE_PIN AV2 [get_ports in_stream_V_0_rd_data[22]]
set_property PACKAGE_PIN AW2 [get_ports in_stream_V_0_rd_data[23]]
set_property PACKAGE_PIN AY2 [get_ports in_stream_V_0_rd_data[24]]
set_property PACKAGE_PIN BA1 [get_ports in_stream_V_0_rd_data[25]]
set_property PACKAGE_PIN BB1 [get_ports in_stream_V_0_rd_data[26]]
set_property PACKAGE_PIN BC1 [get_ports in_stream_V_0_rd_data[27]]
set_property PACKAGE_PIN BD1 [get_ports in_stream_V_0_rd_data[28]]
set_property PACKAGE_PIN BE1 [get_ports in_stream_V_0_rd_data[29]]
set_property PACKAGE_PIN BF1 [get_ports in_stream_V_0_rd_data[30]]
set_property PACKAGE_PIN BG1 [get_ports in_stream_V_0_rd_data[31]]

set_property PACKAGE_PIN V2 [get_ports in_stream_V_0_rd_en]
set_property PACKAGE_PIN W2 [get_ports in_stream_V_0_empty_n]