

================================================================
== Vitis HLS Report for 'sort_seperate_bucket'
================================================================
* Date:           Tue Apr 11 11:08:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.763 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1045|     7445|  10.450 us|  74.450 us|  1046|  7446|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_sort_seperate_bucket_Pipeline_1_fu_145                     |sort_seperate_bucket_Pipeline_1                     |       18|       18|   0.180 us|  0.180 us|   18|   18|       no|
        |grp_sort_seperate_bucket_Pipeline_initialization_fu_151        |sort_seperate_bucket_Pipeline_initialization        |       51|       51|   0.510 us|  0.510 us|   51|   51|       no|
        |grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159          |sort_seperate_bucket_Pipeline_input_bucket          |       54|       54|   0.540 us|  0.540 us|   54|   54|       no|
        |grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168  |sort_seperate_bucket_Pipeline_clear_bucket_pointer  |       18|       18|   0.180 us|  0.180 us|   18|   18|       no|
        |grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173       |sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1       |        3|       50|  30.000 ns|  0.500 us|    3|   50|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- sort_procedure  |      992|     7392|  124 ~ 924|          -|          -|     8|        no|
        | + output_bucket  |       48|      848|     3 ~ 53|          -|          -|    16|        no|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      123|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|      323|      631|    -|
|Memory               |        2|     -|       64|        8|    0|
|Multiplexer          |        -|     -|        -|      309|    -|
|Register             |        -|     -|      182|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|     1|      569|     1071|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_sort_seperate_bucket_Pipeline_1_fu_145                     |sort_seperate_bucket_Pipeline_1                     |        0|   0|    7|   49|    0|
    |grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173       |sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1       |        0|   0|   67|  161|    0|
    |grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168  |sort_seperate_bucket_Pipeline_clear_bucket_pointer  |        0|   0|    7|   49|    0|
    |grp_sort_seperate_bucket_Pipeline_initialization_fu_151        |sort_seperate_bucket_Pipeline_initialization        |        0|   0|   15|   61|    0|
    |grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159          |sort_seperate_bucket_Pipeline_input_bucket          |        0|   1|  227|  311|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                    |        0|   1|  323|  631|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |            Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |bucket_U          |bucket_RAM_AUTO_1R1W          |        2|   0|   0|    0|   784|   32|     1|        25088|
    |bucket_pointer_U  |bucket_pointer_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                              |        2|  64|   8|    0|   800|   64|     2|        25600|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln33_1_fu_230_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln33_2_fu_218_p2             |         +|   0|  0|  17|          10|           6|
    |add_ln33_fu_256_p2               |         +|   0|  0|  39|          32|          32|
    |i_2_fu_199_p2                    |         +|   0|  0|  12|           4|           1|
    |ap_block_state7_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_193_p2              |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln33_fu_224_p2              |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln34_fu_245_p2              |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 123|          94|          54|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  49|          9|    1|          9|
    |ap_phi_mux_k_1_phi_fu_137_p4  |   9|          2|   32|         64|
    |bucket_address0               |  14|          3|   10|         30|
    |bucket_ce0                    |  14|          3|    1|          3|
    |bucket_pointer_address0       |  26|          5|    4|         20|
    |bucket_pointer_ce0            |  26|          5|    1|          5|
    |bucket_pointer_ce1            |   9|          2|    1|          2|
    |bucket_pointer_d0             |  20|          4|   32|        128|
    |bucket_pointer_we0            |  20|          4|    1|          4|
    |bucket_we0                    |   9|          2|    1|          2|
    |i_fu_74                       |   9|          2|    4|          8|
    |k_1_reg_133                   |   9|          2|   32|         64|
    |k_reg_109                     |   9|          2|   32|         64|
    |l_reg_98                      |   9|          2|    5|         10|
    |phi_mul_reg_121               |   9|          2|   10|         20|
    |sorted_data_address0          |  20|          4|    6|         24|
    |sorted_data_ce0               |  20|          4|    1|          4|
    |sorted_data_d0                |  14|          3|   32|         96|
    |sorted_data_we0               |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 309|         63|  207|        560|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln33_1_reg_290                                                          |   5|   0|    5|          0|
    |add_ln33_2_reg_282                                                          |  10|   0|   10|          0|
    |ap_CS_fsm                                                                   |   8|   0|    8|          0|
    |bucket_pointer_load_reg_300                                                 |  32|   0|   32|          0|
    |grp_sort_seperate_bucket_Pipeline_1_fu_145_ap_start_reg                     |   1|   0|    1|          0|
    |grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173_ap_start_reg       |   1|   0|    1|          0|
    |grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168_ap_start_reg  |   1|   0|    1|          0|
    |grp_sort_seperate_bucket_Pipeline_initialization_fu_151_ap_start_reg        |   1|   0|    1|          0|
    |grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159_ap_start_reg          |   1|   0|    1|          0|
    |i_2_reg_272                                                                 |   4|   0|    4|          0|
    |i_fu_74                                                                     |   4|   0|    4|          0|
    |icmp_ln34_reg_305                                                           |   1|   0|    1|          0|
    |k_1_reg_133                                                                 |  32|   0|   32|          0|
    |k_reg_109                                                                   |  32|   0|   32|          0|
    |l_reg_98                                                                    |   5|   0|    5|          0|
    |mul_reg_277                                                                 |   3|   0|    5|          2|
    |phi_mul_reg_121                                                             |  10|   0|   10|          0|
    |trunc_ln34_reg_309                                                          |  31|   0|   31|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 182|   0|  184|          2|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  sort_seperate_bucket|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  sort_seperate_bucket|  return value|
|data_address0         |  out|    6|   ap_memory|                  data|         array|
|data_ce0              |  out|    1|   ap_memory|                  data|         array|
|data_q0               |   in|   32|   ap_memory|                  data|         array|
|sorted_data_address0  |  out|    6|   ap_memory|           sorted_data|         array|
|sorted_data_ce0       |  out|    1|   ap_memory|           sorted_data|         array|
|sorted_data_we0       |  out|    1|   ap_memory|           sorted_data|         array|
|sorted_data_d0        |  out|   32|   ap_memory|           sorted_data|         array|
|sorted_data_q0        |   in|   32|   ap_memory|           sorted_data|         array|
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%bucket = alloca i64 1" [sort_seperate_bucket/sort_top.c:9]   --->   Operation 10 'alloca' 'bucket' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.73ns)   --->   "%bucket_pointer = alloca i64 1" [sort_seperate_bucket/sort_top.c:10]   --->   Operation 11 'alloca' 'bucket_pointer' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_1, i32 %bucket_pointer"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_initialization, i32 %data, i32 %sorted_data"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln19 = store i4 0, i4 %i" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 14 'store' 'store_ln19' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [sort_seperate_bucket/sort_top.c:8]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sorted_data"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_1, i32 %bucket_pointer"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_initialization, i32 %data, i32 %sorted_data"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln19 = br void %input_bucket" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 22 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.80>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i"   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.72ns)   --->   "%icmp_ln19 = icmp_eq  i4 %i_1, i4 8" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 24 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.80ns)   --->   "%i_2 = add i4 %i_1, i4 1" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 26 'add' 'i_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %xlx_merge_loop.input_bucket.0_begin, void %for.end61" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 27 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 28 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i_1"   --->   Operation 29 'trunc' 'empty' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty, i2 0"   --->   Operation 30 'bitconcatenate' 'mul' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_input_bucket, i32 %sorted_data, i5 %mul, i32 %bucket_pointer, i32 %bucket"   --->   Operation 31 'call' 'call_ln0' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [sort_seperate_bucket/sort_top.c:48]   --->   Operation 32 'ret' 'ret_ln48' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.46>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 33 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_input_bucket, i32 %sorted_data, i5 %mul, i32 %bucket_pointer, i32 %bucket"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/1] (0.46ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_1" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 35 'br' 'br_ln33' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%l = phi i5 %add_ln33_1, void %for.inc47, i5 0, void %xlx_merge_loop.input_bucket.0_begin" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 36 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%k = phi i32 %k_1, void %for.inc47, i32 0, void %xlx_merge_loop.input_bucket.0_begin"   --->   Operation 37 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln33_2, void %for.inc47, i10 0, void %xlx_merge_loop.input_bucket.0_begin" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 38 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.93ns)   --->   "%add_ln33_2 = add i10 %phi_mul, i10 49" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 39 'add' 'add_ln33_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.72ns)   --->   "%icmp_ln33 = icmp_eq  i5 %l, i5 16" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 40 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.82ns)   --->   "%add_ln33_1 = add i5 %l, i5 1" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 42 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %VITIS_LOOP_34_1.split, void %xlx_merge_loop.input_bucket.0_end" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 43 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %l" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 44 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%bucket_pointer_addr = getelementptr i32 %bucket_pointer, i64 0, i64 %zext_ln33" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 45 'getelementptr' 'bucket_pointer_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (0.73ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 46 'load' 'bucket_pointer_load' <Predicate = (!icmp_ln33)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_clear_bucket_pointer, i32 %bucket_pointer"   --->   Operation 47 'call' 'call_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln19 = store i4 %i_2, i4 %i" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 48 'store' 'store_ln19' <Predicate = (icmp_ln33)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 3.76>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 49 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/2] (0.73ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 50 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 51 [1/1] (0.80ns)   --->   "%icmp_ln34 = icmp_sgt  i32 %bucket_pointer_load, i32 0" [sort_seperate_bucket/sort_top.c:34]   --->   Operation 51 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.46ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc47, void %for.body36.lr.ph" [sort_seperate_bucket/sort_top.c:34]   --->   Operation 52 'br' 'br_ln34' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bucket_pointer_load" [sort_seperate_bucket/sort_top.c:34]   --->   Operation 53 'trunc' 'trunc_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (2.23ns)   --->   "%call_ln33 = call void @sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1, i32 %k, i31 %trunc_ln34, i10 %phi_mul, i32 %bucket, i32 %sorted_data" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 54 'call' 'call_ln33' <Predicate = (icmp_ln34)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.60>
ST_7 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln33 = call void @sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1, i32 %k, i31 %trunc_ln34, i10 %phi_mul, i32 %bucket, i32 %sorted_data" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 55 'call' 'call_ln33' <Predicate = (icmp_ln34)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 56 [1/1] (1.14ns)   --->   "%add_ln33 = add i32 %bucket_pointer_load, i32 %k" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 56 'add' 'add_ln33' <Predicate = (icmp_ln34)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.46ns)   --->   "%br_ln33 = br void %for.inc47" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 57 'br' 'br_ln33' <Predicate = (icmp_ln34)> <Delay = 0.46>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%k_1 = phi i32 %add_ln33, void %for.body36.lr.ph, i32 %k, void %VITIS_LOOP_34_1.split"   --->   Operation 58 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_1" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 59 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_clear_bucket_pointer, i32 %bucket_pointer"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [sort_seperate_bucket/sort_top.c:47]   --->   Operation 61 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln19 = br void %input_bucket" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 62 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011111111]
bucket                (alloca           ) [ 001111111]
bucket_pointer        (alloca           ) [ 001111111]
store_ln19            (store            ) [ 000000000]
spectopmodule_ln8     (spectopmodule    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000]
call_ln0              (call             ) [ 000000000]
call_ln0              (call             ) [ 000000000]
br_ln19               (br               ) [ 000000000]
i_1                   (load             ) [ 000000000]
icmp_ln19             (icmp             ) [ 000111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
i_2                   (add              ) [ 000011110]
br_ln19               (br               ) [ 000000000]
rbegin                (specregionbegin  ) [ 000011111]
empty                 (trunc            ) [ 000000000]
mul                   (bitconcatenate   ) [ 000010000]
ret_ln48              (ret              ) [ 000000000]
specloopname_ln19     (specloopname     ) [ 000000000]
call_ln0              (call             ) [ 000000000]
br_ln33               (br               ) [ 000111111]
l                     (phi              ) [ 000001000]
k                     (phi              ) [ 000001110]
phi_mul               (phi              ) [ 000001110]
add_ln33_2            (add              ) [ 000111111]
icmp_ln33             (icmp             ) [ 000111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
add_ln33_1            (add              ) [ 000111111]
br_ln33               (br               ) [ 000000000]
zext_ln33             (zext             ) [ 000000000]
bucket_pointer_addr   (getelementptr    ) [ 000000100]
store_ln19            (store            ) [ 000000000]
specloopname_ln33     (specloopname     ) [ 000000000]
bucket_pointer_load   (load             ) [ 000000010]
icmp_ln34             (icmp             ) [ 000111111]
br_ln34               (br               ) [ 000111111]
trunc_ln34            (trunc            ) [ 000000010]
call_ln33             (call             ) [ 000000000]
add_ln33              (add              ) [ 000000000]
br_ln33               (br               ) [ 000000000]
k_1                   (phi              ) [ 000111011]
br_ln33               (br               ) [ 000111111]
call_ln0              (call             ) [ 000000000]
rend                  (specregionend    ) [ 000000000]
br_ln19               (br               ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sorted_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_seperate_bucket_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_seperate_bucket_Pipeline_initialization"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_seperate_bucket_Pipeline_input_bucket"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_seperate_bucket_Pipeline_clear_bucket_pointer"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="bucket_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="bucket_pointer_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket_pointer/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="bucket_pointer_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_pointer_addr/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_pointer_load/5 "/>
</bind>
</comp>

<comp id="98" class="1005" name="l_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="1"/>
<pin id="100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="l_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/5 "/>
</bind>
</comp>

<comp id="109" class="1005" name="k_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="k_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="121" class="1005" name="phi_mul_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="1"/>
<pin id="123" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="phi_mul_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="133" class="1005" name="k_1_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="k_1_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="32" slack="2"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_sort_seperate_bucket_Pipeline_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_sort_seperate_bucket_Pipeline_initialization_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="165" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="1"/>
<pin id="176" dir="0" index="2" bw="31" slack="0"/>
<pin id="177" dir="0" index="3" bw="10" slack="1"/>
<pin id="178" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="5" bw="32" slack="0"/>
<pin id="180" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln19_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_1_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="2"/>
<pin id="192" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln19_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="empty_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="mul_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln33_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln33_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln33_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln33_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln19_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="2"/>
<pin id="243" dir="0" index="1" bw="4" slack="4"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln34_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln34_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln33_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="32" slack="2"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/7 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="2"/>
<pin id="274" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="mul_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="1"/>
<pin id="279" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="282" class="1005" name="add_ln33_2_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33_2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="add_ln33_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="bucket_pointer_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="1"/>
<pin id="297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bucket_pointer_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="bucket_pointer_load_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bucket_pointer_load "/>
</bind>
</comp>

<comp id="305" class="1005" name="icmp_ln34_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="309" class="1005" name="trunc_ln34_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="31" slack="1"/>
<pin id="311" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="64" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="133" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="143"><net_src comp="109" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="82" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="172"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="109" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="121" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="173" pin=5"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="190" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="190" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="217"><net_src comp="209" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="222"><net_src comp="125" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="102" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="102" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="102" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="249"><net_src comp="92" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="92" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="260"><net_src comp="109" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="261"><net_src comp="256" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="265"><net_src comp="74" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="275"><net_src comp="199" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="280"><net_src comp="209" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="285"><net_src comp="218" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="293"><net_src comp="230" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="298"><net_src comp="86" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="303"><net_src comp="92" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="308"><net_src comp="245" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="251" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_data | {1 2 6 7 }
 - Input state : 
	Port: sort_seperate_bucket : data | {1 2 }
	Port: sort_seperate_bucket : sorted_data | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln19 : 1
	State 2
	State 3
		icmp_ln19 : 1
		i_2 : 1
		br_ln19 : 2
		empty : 1
		mul : 2
		call_ln0 : 3
	State 4
	State 5
		add_ln33_2 : 1
		icmp_ln33 : 1
		add_ln33_1 : 1
		br_ln33 : 2
		zext_ln33 : 1
		bucket_pointer_addr : 2
		bucket_pointer_load : 3
	State 6
		icmp_ln34 : 1
		br_ln34 : 2
		trunc_ln34 : 1
		call_ln33 : 2
	State 7
		k_1 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |           grp_sort_seperate_bucket_Pipeline_1_fu_145          |    0    |    0    |    5    |    21   |
|          |    grp_sort_seperate_bucket_Pipeline_initialization_fu_151    |    0    |   0.46  |    76   |    32   |
|   call   |     grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159     |    1    |   1.84  |   198   |   259   |
|          | grp_sort_seperate_bucket_Pipeline_clear_bucket_pointer_fu_168 |    0    |    0    |    5    |    21   |
|          |    grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173   |    0    |   0.46  |    74   |   123   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                           i_2_fu_199                          |    0    |    0    |    0    |    12   |
|    add   |                       add_ln33_2_fu_218                       |    0    |    0    |    0    |    17   |
|          |                       add_ln33_1_fu_230                       |    0    |    0    |    0    |    12   |
|          |                        add_ln33_fu_256                        |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                        icmp_ln19_fu_193                       |    0    |    0    |    0    |    9    |
|   icmp   |                        icmp_ln33_fu_224                       |    0    |    0    |    0    |    9    |
|          |                        icmp_ln34_fu_245                       |    0    |    0    |    0    |    20   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                          empty_fu_205                         |    0    |    0    |    0    |    0    |
|          |                       trunc_ln34_fu_251                       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                           mul_fu_209                          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                        zext_ln33_fu_236                       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                               |    1    |   2.76  |   358   |   574   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|    bucket    |    2   |    0   |    0   |    0   |
|bucket_pointer|    0   |   64   |    8   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    2   |   64   |    8   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln33_1_reg_290    |    5   |
|     add_ln33_2_reg_282    |   10   |
|bucket_pointer_addr_reg_295|    4   |
|bucket_pointer_load_reg_300|   32   |
|        i_2_reg_272        |    4   |
|         i_reg_262         |    4   |
|     icmp_ln34_reg_305     |    1   |
|        k_1_reg_133        |   32   |
|         k_reg_109         |   32   |
|          l_reg_98         |    5   |
|        mul_reg_277        |    5   |
|      phi_mul_reg_121      |   10   |
|     trunc_ln34_reg_309    |   31   |
+---------------------------+--------+
|           Total           |   175  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                     grp_access_fu_92                     |  p0  |   2  |   4  |    8   ||    9    |
|                         k_reg_109                        |  p0  |   2  |  32  |   64   ||    9    |
|                      phi_mul_reg_121                     |  p0  |   2  |  10  |   20   ||    9    |
|   grp_sort_seperate_bucket_Pipeline_input_bucket_fu_159  |  p2  |   2  |   5  |   10   ||    9    |
| grp_sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1_fu_173 |  p2  |   2  |  31  |   62   ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |   164  ||   2.3   ||    45   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    2   |   358  |   574  |    -   |
|   Memory  |    2   |    -   |    -   |   64   |    8   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   175  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |    5   |   597  |   627  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
