{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 0.2775,
          "width": 0.2775
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.254
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        },
        {
          "gap": 0.127,
          "via_gap": 0.254,
          "width": 0.254
        }
      ],
      "drc_exclusions": [
        "courtyards_overlap|93434041|125202937|eec805d4-e220-4500-943d-77d8f9d8c22e|f3d07134-ee5a-4047-bf54-815a567cbc3f",
        "courtyards_overlap|94643615|123950942|2e57fcc9-867d-4067-b0f1-d3f071ca76d0|f3d07134-ee5a-4047-bf54-815a567cbc3f",
        "courtyards_overlap|94664409|126433305|97d6ba4e-c6af-4992-9d53-e270a6f4dfa4|eec805d4-e220-4500-943d-77d8f9d8c22e",
        "courtyards_overlap|95895194|125202520|2e57fcc9-867d-4067-b0f1-d3f071ca76d0|97d6ba4e-c6af-4992-9d53-e270a6f4dfa4"
      ],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.07619999999999999,
        "min_copper_edge_clearance": 0.381,
        "min_hole_clearance": 0.2032,
        "min_hole_to_hole": 0.127,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.1016,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.07619999999999999,
        "min_track_width": 0.07619999999999999,
        "min_via_annular_width": 0.07619999999999999,
        "min_via_diameter": 0.2286,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.0762,
        0.1,
        0.2,
        0.254,
        0.4,
        1.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.2286,
          "drill": 0.0762
        },
        {
          "diameter": 0.4572,
          "drill": 0.254
        },
        {
          "diameter": 0.8,
          "drill": 0.4
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "NR1B-SQT56.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.0762,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "LV power",
        "nets": [
          "+1V2",
          "+3.3V",
          "/FPGA/GNDPLL0",
          "/FPGA/GNDPLL1",
          "/FPGA/VCCPLL0",
          "/FPGA/VCCPLL1",
          "GND"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.0762,
        "via_diameter": 0.2286,
        "via_drill": 0.0762,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.0762,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.0762,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "LVDS",
        "nets": [
          "/FPGA/IOL_12+",
          "/FPGA/IOL_12-",
          "/FPGA/IOL_13+",
          "/FPGA/IOL_13-",
          "/FPGA/IOL_14+",
          "/FPGA/IOL_14-",
          "/FPGA/IOL_18+",
          "/FPGA/IOL_18-",
          "/FPGA/IOL_23+",
          "/FPGA/IOL_23-",
          "/FPGA/IOL_25+",
          "/FPGA/IOL_25-",
          "/FPGA/IOL_5+",
          "/FPGA/IOL_5-",
          "/FPGA/IOL_9+",
          "/FPGA/IOL_9-"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.0762,
        "via_diameter": 0.2286,
        "via_drill": 0.0762,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.0762,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Logic",
        "nets": [
          "/CE_SW",
          "/FC.~{BYTE}",
          "/FC.~{CE}",
          "/FC.~{OE}",
          "/FC.~{WE}",
          "/FPGA/A0",
          "/FPGA/A1",
          "/FPGA/A10",
          "/FPGA/A11",
          "/FPGA/A12",
          "/FPGA/A13",
          "/FPGA/A14",
          "/FPGA/A15",
          "/FPGA/A16",
          "/FPGA/A17",
          "/FPGA/A18",
          "/FPGA/A19",
          "/FPGA/A2",
          "/FPGA/A20",
          "/FPGA/A21",
          "/FPGA/A22",
          "/FPGA/A23",
          "/FPGA/A24",
          "/FPGA/A25",
          "/FPGA/A3",
          "/FPGA/A4",
          "/FPGA/A5",
          "/FPGA/A6",
          "/FPGA/A7",
          "/FPGA/A8",
          "/FPGA/A9",
          "/FPGA/CDONE",
          "/FPGA/DQ0",
          "/FPGA/DQ1",
          "/FPGA/DQ10",
          "/FPGA/DQ11",
          "/FPGA/DQ12",
          "/FPGA/DQ13",
          "/FPGA/DQ14",
          "/FPGA/DQ15",
          "/FPGA/DQ2",
          "/FPGA/DQ3",
          "/FPGA/DQ4",
          "/FPGA/DQ5",
          "/FPGA/DQ6",
          "/FPGA/DQ7",
          "/FPGA/DQ8",
          "/FPGA/DQ9",
          "/FPGA/FLASH.DI_IO0",
          "/FPGA/FLASH.DO_IO1",
          "/FPGA/FLASH.SCK",
          "/FPGA/FLASH.~{CS}",
          "/FPGA/FLASH.~{RST}_IO3",
          "/FPGA/FLASH.~{WP}_IO2",
          "/FPGA/FPGA_CLK",
          "/FPGA/IOB_103_CBSEL0",
          "/FPGA/IOB_104_CBSEL1",
          "/FPGA/IOB_73",
          "/FPGA/IOB_74",
          "/FPGA/IOB_82_GBIN4",
          "/FPGA/IOB_87",
          "/FPGA/IOB_89",
          "/FPGA/IOB_91",
          "/FPGA/IOR_109",
          "/FPGA/IOT_188",
          "/FPGA/~{CRESET}",
          "/QSPI.IO0",
          "/QSPI.IO1",
          "/QSPI.IO2",
          "/QSPI.IO3",
          "/QSPI.SCK",
          "/QSPI.~{CS}",
          "/RY{slash}~{BY}",
          "/~{MCU_RESET}",
          "unconnected-(J1-Pad2)",
          "unconnected-(J1-Pad4)",
          "unconnected-(J1-Pad6)",
          "unconnected-(J1-Pad8)",
          "unconnected-(J2-Pad5)",
          "unconnected-(J2-Pad6)",
          "unconnected-(J2-Pad8)",
          "unconnected-(U1-Pad1)",
          "unconnected-(U1-Pad5)",
          "unconnected-(U1-Pad8)",
          "unconnected-(U2-Pad1)",
          "unconnected-(U2-Pad5)",
          "unconnected-(U2-Pad8)",
          "unconnected-(U4-Pad4)",
          "unconnected-(U6-Pad27)",
          "unconnected-(U6-Pad28)",
          "unconnected-(U6-Pad30)",
          "unconnected-(U7-PadA13)",
          "unconnected-(U7-PadC3)",
          "unconnected-(U7-PadC9)",
          "unconnected-(U7-PadD3)",
          "unconnected-(U7-PadD4)",
          "unconnected-(U7-PadE4)",
          "unconnected-(U7-PadG4)",
          "unconnected-(U7-PadH4)",
          "unconnected-(U7-PadJ11)",
          "unconnected-(U7-PadL6)",
          "unconnected-(U7-PadM14)",
          "unconnected-(U7-PadM6)",
          "unconnected-(U7-PadM7)",
          "unconnected-(X1-Pad10)",
          "unconnected-(X1-Pad100)",
          "unconnected-(X1-Pad101)",
          "unconnected-(X1-Pad102)",
          "unconnected-(X1-Pad103)",
          "unconnected-(X1-Pad104)",
          "unconnected-(X1-Pad105)",
          "unconnected-(X1-Pad106)",
          "unconnected-(X1-Pad107)",
          "unconnected-(X1-Pad108)",
          "unconnected-(X1-Pad109)",
          "unconnected-(X1-Pad110)",
          "unconnected-(X1-Pad112)",
          "unconnected-(X1-Pad113)",
          "unconnected-(X1-Pad115)",
          "unconnected-(X1-Pad116)",
          "unconnected-(X1-Pad117)",
          "unconnected-(X1-Pad118)",
          "unconnected-(X1-Pad119)",
          "unconnected-(X1-Pad12)",
          "unconnected-(X1-Pad120)",
          "unconnected-(X1-Pad121)",
          "unconnected-(X1-Pad122)",
          "unconnected-(X1-Pad123)",
          "unconnected-(X1-Pad124)",
          "unconnected-(X1-Pad125)",
          "unconnected-(X1-Pad127)",
          "unconnected-(X1-Pad128)",
          "unconnected-(X1-Pad129)",
          "unconnected-(X1-Pad13)",
          "unconnected-(X1-Pad130)",
          "unconnected-(X1-Pad131)",
          "unconnected-(X1-Pad132)",
          "unconnected-(X1-Pad133)",
          "unconnected-(X1-Pad134)",
          "unconnected-(X1-Pad136)",
          "unconnected-(X1-Pad137)",
          "unconnected-(X1-Pad138)",
          "unconnected-(X1-Pad139)",
          "unconnected-(X1-Pad140)",
          "unconnected-(X1-Pad141)",
          "unconnected-(X1-Pad142)",
          "unconnected-(X1-Pad145)",
          "unconnected-(X1-Pad146)",
          "unconnected-(X1-Pad147)",
          "unconnected-(X1-Pad148)",
          "unconnected-(X1-Pad15)",
          "unconnected-(X1-Pad17)",
          "unconnected-(X1-Pad18)",
          "unconnected-(X1-Pad2)",
          "unconnected-(X1-Pad21)",
          "unconnected-(X1-Pad23)",
          "unconnected-(X1-Pad24)",
          "unconnected-(X1-Pad25)",
          "unconnected-(X1-Pad26)",
          "unconnected-(X1-Pad27)",
          "unconnected-(X1-Pad28)",
          "unconnected-(X1-Pad29)",
          "unconnected-(X1-Pad3)",
          "unconnected-(X1-Pad30)",
          "unconnected-(X1-Pad31)",
          "unconnected-(X1-Pad32)",
          "unconnected-(X1-Pad33)",
          "unconnected-(X1-Pad34)",
          "unconnected-(X1-Pad35)",
          "unconnected-(X1-Pad36)",
          "unconnected-(X1-Pad37)",
          "unconnected-(X1-Pad38)",
          "unconnected-(X1-Pad39)",
          "unconnected-(X1-Pad4)",
          "unconnected-(X1-Pad40)",
          "unconnected-(X1-Pad41)",
          "unconnected-(X1-Pad42)",
          "unconnected-(X1-Pad43)",
          "unconnected-(X1-Pad44)",
          "unconnected-(X1-Pad45)",
          "unconnected-(X1-Pad46)",
          "unconnected-(X1-Pad47)",
          "unconnected-(X1-Pad48)",
          "unconnected-(X1-Pad5)",
          "unconnected-(X1-Pad50)",
          "unconnected-(X1-Pad51)",
          "unconnected-(X1-Pad52)",
          "unconnected-(X1-Pad53)",
          "unconnected-(X1-Pad55)",
          "unconnected-(X1-Pad57)",
          "unconnected-(X1-Pad58)",
          "unconnected-(X1-Pad59)",
          "unconnected-(X1-Pad6)",
          "unconnected-(X1-Pad61)",
          "unconnected-(X1-Pad62)",
          "unconnected-(X1-Pad63)",
          "unconnected-(X1-Pad64)",
          "unconnected-(X1-Pad65)",
          "unconnected-(X1-Pad66)",
          "unconnected-(X1-Pad67)",
          "unconnected-(X1-Pad68)",
          "unconnected-(X1-Pad69)",
          "unconnected-(X1-Pad7)",
          "unconnected-(X1-Pad70)",
          "unconnected-(X1-Pad73)",
          "unconnected-(X1-Pad74)",
          "unconnected-(X1-Pad75)",
          "unconnected-(X1-Pad76)",
          "unconnected-(X1-Pad77)",
          "unconnected-(X1-Pad78)",
          "unconnected-(X1-Pad79)",
          "unconnected-(X1-Pad80)",
          "unconnected-(X1-Pad82)",
          "unconnected-(X1-Pad83)",
          "unconnected-(X1-Pad84)",
          "unconnected-(X1-Pad85)",
          "unconnected-(X1-Pad86)",
          "unconnected-(X1-Pad87)",
          "unconnected-(X1-Pad88)",
          "unconnected-(X1-Pad89)",
          "unconnected-(X1-Pad90)",
          "unconnected-(X1-Pad91)",
          "unconnected-(X1-Pad93)",
          "unconnected-(X1-Pad94)",
          "unconnected-(X1-Pad95)",
          "unconnected-(X1-Pad96)",
          "unconnected-(X1-Pad98)",
          "unconnected-(X1-Pad99)",
          "unconnected-(Y1-Pad2)"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.0762,
        "via_diameter": 0.2286,
        "via_drill": 0.0762,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.15,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Power",
        "nets": [
          "+15V",
          "-15V",
          "/+15V_IN",
          "/-15V_IN",
          "/FPGA/CLK_VDD"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.3,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Signal",
        "nets": [
          "/ANA_CE",
          "/ANA_VWL",
          "/ANA_VWL_SENSE",
          "/ANA_WP",
          "/ANA_WP_SENSE",
          "/VWL_BUF",
          "/WP_BUF",
          "/~{CE}",
          "Net-(R1-Pad2)"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.22,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "7cd49c05-71c2-4e81-b67d-524083703989",
      ""
    ],
    [
      "28a3e5dc-3e75-44db-8968-172f33a3374a",
      "FPGA"
    ]
  ],
  "text_variables": {}
}
