#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c679909cb20 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
v0x5c6799104a80_0 .var "clk", 0 0;
v0x5c6799104b70_0 .var "reset", 0 0;
S_0x5c679909ccb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 13, 2 13 0, S_0x5c679909cb20;
 .timescale -9 -10;
v0x5c67990e1160_0 .var/i "i", 31 0;
S_0x5c67990fafb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 17, 2 17 0, S_0x5c679909cb20;
 .timescale -9 -10;
v0x5c67990fb1b0_0 .var/i "i", 31 0;
S_0x5c67990fb290 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 21, 2 21 0, S_0x5c679909cb20;
 .timescale -9 -10;
v0x5c67990fb470_0 .var/i "i", 31 0;
S_0x5c67990fb550 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 31, 2 31 0, S_0x5c679909cb20;
 .timescale -9 -10;
v0x5c67990fb730_0 .var/i "i", 31 0;
S_0x5c67990fb830 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 2 35, 2 35 0, S_0x5c679909cb20;
 .timescale -9 -10;
v0x5c67990fba60_0 .var/i "i", 31 0;
S_0x5c67990fbb60 .scope module, "datapath" "Datapath" 2 6, 2 54 0, S_0x5c679909cb20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x5c6799104d20 .functor AND 1, v0x5c67990fdd70_0, v0x5c67990fd130_0, C4<1>, C4<1>;
v0x5c67991033f0_0 .net "ALUControl", 3 0, v0x5c67990fd570_0;  1 drivers
v0x5c6799103520_0 .net "ALUOp", 2 0, v0x5c67990fdbf0_0;  1 drivers
v0x5c6799103630_0 .net "ALUResult", 31 0, v0x5c67990fce80_0;  1 drivers
v0x5c67991036d0_0 .net "ALUSrc", 0 0, v0x5c67990fdcd0_0;  1 drivers
v0x5c67991037c0_0 .net "Branch", 0 0, v0x5c67990fdd70_0;  1 drivers
v0x5c67991038b0_0 .net "MemRead", 0 0, v0x5c67990fde40_0;  1 drivers
v0x5c67991039a0_0 .net "MemWrite", 0 0, v0x5c67990fdf00_0;  1 drivers
v0x5c6799103a90_0 .net "MemtoReg", 0 0, v0x5c67990fe010_0;  1 drivers
v0x5c6799103b80_0 .net "PC", 31 0, v0x5c6799101ac0_0;  1 drivers
v0x5c6799103d40_0 .net "RegWrite", 0 0, v0x5c67990fe0d0_0;  1 drivers
v0x5c6799103de0_0 .net "addout0", 31 0, L_0x5c6799104c80;  1 drivers
v0x5c6799103ea0_0 .net "addout1", 31 0, L_0x5c6799114df0;  1 drivers
v0x5c6799103fb0_0 .net "clk", 0 0, v0x5c6799104a80_0;  1 drivers
v0x5c6799104050_0 .net "immediate", 31 0, v0x5c67990ff530_0;  1 drivers
v0x5c67991040f0_0 .net "instruction", 31 0, v0x5c67990ffac0_0;  1 drivers
v0x5c6799104200_0 .net "muxout0", 31 0, v0x5c67991007d0_0;  1 drivers
v0x5c6799104310_0 .net "muxout1", 31 0, v0x5c6799100ea0_0;  1 drivers
v0x5c6799104530_0 .net "muxout2", 31 0, v0x5c6799101570_0;  1 drivers
v0x5c6799104640_0 .net "readData1", 31 0, v0x5c6799102860_0;  1 drivers
v0x5c6799104750_0 .net "readData2", 31 0, v0x5c6799102920_0;  1 drivers
v0x5c6799104810_0 .net "readData3", 31 0, v0x5c67990fee40_0;  1 drivers
v0x5c6799104920_0 .net "reset", 0 0, v0x5c6799104b70_0;  1 drivers
v0x5c67991049c0_0 .net "zero", 0 0, v0x5c67990fd130_0;  1 drivers
L_0x5c6799114e90 .part v0x5c67990ffac0_0, 12, 3;
L_0x5c6799114f30 .part v0x5c67990ffac0_0, 0, 7;
L_0x5c6799115420 .part v0x5c67990ffac0_0, 15, 5;
L_0x5c6799115510 .part v0x5c67990ffac0_0, 20, 5;
L_0x5c6799115600 .part v0x5c67990ffac0_0, 7, 5;
S_0x5c67990fbd60 .scope module, "add0" "Add" 2 70, 3 1 0, S_0x5c67990fbb60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5c67990fbfd0_0 .net "a", 31 0, v0x5c6799101ac0_0;  alias, 1 drivers
L_0x7ef18e63d018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c67990fc0d0_0 .net "b", 31 0, L_0x7ef18e63d018;  1 drivers
v0x5c67990fc1b0_0 .net "result", 31 0, L_0x5c6799104c80;  alias, 1 drivers
L_0x5c6799104c80 .arith/sum 32, v0x5c6799101ac0_0, L_0x7ef18e63d018;
S_0x5c67990fc2f0 .scope module, "add1" "Add" 2 71, 3 1 0, S_0x5c67990fbb60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5c67990fc520_0 .net "a", 31 0, v0x5c6799101ac0_0;  alias, 1 drivers
v0x5c67990fc600_0 .net "b", 31 0, v0x5c67990ff530_0;  alias, 1 drivers
v0x5c67990fc6c0_0 .net "result", 31 0, L_0x5c6799114df0;  alias, 1 drivers
L_0x5c6799114df0 .arith/sum 32, v0x5c6799101ac0_0, v0x5c67990ff530_0;
S_0x5c67990fc800 .scope module, "alu" "ALU" 2 72, 4 1 0, S_0x5c67990fbb60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_0x5c6799060c40 .param/l "ADD" 1 4 11, C4<0010>;
P_0x5c6799060c80 .param/l "AND" 1 4 12, C4<0000>;
P_0x5c6799060cc0 .param/l "BNE" 1 4 15, C4<0110>;
P_0x5c6799060d00 .param/l "LB" 1 4 9, C4<0010>;
P_0x5c6799060d40 .param/l "ORI" 1 4 13, C4<0001>;
P_0x5c6799060d80 .param/l "SB" 1 4 10, C4<0010>;
P_0x5c6799060dc0 .param/l "SLL" 1 4 14, C4<1000>;
v0x5c67990fcd80_0 .net "ALUControl", 3 0, v0x5c67990fd570_0;  alias, 1 drivers
v0x5c67990fce80_0 .var "ALUResult", 31 0;
v0x5c67990fcf60_0 .net "a", 31 0, v0x5c6799102860_0;  alias, 1 drivers
v0x5c67990fd050_0 .net "b", 31 0, v0x5c67991007d0_0;  alias, 1 drivers
v0x5c67990fd130_0 .var "zero", 0 0;
E_0x5c67990998d0 .event edge, v0x5c67990fcd80_0, v0x5c67990fcf60_0, v0x5c67990fd050_0, v0x5c67990fce80_0;
S_0x5c67990fd2e0 .scope module, "alucontrol" "ALUControl" 2 73, 5 1 0, S_0x5c67990fbb60;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x5c67990fd570_0 .var "ALUControl", 3 0;
v0x5c67990fd650_0 .net "ALUOp", 2 0, v0x5c67990fdbf0_0;  alias, 1 drivers
v0x5c67990fd710_0 .net "instruction", 2 0, L_0x5c6799114e90;  1 drivers
E_0x5c6799082d50 .event edge, v0x5c67990fd650_0, v0x5c67990fd710_0;
S_0x5c67990fd880 .scope module, "control" "Control" 2 74, 6 1 0, S_0x5c67990fbb60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0x5c67990fdbf0_0 .var "ALUOp", 2 0;
v0x5c67990fdcd0_0 .var "ALUSrc", 0 0;
v0x5c67990fdd70_0 .var "Branch", 0 0;
v0x5c67990fde40_0 .var "MemRead", 0 0;
v0x5c67990fdf00_0 .var "MemWrite", 0 0;
v0x5c67990fe010_0 .var "MemtoReg", 0 0;
v0x5c67990fe0d0_0 .var "RegWrite", 0 0;
v0x5c67990fe190_0 .net "instruction", 6 0, L_0x5c6799114f30;  1 drivers
E_0x5c67990df060 .event edge, v0x5c67990fe190_0;
S_0x5c67990fe3c0 .scope module, "datamemory" "DataMemory" 2 75, 7 1 0, S_0x5c67990fbb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v0x5c67990fe720_0 .net "MemRead", 0 0, v0x5c67990fde40_0;  alias, 1 drivers
v0x5c67990fe810_0 .net "MemWrite", 0 0, v0x5c67990fdf00_0;  alias, 1 drivers
v0x5c67990fe8e0_0 .net "address", 31 0, v0x5c67990fce80_0;  alias, 1 drivers
v0x5c67990fe9e0 .array "memory", 31 0, 31 0;
v0x5c67990fee40_0 .var "readData", 31 0;
v0x5c67990fef70_0 .net "writeData", 31 0, v0x5c6799102920_0;  alias, 1 drivers
v0x5c67990fe9e0_0 .array/port v0x5c67990fe9e0, 0;
v0x5c67990fe9e0_1 .array/port v0x5c67990fe9e0, 1;
E_0x5c67990deef0/0 .event edge, v0x5c67990fde40_0, v0x5c67990fce80_0, v0x5c67990fe9e0_0, v0x5c67990fe9e0_1;
v0x5c67990fe9e0_2 .array/port v0x5c67990fe9e0, 2;
v0x5c67990fe9e0_3 .array/port v0x5c67990fe9e0, 3;
v0x5c67990fe9e0_4 .array/port v0x5c67990fe9e0, 4;
v0x5c67990fe9e0_5 .array/port v0x5c67990fe9e0, 5;
E_0x5c67990deef0/1 .event edge, v0x5c67990fe9e0_2, v0x5c67990fe9e0_3, v0x5c67990fe9e0_4, v0x5c67990fe9e0_5;
v0x5c67990fe9e0_6 .array/port v0x5c67990fe9e0, 6;
v0x5c67990fe9e0_7 .array/port v0x5c67990fe9e0, 7;
v0x5c67990fe9e0_8 .array/port v0x5c67990fe9e0, 8;
v0x5c67990fe9e0_9 .array/port v0x5c67990fe9e0, 9;
E_0x5c67990deef0/2 .event edge, v0x5c67990fe9e0_6, v0x5c67990fe9e0_7, v0x5c67990fe9e0_8, v0x5c67990fe9e0_9;
v0x5c67990fe9e0_10 .array/port v0x5c67990fe9e0, 10;
v0x5c67990fe9e0_11 .array/port v0x5c67990fe9e0, 11;
v0x5c67990fe9e0_12 .array/port v0x5c67990fe9e0, 12;
v0x5c67990fe9e0_13 .array/port v0x5c67990fe9e0, 13;
E_0x5c67990deef0/3 .event edge, v0x5c67990fe9e0_10, v0x5c67990fe9e0_11, v0x5c67990fe9e0_12, v0x5c67990fe9e0_13;
v0x5c67990fe9e0_14 .array/port v0x5c67990fe9e0, 14;
v0x5c67990fe9e0_15 .array/port v0x5c67990fe9e0, 15;
v0x5c67990fe9e0_16 .array/port v0x5c67990fe9e0, 16;
v0x5c67990fe9e0_17 .array/port v0x5c67990fe9e0, 17;
E_0x5c67990deef0/4 .event edge, v0x5c67990fe9e0_14, v0x5c67990fe9e0_15, v0x5c67990fe9e0_16, v0x5c67990fe9e0_17;
v0x5c67990fe9e0_18 .array/port v0x5c67990fe9e0, 18;
v0x5c67990fe9e0_19 .array/port v0x5c67990fe9e0, 19;
v0x5c67990fe9e0_20 .array/port v0x5c67990fe9e0, 20;
v0x5c67990fe9e0_21 .array/port v0x5c67990fe9e0, 21;
E_0x5c67990deef0/5 .event edge, v0x5c67990fe9e0_18, v0x5c67990fe9e0_19, v0x5c67990fe9e0_20, v0x5c67990fe9e0_21;
v0x5c67990fe9e0_22 .array/port v0x5c67990fe9e0, 22;
v0x5c67990fe9e0_23 .array/port v0x5c67990fe9e0, 23;
v0x5c67990fe9e0_24 .array/port v0x5c67990fe9e0, 24;
v0x5c67990fe9e0_25 .array/port v0x5c67990fe9e0, 25;
E_0x5c67990deef0/6 .event edge, v0x5c67990fe9e0_22, v0x5c67990fe9e0_23, v0x5c67990fe9e0_24, v0x5c67990fe9e0_25;
v0x5c67990fe9e0_26 .array/port v0x5c67990fe9e0, 26;
v0x5c67990fe9e0_27 .array/port v0x5c67990fe9e0, 27;
v0x5c67990fe9e0_28 .array/port v0x5c67990fe9e0, 28;
v0x5c67990fe9e0_29 .array/port v0x5c67990fe9e0, 29;
E_0x5c67990deef0/7 .event edge, v0x5c67990fe9e0_26, v0x5c67990fe9e0_27, v0x5c67990fe9e0_28, v0x5c67990fe9e0_29;
v0x5c67990fe9e0_30 .array/port v0x5c67990fe9e0, 30;
v0x5c67990fe9e0_31 .array/port v0x5c67990fe9e0, 31;
E_0x5c67990deef0/8 .event edge, v0x5c67990fe9e0_30, v0x5c67990fe9e0_31, v0x5c67990fdf00_0, v0x5c67990fef70_0;
E_0x5c67990deef0 .event/or E_0x5c67990deef0/0, E_0x5c67990deef0/1, E_0x5c67990deef0/2, E_0x5c67990deef0/3, E_0x5c67990deef0/4, E_0x5c67990deef0/5, E_0x5c67990deef0/6, E_0x5c67990deef0/7, E_0x5c67990deef0/8;
S_0x5c67990ff0f0 .scope module, "immgen" "ImmGen" 2 76, 8 1 0, S_0x5c67990fbb60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_0x5c67990e14f0 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_0x5c67990e1530 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_0x5c67990e1570 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_0x5c67990e15b0 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v0x5c67990ff530_0 .var "immediate", 31 0;
v0x5c67990ff610_0 .net "instruction", 31 0, v0x5c67990ffac0_0;  alias, 1 drivers
E_0x5c67990ff4b0 .event edge, v0x5c67990ff610_0;
S_0x5c67990ff730 .scope module, "instructionmemory" "InstructionMemory" 2 77, 9 1 0, S_0x5c67990fbb60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0x5c67990ffac0_0 .var "instruction", 31 0;
v0x5c67990ffbd0 .array "memory", 31 0, 31 0;
v0x5c6799100180_0 .net "readAddress", 31 0, v0x5c6799101ac0_0;  alias, 1 drivers
v0x5c67990ffbd0_0 .array/port v0x5c67990ffbd0, 0;
v0x5c67990ffbd0_1 .array/port v0x5c67990ffbd0, 1;
v0x5c67990ffbd0_2 .array/port v0x5c67990ffbd0, 2;
E_0x5c67990ff950/0 .event edge, v0x5c67990fbfd0_0, v0x5c67990ffbd0_0, v0x5c67990ffbd0_1, v0x5c67990ffbd0_2;
v0x5c67990ffbd0_3 .array/port v0x5c67990ffbd0, 3;
v0x5c67990ffbd0_4 .array/port v0x5c67990ffbd0, 4;
v0x5c67990ffbd0_5 .array/port v0x5c67990ffbd0, 5;
v0x5c67990ffbd0_6 .array/port v0x5c67990ffbd0, 6;
E_0x5c67990ff950/1 .event edge, v0x5c67990ffbd0_3, v0x5c67990ffbd0_4, v0x5c67990ffbd0_5, v0x5c67990ffbd0_6;
v0x5c67990ffbd0_7 .array/port v0x5c67990ffbd0, 7;
v0x5c67990ffbd0_8 .array/port v0x5c67990ffbd0, 8;
v0x5c67990ffbd0_9 .array/port v0x5c67990ffbd0, 9;
v0x5c67990ffbd0_10 .array/port v0x5c67990ffbd0, 10;
E_0x5c67990ff950/2 .event edge, v0x5c67990ffbd0_7, v0x5c67990ffbd0_8, v0x5c67990ffbd0_9, v0x5c67990ffbd0_10;
v0x5c67990ffbd0_11 .array/port v0x5c67990ffbd0, 11;
v0x5c67990ffbd0_12 .array/port v0x5c67990ffbd0, 12;
v0x5c67990ffbd0_13 .array/port v0x5c67990ffbd0, 13;
v0x5c67990ffbd0_14 .array/port v0x5c67990ffbd0, 14;
E_0x5c67990ff950/3 .event edge, v0x5c67990ffbd0_11, v0x5c67990ffbd0_12, v0x5c67990ffbd0_13, v0x5c67990ffbd0_14;
v0x5c67990ffbd0_15 .array/port v0x5c67990ffbd0, 15;
v0x5c67990ffbd0_16 .array/port v0x5c67990ffbd0, 16;
v0x5c67990ffbd0_17 .array/port v0x5c67990ffbd0, 17;
v0x5c67990ffbd0_18 .array/port v0x5c67990ffbd0, 18;
E_0x5c67990ff950/4 .event edge, v0x5c67990ffbd0_15, v0x5c67990ffbd0_16, v0x5c67990ffbd0_17, v0x5c67990ffbd0_18;
v0x5c67990ffbd0_19 .array/port v0x5c67990ffbd0, 19;
v0x5c67990ffbd0_20 .array/port v0x5c67990ffbd0, 20;
v0x5c67990ffbd0_21 .array/port v0x5c67990ffbd0, 21;
v0x5c67990ffbd0_22 .array/port v0x5c67990ffbd0, 22;
E_0x5c67990ff950/5 .event edge, v0x5c67990ffbd0_19, v0x5c67990ffbd0_20, v0x5c67990ffbd0_21, v0x5c67990ffbd0_22;
v0x5c67990ffbd0_23 .array/port v0x5c67990ffbd0, 23;
v0x5c67990ffbd0_24 .array/port v0x5c67990ffbd0, 24;
v0x5c67990ffbd0_25 .array/port v0x5c67990ffbd0, 25;
v0x5c67990ffbd0_26 .array/port v0x5c67990ffbd0, 26;
E_0x5c67990ff950/6 .event edge, v0x5c67990ffbd0_23, v0x5c67990ffbd0_24, v0x5c67990ffbd0_25, v0x5c67990ffbd0_26;
v0x5c67990ffbd0_27 .array/port v0x5c67990ffbd0, 27;
v0x5c67990ffbd0_28 .array/port v0x5c67990ffbd0, 28;
v0x5c67990ffbd0_29 .array/port v0x5c67990ffbd0, 29;
v0x5c67990ffbd0_30 .array/port v0x5c67990ffbd0, 30;
E_0x5c67990ff950/7 .event edge, v0x5c67990ffbd0_27, v0x5c67990ffbd0_28, v0x5c67990ffbd0_29, v0x5c67990ffbd0_30;
v0x5c67990ffbd0_31 .array/port v0x5c67990ffbd0, 31;
E_0x5c67990ff950/8 .event edge, v0x5c67990ffbd0_31;
E_0x5c67990ff950 .event/or E_0x5c67990ff950/0, E_0x5c67990ff950/1, E_0x5c67990ff950/2, E_0x5c67990ff950/3, E_0x5c67990ff950/4, E_0x5c67990ff950/5, E_0x5c67990ff950/6, E_0x5c67990ff950/7, E_0x5c67990ff950/8;
S_0x5c6799100300 .scope module, "mux0" "Mux" 2 78, 10 1 0, S_0x5c67990fbb60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5c6799100540_0 .net "Control", 0 0, v0x5c67990fdcd0_0;  alias, 1 drivers
v0x5c6799100630_0 .net "in0", 31 0, v0x5c6799102920_0;  alias, 1 drivers
v0x5c6799100700_0 .net "in1", 31 0, v0x5c67990ff530_0;  alias, 1 drivers
v0x5c67991007d0_0 .var "out", 31 0;
E_0x5c67991004e0 .event edge, v0x5c67990fdcd0_0, v0x5c67990fc600_0, v0x5c67990fef70_0;
S_0x5c6799100900 .scope module, "mux1" "Mux" 2 79, 10 1 0, S_0x5c67990fbb60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5c6799100bd0_0 .net "Control", 0 0, L_0x5c6799104d20;  1 drivers
v0x5c6799100cb0_0 .net "in0", 31 0, L_0x5c6799104c80;  alias, 1 drivers
v0x5c6799100da0_0 .net "in1", 31 0, L_0x5c6799114df0;  alias, 1 drivers
v0x5c6799100ea0_0 .var "out", 31 0;
E_0x5c6799100b50 .event edge, v0x5c6799100bd0_0, v0x5c67990fc6c0_0, v0x5c67990fc1b0_0;
S_0x5c6799100ff0 .scope module, "mux2" "Mux" 2 80, 10 1 0, S_0x5c67990fbb60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5c67991012c0_0 .net "Control", 0 0, v0x5c67990fe010_0;  alias, 1 drivers
v0x5c67991013b0_0 .net "in0", 31 0, v0x5c67990fce80_0;  alias, 1 drivers
v0x5c67991014a0_0 .net "in1", 31 0, v0x5c67990fee40_0;  alias, 1 drivers
v0x5c6799101570_0 .var "out", 31 0;
E_0x5c6799101240 .event edge, v0x5c67990fe010_0, v0x5c67990fee40_0, v0x5c67990fce80_0;
S_0x5c67991016e0 .scope module, "pc" "PC" 2 81, 11 1 0, S_0x5c67990fbb60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v0x5c67991019b0_0 .net "PCIn", 31 0, v0x5c6799100ea0_0;  alias, 1 drivers
v0x5c6799101ac0_0 .var "PCOut", 31 0;
v0x5c6799101b60_0 .net "clk", 0 0, v0x5c6799104a80_0;  alias, 1 drivers
v0x5c6799101c30_0 .net "reset", 0 0, v0x5c6799104b70_0;  alias, 1 drivers
E_0x5c6799101930 .event posedge, v0x5c6799101b60_0;
S_0x5c6799101da0 .scope module, "registers" "Registers" 2 82, 12 1 0, S_0x5c67990fbb60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x5c6799102240_0 .net "RegWrite", 0 0, v0x5c67990fe0d0_0;  alias, 1 drivers
L_0x7ef18e63d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c67991022e0_0 .net *"_ivl_10", 1 0, L_0x7ef18e63d060;  1 drivers
v0x5c67991023a0_0 .net *"_ivl_14", 31 0, L_0x5c6799115240;  1 drivers
v0x5c6799102490_0 .net *"_ivl_16", 6 0, L_0x5c67991152e0;  1 drivers
L_0x7ef18e63d0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c6799102570_0 .net *"_ivl_19", 1 0, L_0x7ef18e63d0a8;  1 drivers
v0x5c67991026a0_0 .net *"_ivl_5", 31 0, L_0x5c6799115060;  1 drivers
v0x5c6799102780_0 .net *"_ivl_7", 6 0, L_0x5c6799115100;  1 drivers
v0x5c6799102860_0 .var "readData1", 31 0;
v0x5c6799102920_0 .var "readData2", 31 0;
v0x5c67991029c0_0 .net "readReg1", 4 0, L_0x5c6799115420;  1 drivers
v0x5c6799102aa0_0 .net "readReg2", 4 0, L_0x5c6799115510;  1 drivers
v0x5c6799102b80 .array "registers", 31 0, 31 0;
v0x5c6799103150_0 .net "writeData", 31 0, v0x5c6799101570_0;  alias, 1 drivers
v0x5c6799103210_0 .net "writeReg", 4 0, L_0x5c6799115600;  1 drivers
E_0x5c6799102070 .event edge, v0x5c67990fe0d0_0, v0x5c6799101570_0, v0x5c6799103210_0;
E_0x5c67991020f0 .event edge, L_0x5c6799115240, v0x5c6799102aa0_0;
E_0x5c6799102150 .event edge, L_0x5c6799115060, v0x5c67991029c0_0;
v0x5c6799102b80_0 .array/port v0x5c6799102b80, 0;
E_0x5c67991021b0 .event edge, v0x5c6799102b80_0;
L_0x5c6799115060 .array/port v0x5c6799102b80, L_0x5c6799115100;
L_0x5c6799115100 .concat [ 5 2 0 0], L_0x5c6799115420, L_0x7ef18e63d060;
L_0x5c6799115240 .array/port v0x5c6799102b80, L_0x5c67991152e0;
L_0x5c67991152e0 .concat [ 5 2 0 0], L_0x5c6799115510, L_0x7ef18e63d0a8;
    .scope S_0x5c67990fc800;
T_0 ;
    %wait E_0x5c67990998d0;
    %load/vec4 v0x5c67990fcd80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c67990fce80_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x5c67990fcf60_0;
    %load/vec4 v0x5c67990fd050_0;
    %add;
    %store/vec4 v0x5c67990fce80_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x5c67990fcf60_0;
    %load/vec4 v0x5c67990fd050_0;
    %add;
    %store/vec4 v0x5c67990fce80_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x5c67990fcf60_0;
    %load/vec4 v0x5c67990fd050_0;
    %add;
    %store/vec4 v0x5c67990fce80_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x5c67990fcf60_0;
    %load/vec4 v0x5c67990fd050_0;
    %and;
    %store/vec4 v0x5c67990fce80_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5c67990fcf60_0;
    %load/vec4 v0x5c67990fd050_0;
    %or;
    %store/vec4 v0x5c67990fce80_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5c67990fcf60_0;
    %ix/getv 4, v0x5c67990fd050_0;
    %shiftl 4;
    %store/vec4 v0x5c67990fce80_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x5c67990fcf60_0;
    %load/vec4 v0x5c67990fd050_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x5c67990fce80_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5c67990fce80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x5c67990fd130_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5c67990fd2e0;
T_1 ;
    %wait E_0x5c6799082d50;
    %load/vec4 v0x5c67990fd650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c67990fd570_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5c67990fd570_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5c67990fd570_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5c67990fd710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c67990fd570_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5c67990fd570_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5c67990fd570_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c67990fd570_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5c67990fd570_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5c67990fd880;
T_2 ;
    %wait E_0x5c67990df060;
    %load/vec4 v0x5c67990fe190_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fdd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fde40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fe010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c67990fdbf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fdf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fdcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fe0d0_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fdd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c67990fde40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c67990fe010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c67990fdbf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fdf00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c67990fdcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c67990fe0d0_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fdd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fde40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fe010_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c67990fdbf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c67990fdf00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c67990fdcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fe0d0_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fdd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fde40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fe010_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5c67990fdbf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fdf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fdcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c67990fe0d0_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fdd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fde40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fe010_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5c67990fdbf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fdf00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c67990fdcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c67990fe0d0_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c67990fdd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fde40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fe010_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5c67990fdbf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fdf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fdcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c67990fe0d0_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c67990fe3c0;
T_3 ;
    %wait E_0x5c67990deef0;
    %load/vec4 v0x5c67990fe720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x5c67990fe8e0_0;
    %load/vec4a v0x5c67990fe9e0, 4;
    %store/vec4 v0x5c67990fee40_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c67990fe810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5c67990fef70_0;
    %ix/getv 4, v0x5c67990fe8e0_0;
    %store/vec4a v0x5c67990fe9e0, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5c67990ff0f0;
T_4 ;
    %wait E_0x5c67990ff4b0;
    %load/vec4 v0x5c67990ff610_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c67990ff530_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5c67990ff610_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5c67990ff610_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c67990ff530_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5c67990ff610_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5c67990ff610_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c67990ff530_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5c67990ff610_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5c67990ff610_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c67990ff610_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c67990ff530_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5c67990ff610_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5c67990ff610_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c67990ff610_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c67990ff610_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c67990ff610_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5c67990ff530_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5c67990ff730;
T_5 ;
    %wait E_0x5c67990ff950;
    %load/vec4 v0x5c6799100180_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x5c67990ffbd0, 4;
    %store/vec4 v0x5c67990ffac0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5c6799100300;
T_6 ;
    %wait E_0x5c67991004e0;
    %load/vec4 v0x5c6799100540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5c6799100700_0;
    %store/vec4 v0x5c67991007d0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5c6799100630_0;
    %store/vec4 v0x5c67991007d0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5c6799100900;
T_7 ;
    %wait E_0x5c6799100b50;
    %load/vec4 v0x5c6799100bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5c6799100da0_0;
    %store/vec4 v0x5c6799100ea0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5c6799100cb0_0;
    %store/vec4 v0x5c6799100ea0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5c6799100ff0;
T_8 ;
    %wait E_0x5c6799101240;
    %load/vec4 v0x5c67991012c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5c67991014a0_0;
    %store/vec4 v0x5c6799101570_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5c67991013b0_0;
    %store/vec4 v0x5c6799101570_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5c67991016e0;
T_9 ;
    %wait E_0x5c6799101930;
    %load/vec4 v0x5c6799101c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c6799101ac0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5c67991019b0_0;
    %store/vec4 v0x5c6799101ac0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5c6799101da0;
T_10 ;
    %wait E_0x5c67991021b0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c6799102b80, 4, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5c6799101da0;
T_11 ;
    %wait E_0x5c6799102150;
    %load/vec4 v0x5c67991029c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5c6799102b80, 4;
    %store/vec4 v0x5c6799102860_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5c6799101da0;
T_12 ;
    %wait E_0x5c67991020f0;
    %load/vec4 v0x5c6799102aa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5c6799102b80, 4;
    %store/vec4 v0x5c6799102920_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5c6799101da0;
T_13 ;
    %wait E_0x5c6799102070;
    %load/vec4 v0x5c6799102240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5c6799103150_0;
    %load/vec4 v0x5c6799103210_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5c6799102b80, 4, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5c679909cb20;
T_14 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v0x5c67990fe9e0 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x5c67990ffbd0 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v0x5c6799102b80 {0 0 0};
    %fork t_1, S_0x5c679909ccb0;
    %jmp t_0;
    .scope S_0x5c679909ccb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c67990e1160_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x5c67990e1160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 14 "$display", "DataMemory [%2d] = %d", v0x5c67990e1160_0, &A<v0x5c67990fe9e0, v0x5c67990e1160_0 > {0 0 0};
    %load/vec4 v0x5c67990e1160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c67990e1160_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0x5c679909cb20;
t_0 %join;
    %vpi_call 2 16 "$display" {0 0 0};
    %fork t_3, S_0x5c67990fafb0;
    %jmp t_2;
    .scope S_0x5c67990fafb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c67990fb1b0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5c67990fb1b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call 2 18 "$display", "InstructionMemory [%2d] = %h", v0x5c67990fb1b0_0, &A<v0x5c67990ffbd0, v0x5c67990fb1b0_0 > {0 0 0};
    %load/vec4 v0x5c67990fb1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c67990fb1b0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x5c679909cb20;
t_2 %join;
    %vpi_call 2 20 "$display" {0 0 0};
    %fork t_5, S_0x5c67990fb290;
    %jmp t_4;
    .scope S_0x5c67990fb290;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c67990fb470_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x5c67990fb470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.5, 5;
    %vpi_call 2 22 "$display", "Register [%2d] = %d", v0x5c67990fb470_0, &A<v0x5c6799102b80, v0x5c67990fb470_0 > {0 0 0};
    %load/vec4 v0x5c67990fb470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c67990fb470_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %end;
    .scope S_0x5c679909cb20;
t_4 %join;
    %vpi_call 2 24 "$display" {0 0 0};
    %vpi_call 2 25 "$display", "Program Counter = %2d", v0x5c6799101ac0_0 {0 0 0};
    %vpi_call 2 26 "$display", "Instruction = %h", v0x5c67990ffac0_0 {0 0 0};
    %vpi_call 2 27 "$display" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5c679909cb20;
T_15 ;
    %wait E_0x5c67990ff4b0;
    %fork t_7, S_0x5c67990fb550;
    %jmp t_6;
    .scope S_0x5c67990fb550;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c67990fb730_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x5c67990fb730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.1, 5;
    %vpi_call 2 32 "$display", "DataMemory [%2d] = %d", v0x5c67990fb730_0, &A<v0x5c67990fe9e0, v0x5c67990fb730_0 > {0 0 0};
    %load/vec4 v0x5c67990fb730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c67990fb730_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .scope S_0x5c679909cb20;
t_6 %join;
    %vpi_call 2 34 "$display" {0 0 0};
    %fork t_9, S_0x5c67990fb830;
    %jmp t_8;
    .scope S_0x5c67990fb830;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c67990fba60_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x5c67990fba60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %vpi_call 2 36 "$display", "Register [%2d] = %d", v0x5c67990fba60_0, &A<v0x5c6799102b80, v0x5c67990fba60_0 > {0 0 0};
    %load/vec4 v0x5c67990fba60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c67990fba60_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x5c679909cb20;
t_8 %join;
    %vpi_call 2 38 "$display" {0 0 0};
    %vpi_call 2 39 "$display", "Program Counter = %2d", v0x5c6799101ac0_0 {0 0 0};
    %vpi_call 2 40 "$display", "Instruction = %h", v0x5c67990ffac0_0 {0 0 0};
    %vpi_call 2 41 "$display" {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5c679909cb20;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c6799104a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c6799104b70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c6799104b70_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5c679909cb20;
T_17 ;
    %delay 10, 0;
    %load/vec4 v0x5c6799104a80_0;
    %inv;
    %store/vec4 v0x5c6799104a80_0, 0, 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
