$date
	Fri Jan 20 14:22:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fulladder $end
$var wire 1 ! sumout0 $end
$var wire 1 " cout0 $end
$var reg 1 # cin0 $end
$var reg 1 $ d0 $end
$var reg 1 % d1 $end
$scope module adder2 $end
$var wire 1 & a1 $end
$var wire 1 ' a2 $end
$var wire 1 ( a3 $end
$var wire 1 # cin $end
$var wire 1 " cout $end
$var wire 1 $ d1 $end
$var wire 1 % d2 $end
$var wire 1 ! sumout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1#
#15
1&
0#
1%
#20
1"
1(
0!
1#
#25
0"
0(
1!
0#
0%
1$
#30
1"
1(
0!
1#
#35
0(
0&
1'
0#
1%
#40
1!
1#
#45
