
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013948  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002074  08013b28  08013b28  00014b28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015b9c  08015b9c  00017368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015b9c  08015b9c  00016b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015ba4  08015ba4  00017368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015ba4  08015ba4  00016ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015ba8  08015ba8  00016ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  08015bac  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003264  20000368  08015f14  00017368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200035cc  08015f14  000175cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00017368  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028fa4  00000000  00000000  00017398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000689e  00000000  00000000  0004033c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002008  00000000  00000000  00046be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000183a  00000000  00000000  00048be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c16b  00000000  00000000  0004a422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003002c  00000000  00000000  0007658d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dda06  00000000  00000000  000a65b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00183fbf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009408  00000000  00000000  00184004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0018d40c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08013b10 	.word	0x08013b10

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08013b10 	.word	0x08013b10

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b03      	cmp	r3, #3
 8000f38:	d822      	bhi.n	8000f80 <read_register_value+0x5c>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f51 	.word	0x08000f51
 8000f44:	08000f5d 	.word	0x08000f5d
 8000f48:	08000f69 	.word	0x08000f69
 8000f4c:	08000f75 	.word	0x08000f75
		case REG_COIL:		return io_coil_read(addr);
 8000f50:	88bb      	ldrh	r3, [r7, #4]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f001 f820 	bl	8001f98 <io_coil_read>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	e012      	b.n	8000f82 <read_register_value+0x5e>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f5c:	88bb      	ldrh	r3, [r7, #4]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f001 f8c4 	bl	80020ec <io_discrete_in_read>
 8000f64:	4603      	mov	r3, r0
 8000f66:	e00c      	b.n	8000f82 <read_register_value+0x5e>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f68:	88bb      	ldrh	r3, [r7, #4]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f001 f946 	bl	80021fc <io_holding_reg_read>
 8000f70:	4603      	mov	r3, r0
 8000f72:	e006      	b.n	8000f82 <read_register_value+0x5e>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f74:	88bb      	ldrh	r3, [r7, #4]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f001 f9f8 	bl	800236c <io_input_reg_read>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	e000      	b.n	8000f82 <read_register_value+0x5e>
		default:			return 0;
 8000f80:	2300      	movs	r3, #0
	}
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop

08000f8c <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
 8000f96:	460b      	mov	r3, r1
 8000f98:	80bb      	strh	r3, [r7, #4]
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d002      	beq.n	8000faa <write_register_value+0x1e>
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d008      	beq.n	8000fba <write_register_value+0x2e>
			break;
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
			break;
		default:
			break;
 8000fa8:	e00e      	b.n	8000fc8 <write_register_value+0x3c>
			io_coil_write(addr, write_value);
 8000faa:	887b      	ldrh	r3, [r7, #2]
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	88bb      	ldrh	r3, [r7, #4]
 8000fb0:	4611      	mov	r1, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f001 f810 	bl	8001fd8 <io_coil_write>
			break;
 8000fb8:	e006      	b.n	8000fc8 <write_register_value+0x3c>
			io_holding_reg_write(addr, write_value);
 8000fba:	887a      	ldrh	r2, [r7, #2]
 8000fbc:	88bb      	ldrh	r3, [r7, #4]
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f001 f93b 	bl	800223c <io_holding_reg_write>
			break;
 8000fc6:	bf00      	nop
	}
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	80fb      	strh	r3, [r7, #6]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	717b      	strb	r3, [r7, #5]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	807b      	strh	r3, [r7, #2]
	switch (op) {
 8000fe2:	797b      	ldrb	r3, [r7, #5]
 8000fe4:	2b05      	cmp	r3, #5
 8000fe6:	d83f      	bhi.n	8001068 <compare+0x98>
 8000fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff0 <compare+0x20>)
 8000fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fee:	bf00      	nop
 8000ff0:	08001009 	.word	0x08001009
 8000ff4:	08001019 	.word	0x08001019
 8000ff8:	08001029 	.word	0x08001029
 8000ffc:	08001039 	.word	0x08001039
 8001000:	08001049 	.word	0x08001049
 8001004:	08001059 	.word	0x08001059
		case CMP_EQ:	return val1 == val2;
 8001008:	88fa      	ldrh	r2, [r7, #6]
 800100a:	887b      	ldrh	r3, [r7, #2]
 800100c:	429a      	cmp	r2, r3
 800100e:	bf0c      	ite	eq
 8001010:	2301      	moveq	r3, #1
 8001012:	2300      	movne	r3, #0
 8001014:	b2db      	uxtb	r3, r3
 8001016:	e028      	b.n	800106a <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001018:	88fa      	ldrh	r2, [r7, #6]
 800101a:	887b      	ldrh	r3, [r7, #2]
 800101c:	429a      	cmp	r2, r3
 800101e:	bf14      	ite	ne
 8001020:	2301      	movne	r3, #1
 8001022:	2300      	moveq	r3, #0
 8001024:	b2db      	uxtb	r3, r3
 8001026:	e020      	b.n	800106a <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001028:	88fa      	ldrh	r2, [r7, #6]
 800102a:	887b      	ldrh	r3, [r7, #2]
 800102c:	429a      	cmp	r2, r3
 800102e:	bf8c      	ite	hi
 8001030:	2301      	movhi	r3, #1
 8001032:	2300      	movls	r3, #0
 8001034:	b2db      	uxtb	r3, r3
 8001036:	e018      	b.n	800106a <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 8001038:	88fa      	ldrh	r2, [r7, #6]
 800103a:	887b      	ldrh	r3, [r7, #2]
 800103c:	429a      	cmp	r2, r3
 800103e:	bf34      	ite	cc
 8001040:	2301      	movcc	r3, #1
 8001042:	2300      	movcs	r3, #0
 8001044:	b2db      	uxtb	r3, r3
 8001046:	e010      	b.n	800106a <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 8001048:	88fa      	ldrh	r2, [r7, #6]
 800104a:	887b      	ldrh	r3, [r7, #2]
 800104c:	429a      	cmp	r2, r3
 800104e:	bf2c      	ite	cs
 8001050:	2301      	movcs	r3, #1
 8001052:	2300      	movcc	r3, #0
 8001054:	b2db      	uxtb	r3, r3
 8001056:	e008      	b.n	800106a <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 8001058:	88fa      	ldrh	r2, [r7, #6]
 800105a:	887b      	ldrh	r3, [r7, #2]
 800105c:	429a      	cmp	r2, r3
 800105e:	bf94      	ite	ls
 8001060:	2301      	movls	r3, #1
 8001062:	2300      	movhi	r3, #0
 8001064:	b2db      	uxtb	r3, r3
 8001066:	e000      	b.n	800106a <compare+0x9a>
		default:		return false;
 8001068:	2300      	movs	r3, #0
	}
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	781a      	ldrb	r2, [r3, #0]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 8001088:	4619      	mov	r1, r3
 800108a:	4610      	mov	r0, r2
 800108c:	f7ff ff4a 	bl	8000f24 <read_register_value>
 8001090:	4603      	mov	r3, r0
 8001092:	4618      	mov	r0, r3
		rule->op1,
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 800109c:	461a      	mov	r2, r3
 800109e:	f7ff ff97 	bl	8000fd0 <compare>
 80010a2:	4603      	mov	r3, r0
 80010a4:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	7c1b      	ldrb	r3, [r3, #16]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <evaluate_rule+0x3a>
		return condition1;
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	e035      	b.n	800111e <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	7a1a      	ldrb	r2, [r3, #8]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 80010ba:	4619      	mov	r1, r3
 80010bc:	4610      	mov	r0, r2
 80010be:	f7ff ff31 	bl	8000f24 <read_register_value>
 80010c2:	4603      	mov	r3, r0
 80010c4:	4618      	mov	r0, r3
		rule->op2,
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 80010ce:	461a      	mov	r2, r3
 80010d0:	f7ff ff7e 	bl	8000fd0 <compare>
 80010d4:	4603      	mov	r3, r0
 80010d6:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	7c1b      	ldrb	r3, [r3, #16]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d10c      	bne.n	80010fa <evaluate_rule+0x82>
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d004      	beq.n	80010f0 <evaluate_rule+0x78>
 80010e6:	7bbb      	ldrb	r3, [r7, #14]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <evaluate_rule+0x78>
 80010ec:	2301      	movs	r3, #1
 80010ee:	e000      	b.n	80010f2 <evaluate_rule+0x7a>
 80010f0:	2300      	movs	r3, #0
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	e011      	b.n	800111e <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7c1b      	ldrb	r3, [r3, #16]
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d10c      	bne.n	800111c <evaluate_rule+0xa4>
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d102      	bne.n	800110e <evaluate_rule+0x96>
 8001108:	7bbb      	ldrb	r3, [r7, #14]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <evaluate_rule+0x9a>
 800110e:	2301      	movs	r3, #1
 8001110:	e000      	b.n	8001114 <evaluate_rule+0x9c>
 8001112:	2300      	movs	r3, #0
 8001114:	f003 0301 	and.w	r3, r3, #1
 8001118:	b2db      	uxtb	r3, r3
 800111a:	e000      	b.n	800111e <evaluate_rule+0xa6>
	return false;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001126:	b580      	push	{r7, lr}
 8001128:	b082      	sub	sp, #8
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff ffa2 	bl	8001078 <evaluate_rule>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d008      	beq.n	800114c <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	7c58      	ldrb	r0, [r3, #17]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	8a59      	ldrh	r1, [r3, #18]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	8a9b      	ldrh	r3, [r3, #20]
 8001146:	461a      	mov	r2, r3
 8001148:	f7ff ff20 	bl	8000f8c <write_register_value>
	}
}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <automation_Init>:

void automation_Init(void) {
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
		LOGIC_OR, // Condition 1 OR Condition 2
		REG_COIL, 0, 0 // Then, set Coil 0 to 0.
	};

	rule_count = 2;*/
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
	...

08001164 <automation_Tick>:

void automation_Tick(void) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 800116a:	2300      	movs	r3, #0
 800116c:	80fb      	strh	r3, [r7, #6]
 800116e:	e00b      	b.n	8001188 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 8001170:	88fb      	ldrh	r3, [r7, #6]
 8001172:	2216      	movs	r2, #22
 8001174:	fb02 f303 	mul.w	r3, r2, r3
 8001178:	4a08      	ldr	r2, [pc, #32]	@ (800119c <automation_Tick+0x38>)
 800117a:	4413      	add	r3, r2
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff ffd2 	bl	8001126 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	3301      	adds	r3, #1
 8001186:	80fb      	strh	r3, [r7, #6]
 8001188:	4b05      	ldr	r3, [pc, #20]	@ (80011a0 <automation_Tick+0x3c>)
 800118a:	881b      	ldrh	r3, [r3, #0]
 800118c:	88fa      	ldrh	r2, [r7, #6]
 800118e:	429a      	cmp	r2, r3
 8001190:	d3ee      	bcc.n	8001170 <automation_Tick+0xc>
	}
}
 8001192:	bf00      	nop
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000384 	.word	0x20000384
 80011a0:	20000644 	.word	0x20000644

080011a4 <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 80011a4:	b084      	sub	sp, #16
 80011a6:	b4b0      	push	{r4, r5, r7}
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	f107 040c 	add.w	r4, r7, #12
 80011ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 80011b2:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <automation_add_rule+0x5c>)
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	2b1f      	cmp	r3, #31
 80011b8:	d81b      	bhi.n	80011f2 <automation_add_rule+0x4e>
		rules[rule_count] = newRule;
 80011ba:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <automation_add_rule+0x5c>)
 80011bc:	881b      	ldrh	r3, [r3, #0]
 80011be:	4619      	mov	r1, r3
 80011c0:	4a10      	ldr	r2, [pc, #64]	@ (8001204 <automation_add_rule+0x60>)
 80011c2:	2316      	movs	r3, #22
 80011c4:	fb01 f303 	mul.w	r3, r1, r3
 80011c8:	4413      	add	r3, r2
 80011ca:	461d      	mov	r5, r3
 80011cc:	f107 040c 	add.w	r4, r7, #12
 80011d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011d2:	6028      	str	r0, [r5, #0]
 80011d4:	6069      	str	r1, [r5, #4]
 80011d6:	60aa      	str	r2, [r5, #8]
 80011d8:	60eb      	str	r3, [r5, #12]
 80011da:	6820      	ldr	r0, [r4, #0]
 80011dc:	6128      	str	r0, [r5, #16]
 80011de:	88a3      	ldrh	r3, [r4, #4]
 80011e0:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 80011e2:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <automation_add_rule+0x5c>)
 80011e4:	881b      	ldrh	r3, [r3, #0]
 80011e6:	3301      	adds	r3, #1
 80011e8:	b29a      	uxth	r2, r3
 80011ea:	4b05      	ldr	r3, [pc, #20]	@ (8001200 <automation_add_rule+0x5c>)
 80011ec:	801a      	strh	r2, [r3, #0]
		return true;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e000      	b.n	80011f4 <automation_add_rule+0x50>
	} else {
		return false;
 80011f2:	2300      	movs	r3, #0
	}
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bcb0      	pop	{r4, r5, r7}
 80011fa:	b004      	add	sp, #16
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	20000644 	.word	0x20000644
 8001204:	20000384 	.word	0x20000384

08001208 <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
	return rule_count;
 800120c:	4b03      	ldr	r3, [pc, #12]	@ (800121c <automation_get_rule_count+0x14>)
 800120e:	881b      	ldrh	r3, [r3, #0]
}
 8001210:	4618      	mov	r0, r3
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	20000644 	.word	0x20000644

08001220 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 8001220:	b4b0      	push	{r4, r5, r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	6039      	str	r1, [r7, #0]
 800122a:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 800122c:	4b10      	ldr	r3, [pc, #64]	@ (8001270 <automation_get_rule+0x50>)
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	88fa      	ldrh	r2, [r7, #6]
 8001232:	429a      	cmp	r2, r3
 8001234:	d301      	bcc.n	800123a <automation_get_rule+0x1a>
		return false;
 8001236:	2300      	movs	r3, #0
 8001238:	e014      	b.n	8001264 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 800123a:	88fb      	ldrh	r3, [r7, #6]
 800123c:	6838      	ldr	r0, [r7, #0]
 800123e:	4a0d      	ldr	r2, [pc, #52]	@ (8001274 <automation_get_rule+0x54>)
 8001240:	2116      	movs	r1, #22
 8001242:	fb01 f303 	mul.w	r3, r1, r3
 8001246:	441a      	add	r2, r3
 8001248:	4603      	mov	r3, r0
 800124a:	6811      	ldr	r1, [r2, #0]
 800124c:	6855      	ldr	r5, [r2, #4]
 800124e:	6894      	ldr	r4, [r2, #8]
 8001250:	68d0      	ldr	r0, [r2, #12]
 8001252:	6019      	str	r1, [r3, #0]
 8001254:	605d      	str	r5, [r3, #4]
 8001256:	609c      	str	r4, [r3, #8]
 8001258:	60d8      	str	r0, [r3, #12]
 800125a:	6911      	ldr	r1, [r2, #16]
 800125c:	6119      	str	r1, [r3, #16]
 800125e:	8a92      	ldrh	r2, [r2, #20]
 8001260:	829a      	strh	r2, [r3, #20]
	return true;
 8001262:	2301      	movs	r3, #1
}
 8001264:	4618      	mov	r0, r3
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	bcb0      	pop	{r4, r5, r7}
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	20000644 	.word	0x20000644
 8001274:	20000384 	.word	0x20000384

08001278 <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001282:	4b1f      	ldr	r3, [pc, #124]	@ (8001300 <automation_delete_rule+0x88>)
 8001284:	881b      	ldrh	r3, [r3, #0]
 8001286:	88fa      	ldrh	r2, [r7, #6]
 8001288:	429a      	cmp	r2, r3
 800128a:	d301      	bcc.n	8001290 <automation_delete_rule+0x18>
		return false;
 800128c:	2300      	movs	r3, #0
 800128e:	e033      	b.n	80012f8 <automation_delete_rule+0x80>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001290:	88fa      	ldrh	r2, [r7, #6]
 8001292:	4b1b      	ldr	r3, [pc, #108]	@ (8001300 <automation_delete_rule+0x88>)
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	3b01      	subs	r3, #1
 8001298:	429a      	cmp	r2, r3
 800129a:	da19      	bge.n	80012d0 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 800129c:	88fb      	ldrh	r3, [r7, #6]
 800129e:	2216      	movs	r2, #22
 80012a0:	fb02 f303 	mul.w	r3, r2, r3
 80012a4:	4a17      	ldr	r2, [pc, #92]	@ (8001304 <automation_delete_rule+0x8c>)
 80012a6:	1898      	adds	r0, r3, r2
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	3301      	adds	r3, #1
 80012ac:	2216      	movs	r2, #22
 80012ae:	fb02 f303 	mul.w	r3, r2, r3
 80012b2:	4a14      	ldr	r2, [pc, #80]	@ (8001304 <automation_delete_rule+0x8c>)
 80012b4:	1899      	adds	r1, r3, r2
 80012b6:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <automation_delete_rule+0x88>)
 80012b8:	881b      	ldrh	r3, [r3, #0]
 80012ba:	461a      	mov	r2, r3
 80012bc:	88fb      	ldrh	r3, [r7, #6]
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	3b01      	subs	r3, #1
 80012c2:	461a      	mov	r2, r3
 80012c4:	2316      	movs	r3, #22
 80012c6:	fb02 f303 	mul.w	r3, r2, r3
 80012ca:	461a      	mov	r2, r3
 80012cc:	f010 fb53 	bl	8011976 <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 80012d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <automation_delete_rule+0x88>)
 80012d2:	881b      	ldrh	r3, [r3, #0]
 80012d4:	3b01      	subs	r3, #1
 80012d6:	2216      	movs	r2, #22
 80012d8:	fb02 f303 	mul.w	r3, r2, r3
 80012dc:	4a09      	ldr	r2, [pc, #36]	@ (8001304 <automation_delete_rule+0x8c>)
 80012de:	4413      	add	r3, r2
 80012e0:	2216      	movs	r2, #22
 80012e2:	2100      	movs	r1, #0
 80012e4:	4618      	mov	r0, r3
 80012e6:	f010 fb60 	bl	80119aa <memset>

	// Decrement the count
	rule_count--;
 80012ea:	4b05      	ldr	r3, [pc, #20]	@ (8001300 <automation_delete_rule+0x88>)
 80012ec:	881b      	ldrh	r3, [r3, #0]
 80012ee:	3b01      	subs	r3, #1
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	4b03      	ldr	r3, [pc, #12]	@ (8001300 <automation_delete_rule+0x88>)
 80012f4:	801a      	strh	r2, [r3, #0]
	return true;
 80012f6:	2301      	movs	r3, #1
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000644 	.word	0x20000644
 8001304:	20000384 	.word	0x20000384

08001308 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 4;

void display_Setup() {
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 800130c:	f000 fbf0 	bl	8001af0 <ssd1306_Init>
}
 8001310:	bf00      	nop
 8001312:	bd80      	pop	{r7, pc}

08001314 <display_Boot>:

void display_Boot(void) {
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800131a:	2000      	movs	r0, #0
 800131c:	f000 fc52 	bl	8001bc4 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001320:	2114      	movs	r1, #20
 8001322:	200a      	movs	r0, #10
 8001324:	f000 fd9a 	bl	8001e5c <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001328:	4b0b      	ldr	r3, [pc, #44]	@ (8001358 <display_Boot+0x44>)
 800132a:	2201      	movs	r2, #1
 800132c:	9200      	str	r2, [sp, #0]
 800132e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001330:	480a      	ldr	r0, [pc, #40]	@ (800135c <display_Boot+0x48>)
 8001332:	f000 fd6d 	bl	8001e10 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 8001336:	212d      	movs	r1, #45	@ 0x2d
 8001338:	2019      	movs	r0, #25
 800133a:	f000 fd8f 	bl	8001e5c <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 800133e:	4b08      	ldr	r3, [pc, #32]	@ (8001360 <display_Boot+0x4c>)
 8001340:	2201      	movs	r2, #1
 8001342:	9200      	str	r2, [sp, #0]
 8001344:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001346:	4807      	ldr	r0, [pc, #28]	@ (8001364 <display_Boot+0x50>)
 8001348:	f000 fd62 	bl	8001e10 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800134c:	f000 fc52 	bl	8001bf4 <ssd1306_UpdateScreen>
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	080157d8 	.word	0x080157d8
 800135c:	08013b28 	.word	0x08013b28
 8001360:	080157cc 	.word	0x080157cc
 8001364:	08013b34 	.word	0x08013b34

08001368 <display_StatusPage>:

void display_StatusPage(void) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b08c      	sub	sp, #48	@ 0x30
 800136c:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 800136e:	4bb2      	ldr	r3, [pc, #712]	@ (8001638 <display_StatusPage+0x2d0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	2b04      	cmp	r3, #4
 8001374:	f200 821e 	bhi.w	80017b4 <display_StatusPage+0x44c>
 8001378:	a201      	add	r2, pc, #4	@ (adr r2, 8001380 <display_StatusPage+0x18>)
 800137a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800137e:	bf00      	nop
 8001380:	08001395 	.word	0x08001395
 8001384:	0800146b 	.word	0x0800146b
 8001388:	08001551 	.word	0x08001551
 800138c:	0800167d 	.word	0x0800167d
 8001390:	080016ef 	.word	0x080016ef
		case 0:
			ssd1306_Fill(Black);
 8001394:	2000      	movs	r0, #0
 8001396:	f000 fc15 	bl	8001bc4 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 800139a:	2100      	movs	r1, #0
 800139c:	2019      	movs	r0, #25
 800139e:	f000 fd5d 	bl	8001e5c <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80013a2:	4ba6      	ldr	r3, [pc, #664]	@ (800163c <display_StatusPage+0x2d4>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	9200      	str	r2, [sp, #0]
 80013a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013aa:	48a5      	ldr	r0, [pc, #660]	@ (8001640 <display_StatusPage+0x2d8>)
 80013ac:	f000 fd30 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80013b0:	2119      	movs	r1, #25
 80013b2:	2002      	movs	r0, #2
 80013b4:	f000 fd52 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80013b8:	f002 fec0 	bl	800413c <modbusGetSlaveAddress>
 80013bc:	4603      	mov	r3, r0
 80013be:	461a      	mov	r2, r3
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	49a0      	ldr	r1, [pc, #640]	@ (8001644 <display_StatusPage+0x2dc>)
 80013c4:	4618      	mov	r0, r3
 80013c6:	f010 fa71 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80013ca:	4b9f      	ldr	r3, [pc, #636]	@ (8001648 <display_StatusPage+0x2e0>)
 80013cc:	1d38      	adds	r0, r7, #4
 80013ce:	2201      	movs	r2, #1
 80013d0:	9200      	str	r2, [sp, #0]
 80013d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013d4:	f000 fd1c 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80013d8:	2128      	movs	r1, #40	@ 0x28
 80013da:	2002      	movs	r0, #2
 80013dc:	f000 fd3e 	bl	8001e5c <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80013e0:	f000 fb18 	bl	8001a14 <INA226_ReadBusVoltage>
 80013e4:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 80013e8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013ec:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80013f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f8:	dd09      	ble.n	800140e <display_StatusPage+0xa6>
 80013fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013fc:	f7ff f8cc 	bl	8000598 <__aeabi_f2d>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	1d38      	adds	r0, r7, #4
 8001406:	4991      	ldr	r1, [pc, #580]	@ (800164c <display_StatusPage+0x2e4>)
 8001408:	f010 fa50 	bl	80118ac <siprintf>
 800140c:	e008      	b.n	8001420 <display_StatusPage+0xb8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 800140e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001410:	f7ff f8c2 	bl	8000598 <__aeabi_f2d>
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	1d38      	adds	r0, r7, #4
 800141a:	498d      	ldr	r1, [pc, #564]	@ (8001650 <display_StatusPage+0x2e8>)
 800141c:	f010 fa46 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001420:	4b89      	ldr	r3, [pc, #548]	@ (8001648 <display_StatusPage+0x2e0>)
 8001422:	1d38      	adds	r0, r7, #4
 8001424:	2201      	movs	r2, #1
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	cb0e      	ldmia	r3, {r1, r2, r3}
 800142a:	f000 fcf1 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 800142e:	2137      	movs	r1, #55	@ 0x37
 8001430:	2002      	movs	r0, #2
 8001432:	f000 fd13 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001436:	f000 fb0d 	bl	8001a54 <INA226_ReadCurrent>
 800143a:	eef0 7a40 	vmov.f32	s15, s0
 800143e:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8001654 <display_StatusPage+0x2ec>
 8001442:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001446:	ee17 0a90 	vmov	r0, s15
 800144a:	f7ff f8a5 	bl	8000598 <__aeabi_f2d>
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	1d38      	adds	r0, r7, #4
 8001454:	4980      	ldr	r1, [pc, #512]	@ (8001658 <display_StatusPage+0x2f0>)
 8001456:	f010 fa29 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800145a:	4b7b      	ldr	r3, [pc, #492]	@ (8001648 <display_StatusPage+0x2e0>)
 800145c:	1d38      	adds	r0, r7, #4
 800145e:	2201      	movs	r2, #1
 8001460:	9200      	str	r2, [sp, #0]
 8001462:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001464:	f000 fcd4 	bl	8001e10 <ssd1306_WriteString>
			break;
 8001468:	e1a4      	b.n	80017b4 <display_StatusPage+0x44c>
		case 1:
			ssd1306_Fill(Black);
 800146a:	2000      	movs	r0, #0
 800146c:	f000 fbaa 	bl	8001bc4 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 8001470:	2100      	movs	r1, #0
 8001472:	201e      	movs	r0, #30
 8001474:	f000 fcf2 	bl	8001e5c <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 8001478:	4b70      	ldr	r3, [pc, #448]	@ (800163c <display_StatusPage+0x2d4>)
 800147a:	2201      	movs	r2, #1
 800147c:	9200      	str	r2, [sp, #0]
 800147e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001480:	4876      	ldr	r0, [pc, #472]	@ (800165c <display_StatusPage+0x2f4>)
 8001482:	f000 fcc5 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001486:	2119      	movs	r1, #25
 8001488:	2002      	movs	r0, #2
 800148a:	f000 fce7 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 800148e:	2000      	movs	r0, #0
 8001490:	f000 fd82 	bl	8001f98 <io_coil_read>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <display_StatusPage+0x136>
 800149a:	4a71      	ldr	r2, [pc, #452]	@ (8001660 <display_StatusPage+0x2f8>)
 800149c:	e000      	b.n	80014a0 <display_StatusPage+0x138>
 800149e:	4a71      	ldr	r2, [pc, #452]	@ (8001664 <display_StatusPage+0x2fc>)
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	4971      	ldr	r1, [pc, #452]	@ (8001668 <display_StatusPage+0x300>)
 80014a4:	4618      	mov	r0, r3
 80014a6:	f010 fa01 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80014aa:	4b67      	ldr	r3, [pc, #412]	@ (8001648 <display_StatusPage+0x2e0>)
 80014ac:	1d38      	adds	r0, r7, #4
 80014ae:	2201      	movs	r2, #1
 80014b0:	9200      	str	r2, [sp, #0]
 80014b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014b4:	f000 fcac 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80014b8:	2128      	movs	r1, #40	@ 0x28
 80014ba:	2002      	movs	r0, #2
 80014bc:	f000 fcce 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80014c0:	2001      	movs	r0, #1
 80014c2:	f000 fd69 	bl	8001f98 <io_coil_read>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <display_StatusPage+0x168>
 80014cc:	4a64      	ldr	r2, [pc, #400]	@ (8001660 <display_StatusPage+0x2f8>)
 80014ce:	e000      	b.n	80014d2 <display_StatusPage+0x16a>
 80014d0:	4a64      	ldr	r2, [pc, #400]	@ (8001664 <display_StatusPage+0x2fc>)
 80014d2:	1d3b      	adds	r3, r7, #4
 80014d4:	4965      	ldr	r1, [pc, #404]	@ (800166c <display_StatusPage+0x304>)
 80014d6:	4618      	mov	r0, r3
 80014d8:	f010 f9e8 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80014dc:	4b5a      	ldr	r3, [pc, #360]	@ (8001648 <display_StatusPage+0x2e0>)
 80014de:	1d38      	adds	r0, r7, #4
 80014e0:	2201      	movs	r2, #1
 80014e2:	9200      	str	r2, [sp, #0]
 80014e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014e6:	f000 fc93 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80014ea:	2119      	movs	r1, #25
 80014ec:	203c      	movs	r0, #60	@ 0x3c
 80014ee:	f000 fcb5 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 80014f2:	2002      	movs	r0, #2
 80014f4:	f000 fd50 	bl	8001f98 <io_coil_read>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <display_StatusPage+0x19a>
 80014fe:	4a58      	ldr	r2, [pc, #352]	@ (8001660 <display_StatusPage+0x2f8>)
 8001500:	e000      	b.n	8001504 <display_StatusPage+0x19c>
 8001502:	4a58      	ldr	r2, [pc, #352]	@ (8001664 <display_StatusPage+0x2fc>)
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	495a      	ldr	r1, [pc, #360]	@ (8001670 <display_StatusPage+0x308>)
 8001508:	4618      	mov	r0, r3
 800150a:	f010 f9cf 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800150e:	4b4e      	ldr	r3, [pc, #312]	@ (8001648 <display_StatusPage+0x2e0>)
 8001510:	1d38      	adds	r0, r7, #4
 8001512:	2201      	movs	r2, #1
 8001514:	9200      	str	r2, [sp, #0]
 8001516:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001518:	f000 fc7a 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800151c:	2128      	movs	r1, #40	@ 0x28
 800151e:	203c      	movs	r0, #60	@ 0x3c
 8001520:	f000 fc9c 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001524:	2003      	movs	r0, #3
 8001526:	f000 fd37 	bl	8001f98 <io_coil_read>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <display_StatusPage+0x1cc>
 8001530:	4a4b      	ldr	r2, [pc, #300]	@ (8001660 <display_StatusPage+0x2f8>)
 8001532:	e000      	b.n	8001536 <display_StatusPage+0x1ce>
 8001534:	4a4b      	ldr	r2, [pc, #300]	@ (8001664 <display_StatusPage+0x2fc>)
 8001536:	1d3b      	adds	r3, r7, #4
 8001538:	494e      	ldr	r1, [pc, #312]	@ (8001674 <display_StatusPage+0x30c>)
 800153a:	4618      	mov	r0, r3
 800153c:	f010 f9b6 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001540:	4b41      	ldr	r3, [pc, #260]	@ (8001648 <display_StatusPage+0x2e0>)
 8001542:	1d38      	adds	r0, r7, #4
 8001544:	2201      	movs	r2, #1
 8001546:	9200      	str	r2, [sp, #0]
 8001548:	cb0e      	ldmia	r3, {r1, r2, r3}
 800154a:	f000 fc61 	bl	8001e10 <ssd1306_WriteString>
			break;
 800154e:	e131      	b.n	80017b4 <display_StatusPage+0x44c>
		case 2:
			ssd1306_Fill(Black);
 8001550:	2000      	movs	r0, #0
 8001552:	f000 fb37 	bl	8001bc4 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001556:	2100      	movs	r1, #0
 8001558:	2004      	movs	r0, #4
 800155a:	f000 fc7f 	bl	8001e5c <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 800155e:	4b37      	ldr	r3, [pc, #220]	@ (800163c <display_StatusPage+0x2d4>)
 8001560:	2201      	movs	r2, #1
 8001562:	9200      	str	r2, [sp, #0]
 8001564:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001566:	4844      	ldr	r0, [pc, #272]	@ (8001678 <display_StatusPage+0x310>)
 8001568:	f000 fc52 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800156c:	2119      	movs	r1, #25
 800156e:	2002      	movs	r0, #2
 8001570:	f000 fc74 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 8001574:	2000      	movs	r0, #0
 8001576:	f000 fdb9 	bl	80020ec <io_discrete_in_read>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <display_StatusPage+0x21c>
 8001580:	4a37      	ldr	r2, [pc, #220]	@ (8001660 <display_StatusPage+0x2f8>)
 8001582:	e000      	b.n	8001586 <display_StatusPage+0x21e>
 8001584:	4a37      	ldr	r2, [pc, #220]	@ (8001664 <display_StatusPage+0x2fc>)
 8001586:	1d3b      	adds	r3, r7, #4
 8001588:	4937      	ldr	r1, [pc, #220]	@ (8001668 <display_StatusPage+0x300>)
 800158a:	4618      	mov	r0, r3
 800158c:	f010 f98e 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001590:	4b2d      	ldr	r3, [pc, #180]	@ (8001648 <display_StatusPage+0x2e0>)
 8001592:	1d38      	adds	r0, r7, #4
 8001594:	2201      	movs	r2, #1
 8001596:	9200      	str	r2, [sp, #0]
 8001598:	cb0e      	ldmia	r3, {r1, r2, r3}
 800159a:	f000 fc39 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800159e:	2128      	movs	r1, #40	@ 0x28
 80015a0:	2002      	movs	r0, #2
 80015a2:	f000 fc5b 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80015a6:	2001      	movs	r0, #1
 80015a8:	f000 fda0 	bl	80020ec <io_discrete_in_read>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <display_StatusPage+0x24e>
 80015b2:	4a2b      	ldr	r2, [pc, #172]	@ (8001660 <display_StatusPage+0x2f8>)
 80015b4:	e000      	b.n	80015b8 <display_StatusPage+0x250>
 80015b6:	4a2b      	ldr	r2, [pc, #172]	@ (8001664 <display_StatusPage+0x2fc>)
 80015b8:	1d3b      	adds	r3, r7, #4
 80015ba:	492c      	ldr	r1, [pc, #176]	@ (800166c <display_StatusPage+0x304>)
 80015bc:	4618      	mov	r0, r3
 80015be:	f010 f975 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80015c2:	4b21      	ldr	r3, [pc, #132]	@ (8001648 <display_StatusPage+0x2e0>)
 80015c4:	1d38      	adds	r0, r7, #4
 80015c6:	2201      	movs	r2, #1
 80015c8:	9200      	str	r2, [sp, #0]
 80015ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015cc:	f000 fc20 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80015d0:	2119      	movs	r1, #25
 80015d2:	203c      	movs	r0, #60	@ 0x3c
 80015d4:	f000 fc42 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 80015d8:	2002      	movs	r0, #2
 80015da:	f000 fd87 	bl	80020ec <io_discrete_in_read>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <display_StatusPage+0x280>
 80015e4:	4a1e      	ldr	r2, [pc, #120]	@ (8001660 <display_StatusPage+0x2f8>)
 80015e6:	e000      	b.n	80015ea <display_StatusPage+0x282>
 80015e8:	4a1e      	ldr	r2, [pc, #120]	@ (8001664 <display_StatusPage+0x2fc>)
 80015ea:	1d3b      	adds	r3, r7, #4
 80015ec:	4920      	ldr	r1, [pc, #128]	@ (8001670 <display_StatusPage+0x308>)
 80015ee:	4618      	mov	r0, r3
 80015f0:	f010 f95c 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80015f4:	4b14      	ldr	r3, [pc, #80]	@ (8001648 <display_StatusPage+0x2e0>)
 80015f6:	1d38      	adds	r0, r7, #4
 80015f8:	2201      	movs	r2, #1
 80015fa:	9200      	str	r2, [sp, #0]
 80015fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015fe:	f000 fc07 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001602:	2128      	movs	r1, #40	@ 0x28
 8001604:	203c      	movs	r0, #60	@ 0x3c
 8001606:	f000 fc29 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 800160a:	2003      	movs	r0, #3
 800160c:	f000 fd6e 	bl	80020ec <io_discrete_in_read>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <display_StatusPage+0x2b2>
 8001616:	4a12      	ldr	r2, [pc, #72]	@ (8001660 <display_StatusPage+0x2f8>)
 8001618:	e000      	b.n	800161c <display_StatusPage+0x2b4>
 800161a:	4a12      	ldr	r2, [pc, #72]	@ (8001664 <display_StatusPage+0x2fc>)
 800161c:	1d3b      	adds	r3, r7, #4
 800161e:	4915      	ldr	r1, [pc, #84]	@ (8001674 <display_StatusPage+0x30c>)
 8001620:	4618      	mov	r0, r3
 8001622:	f010 f943 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001626:	4b08      	ldr	r3, [pc, #32]	@ (8001648 <display_StatusPage+0x2e0>)
 8001628:	1d38      	adds	r0, r7, #4
 800162a:	2201      	movs	r2, #1
 800162c:	9200      	str	r2, [sp, #0]
 800162e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001630:	f000 fbee 	bl	8001e10 <ssd1306_WriteString>
			break;
 8001634:	e0be      	b.n	80017b4 <display_StatusPage+0x44c>
 8001636:	bf00      	nop
 8001638:	20000646 	.word	0x20000646
 800163c:	080157d8 	.word	0x080157d8
 8001640:	08013b40 	.word	0x08013b40
 8001644:	08013b48 	.word	0x08013b48
 8001648:	080157c0 	.word	0x080157c0
 800164c:	08013b5c 	.word	0x08013b5c
 8001650:	08013b6c 	.word	0x08013b6c
 8001654:	447a0000 	.word	0x447a0000
 8001658:	08013b7c 	.word	0x08013b7c
 800165c:	08013b8c 	.word	0x08013b8c
 8001660:	08013b94 	.word	0x08013b94
 8001664:	08013b98 	.word	0x08013b98
 8001668:	08013b9c 	.word	0x08013b9c
 800166c:	08013ba4 	.word	0x08013ba4
 8001670:	08013bac 	.word	0x08013bac
 8001674:	08013bb4 	.word	0x08013bb4
 8001678:	08013bbc 	.word	0x08013bbc
		case 3:
			ssd1306_Fill(Black);
 800167c:	2000      	movs	r0, #0
 800167e:	f000 faa1 	bl	8001bc4 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001682:	2100      	movs	r1, #0
 8001684:	2002      	movs	r0, #2
 8001686:	f000 fbe9 	bl	8001e5c <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 800168a:	4b57      	ldr	r3, [pc, #348]	@ (80017e8 <display_StatusPage+0x480>)
 800168c:	2201      	movs	r2, #1
 800168e:	9200      	str	r2, [sp, #0]
 8001690:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001692:	4856      	ldr	r0, [pc, #344]	@ (80017ec <display_StatusPage+0x484>)
 8001694:	f000 fbbc 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001698:	2119      	movs	r1, #25
 800169a:	2002      	movs	r0, #2
 800169c:	f000 fbde 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 80016a0:	2000      	movs	r0, #0
 80016a2:	f000 fdab 	bl	80021fc <io_holding_reg_read>
 80016a6:	4603      	mov	r3, r0
 80016a8:	461a      	mov	r2, r3
 80016aa:	1d3b      	adds	r3, r7, #4
 80016ac:	4950      	ldr	r1, [pc, #320]	@ (80017f0 <display_StatusPage+0x488>)
 80016ae:	4618      	mov	r0, r3
 80016b0:	f010 f8fc 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80016b4:	4b4f      	ldr	r3, [pc, #316]	@ (80017f4 <display_StatusPage+0x48c>)
 80016b6:	1d38      	adds	r0, r7, #4
 80016b8:	2201      	movs	r2, #1
 80016ba:	9200      	str	r2, [sp, #0]
 80016bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016be:	f000 fba7 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80016c2:	2128      	movs	r1, #40	@ 0x28
 80016c4:	2002      	movs	r0, #2
 80016c6:	f000 fbc9 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 80016ca:	2001      	movs	r0, #1
 80016cc:	f000 fd96 	bl	80021fc <io_holding_reg_read>
 80016d0:	4603      	mov	r3, r0
 80016d2:	461a      	mov	r2, r3
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	4948      	ldr	r1, [pc, #288]	@ (80017f8 <display_StatusPage+0x490>)
 80016d8:	4618      	mov	r0, r3
 80016da:	f010 f8e7 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80016de:	4b45      	ldr	r3, [pc, #276]	@ (80017f4 <display_StatusPage+0x48c>)
 80016e0:	1d38      	adds	r0, r7, #4
 80016e2:	2201      	movs	r2, #1
 80016e4:	9200      	str	r2, [sp, #0]
 80016e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016e8:	f000 fb92 	bl	8001e10 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 80016ec:	e062      	b.n	80017b4 <display_StatusPage+0x44c>
		case 4:
			ssd1306_Fill(Black);
 80016ee:	2000      	movs	r0, #0
 80016f0:	f000 fa68 	bl	8001bc4 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 80016f4:	2100      	movs	r1, #0
 80016f6:	200c      	movs	r0, #12
 80016f8:	f000 fbb0 	bl	8001e5c <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 80016fc:	4b3a      	ldr	r3, [pc, #232]	@ (80017e8 <display_StatusPage+0x480>)
 80016fe:	2201      	movs	r2, #1
 8001700:	9200      	str	r2, [sp, #0]
 8001702:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001704:	483d      	ldr	r0, [pc, #244]	@ (80017fc <display_StatusPage+0x494>)
 8001706:	f000 fb83 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800170a:	2119      	movs	r1, #25
 800170c:	2002      	movs	r0, #2
 800170e:	f000 fba5 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001712:	2000      	movs	r0, #0
 8001714:	f000 fe2a 	bl	800236c <io_input_reg_read>
 8001718:	4603      	mov	r3, r0
 800171a:	461a      	mov	r2, r3
 800171c:	1d3b      	adds	r3, r7, #4
 800171e:	4934      	ldr	r1, [pc, #208]	@ (80017f0 <display_StatusPage+0x488>)
 8001720:	4618      	mov	r0, r3
 8001722:	f010 f8c3 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001726:	4b33      	ldr	r3, [pc, #204]	@ (80017f4 <display_StatusPage+0x48c>)
 8001728:	1d38      	adds	r0, r7, #4
 800172a:	2201      	movs	r2, #1
 800172c:	9200      	str	r2, [sp, #0]
 800172e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001730:	f000 fb6e 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001734:	2128      	movs	r1, #40	@ 0x28
 8001736:	2002      	movs	r0, #2
 8001738:	f000 fb90 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 800173c:	2001      	movs	r0, #1
 800173e:	f000 fe15 	bl	800236c <io_input_reg_read>
 8001742:	4603      	mov	r3, r0
 8001744:	461a      	mov	r2, r3
 8001746:	1d3b      	adds	r3, r7, #4
 8001748:	492b      	ldr	r1, [pc, #172]	@ (80017f8 <display_StatusPage+0x490>)
 800174a:	4618      	mov	r0, r3
 800174c:	f010 f8ae 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001750:	4b28      	ldr	r3, [pc, #160]	@ (80017f4 <display_StatusPage+0x48c>)
 8001752:	1d38      	adds	r0, r7, #4
 8001754:	2201      	movs	r2, #1
 8001756:	9200      	str	r2, [sp, #0]
 8001758:	cb0e      	ldmia	r3, {r1, r2, r3}
 800175a:	f000 fb59 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 800175e:	2119      	movs	r1, #25
 8001760:	203c      	movs	r0, #60	@ 0x3c
 8001762:	f000 fb7b 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001766:	2002      	movs	r0, #2
 8001768:	f000 fe00 	bl	800236c <io_input_reg_read>
 800176c:	4603      	mov	r3, r0
 800176e:	461a      	mov	r2, r3
 8001770:	1d3b      	adds	r3, r7, #4
 8001772:	4923      	ldr	r1, [pc, #140]	@ (8001800 <display_StatusPage+0x498>)
 8001774:	4618      	mov	r0, r3
 8001776:	f010 f899 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800177a:	4b1e      	ldr	r3, [pc, #120]	@ (80017f4 <display_StatusPage+0x48c>)
 800177c:	1d38      	adds	r0, r7, #4
 800177e:	2201      	movs	r2, #1
 8001780:	9200      	str	r2, [sp, #0]
 8001782:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001784:	f000 fb44 	bl	8001e10 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001788:	2128      	movs	r1, #40	@ 0x28
 800178a:	203c      	movs	r0, #60	@ 0x3c
 800178c:	f000 fb66 	bl	8001e5c <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001790:	2003      	movs	r0, #3
 8001792:	f000 fdeb 	bl	800236c <io_input_reg_read>
 8001796:	4603      	mov	r3, r0
 8001798:	461a      	mov	r2, r3
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	4919      	ldr	r1, [pc, #100]	@ (8001804 <display_StatusPage+0x49c>)
 800179e:	4618      	mov	r0, r3
 80017a0:	f010 f884 	bl	80118ac <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017a4:	4b13      	ldr	r3, [pc, #76]	@ (80017f4 <display_StatusPage+0x48c>)
 80017a6:	1d38      	adds	r0, r7, #4
 80017a8:	2201      	movs	r2, #1
 80017aa:	9200      	str	r2, [sp, #0]
 80017ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017ae:	f000 fb2f 	bl	8001e10 <ssd1306_WriteString>
			break;
 80017b2:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 80017b4:	2138      	movs	r1, #56	@ 0x38
 80017b6:	206e      	movs	r0, #110	@ 0x6e
 80017b8:	f000 fb50 	bl	8001e5c <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 80017bc:	4b12      	ldr	r3, [pc, #72]	@ (8001808 <display_StatusPage+0x4a0>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b12      	ldr	r3, [pc, #72]	@ (800180c <display_StatusPage+0x4a4>)
 80017c4:	881b      	ldrh	r3, [r3, #0]
 80017c6:	1d38      	adds	r0, r7, #4
 80017c8:	4911      	ldr	r1, [pc, #68]	@ (8001810 <display_StatusPage+0x4a8>)
 80017ca:	f010 f86f 	bl	80118ac <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 80017ce:	4b09      	ldr	r3, [pc, #36]	@ (80017f4 <display_StatusPage+0x48c>)
 80017d0:	1d38      	adds	r0, r7, #4
 80017d2:	2201      	movs	r2, #1
 80017d4:	9200      	str	r2, [sp, #0]
 80017d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017d8:	f000 fb1a 	bl	8001e10 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 80017dc:	f000 fa0a 	bl	8001bf4 <ssd1306_UpdateScreen>
}
 80017e0:	bf00      	nop
 80017e2:	3728      	adds	r7, #40	@ 0x28
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	080157d8 	.word	0x080157d8
 80017ec:	08013bc8 	.word	0x08013bc8
 80017f0:	08013bd4 	.word	0x08013bd4
 80017f4:	080157c0 	.word	0x080157c0
 80017f8:	08013bdc 	.word	0x08013bdc
 80017fc:	08013be4 	.word	0x08013be4
 8001800:	08013bf0 	.word	0x08013bf0
 8001804:	08013bf8 	.word	0x08013bf8
 8001808:	20000646 	.word	0x20000646
 800180c:	20000000 	.word	0x20000000
 8001810:	08013c00 	.word	0x08013c00

08001814 <display_BtnPress>:

void display_BtnPress() {
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001818:	4b09      	ldr	r3, [pc, #36]	@ (8001840 <display_BtnPress+0x2c>)
 800181a:	881a      	ldrh	r2, [r3, #0]
 800181c:	4b09      	ldr	r3, [pc, #36]	@ (8001844 <display_BtnPress+0x30>)
 800181e:	881b      	ldrh	r3, [r3, #0]
 8001820:	429a      	cmp	r2, r3
 8001822:	d103      	bne.n	800182c <display_BtnPress+0x18>
		currentPage = 0;
 8001824:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <display_BtnPress+0x2c>)
 8001826:	2200      	movs	r2, #0
 8001828:	801a      	strh	r2, [r3, #0]
 800182a:	e005      	b.n	8001838 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 800182c:	4b04      	ldr	r3, [pc, #16]	@ (8001840 <display_BtnPress+0x2c>)
 800182e:	881b      	ldrh	r3, [r3, #0]
 8001830:	3301      	adds	r3, #1
 8001832:	b29a      	uxth	r2, r3
 8001834:	4b02      	ldr	r3, [pc, #8]	@ (8001840 <display_BtnPress+0x2c>)
 8001836:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001838:	f7ff fd96 	bl	8001368 <display_StatusPage>
}
 800183c:	bf00      	nop
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20000646 	.word	0x20000646
 8001844:	20000000 	.word	0x20000000

08001848 <display_setPage>:

void display_setPage(uint16_t page) {
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001852:	4b07      	ldr	r3, [pc, #28]	@ (8001870 <display_setPage+0x28>)
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	88fa      	ldrh	r2, [r7, #6]
 8001858:	429a      	cmp	r2, r3
 800185a:	d803      	bhi.n	8001864 <display_setPage+0x1c>
	currentPage = page;
 800185c:	4a05      	ldr	r2, [pc, #20]	@ (8001874 <display_setPage+0x2c>)
 800185e:	88fb      	ldrh	r3, [r7, #6]
 8001860:	8013      	strh	r3, [r2, #0]
 8001862:	e000      	b.n	8001866 <display_setPage+0x1e>
	if (page > endPage) return;
 8001864:	bf00      	nop
}
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr
 8001870:	20000000 	.word	0x20000000
 8001874:	20000646 	.word	0x20000646

08001878 <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8001880:	4a04      	ldr	r2, [pc, #16]	@ (8001894 <I2C_Setup+0x1c>)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6013      	str	r3, [r2, #0]
}
 8001886:	bf00      	nop
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	20000648 	.word	0x20000648

08001898 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af02      	add	r7, sp, #8
 800189e:	4603      	mov	r3, r0
 80018a0:	6039      	str	r1, [r7, #0]
 80018a2:	80fb      	strh	r3, [r7, #6]
 80018a4:	4613      	mov	r3, r2
 80018a6:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 80018a8:	4b07      	ldr	r3, [pc, #28]	@ (80018c8 <I2C_Transmit+0x30>)
 80018aa:	6818      	ldr	r0, [r3, #0]
 80018ac:	88bb      	ldrh	r3, [r7, #4]
 80018ae:	88f9      	ldrh	r1, [r7, #6]
 80018b0:	f04f 32ff 	mov.w	r2, #4294967295
 80018b4:	9200      	str	r2, [sp, #0]
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	f006 f8b6 	bl	8007a28 <HAL_I2C_Master_Transmit>
 80018bc:	4603      	mov	r3, r0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000648 	.word	0x20000648

080018cc <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af02      	add	r7, sp, #8
 80018d2:	4603      	mov	r3, r0
 80018d4:	6039      	str	r1, [r7, #0]
 80018d6:	80fb      	strh	r3, [r7, #6]
 80018d8:	4613      	mov	r3, r2
 80018da:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 80018dc:	4b07      	ldr	r3, [pc, #28]	@ (80018fc <I2C_Receive+0x30>)
 80018de:	6818      	ldr	r0, [r3, #0]
 80018e0:	88bb      	ldrh	r3, [r7, #4]
 80018e2:	88f9      	ldrh	r1, [r7, #6]
 80018e4:	f04f 32ff 	mov.w	r2, #4294967295
 80018e8:	9200      	str	r2, [sp, #0]
 80018ea:	683a      	ldr	r2, [r7, #0]
 80018ec:	f006 f9b4 	bl	8007c58 <HAL_I2C_Master_Receive>
 80018f0:	4603      	mov	r3, r0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000648 	.word	0x20000648

08001900 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	4608      	mov	r0, r1
 800190a:	4611      	mov	r1, r2
 800190c:	461a      	mov	r2, r3
 800190e:	4603      	mov	r3, r0
 8001910:	817b      	strh	r3, [r7, #10]
 8001912:	460b      	mov	r3, r1
 8001914:	727b      	strb	r3, [r7, #9]
 8001916:	4613      	mov	r3, r2
 8001918:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 800191a:	897b      	ldrh	r3, [r7, #10]
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	b29b      	uxth	r3, r3
 8001920:	f107 0109 	add.w	r1, r7, #9
 8001924:	2201      	movs	r2, #1
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff ffb6 	bl	8001898 <I2C_Transmit>
 800192c:	4603      	mov	r3, r0
 800192e:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8001930:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	b21b      	sxth	r3, r3
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	b21b      	sxth	r3, r3
 800193e:	b29b      	uxth	r3, r3
 8001940:	88fa      	ldrh	r2, [r7, #6]
 8001942:	68f9      	ldr	r1, [r7, #12]
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff ffc1 	bl	80018cc <I2C_Receive>
 800194a:	4603      	mov	r3, r0
 800194c:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 800194e:	bf00      	nop
 8001950:	3718      	adds	r7, #24
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b084      	sub	sp, #16
 800195a:	af00      	add	r7, sp, #0
 800195c:	4603      	mov	r3, r0
 800195e:	460a      	mov	r2, r1
 8001960:	71fb      	strb	r3, [r7, #7]
 8001962:	4613      	mov	r3, r2
 8001964:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8001966:	79fb      	ldrb	r3, [r7, #7]
 8001968:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 800196a:	88bb      	ldrh	r3, [r7, #4]
 800196c:	0a1b      	lsrs	r3, r3, #8
 800196e:	b29b      	uxth	r3, r3
 8001970:	b2db      	uxtb	r3, r3
 8001972:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8001974:	88bb      	ldrh	r3, [r7, #4]
 8001976:	b2db      	uxtb	r3, r3
 8001978:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 800197a:	f107 030c 	add.w	r3, r7, #12
 800197e:	2203      	movs	r2, #3
 8001980:	4619      	mov	r1, r3
 8001982:	2080      	movs	r0, #128	@ 0x80
 8001984:	f7ff ff88 	bl	8001898 <I2C_Transmit>
}
 8001988:	bf00      	nop
 800198a:	3710      	adds	r7, #16
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}

08001990 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 800199a:	79fa      	ldrb	r2, [r7, #7]
 800199c:	f107 000c 	add.w	r0, r7, #12
 80019a0:	2302      	movs	r3, #2
 80019a2:	2140      	movs	r1, #64	@ 0x40
 80019a4:	f7ff ffac 	bl	8001900 <I2C_Read>
    return (data[0] << 8) | data[1];
 80019a8:	7b3b      	ldrb	r3, [r7, #12]
 80019aa:	b21b      	sxth	r3, r3
 80019ac:	021b      	lsls	r3, r3, #8
 80019ae:	b21a      	sxth	r2, r3
 80019b0:	7b7b      	ldrb	r3, [r7, #13]
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	4313      	orrs	r3, r2
 80019b6:	b21b      	sxth	r3, r3
 80019b8:	b29b      	uxth	r3, r3
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
	...

080019c4 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 80019cc:	4a0a      	ldr	r2, [pc, #40]	@ (80019f8 <INA226_Init+0x34>)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	2354      	movs	r3, #84	@ 0x54
 80019d6:	461a      	mov	r2, r3
 80019d8:	f010 f867 	bl	8011aaa <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 80019dc:	f244 1127 	movw	r1, #16679	@ 0x4127
 80019e0:	2000      	movs	r0, #0
 80019e2:	f7ff ffb8 	bl	8001956 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 80019e6:	f240 1155 	movw	r1, #341	@ 0x155
 80019ea:	2005      	movs	r0, #5
 80019ec:	f7ff ffb3 	bl	8001956 <INA226_WriteRegister>
}
 80019f0:	bf00      	nop
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	2000064c 	.word	0x2000064c

080019fc <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8001a04:	2002      	movs	r0, #2
 8001a06:	f7ff ffc3 	bl	8001990 <INA226_ReadRegister>
 8001a0a:	4603      	mov	r3, r0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8001a18:	2000      	movs	r0, #0
 8001a1a:	f7ff ffef 	bl	80019fc <INA226_ReadBusVoltageRaw>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	ee07 3a90 	vmov	s15, r3
 8001a24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a28:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8001a38 <INA226_ReadBusVoltage+0x24>
 8001a2c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001a30:	eeb0 0a67 	vmov.f32	s0, s15
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	3aa3d70a 	.word	0x3aa3d70a

08001a3c <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8001a44:	2004      	movs	r0, #4
 8001a46:	f7ff ffa3 	bl	8001990 <INA226_ReadRegister>
 8001a4a:	4603      	mov	r3, r0
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8001a58:	2000      	movs	r0, #0
 8001a5a:	f7ff ffef 	bl	8001a3c <INA226_ReadCurrentRaw>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	ee07 3a90 	vmov	s15, r3
 8001a64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a68:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8001a78 <INA226_ReadCurrent+0x24>
 8001a6c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001a70:	eeb0 0a67 	vmov.f32	s0, s15
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	391d4952 	.word	0x391d4952

08001a7c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
	...

08001a8c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b086      	sub	sp, #24
 8001a90:	af04      	add	r7, sp, #16
 8001a92:	4603      	mov	r3, r0
 8001a94:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9a:	9302      	str	r3, [sp, #8]
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	9301      	str	r3, [sp, #4]
 8001aa0:	1dfb      	adds	r3, r7, #7
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	2178      	movs	r1, #120	@ 0x78
 8001aaa:	4803      	ldr	r0, [pc, #12]	@ (8001ab8 <ssd1306_WriteCommand+0x2c>)
 8001aac:	f006 f9ca 	bl	8007e44 <HAL_I2C_Mem_Write>
}
 8001ab0:	bf00      	nop
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000f58 	.word	0x20000f58

08001abc <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af04      	add	r7, sp, #16
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	f04f 32ff 	mov.w	r2, #4294967295
 8001ace:	9202      	str	r2, [sp, #8]
 8001ad0:	9301      	str	r3, [sp, #4]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	9300      	str	r3, [sp, #0]
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	2240      	movs	r2, #64	@ 0x40
 8001ada:	2178      	movs	r1, #120	@ 0x78
 8001adc:	4803      	ldr	r0, [pc, #12]	@ (8001aec <ssd1306_WriteData+0x30>)
 8001ade:	f006 f9b1 	bl	8007e44 <HAL_I2C_Mem_Write>
}
 8001ae2:	bf00      	nop
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	20000f58 	.word	0x20000f58

08001af0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001af4:	f7ff ffc2 	bl	8001a7c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001af8:	2064      	movs	r0, #100	@ 0x64
 8001afa:	f003 fa3d 	bl	8004f78 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001afe:	2000      	movs	r0, #0
 8001b00:	f000 f9d8 	bl	8001eb4 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001b04:	2020      	movs	r0, #32
 8001b06:	f7ff ffc1 	bl	8001a8c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001b0a:	2000      	movs	r0, #0
 8001b0c:	f7ff ffbe 	bl	8001a8c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001b10:	20b0      	movs	r0, #176	@ 0xb0
 8001b12:	f7ff ffbb 	bl	8001a8c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001b16:	20c8      	movs	r0, #200	@ 0xc8
 8001b18:	f7ff ffb8 	bl	8001a8c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f7ff ffb5 	bl	8001a8c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001b22:	2010      	movs	r0, #16
 8001b24:	f7ff ffb2 	bl	8001a8c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001b28:	2040      	movs	r0, #64	@ 0x40
 8001b2a:	f7ff ffaf 	bl	8001a8c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001b2e:	20ff      	movs	r0, #255	@ 0xff
 8001b30:	f000 f9ac 	bl	8001e8c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001b34:	20a1      	movs	r0, #161	@ 0xa1
 8001b36:	f7ff ffa9 	bl	8001a8c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001b3a:	20a6      	movs	r0, #166	@ 0xa6
 8001b3c:	f7ff ffa6 	bl	8001a8c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001b40:	20a8      	movs	r0, #168	@ 0xa8
 8001b42:	f7ff ffa3 	bl	8001a8c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001b46:	203f      	movs	r0, #63	@ 0x3f
 8001b48:	f7ff ffa0 	bl	8001a8c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001b4c:	20a4      	movs	r0, #164	@ 0xa4
 8001b4e:	f7ff ff9d 	bl	8001a8c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001b52:	20d3      	movs	r0, #211	@ 0xd3
 8001b54:	f7ff ff9a 	bl	8001a8c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001b58:	2000      	movs	r0, #0
 8001b5a:	f7ff ff97 	bl	8001a8c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001b5e:	20d5      	movs	r0, #213	@ 0xd5
 8001b60:	f7ff ff94 	bl	8001a8c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001b64:	20f0      	movs	r0, #240	@ 0xf0
 8001b66:	f7ff ff91 	bl	8001a8c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001b6a:	20d9      	movs	r0, #217	@ 0xd9
 8001b6c:	f7ff ff8e 	bl	8001a8c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001b70:	2022      	movs	r0, #34	@ 0x22
 8001b72:	f7ff ff8b 	bl	8001a8c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001b76:	20da      	movs	r0, #218	@ 0xda
 8001b78:	f7ff ff88 	bl	8001a8c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001b7c:	2012      	movs	r0, #18
 8001b7e:	f7ff ff85 	bl	8001a8c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001b82:	20db      	movs	r0, #219	@ 0xdb
 8001b84:	f7ff ff82 	bl	8001a8c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001b88:	2020      	movs	r0, #32
 8001b8a:	f7ff ff7f 	bl	8001a8c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001b8e:	208d      	movs	r0, #141	@ 0x8d
 8001b90:	f7ff ff7c 	bl	8001a8c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001b94:	2014      	movs	r0, #20
 8001b96:	f7ff ff79 	bl	8001a8c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001b9a:	2001      	movs	r0, #1
 8001b9c:	f000 f98a 	bl	8001eb4 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001ba0:	2000      	movs	r0, #0
 8001ba2:	f000 f80f 	bl	8001bc4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001ba6:	f000 f825 	bl	8001bf4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001baa:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <ssd1306_Init+0xd0>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001bb0:	4b03      	ldr	r3, [pc, #12]	@ (8001bc0 <ssd1306_Init+0xd0>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001bb6:	4b02      	ldr	r3, [pc, #8]	@ (8001bc0 <ssd1306_Init+0xd0>)
 8001bb8:	2201      	movs	r2, #1
 8001bba:	711a      	strb	r2, [r3, #4]
}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20000aa0 	.word	0x20000aa0

08001bc4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d101      	bne.n	8001bd8 <ssd1306_Fill+0x14>
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	e000      	b.n	8001bda <ssd1306_Fill+0x16>
 8001bd8:	23ff      	movs	r3, #255	@ 0xff
 8001bda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bde:	4619      	mov	r1, r3
 8001be0:	4803      	ldr	r0, [pc, #12]	@ (8001bf0 <ssd1306_Fill+0x2c>)
 8001be2:	f00f fee2 	bl	80119aa <memset>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	200006a0 	.word	0x200006a0

08001bf4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	71fb      	strb	r3, [r7, #7]
 8001bfe:	e016      	b.n	8001c2e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	3b50      	subs	r3, #80	@ 0x50
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff ff40 	bl	8001a8c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	f7ff ff3d 	bl	8001a8c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001c12:	2010      	movs	r0, #16
 8001c14:	f7ff ff3a 	bl	8001a8c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	01db      	lsls	r3, r3, #7
 8001c1c:	4a08      	ldr	r2, [pc, #32]	@ (8001c40 <ssd1306_UpdateScreen+0x4c>)
 8001c1e:	4413      	add	r3, r2
 8001c20:	2180      	movs	r1, #128	@ 0x80
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff ff4a 	bl	8001abc <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001c28:	79fb      	ldrb	r3, [r7, #7]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	71fb      	strb	r3, [r7, #7]
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
 8001c30:	2b07      	cmp	r3, #7
 8001c32:	d9e5      	bls.n	8001c00 <ssd1306_UpdateScreen+0xc>
    }
}
 8001c34:	bf00      	nop
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	200006a0 	.word	0x200006a0

08001c44 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
 8001c4e:	460b      	mov	r3, r1
 8001c50:	71bb      	strb	r3, [r7, #6]
 8001c52:	4613      	mov	r3, r2
 8001c54:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	db3d      	blt.n	8001cda <ssd1306_DrawPixel+0x96>
 8001c5e:	79bb      	ldrb	r3, [r7, #6]
 8001c60:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c62:	d83a      	bhi.n	8001cda <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001c64:	797b      	ldrb	r3, [r7, #5]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d11a      	bne.n	8001ca0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001c6a:	79fa      	ldrb	r2, [r7, #7]
 8001c6c:	79bb      	ldrb	r3, [r7, #6]
 8001c6e:	08db      	lsrs	r3, r3, #3
 8001c70:	b2d8      	uxtb	r0, r3
 8001c72:	4603      	mov	r3, r0
 8001c74:	01db      	lsls	r3, r3, #7
 8001c76:	4413      	add	r3, r2
 8001c78:	4a1b      	ldr	r2, [pc, #108]	@ (8001ce8 <ssd1306_DrawPixel+0xa4>)
 8001c7a:	5cd3      	ldrb	r3, [r2, r3]
 8001c7c:	b25a      	sxtb	r2, r3
 8001c7e:	79bb      	ldrb	r3, [r7, #6]
 8001c80:	f003 0307 	and.w	r3, r3, #7
 8001c84:	2101      	movs	r1, #1
 8001c86:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8a:	b25b      	sxtb	r3, r3
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	b259      	sxtb	r1, r3
 8001c90:	79fa      	ldrb	r2, [r7, #7]
 8001c92:	4603      	mov	r3, r0
 8001c94:	01db      	lsls	r3, r3, #7
 8001c96:	4413      	add	r3, r2
 8001c98:	b2c9      	uxtb	r1, r1
 8001c9a:	4a13      	ldr	r2, [pc, #76]	@ (8001ce8 <ssd1306_DrawPixel+0xa4>)
 8001c9c:	54d1      	strb	r1, [r2, r3]
 8001c9e:	e01d      	b.n	8001cdc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001ca0:	79fa      	ldrb	r2, [r7, #7]
 8001ca2:	79bb      	ldrb	r3, [r7, #6]
 8001ca4:	08db      	lsrs	r3, r3, #3
 8001ca6:	b2d8      	uxtb	r0, r3
 8001ca8:	4603      	mov	r3, r0
 8001caa:	01db      	lsls	r3, r3, #7
 8001cac:	4413      	add	r3, r2
 8001cae:	4a0e      	ldr	r2, [pc, #56]	@ (8001ce8 <ssd1306_DrawPixel+0xa4>)
 8001cb0:	5cd3      	ldrb	r3, [r2, r3]
 8001cb2:	b25a      	sxtb	r2, r3
 8001cb4:	79bb      	ldrb	r3, [r7, #6]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	2101      	movs	r1, #1
 8001cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc0:	b25b      	sxtb	r3, r3
 8001cc2:	43db      	mvns	r3, r3
 8001cc4:	b25b      	sxtb	r3, r3
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	b259      	sxtb	r1, r3
 8001cca:	79fa      	ldrb	r2, [r7, #7]
 8001ccc:	4603      	mov	r3, r0
 8001cce:	01db      	lsls	r3, r3, #7
 8001cd0:	4413      	add	r3, r2
 8001cd2:	b2c9      	uxtb	r1, r1
 8001cd4:	4a04      	ldr	r2, [pc, #16]	@ (8001ce8 <ssd1306_DrawPixel+0xa4>)
 8001cd6:	54d1      	strb	r1, [r2, r3]
 8001cd8:	e000      	b.n	8001cdc <ssd1306_DrawPixel+0x98>
        return;
 8001cda:	bf00      	nop
    }
}
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	200006a0 	.word	0x200006a0

08001cec <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001cec:	b590      	push	{r4, r7, lr}
 8001cee:	b089      	sub	sp, #36	@ 0x24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	4604      	mov	r4, r0
 8001cf4:	4638      	mov	r0, r7
 8001cf6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001cfa:	4623      	mov	r3, r4
 8001cfc:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001cfe:	7bfb      	ldrb	r3, [r7, #15]
 8001d00:	2b1f      	cmp	r3, #31
 8001d02:	d902      	bls.n	8001d0a <ssd1306_WriteChar+0x1e>
 8001d04:	7bfb      	ldrb	r3, [r7, #15]
 8001d06:	2b7e      	cmp	r3, #126	@ 0x7e
 8001d08:	d901      	bls.n	8001d0e <ssd1306_WriteChar+0x22>
        return 0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	e079      	b.n	8001e02 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d005      	beq.n	8001d20 <ssd1306_WriteChar+0x34>
 8001d14:	68ba      	ldr	r2, [r7, #8]
 8001d16:	7bfb      	ldrb	r3, [r7, #15]
 8001d18:	3b20      	subs	r3, #32
 8001d1a:	4413      	add	r3, r2
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	e000      	b.n	8001d22 <ssd1306_WriteChar+0x36>
 8001d20:	783b      	ldrb	r3, [r7, #0]
 8001d22:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001d24:	4b39      	ldr	r3, [pc, #228]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001d26:	881b      	ldrh	r3, [r3, #0]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	7dfb      	ldrb	r3, [r7, #23]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	2b80      	cmp	r3, #128	@ 0x80
 8001d30:	dc06      	bgt.n	8001d40 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001d32:	4b36      	ldr	r3, [pc, #216]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001d34:	885b      	ldrh	r3, [r3, #2]
 8001d36:	461a      	mov	r2, r3
 8001d38:	787b      	ldrb	r3, [r7, #1]
 8001d3a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001d3c:	2b40      	cmp	r3, #64	@ 0x40
 8001d3e:	dd01      	ble.n	8001d44 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001d40:	2300      	movs	r3, #0
 8001d42:	e05e      	b.n	8001e02 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001d44:	2300      	movs	r3, #0
 8001d46:	61fb      	str	r3, [r7, #28]
 8001d48:	e04d      	b.n	8001de6 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	7bfb      	ldrb	r3, [r7, #15]
 8001d4e:	3b20      	subs	r3, #32
 8001d50:	7879      	ldrb	r1, [r7, #1]
 8001d52:	fb01 f303 	mul.w	r3, r1, r3
 8001d56:	4619      	mov	r1, r3
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	440b      	add	r3, r1
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	4413      	add	r3, r2
 8001d60:	881b      	ldrh	r3, [r3, #0]
 8001d62:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001d64:	2300      	movs	r3, #0
 8001d66:	61bb      	str	r3, [r7, #24]
 8001d68:	e036      	b.n	8001dd8 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	69bb      	ldr	r3, [r7, #24]
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d013      	beq.n	8001da2 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001d7a:	4b24      	ldr	r3, [pc, #144]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001d7c:	881b      	ldrh	r3, [r3, #0]
 8001d7e:	b2da      	uxtb	r2, r3
 8001d80:	69bb      	ldr	r3, [r7, #24]
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	4413      	add	r3, r2
 8001d86:	b2d8      	uxtb	r0, r3
 8001d88:	4b20      	ldr	r3, [pc, #128]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001d8a:	885b      	ldrh	r3, [r3, #2]
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	4413      	add	r3, r2
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	f7ff ff52 	bl	8001c44 <ssd1306_DrawPixel>
 8001da0:	e017      	b.n	8001dd2 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001da2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001da4:	881b      	ldrh	r3, [r3, #0]
 8001da6:	b2da      	uxtb	r2, r3
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	4413      	add	r3, r2
 8001dae:	b2d8      	uxtb	r0, r3
 8001db0:	4b16      	ldr	r3, [pc, #88]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001db2:	885b      	ldrh	r3, [r3, #2]
 8001db4:	b2da      	uxtb	r2, r3
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	4413      	add	r3, r2
 8001dbc:	b2d9      	uxtb	r1, r3
 8001dbe:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	bf0c      	ite	eq
 8001dc6:	2301      	moveq	r3, #1
 8001dc8:	2300      	movne	r3, #0
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	461a      	mov	r2, r3
 8001dce:	f7ff ff39 	bl	8001c44 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	61bb      	str	r3, [r7, #24]
 8001dd8:	7dfb      	ldrb	r3, [r7, #23]
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d3c4      	bcc.n	8001d6a <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	3301      	adds	r3, #1
 8001de4:	61fb      	str	r3, [r7, #28]
 8001de6:	787b      	ldrb	r3, [r7, #1]
 8001de8:	461a      	mov	r2, r3
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d3ac      	bcc.n	8001d4a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001df0:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001df2:	881a      	ldrh	r2, [r3, #0]
 8001df4:	7dfb      	ldrb	r3, [r7, #23]
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	4413      	add	r3, r2
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	4b03      	ldr	r3, [pc, #12]	@ (8001e0c <ssd1306_WriteChar+0x120>)
 8001dfe:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3724      	adds	r7, #36	@ 0x24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd90      	pop	{r4, r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000aa0 	.word	0x20000aa0

08001e10 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af02      	add	r7, sp, #8
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	4638      	mov	r0, r7
 8001e1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001e1e:	e013      	b.n	8001e48 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	7818      	ldrb	r0, [r3, #0]
 8001e24:	7e3b      	ldrb	r3, [r7, #24]
 8001e26:	9300      	str	r3, [sp, #0]
 8001e28:	463b      	mov	r3, r7
 8001e2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e2c:	f7ff ff5e 	bl	8001cec <ssd1306_WriteChar>
 8001e30:	4603      	mov	r3, r0
 8001e32:	461a      	mov	r2, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d002      	beq.n	8001e42 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	e008      	b.n	8001e54 <ssd1306_WriteString+0x44>
        }
        str++;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	3301      	adds	r3, #1
 8001e46:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d1e7      	bne.n	8001e20 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	781b      	ldrb	r3, [r3, #0]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3710      	adds	r7, #16
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	460a      	mov	r2, r1
 8001e66:	71fb      	strb	r3, [r7, #7]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	4b05      	ldr	r3, [pc, #20]	@ (8001e88 <ssd1306_SetCursor+0x2c>)
 8001e72:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001e74:	79bb      	ldrb	r3, [r7, #6]
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	4b03      	ldr	r3, [pc, #12]	@ (8001e88 <ssd1306_SetCursor+0x2c>)
 8001e7a:	805a      	strh	r2, [r3, #2]
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	20000aa0 	.word	0x20000aa0

08001e8c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001e96:	2381      	movs	r3, #129	@ 0x81
 8001e98:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001e9a:	7bfb      	ldrb	r3, [r7, #15]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff fdf5 	bl	8001a8c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001ea2:	79fb      	ldrb	r3, [r7, #7]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff fdf1 	bl	8001a8c <ssd1306_WriteCommand>
}
 8001eaa:	bf00      	nop
 8001eac:	3710      	adds	r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001ebe:	79fb      	ldrb	r3, [r7, #7]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d005      	beq.n	8001ed0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001ec4:	23af      	movs	r3, #175	@ 0xaf
 8001ec6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001ec8:	4b08      	ldr	r3, [pc, #32]	@ (8001eec <ssd1306_SetDisplayOn+0x38>)
 8001eca:	2201      	movs	r2, #1
 8001ecc:	715a      	strb	r2, [r3, #5]
 8001ece:	e004      	b.n	8001eda <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001ed0:	23ae      	movs	r3, #174	@ 0xae
 8001ed2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001ed4:	4b05      	ldr	r3, [pc, #20]	@ (8001eec <ssd1306_SetDisplayOn+0x38>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001eda:	7bfb      	ldrb	r3, [r7, #15]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff fdd5 	bl	8001a8c <ssd1306_WriteCommand>
}
 8001ee2:	bf00      	nop
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	20000aa0 	.word	0x20000aa0

08001ef0 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 8001efa:	4b23      	ldr	r3, [pc, #140]	@ (8001f88 <io_coil_add_channel+0x98>)
 8001efc:	881b      	ldrh	r3, [r3, #0]
 8001efe:	2b20      	cmp	r3, #32
 8001f00:	d101      	bne.n	8001f06 <io_coil_add_channel+0x16>
		return false;
 8001f02:	2300      	movs	r3, #0
 8001f04:	e039      	b.n	8001f7a <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a20      	ldr	r2, [pc, #128]	@ (8001f8c <io_coil_add_channel+0x9c>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d10b      	bne.n	8001f26 <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 8001f0e:	4b20      	ldr	r3, [pc, #128]	@ (8001f90 <io_coil_add_channel+0xa0>)
 8001f10:	881b      	ldrh	r3, [r3, #0]
 8001f12:	2b03      	cmp	r3, #3
 8001f14:	d901      	bls.n	8001f1a <io_coil_add_channel+0x2a>
			return false;
 8001f16:	2300      	movs	r3, #0
 8001f18:	e02f      	b.n	8001f7a <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 8001f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001f90 <io_coil_add_channel+0xa0>)
 8001f1c:	881b      	ldrh	r3, [r3, #0]
 8001f1e:	3301      	adds	r3, #1
 8001f20:	b29a      	uxth	r2, r3
 8001f22:	4b1b      	ldr	r3, [pc, #108]	@ (8001f90 <io_coil_add_channel+0xa0>)
 8001f24:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 8001f26:	4b18      	ldr	r3, [pc, #96]	@ (8001f88 <io_coil_add_channel+0x98>)
 8001f28:	881b      	ldrh	r3, [r3, #0]
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4a19      	ldr	r2, [pc, #100]	@ (8001f94 <io_coil_add_channel+0xa4>)
 8001f2e:	460b      	mov	r3, r1
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	440b      	add	r3, r1
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	4413      	add	r3, r2
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 8001f3c:	4b12      	ldr	r3, [pc, #72]	@ (8001f88 <io_coil_add_channel+0x98>)
 8001f3e:	881b      	ldrh	r3, [r3, #0]
 8001f40:	4619      	mov	r1, r3
 8001f42:	4a14      	ldr	r2, [pc, #80]	@ (8001f94 <io_coil_add_channel+0xa4>)
 8001f44:	460b      	mov	r3, r1
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	440b      	add	r3, r1
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	4413      	add	r3, r2
 8001f4e:	3304      	adds	r3, #4
 8001f50:	683a      	ldr	r2, [r7, #0]
 8001f52:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8001f54:	4b0c      	ldr	r3, [pc, #48]	@ (8001f88 <io_coil_add_channel+0x98>)
 8001f56:	881b      	ldrh	r3, [r3, #0]
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4a0e      	ldr	r2, [pc, #56]	@ (8001f94 <io_coil_add_channel+0xa4>)
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	440b      	add	r3, r1
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	4413      	add	r3, r2
 8001f66:	3308      	adds	r3, #8
 8001f68:	2200      	movs	r2, #0
 8001f6a:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 8001f6c:	4b06      	ldr	r3, [pc, #24]	@ (8001f88 <io_coil_add_channel+0x98>)
 8001f6e:	881b      	ldrh	r3, [r3, #0]
 8001f70:	3301      	adds	r3, #1
 8001f72:	b29a      	uxth	r2, r3
 8001f74:	4b04      	ldr	r3, [pc, #16]	@ (8001f88 <io_coil_add_channel+0x98>)
 8001f76:	801a      	strh	r2, [r3, #0]
	return true;
 8001f78:	2301      	movs	r3, #1
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	20000c28 	.word	0x20000c28
 8001f8c:	08002059 	.word	0x08002059
 8001f90:	20000c2a 	.word	0x20000c2a
 8001f94:	20000aa8 	.word	0x20000aa8

08001f98 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8001fa2:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd0 <io_coil_read+0x38>)
 8001fa4:	881b      	ldrh	r3, [r3, #0]
 8001fa6:	88fa      	ldrh	r2, [r7, #6]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d209      	bcs.n	8001fc0 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 8001fac:	88fa      	ldrh	r2, [r7, #6]
 8001fae:	4909      	ldr	r1, [pc, #36]	@ (8001fd4 <io_coil_read+0x3c>)
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	4413      	add	r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	440b      	add	r3, r1
 8001fba:	3308      	adds	r3, #8
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	e000      	b.n	8001fc2 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	370c      	adds	r7, #12
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	20000c28 	.word	0x20000c28
 8001fd4:	20000aa8 	.word	0x20000aa8

08001fd8 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8001fd8:	b590      	push	{r4, r7, lr}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	460a      	mov	r2, r1
 8001fe2:	80fb      	strh	r3, [r7, #6]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8001fe8:	4b19      	ldr	r3, [pc, #100]	@ (8002050 <io_coil_write+0x78>)
 8001fea:	881b      	ldrh	r3, [r3, #0]
 8001fec:	88fa      	ldrh	r2, [r7, #6]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d229      	bcs.n	8002046 <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8001ff2:	88fa      	ldrh	r2, [r7, #6]
 8001ff4:	4917      	ldr	r1, [pc, #92]	@ (8002054 <io_coil_write+0x7c>)
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	4413      	add	r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	440b      	add	r3, r1
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d015      	beq.n	8002032 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002006:	88fa      	ldrh	r2, [r7, #6]
 8002008:	4912      	ldr	r1, [pc, #72]	@ (8002054 <io_coil_write+0x7c>)
 800200a:	4613      	mov	r3, r2
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	4413      	add	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	440b      	add	r3, r1
 8002014:	681c      	ldr	r4, [r3, #0]
 8002016:	88fa      	ldrh	r2, [r7, #6]
 8002018:	490e      	ldr	r1, [pc, #56]	@ (8002054 <io_coil_write+0x7c>)
 800201a:	4613      	mov	r3, r2
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	4413      	add	r3, r2
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	440b      	add	r3, r1
 8002024:	3304      	adds	r3, #4
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	797a      	ldrb	r2, [r7, #5]
 800202a:	b292      	uxth	r2, r2
 800202c:	4611      	mov	r1, r2
 800202e:	4618      	mov	r0, r3
 8002030:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002032:	88fa      	ldrh	r2, [r7, #6]
 8002034:	4907      	ldr	r1, [pc, #28]	@ (8002054 <io_coil_write+0x7c>)
 8002036:	4613      	mov	r3, r2
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	4413      	add	r3, r2
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	440b      	add	r3, r1
 8002040:	3308      	adds	r3, #8
 8002042:	797a      	ldrb	r2, [r7, #5]
 8002044:	701a      	strb	r2, [r3, #0]
	}
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	bd90      	pop	{r4, r7, pc}
 800204e:	bf00      	nop
 8002050:	20000c28 	.word	0x20000c28
 8002054:	20000aa8 	.word	0x20000aa8

08002058 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	460b      	mov	r3, r1
 8002062:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6818      	ldr	r0, [r3, #0]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	889b      	ldrh	r3, [r3, #4]
 8002070:	78fa      	ldrb	r2, [r7, #3]
 8002072:	4619      	mov	r1, r3
 8002074:	f005 fc24 	bl	80078c0 <HAL_GPIO_WritePin>
}
 8002078:	bf00      	nop
 800207a:	3710      	adds	r7, #16
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a13      	ldr	r2, [pc, #76]	@ (80020dc <io_discrete_in_add_channel+0x5c>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d109      	bne.n	80020a6 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8002092:	4b13      	ldr	r3, [pc, #76]	@ (80020e0 <io_discrete_in_add_channel+0x60>)
 8002094:	881b      	ldrh	r3, [r3, #0]
 8002096:	2b03      	cmp	r3, #3
 8002098:	d81a      	bhi.n	80020d0 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 800209a:	4b11      	ldr	r3, [pc, #68]	@ (80020e0 <io_discrete_in_add_channel+0x60>)
 800209c:	881b      	ldrh	r3, [r3, #0]
 800209e:	3301      	adds	r3, #1
 80020a0:	b29a      	uxth	r2, r3
 80020a2:	4b0f      	ldr	r3, [pc, #60]	@ (80020e0 <io_discrete_in_add_channel+0x60>)
 80020a4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 80020a6:	4b0f      	ldr	r3, [pc, #60]	@ (80020e4 <io_discrete_in_add_channel+0x64>)
 80020a8:	881b      	ldrh	r3, [r3, #0]
 80020aa:	4619      	mov	r1, r3
 80020ac:	4a0e      	ldr	r2, [pc, #56]	@ (80020e8 <io_discrete_in_add_channel+0x68>)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 80020b4:	4b0b      	ldr	r3, [pc, #44]	@ (80020e4 <io_discrete_in_add_channel+0x64>)
 80020b6:	881b      	ldrh	r3, [r3, #0]
 80020b8:	4a0b      	ldr	r2, [pc, #44]	@ (80020e8 <io_discrete_in_add_channel+0x68>)
 80020ba:	00db      	lsls	r3, r3, #3
 80020bc:	4413      	add	r3, r2
 80020be:	683a      	ldr	r2, [r7, #0]
 80020c0:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 80020c2:	4b08      	ldr	r3, [pc, #32]	@ (80020e4 <io_discrete_in_add_channel+0x64>)
 80020c4:	881b      	ldrh	r3, [r3, #0]
 80020c6:	3301      	adds	r3, #1
 80020c8:	b29a      	uxth	r2, r3
 80020ca:	4b06      	ldr	r3, [pc, #24]	@ (80020e4 <io_discrete_in_add_channel+0x64>)
 80020cc:	801a      	strh	r2, [r3, #0]
 80020ce:	e000      	b.n	80020d2 <io_discrete_in_add_channel+0x52>
			return;
 80020d0:	bf00      	nop
}
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	0800212d 	.word	0x0800212d
 80020e0:	20000c4e 	.word	0x20000c4e
 80020e4:	20000c4c 	.word	0x20000c4c
 80020e8:	20000c2c 	.word	0x20000c2c

080020ec <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 80020f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002124 <io_discrete_in_read+0x38>)
 80020f8:	881b      	ldrh	r3, [r3, #0]
 80020fa:	88fa      	ldrh	r2, [r7, #6]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d20c      	bcs.n	800211a <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002100:	88fb      	ldrh	r3, [r7, #6]
 8002102:	4a09      	ldr	r2, [pc, #36]	@ (8002128 <io_discrete_in_read+0x3c>)
 8002104:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002108:	88fb      	ldrh	r3, [r7, #6]
 800210a:	4907      	ldr	r1, [pc, #28]	@ (8002128 <io_discrete_in_read+0x3c>)
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	440b      	add	r3, r1
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	4618      	mov	r0, r3
 8002114:	4790      	blx	r2
 8002116:	4603      	mov	r3, r0
 8002118:	e000      	b.n	800211c <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	3708      	adds	r7, #8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	20000c4c 	.word	0x20000c4c
 8002128:	20000c2c 	.word	0x20000c2c

0800212c <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	889b      	ldrh	r3, [r3, #4]
 8002140:	4619      	mov	r1, r3
 8002142:	4610      	mov	r0, r2
 8002144:	f005 fba4 	bl	8007890 <HAL_GPIO_ReadPin>
 8002148:	4603      	mov	r3, r0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 800215e:	4b23      	ldr	r3, [pc, #140]	@ (80021ec <io_holding_reg_add_channel+0x98>)
 8002160:	881b      	ldrh	r3, [r3, #0]
 8002162:	2b20      	cmp	r3, #32
 8002164:	d101      	bne.n	800216a <io_holding_reg_add_channel+0x16>
		return false;
 8002166:	2300      	movs	r3, #0
 8002168:	e039      	b.n	80021de <io_holding_reg_add_channel+0x8a>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a20      	ldr	r2, [pc, #128]	@ (80021f0 <io_holding_reg_add_channel+0x9c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d10b      	bne.n	800218a <io_holding_reg_add_channel+0x36>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002172:	4b20      	ldr	r3, [pc, #128]	@ (80021f4 <io_holding_reg_add_channel+0xa0>)
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d901      	bls.n	800217e <io_holding_reg_add_channel+0x2a>
			return false;
 800217a:	2300      	movs	r3, #0
 800217c:	e02f      	b.n	80021de <io_holding_reg_add_channel+0x8a>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 800217e:	4b1d      	ldr	r3, [pc, #116]	@ (80021f4 <io_holding_reg_add_channel+0xa0>)
 8002180:	881b      	ldrh	r3, [r3, #0]
 8002182:	3301      	adds	r3, #1
 8002184:	b29a      	uxth	r2, r3
 8002186:	4b1b      	ldr	r3, [pc, #108]	@ (80021f4 <io_holding_reg_add_channel+0xa0>)
 8002188:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 800218a:	4b18      	ldr	r3, [pc, #96]	@ (80021ec <io_holding_reg_add_channel+0x98>)
 800218c:	881b      	ldrh	r3, [r3, #0]
 800218e:	4619      	mov	r1, r3
 8002190:	4a19      	ldr	r2, [pc, #100]	@ (80021f8 <io_holding_reg_add_channel+0xa4>)
 8002192:	460b      	mov	r3, r1
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	440b      	add	r3, r1
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	4413      	add	r3, r2
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 80021a0:	4b12      	ldr	r3, [pc, #72]	@ (80021ec <io_holding_reg_add_channel+0x98>)
 80021a2:	881b      	ldrh	r3, [r3, #0]
 80021a4:	4619      	mov	r1, r3
 80021a6:	4a14      	ldr	r2, [pc, #80]	@ (80021f8 <io_holding_reg_add_channel+0xa4>)
 80021a8:	460b      	mov	r3, r1
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	440b      	add	r3, r1
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	4413      	add	r3, r2
 80021b2:	3304      	adds	r3, #4
 80021b4:	683a      	ldr	r2, [r7, #0]
 80021b6:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 80021b8:	4b0c      	ldr	r3, [pc, #48]	@ (80021ec <io_holding_reg_add_channel+0x98>)
 80021ba:	881b      	ldrh	r3, [r3, #0]
 80021bc:	4619      	mov	r1, r3
 80021be:	4a0e      	ldr	r2, [pc, #56]	@ (80021f8 <io_holding_reg_add_channel+0xa4>)
 80021c0:	460b      	mov	r3, r1
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	440b      	add	r3, r1
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	4413      	add	r3, r2
 80021ca:	3308      	adds	r3, #8
 80021cc:	2200      	movs	r2, #0
 80021ce:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++; // increase overall channel count
 80021d0:	4b06      	ldr	r3, [pc, #24]	@ (80021ec <io_holding_reg_add_channel+0x98>)
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	3301      	adds	r3, #1
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	4b04      	ldr	r3, [pc, #16]	@ (80021ec <io_holding_reg_add_channel+0x98>)
 80021da:	801a      	strh	r2, [r3, #0]
	return true;
 80021dc:	2301      	movs	r3, #1
}
 80021de:	4618      	mov	r0, r3
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	20000dd0 	.word	0x20000dd0
 80021f0:	080022b9 	.word	0x080022b9
 80021f4:	20000dd2 	.word	0x20000dd2
 80021f8:	20000c50 	.word	0x20000c50

080021fc <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002206:	4b0b      	ldr	r3, [pc, #44]	@ (8002234 <io_holding_reg_read+0x38>)
 8002208:	881b      	ldrh	r3, [r3, #0]
 800220a:	88fa      	ldrh	r2, [r7, #6]
 800220c:	429a      	cmp	r2, r3
 800220e:	d209      	bcs.n	8002224 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002210:	88fa      	ldrh	r2, [r7, #6]
 8002212:	4909      	ldr	r1, [pc, #36]	@ (8002238 <io_holding_reg_read+0x3c>)
 8002214:	4613      	mov	r3, r2
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	4413      	add	r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	440b      	add	r3, r1
 800221e:	3308      	adds	r3, #8
 8002220:	881b      	ldrh	r3, [r3, #0]
 8002222:	e000      	b.n	8002226 <io_holding_reg_read+0x2a>
	}
	return 0;
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	20000dd0 	.word	0x20000dd0
 8002238:	20000c50 	.word	0x20000c50

0800223c <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 800223c:	b590      	push	{r4, r7, lr}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	4603      	mov	r3, r0
 8002244:	460a      	mov	r2, r1
 8002246:	80fb      	strh	r3, [r7, #6]
 8002248:	4613      	mov	r3, r2
 800224a:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 800224c:	4b18      	ldr	r3, [pc, #96]	@ (80022b0 <io_holding_reg_write+0x74>)
 800224e:	881b      	ldrh	r3, [r3, #0]
 8002250:	88fa      	ldrh	r2, [r7, #6]
 8002252:	429a      	cmp	r2, r3
 8002254:	d228      	bcs.n	80022a8 <io_holding_reg_write+0x6c>
		if (io_holding_reg_channels[index].write_func) {
 8002256:	88fa      	ldrh	r2, [r7, #6]
 8002258:	4916      	ldr	r1, [pc, #88]	@ (80022b4 <io_holding_reg_write+0x78>)
 800225a:	4613      	mov	r3, r2
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	4413      	add	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	440b      	add	r3, r1
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d014      	beq.n	8002294 <io_holding_reg_write+0x58>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value);
 800226a:	88fa      	ldrh	r2, [r7, #6]
 800226c:	4911      	ldr	r1, [pc, #68]	@ (80022b4 <io_holding_reg_write+0x78>)
 800226e:	4613      	mov	r3, r2
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	4413      	add	r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	440b      	add	r3, r1
 8002278:	681c      	ldr	r4, [r3, #0]
 800227a:	88fa      	ldrh	r2, [r7, #6]
 800227c:	490d      	ldr	r1, [pc, #52]	@ (80022b4 <io_holding_reg_write+0x78>)
 800227e:	4613      	mov	r3, r2
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	4413      	add	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	440b      	add	r3, r1
 8002288:	3304      	adds	r3, #4
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	88ba      	ldrh	r2, [r7, #4]
 800228e:	4611      	mov	r1, r2
 8002290:	4618      	mov	r0, r3
 8002292:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8002294:	88fa      	ldrh	r2, [r7, #6]
 8002296:	4907      	ldr	r1, [pc, #28]	@ (80022b4 <io_holding_reg_write+0x78>)
 8002298:	4613      	mov	r3, r2
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	4413      	add	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	440b      	add	r3, r1
 80022a2:	3308      	adds	r3, #8
 80022a4:	88ba      	ldrh	r2, [r7, #4]
 80022a6:	801a      	strh	r2, [r3, #0]
	}
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd90      	pop	{r4, r7, pc}
 80022b0:	20000dd0 	.word	0x20000dd0
 80022b4:	20000c50 	.word	0x20000c50

080022b8 <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value) {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	460b      	mov	r3, r1
 80022c2:	807b      	strh	r3, [r7, #2]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 80022c4:	4b0c      	ldr	r3, [pc, #48]	@ (80022f8 <dac_write_func+0x40>)
 80022c6:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 80022c8:	887a      	ldrh	r2, [r7, #2]
 80022ca:	4613      	mov	r3, r2
 80022cc:	031b      	lsls	r3, r3, #12
 80022ce:	1a9b      	subs	r3, r3, r2
 80022d0:	4a0a      	ldr	r2, [pc, #40]	@ (80022fc <dac_write_func+0x44>)
 80022d2:	fba2 2303 	umull	r2, r3, r2, r3
 80022d6:	0bdb      	lsrs	r3, r3, #15
 80022d8:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	2200      	movs	r2, #0
 80022de:	6879      	ldr	r1, [r7, #4]
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f004 fc39 	bl	8006b58 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 80022e6:	6879      	ldr	r1, [r7, #4]
 80022e8:	68f8      	ldr	r0, [r7, #12]
 80022ea:	f004 fbc9 	bl	8006a80 <HAL_DAC_Start>
#endif
}
 80022ee:	bf00      	nop
 80022f0:	3710      	adds	r7, #16
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20000f44 	.word	0x20000f44
 80022fc:	80008001 	.word	0x80008001

08002300 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a13      	ldr	r2, [pc, #76]	@ (800235c <io_input_reg_add_channel+0x5c>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d109      	bne.n	8002326 <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 8002312:	4b13      	ldr	r3, [pc, #76]	@ (8002360 <io_input_reg_add_channel+0x60>)
 8002314:	881b      	ldrh	r3, [r3, #0]
 8002316:	2b03      	cmp	r3, #3
 8002318:	d81a      	bhi.n	8002350 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 800231a:	4b11      	ldr	r3, [pc, #68]	@ (8002360 <io_input_reg_add_channel+0x60>)
 800231c:	881b      	ldrh	r3, [r3, #0]
 800231e:	3301      	adds	r3, #1
 8002320:	b29a      	uxth	r2, r3
 8002322:	4b0f      	ldr	r3, [pc, #60]	@ (8002360 <io_input_reg_add_channel+0x60>)
 8002324:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8002326:	4b0f      	ldr	r3, [pc, #60]	@ (8002364 <io_input_reg_add_channel+0x64>)
 8002328:	881b      	ldrh	r3, [r3, #0]
 800232a:	4619      	mov	r1, r3
 800232c:	4a0e      	ldr	r2, [pc, #56]	@ (8002368 <io_input_reg_add_channel+0x68>)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8002334:	4b0b      	ldr	r3, [pc, #44]	@ (8002364 <io_input_reg_add_channel+0x64>)
 8002336:	881b      	ldrh	r3, [r3, #0]
 8002338:	4a0b      	ldr	r2, [pc, #44]	@ (8002368 <io_input_reg_add_channel+0x68>)
 800233a:	00db      	lsls	r3, r3, #3
 800233c:	4413      	add	r3, r2
 800233e:	683a      	ldr	r2, [r7, #0]
 8002340:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8002342:	4b08      	ldr	r3, [pc, #32]	@ (8002364 <io_input_reg_add_channel+0x64>)
 8002344:	881b      	ldrh	r3, [r3, #0]
 8002346:	3301      	adds	r3, #1
 8002348:	b29a      	uxth	r2, r3
 800234a:	4b06      	ldr	r3, [pc, #24]	@ (8002364 <io_input_reg_add_channel+0x64>)
 800234c:	801a      	strh	r2, [r3, #0]
 800234e:	e000      	b.n	8002352 <io_input_reg_add_channel+0x52>
			return;
 8002350:	bf00      	nop
}
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr
 800235c:	080023ad 	.word	0x080023ad
 8002360:	20000ed6 	.word	0x20000ed6
 8002364:	20000ed4 	.word	0x20000ed4
 8002368:	20000dd4 	.word	0x20000dd4

0800236c <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	4603      	mov	r3, r0
 8002374:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8002376:	4b0b      	ldr	r3, [pc, #44]	@ (80023a4 <io_input_reg_read+0x38>)
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	88fa      	ldrh	r2, [r7, #6]
 800237c:	429a      	cmp	r2, r3
 800237e:	d20c      	bcs.n	800239a <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8002380:	88fb      	ldrh	r3, [r7, #6]
 8002382:	4a09      	ldr	r2, [pc, #36]	@ (80023a8 <io_input_reg_read+0x3c>)
 8002384:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002388:	88fb      	ldrh	r3, [r7, #6]
 800238a:	4907      	ldr	r1, [pc, #28]	@ (80023a8 <io_input_reg_read+0x3c>)
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	440b      	add	r3, r1
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	4618      	mov	r0, r3
 8002394:	4790      	blx	r2
 8002396:	4603      	mov	r3, r0
 8002398:	e000      	b.n	800239c <io_input_reg_read+0x30>
	}
	return 0;
 800239a:	2300      	movs	r3, #0
}
 800239c:	4618      	mov	r0, r3
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	20000ed4 	.word	0x20000ed4
 80023a8:	20000dd4 	.word	0x20000dd4

080023ac <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b08c      	sub	sp, #48	@ 0x30
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 80023b4:	4b1d      	ldr	r3, [pc, #116]	@ (800242c <adc_read_func+0x80>)
 80023b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 80023b8:	481c      	ldr	r0, [pc, #112]	@ (800242c <adc_read_func+0x80>)
 80023ba:	f003 fab9 	bl	8005930 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 80023be:	f107 030c 	add.w	r3, r7, #12
 80023c2:	2220      	movs	r2, #32
 80023c4:	2100      	movs	r1, #0
 80023c6:	4618      	mov	r0, r3
 80023c8:	f00f faef 	bl	80119aa <memset>
		sConfig.Channel = channel;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 80023d0:	2306      	movs	r3, #6
 80023d2:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 80023d4:	2304      	movs	r3, #4
 80023d6:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 80023d8:	237f      	movs	r3, #127	@ 0x7f
 80023da:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 80023dc:	f107 030c 	add.w	r3, r7, #12
 80023e0:	4619      	mov	r1, r3
 80023e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80023e4:	f003 fbbe 	bl	8005b64 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80023e8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80023ea:	f003 f9e5 	bl	80057b8 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 80023ee:	2164      	movs	r1, #100	@ 0x64
 80023f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80023f2:	f003 fad1 	bl	8005998 <HAL_ADC_PollForConversion>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d10f      	bne.n	800241c <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 80023fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80023fe:	f003 fba3 	bl	8005b48 <HAL_ADC_GetValue>
 8002402:	4602      	mov	r2, r0
 8002404:	4613      	mov	r3, r2
 8002406:	041b      	lsls	r3, r3, #16
 8002408:	1a9a      	subs	r2, r3, r2
 800240a:	4b09      	ldr	r3, [pc, #36]	@ (8002430 <adc_read_func+0x84>)
 800240c:	fba3 1302 	umull	r1, r3, r3, r2
 8002410:	1ad2      	subs	r2, r2, r3
 8002412:	0852      	lsrs	r2, r2, #1
 8002414:	4413      	add	r3, r2
 8002416:	0adb      	lsrs	r3, r3, #11
 8002418:	b29b      	uxth	r3, r3
 800241a:	e003      	b.n	8002424 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 800241c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800241e:	f003 fa87 	bl	8005930 <HAL_ADC_Stop>
#endif
	return 0;
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3730      	adds	r7, #48	@ 0x30
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	20000ed8 	.word	0x20000ed8
 8002430:	00100101 	.word	0x00100101

08002434 <io_virtual_add>:
#include "io/io_virtual.h"

extern uint16_t io_coil_channel_count;
extern uint16_t io_holding_reg_channel_count;

bool io_virtual_add(RegisterType type, uint16_t* index) {
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	6039      	str	r1, [r7, #0]
 800243e:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8002440:	79fb      	ldrb	r3, [r7, #7]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d002      	beq.n	800244c <io_virtual_add+0x18>
 8002446:	2b02      	cmp	r3, #2
 8002448:	d013      	beq.n	8002472 <io_virtual_add+0x3e>
 800244a:	e025      	b.n	8002498 <io_virtual_add+0x64>
		case REG_COIL: {
			bool status = io_coil_add_channel(NULL, NULL);
 800244c:	2100      	movs	r1, #0
 800244e:	2000      	movs	r0, #0
 8002450:	f7ff fd4e 	bl	8001ef0 <io_coil_add_channel>
 8002454:	4603      	mov	r3, r0
 8002456:	73bb      	strb	r3, [r7, #14]
			if (status == true) {
 8002458:	7bbb      	ldrb	r3, [r7, #14]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d007      	beq.n	800246e <io_virtual_add+0x3a>
				*index = io_coil_channel_count - 1;
 800245e:	4b11      	ldr	r3, [pc, #68]	@ (80024a4 <io_virtual_add+0x70>)
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	3b01      	subs	r3, #1
 8002464:	b29a      	uxth	r2, r3
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	801a      	strh	r2, [r3, #0]
				return true;
 800246a:	2301      	movs	r3, #1
 800246c:	e015      	b.n	800249a <io_virtual_add+0x66>
			}
			return false;
 800246e:	2300      	movs	r3, #0
 8002470:	e013      	b.n	800249a <io_virtual_add+0x66>
		}
		case REG_HOLDING: {
			bool status = io_holding_reg_add_channel(NULL, NULL);
 8002472:	2100      	movs	r1, #0
 8002474:	2000      	movs	r0, #0
 8002476:	f7ff fe6d 	bl	8002154 <io_holding_reg_add_channel>
 800247a:	4603      	mov	r3, r0
 800247c:	73fb      	strb	r3, [r7, #15]
			if (status == true) {
 800247e:	7bfb      	ldrb	r3, [r7, #15]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d007      	beq.n	8002494 <io_virtual_add+0x60>
				*index = io_holding_reg_channel_count - 1;
 8002484:	4b08      	ldr	r3, [pc, #32]	@ (80024a8 <io_virtual_add+0x74>)
 8002486:	881b      	ldrh	r3, [r3, #0]
 8002488:	3b01      	subs	r3, #1
 800248a:	b29a      	uxth	r2, r3
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	801a      	strh	r2, [r3, #0]
				return true;
 8002490:	2301      	movs	r3, #1
 8002492:	e002      	b.n	800249a <io_virtual_add+0x66>
			}
			return false;
 8002494:	2300      	movs	r3, #0
 8002496:	e000      	b.n	800249a <io_virtual_add+0x66>
		}
		default: {
			return false;
 8002498:	2300      	movs	r3, #0
		}
	}
}
 800249a:	4618      	mov	r0, r3
 800249c:	3710      	adds	r7, #16
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000c28 	.word	0x20000c28
 80024a8:	20000dd0 	.word	0x20000dd0

080024ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b096      	sub	sp, #88	@ 0x58
 80024b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024b2:	f002 fcf0 	bl	8004e96 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024b6:	f000 f95f 	bl	8002778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024ba:	f000 fb63 	bl	8002b84 <MX_GPIO_Init>
  MX_DMA_Init();
 80024be:	f000 fb2f 	bl	8002b20 <MX_DMA_Init>
  MX_I2C1_Init();
 80024c2:	f000 fa61 	bl	8002988 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80024c6:	f000 fadd 	bl	8002a84 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80024ca:	f000 f9a1 	bl	8002810 <MX_ADC1_Init>
  MX_DAC1_Init();
 80024ce:	f000 fa17 	bl	8002900 <MX_DAC1_Init>
  MX_USB_Device_Init();
 80024d2:	f00d ff93 	bl	80103fc <MX_USB_Device_Init>
  MX_SPI1_Init();
 80024d6:	f000 fa97 	bl	8002a08 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80024da:	f00c fa7f 	bl	800e9dc <MX_FATFS_Init>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <main+0x3c>
    Error_Handler();
 80024e4:	f000 fbec 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 80024e8:	f7fe ff0e 	bl	8001308 <display_Setup>
	display_Boot();
 80024ec:	f7fe ff12 	bl	8001314 <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 80024f0:	2001      	movs	r0, #1
 80024f2:	f000 ffb9 	bl	8003468 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 80024f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024fe:	f002 fab5 	bl	8004a6c <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 8002502:	4889      	ldr	r0, [pc, #548]	@ (8002728 <main+0x27c>)
 8002504:	f7ff f9b8 	bl	8001878 <I2C_Setup>
  	INA226_Init(&hi2c1);
 8002508:	4887      	ldr	r0, [pc, #540]	@ (8002728 <main+0x27c>)
 800250a:	f7ff fa5b 	bl	80019c4 <INA226_Init>
  	automation_Init();
 800250e:	f7fe fe21 	bl	8001154 <automation_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8002512:	4a86      	ldr	r2, [pc, #536]	@ (800272c <main+0x280>)
 8002514:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002518:	e892 0003 	ldmia.w	r2, {r0, r1}
 800251c:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8002520:	4a83      	ldr	r2, [pc, #524]	@ (8002730 <main+0x284>)
 8002522:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002526:	e892 0003 	ldmia.w	r2, {r0, r1}
 800252a:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 800252e:	4a81      	ldr	r2, [pc, #516]	@ (8002734 <main+0x288>)
 8002530:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002534:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002538:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 800253c:	4a7e      	ldr	r2, [pc, #504]	@ (8002738 <main+0x28c>)
 800253e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002542:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002546:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 800254a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800254e:	4619      	mov	r1, r3
 8002550:	487a      	ldr	r0, [pc, #488]	@ (800273c <main+0x290>)
 8002552:	f7ff fccd 	bl	8001ef0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8002556:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800255a:	4619      	mov	r1, r3
 800255c:	4877      	ldr	r0, [pc, #476]	@ (800273c <main+0x290>)
 800255e:	f7ff fcc7 	bl	8001ef0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8002562:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002566:	4619      	mov	r1, r3
 8002568:	4874      	ldr	r0, [pc, #464]	@ (800273c <main+0x290>)
 800256a:	f7ff fcc1 	bl	8001ef0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 800256e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002572:	4619      	mov	r1, r3
 8002574:	4871      	ldr	r0, [pc, #452]	@ (800273c <main+0x290>)
 8002576:	f7ff fcbb 	bl	8001ef0 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 800257a:	4a71      	ldr	r2, [pc, #452]	@ (8002740 <main+0x294>)
 800257c:	f107 031c 	add.w	r3, r7, #28
 8002580:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002584:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8002588:	4a6e      	ldr	r2, [pc, #440]	@ (8002744 <main+0x298>)
 800258a:	f107 0314 	add.w	r3, r7, #20
 800258e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002592:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8002596:	4a6c      	ldr	r2, [pc, #432]	@ (8002748 <main+0x29c>)
 8002598:	f107 030c 	add.w	r3, r7, #12
 800259c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025a0:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 80025a4:	4a69      	ldr	r2, [pc, #420]	@ (800274c <main+0x2a0>)
 80025a6:	1d3b      	adds	r3, r7, #4
 80025a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025ac:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 80025b0:	f107 031c 	add.w	r3, r7, #28
 80025b4:	4619      	mov	r1, r3
 80025b6:	4866      	ldr	r0, [pc, #408]	@ (8002750 <main+0x2a4>)
 80025b8:	f7ff fd62 	bl	8002080 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 80025bc:	f107 0314 	add.w	r3, r7, #20
 80025c0:	4619      	mov	r1, r3
 80025c2:	4863      	ldr	r0, [pc, #396]	@ (8002750 <main+0x2a4>)
 80025c4:	f7ff fd5c 	bl	8002080 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 80025c8:	f107 030c 	add.w	r3, r7, #12
 80025cc:	4619      	mov	r1, r3
 80025ce:	4860      	ldr	r0, [pc, #384]	@ (8002750 <main+0x2a4>)
 80025d0:	f7ff fd56 	bl	8002080 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 80025d4:	1d3b      	adds	r3, r7, #4
 80025d6:	4619      	mov	r1, r3
 80025d8:	485d      	ldr	r0, [pc, #372]	@ (8002750 <main+0x2a4>)
 80025da:	f7ff fd51 	bl	8002080 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1);
 80025de:	2100      	movs	r1, #0
 80025e0:	485c      	ldr	r0, [pc, #368]	@ (8002754 <main+0x2a8>)
 80025e2:	f7ff fdb7 	bl	8002154 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2);
 80025e6:	2110      	movs	r1, #16
 80025e8:	485a      	ldr	r0, [pc, #360]	@ (8002754 <main+0x2a8>)
 80025ea:	f7ff fdb3 	bl	8002154 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 80025ee:	495a      	ldr	r1, [pc, #360]	@ (8002758 <main+0x2ac>)
 80025f0:	485a      	ldr	r0, [pc, #360]	@ (800275c <main+0x2b0>)
 80025f2:	f7ff fe85 	bl	8002300 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 80025f6:	495a      	ldr	r1, [pc, #360]	@ (8002760 <main+0x2b4>)
 80025f8:	4858      	ldr	r0, [pc, #352]	@ (800275c <main+0x2b0>)
 80025fa:	f7ff fe81 	bl	8002300 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 80025fe:	4959      	ldr	r1, [pc, #356]	@ (8002764 <main+0x2b8>)
 8002600:	4856      	ldr	r0, [pc, #344]	@ (800275c <main+0x2b0>)
 8002602:	f7ff fe7d 	bl	8002300 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 8002606:	4958      	ldr	r1, [pc, #352]	@ (8002768 <main+0x2bc>)
 8002608:	4854      	ldr	r0, [pc, #336]	@ (800275c <main+0x2b0>)
 800260a:	f7ff fe79 	bl	8002300 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 800260e:	4946      	ldr	r1, [pc, #280]	@ (8002728 <main+0x27c>)
 8002610:	4856      	ldr	r0, [pc, #344]	@ (800276c <main+0x2c0>)
 8002612:	f7ff fe75 	bl	8002300 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 8002616:	4944      	ldr	r1, [pc, #272]	@ (8002728 <main+0x27c>)
 8002618:	4855      	ldr	r0, [pc, #340]	@ (8002770 <main+0x2c4>)
 800261a:	f7ff fe71 	bl	8002300 <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800261e:	2201      	movs	r2, #1
 8002620:	2140      	movs	r1, #64	@ 0x40
 8002622:	4854      	ldr	r0, [pc, #336]	@ (8002774 <main+0x2c8>)
 8002624:	f005 f94c 	bl	80078c0 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002628:	203c      	movs	r0, #60	@ 0x3c
 800262a:	f002 fca5 	bl	8004f78 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800262e:	2200      	movs	r2, #0
 8002630:	2140      	movs	r1, #64	@ 0x40
 8002632:	4850      	ldr	r0, [pc, #320]	@ (8002774 <main+0x2c8>)
 8002634:	f005 f944 	bl	80078c0 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002638:	203c      	movs	r0, #60	@ 0x3c
 800263a:	f002 fc9d 	bl	8004f78 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800263e:	2201      	movs	r2, #1
 8002640:	2140      	movs	r1, #64	@ 0x40
 8002642:	484c      	ldr	r0, [pc, #304]	@ (8002774 <main+0x2c8>)
 8002644:	f005 f93c 	bl	80078c0 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002648:	203c      	movs	r0, #60	@ 0x3c
 800264a:	f002 fc95 	bl	8004f78 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800264e:	2200      	movs	r2, #0
 8002650:	2140      	movs	r1, #64	@ 0x40
 8002652:	4848      	ldr	r0, [pc, #288]	@ (8002774 <main+0x2c8>)
 8002654:	f005 f934 	bl	80078c0 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 8002658:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800265c:	f002 fc8c 	bl	8004f78 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8002660:	f7fe fe82 	bl	8001368 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8002664:	2300      	movs	r3, #0
 8002666:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint32_t lastButtonPress = 0;
 800266a:	2300      	movs	r3, #0
 800266c:	653b      	str	r3, [r7, #80]	@ 0x50

	uint32_t loopCounter = 0;
 800266e:	2300      	movs	r3, #0
 8002670:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8002672:	f002 fc75 	bl	8004f60 <HAL_GetTick>
 8002676:	64b8      	str	r0, [r7, #72]	@ 0x48

  while (1)
  {
	  loopCounter++;
 8002678:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800267a:	3301      	adds	r3, #1
 800267c:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 800267e:	f002 fb03 	bl	8004c88 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8002682:	f002 fb45 	bl	8004d10 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8002686:	f7fe fd6d 	bl	8001164 <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 800268a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800268e:	4839      	ldr	r0, [pc, #228]	@ (8002774 <main+0x2c8>)
 8002690:	f005 f8fe 	bl	8007890 <HAL_GPIO_ReadPin>
 8002694:	4603      	mov	r3, r0
 8002696:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	  if (btn1 == GPIO_PIN_SET) {
 800269a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d113      	bne.n	80026ca <main+0x21e>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 80026a2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d116      	bne.n	80026d8 <main+0x22c>
 80026aa:	f002 fc59 	bl	8004f60 <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b32      	cmp	r3, #50	@ 0x32
 80026b6:	d90f      	bls.n	80026d8 <main+0x22c>
			  display_BtnPress();
 80026b8:	f7ff f8ac 	bl	8001814 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 80026bc:	f002 fc50 	bl	8004f60 <HAL_GetTick>
 80026c0:	6538      	str	r0, [r7, #80]	@ 0x50
			  btn1status = 1;
 80026c2:	2301      	movs	r3, #1
 80026c4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80026c8:	e006      	b.n	80026d8 <main+0x22c>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 80026ca:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d102      	bne.n	80026d8 <main+0x22c>
		  btn1status = 0;
 80026d2:	2300      	movs	r3, #0
 80026d4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 80026d8:	f002 fc42 	bl	8004f60 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80026e6:	d205      	bcs.n	80026f4 <main+0x248>
 80026e8:	f002 fc3a 	bl	8004f60 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d906      	bls.n	8002702 <main+0x256>
		  lastTimeTick = HAL_GetTick();
 80026f4:	f002 fc34 	bl	8004f60 <HAL_GetTick>
 80026f8:	64b8      	str	r0, [r7, #72]	@ 0x48
		  loopCounter = 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	64fb      	str	r3, [r7, #76]	@ 0x4c

		  // Update display
		  display_StatusPage();
 80026fe:	f7fe fe33 	bl	8001368 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8002702:	f002 fc2d 	bl	8004f60 <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002710:	4293      	cmp	r3, r2
 8002712:	d805      	bhi.n	8002720 <main+0x274>
 8002714:	f002 fc24 	bl	8004f60 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800271c:	4293      	cmp	r3, r2
 800271e:	d9ab      	bls.n	8002678 <main+0x1cc>
		  display_setPage(0);
 8002720:	2000      	movs	r0, #0
 8002722:	f7ff f891 	bl	8001848 <display_setPage>
  {
 8002726:	e7a7      	b.n	8002678 <main+0x1cc>
 8002728:	20000f58 	.word	0x20000f58
 800272c:	08013c08 	.word	0x08013c08
 8002730:	08013c10 	.word	0x08013c10
 8002734:	08013c18 	.word	0x08013c18
 8002738:	08013c20 	.word	0x08013c20
 800273c:	08002059 	.word	0x08002059
 8002740:	08013c28 	.word	0x08013c28
 8002744:	08013c30 	.word	0x08013c30
 8002748:	08013c38 	.word	0x08013c38
 800274c:	08013c40 	.word	0x08013c40
 8002750:	0800212d 	.word	0x0800212d
 8002754:	080022b9 	.word	0x080022b9
 8002758:	04300002 	.word	0x04300002
 800275c:	080023ad 	.word	0x080023ad
 8002760:	08600004 	.word	0x08600004
 8002764:	2e300800 	.word	0x2e300800
 8002768:	3ac04000 	.word	0x3ac04000
 800276c:	080019fd 	.word	0x080019fd
 8002770:	08001a3d 	.word	0x08001a3d
 8002774:	48000800 	.word	0x48000800

08002778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b094      	sub	sp, #80	@ 0x50
 800277c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800277e:	f107 0318 	add.w	r3, r7, #24
 8002782:	2238      	movs	r2, #56	@ 0x38
 8002784:	2100      	movs	r1, #0
 8002786:	4618      	mov	r0, r3
 8002788:	f00f f90f 	bl	80119aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800278c:	1d3b      	adds	r3, r7, #4
 800278e:	2200      	movs	r2, #0
 8002790:	601a      	str	r2, [r3, #0]
 8002792:	605a      	str	r2, [r3, #4]
 8002794:	609a      	str	r2, [r3, #8]
 8002796:	60da      	str	r2, [r3, #12]
 8002798:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800279a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800279e:	f007 fcf7 	bl	800a190 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80027a2:	2302      	movs	r3, #2
 80027a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80027a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027aa:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80027ac:	2340      	movs	r3, #64	@ 0x40
 80027ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027b0:	2302      	movs	r3, #2
 80027b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80027b4:	2302      	movs	r3, #2
 80027b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80027b8:	2301      	movs	r3, #1
 80027ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80027bc:	230c      	movs	r3, #12
 80027be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80027c0:	2302      	movs	r3, #2
 80027c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80027c4:	2304      	movs	r3, #4
 80027c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80027c8:	2302      	movs	r3, #2
 80027ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027cc:	f107 0318 	add.w	r3, r7, #24
 80027d0:	4618      	mov	r0, r3
 80027d2:	f007 fd91 	bl	800a2f8 <HAL_RCC_OscConfig>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80027dc:	f000 fa70 	bl	8002cc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027e0:	230f      	movs	r3, #15
 80027e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80027e4:	2301      	movs	r3, #1
 80027e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027e8:	2300      	movs	r3, #0
 80027ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80027ec:	2300      	movs	r3, #0
 80027ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80027f0:	2300      	movs	r3, #0
 80027f2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80027f4:	1d3b      	adds	r3, r7, #4
 80027f6:	2100      	movs	r1, #0
 80027f8:	4618      	mov	r0, r3
 80027fa:	f008 f88f 	bl	800a91c <HAL_RCC_ClockConfig>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002804:	f000 fa5c 	bl	8002cc0 <Error_Handler>
  }
}
 8002808:	bf00      	nop
 800280a:	3750      	adds	r7, #80	@ 0x50
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b08c      	sub	sp, #48	@ 0x30
 8002814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002816:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800281a:	2200      	movs	r2, #0
 800281c:	601a      	str	r2, [r3, #0]
 800281e:	605a      	str	r2, [r3, #4]
 8002820:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002822:	1d3b      	adds	r3, r7, #4
 8002824:	2220      	movs	r2, #32
 8002826:	2100      	movs	r1, #0
 8002828:	4618      	mov	r0, r3
 800282a:	f00f f8be 	bl	80119aa <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800282e:	4b32      	ldr	r3, [pc, #200]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 8002830:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002834:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002836:	4b30      	ldr	r3, [pc, #192]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 8002838:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800283c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800283e:	4b2e      	ldr	r3, [pc, #184]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 8002840:	2200      	movs	r2, #0
 8002842:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002844:	4b2c      	ldr	r3, [pc, #176]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 8002846:	2200      	movs	r2, #0
 8002848:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800284a:	4b2b      	ldr	r3, [pc, #172]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 800284c:	2200      	movs	r2, #0
 800284e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002850:	4b29      	ldr	r3, [pc, #164]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 8002852:	2200      	movs	r2, #0
 8002854:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002856:	4b28      	ldr	r3, [pc, #160]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 8002858:	2204      	movs	r2, #4
 800285a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800285c:	4b26      	ldr	r3, [pc, #152]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 800285e:	2200      	movs	r2, #0
 8002860:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002862:	4b25      	ldr	r3, [pc, #148]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 8002864:	2200      	movs	r2, #0
 8002866:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8002868:	4b23      	ldr	r3, [pc, #140]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 800286a:	2201      	movs	r2, #1
 800286c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800286e:	4b22      	ldr	r3, [pc, #136]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 8002870:	2200      	movs	r2, #0
 8002872:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002876:	4b20      	ldr	r3, [pc, #128]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 8002878:	2200      	movs	r2, #0
 800287a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800287c:	4b1e      	ldr	r3, [pc, #120]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 800287e:	2200      	movs	r2, #0
 8002880:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002882:	4b1d      	ldr	r3, [pc, #116]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 8002884:	2200      	movs	r2, #0
 8002886:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800288a:	4b1b      	ldr	r3, [pc, #108]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 800288c:	2200      	movs	r2, #0
 800288e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002890:	4b19      	ldr	r3, [pc, #100]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 8002892:	2200      	movs	r2, #0
 8002894:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002898:	4817      	ldr	r0, [pc, #92]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 800289a:	f002 fe09 	bl	80054b0 <HAL_ADC_Init>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80028a4:	f000 fa0c 	bl	8002cc0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80028a8:	2300      	movs	r3, #0
 80028aa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80028ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028b0:	4619      	mov	r1, r3
 80028b2:	4811      	ldr	r0, [pc, #68]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 80028b4:	f003 ff0e 	bl	80066d4 <HAL_ADCEx_MultiModeConfigChannel>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80028be:	f000 f9ff 	bl	8002cc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80028c2:	4b0e      	ldr	r3, [pc, #56]	@ (80028fc <MX_ADC1_Init+0xec>)
 80028c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80028c6:	2306      	movs	r3, #6
 80028c8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80028ca:	2300      	movs	r3, #0
 80028cc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80028ce:	237f      	movs	r3, #127	@ 0x7f
 80028d0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80028d2:	2304      	movs	r3, #4
 80028d4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80028d6:	2300      	movs	r3, #0
 80028d8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028da:	1d3b      	adds	r3, r7, #4
 80028dc:	4619      	mov	r1, r3
 80028de:	4806      	ldr	r0, [pc, #24]	@ (80028f8 <MX_ADC1_Init+0xe8>)
 80028e0:	f003 f940 	bl	8005b64 <HAL_ADC_ConfigChannel>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80028ea:	f000 f9e9 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80028ee:	bf00      	nop
 80028f0:	3730      	adds	r7, #48	@ 0x30
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	20000ed8 	.word	0x20000ed8
 80028fc:	04300002 	.word	0x04300002

08002900 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b08c      	sub	sp, #48	@ 0x30
 8002904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002906:	463b      	mov	r3, r7
 8002908:	2230      	movs	r2, #48	@ 0x30
 800290a:	2100      	movs	r1, #0
 800290c:	4618      	mov	r0, r3
 800290e:	f00f f84c 	bl	80119aa <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002912:	4b1b      	ldr	r3, [pc, #108]	@ (8002980 <MX_DAC1_Init+0x80>)
 8002914:	4a1b      	ldr	r2, [pc, #108]	@ (8002984 <MX_DAC1_Init+0x84>)
 8002916:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002918:	4819      	ldr	r0, [pc, #100]	@ (8002980 <MX_DAC1_Init+0x80>)
 800291a:	f004 f88e 	bl	8006a3a <HAL_DAC_Init>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002924:	f000 f9cc 	bl	8002cc0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8002928:	2302      	movs	r3, #2
 800292a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800292c:	2300      	movs	r3, #0
 800292e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8002930:	2300      	movs	r3, #0
 8002932:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002934:	2300      	movs	r3, #0
 8002936:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002938:	2300      	movs	r3, #0
 800293a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800293c:	2300      	movs	r3, #0
 800293e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002940:	2300      	movs	r3, #0
 8002942:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8002944:	2301      	movs	r3, #1
 8002946:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002948:	2300      	movs	r3, #0
 800294a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800294c:	463b      	mov	r3, r7
 800294e:	2200      	movs	r2, #0
 8002950:	4619      	mov	r1, r3
 8002952:	480b      	ldr	r0, [pc, #44]	@ (8002980 <MX_DAC1_Init+0x80>)
 8002954:	f004 f92e 	bl	8006bb4 <HAL_DAC_ConfigChannel>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800295e:	f000 f9af 	bl	8002cc0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002962:	463b      	mov	r3, r7
 8002964:	2210      	movs	r2, #16
 8002966:	4619      	mov	r1, r3
 8002968:	4805      	ldr	r0, [pc, #20]	@ (8002980 <MX_DAC1_Init+0x80>)
 800296a:	f004 f923 	bl	8006bb4 <HAL_DAC_ConfigChannel>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8002974:	f000 f9a4 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002978:	bf00      	nop
 800297a:	3730      	adds	r7, #48	@ 0x30
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	20000f44 	.word	0x20000f44
 8002984:	50000800 	.word	0x50000800

08002988 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800298c:	4b1b      	ldr	r3, [pc, #108]	@ (80029fc <MX_I2C1_Init+0x74>)
 800298e:	4a1c      	ldr	r2, [pc, #112]	@ (8002a00 <MX_I2C1_Init+0x78>)
 8002990:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8002992:	4b1a      	ldr	r3, [pc, #104]	@ (80029fc <MX_I2C1_Init+0x74>)
 8002994:	4a1b      	ldr	r2, [pc, #108]	@ (8002a04 <MX_I2C1_Init+0x7c>)
 8002996:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002998:	4b18      	ldr	r3, [pc, #96]	@ (80029fc <MX_I2C1_Init+0x74>)
 800299a:	2200      	movs	r2, #0
 800299c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800299e:	4b17      	ldr	r3, [pc, #92]	@ (80029fc <MX_I2C1_Init+0x74>)
 80029a0:	2201      	movs	r2, #1
 80029a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029a4:	4b15      	ldr	r3, [pc, #84]	@ (80029fc <MX_I2C1_Init+0x74>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80029aa:	4b14      	ldr	r3, [pc, #80]	@ (80029fc <MX_I2C1_Init+0x74>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80029b0:	4b12      	ldr	r3, [pc, #72]	@ (80029fc <MX_I2C1_Init+0x74>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029b6:	4b11      	ldr	r3, [pc, #68]	@ (80029fc <MX_I2C1_Init+0x74>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80029bc:	4b0f      	ldr	r3, [pc, #60]	@ (80029fc <MX_I2C1_Init+0x74>)
 80029be:	2200      	movs	r2, #0
 80029c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80029c2:	480e      	ldr	r0, [pc, #56]	@ (80029fc <MX_I2C1_Init+0x74>)
 80029c4:	f004 ff94 	bl	80078f0 <HAL_I2C_Init>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80029ce:	f000 f977 	bl	8002cc0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80029d2:	2100      	movs	r1, #0
 80029d4:	4809      	ldr	r0, [pc, #36]	@ (80029fc <MX_I2C1_Init+0x74>)
 80029d6:	f005 fe43 	bl	8008660 <HAL_I2CEx_ConfigAnalogFilter>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80029e0:	f000 f96e 	bl	8002cc0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80029e4:	2100      	movs	r1, #0
 80029e6:	4805      	ldr	r0, [pc, #20]	@ (80029fc <MX_I2C1_Init+0x74>)
 80029e8:	f005 fe85 	bl	80086f6 <HAL_I2CEx_ConfigDigitalFilter>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80029f2:	f000 f965 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80029f6:	bf00      	nop
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	20000f58 	.word	0x20000f58
 8002a00:	40005400 	.word	0x40005400
 8002a04:	00300617 	.word	0x00300617

08002a08 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002a80 <MX_SPI1_Init+0x78>)
 8002a10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a12:	4b1a      	ldr	r3, [pc, #104]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002a18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a1a:	4b18      	ldr	r3, [pc, #96]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002a20:	4b16      	ldr	r3, [pc, #88]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a22:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002a26:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a28:	4b14      	ldr	r3, [pc, #80]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a2e:	4b13      	ldr	r3, [pc, #76]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a34:	4b11      	ldr	r3, [pc, #68]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a3a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a42:	4b0e      	ldr	r3, [pc, #56]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a48:	4b0c      	ldr	r3, [pc, #48]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002a54:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a56:	2207      	movs	r2, #7
 8002a58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002a5a:	4b08      	ldr	r3, [pc, #32]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002a60:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a62:	2208      	movs	r2, #8
 8002a64:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a66:	4805      	ldr	r0, [pc, #20]	@ (8002a7c <MX_SPI1_Init+0x74>)
 8002a68:	f008 fb64 	bl	800b134 <HAL_SPI_Init>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002a72:	f000 f925 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20000fac 	.word	0x20000fac
 8002a80:	40013000 	.word	0x40013000

08002a84 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a88:	4b23      	ldr	r3, [pc, #140]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002a8a:	4a24      	ldr	r2, [pc, #144]	@ (8002b1c <MX_USART1_UART_Init+0x98>)
 8002a8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002a8e:	4b22      	ldr	r3, [pc, #136]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002a90:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002a94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a96:	4b20      	ldr	r3, [pc, #128]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8002a9c:	4b1e      	ldr	r3, [pc, #120]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002a9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002aa2:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002aac:	220c      	movs	r2, #12
 8002aae:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ab0:	4b19      	ldr	r3, [pc, #100]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ab6:	4b18      	ldr	r3, [pc, #96]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002abc:	4b16      	ldr	r3, [pc, #88]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002ac2:	4b15      	ldr	r3, [pc, #84]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ac8:	4b13      	ldr	r3, [pc, #76]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ace:	4812      	ldr	r0, [pc, #72]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002ad0:	f008 fbdb 	bl	800b28a <HAL_UART_Init>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002ada:	f000 f8f1 	bl	8002cc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ade:	2100      	movs	r1, #0
 8002ae0:	480d      	ldr	r0, [pc, #52]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002ae2:	f009 ffc4 	bl	800ca6e <HAL_UARTEx_SetTxFifoThreshold>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002aec:	f000 f8e8 	bl	8002cc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002af0:	2100      	movs	r1, #0
 8002af2:	4809      	ldr	r0, [pc, #36]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002af4:	f009 fff9 	bl	800caea <HAL_UARTEx_SetRxFifoThreshold>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002afe:	f000 f8df 	bl	8002cc0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002b02:	4805      	ldr	r0, [pc, #20]	@ (8002b18 <MX_USART1_UART_Init+0x94>)
 8002b04:	f009 ff7a 	bl	800c9fc <HAL_UARTEx_DisableFifoMode>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002b0e:	f000 f8d7 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b12:	bf00      	nop
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	20001010 	.word	0x20001010
 8002b1c:	40013800 	.word	0x40013800

08002b20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002b26:	4b16      	ldr	r3, [pc, #88]	@ (8002b80 <MX_DMA_Init+0x60>)
 8002b28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b2a:	4a15      	ldr	r2, [pc, #84]	@ (8002b80 <MX_DMA_Init+0x60>)
 8002b2c:	f043 0304 	orr.w	r3, r3, #4
 8002b30:	6493      	str	r3, [r2, #72]	@ 0x48
 8002b32:	4b13      	ldr	r3, [pc, #76]	@ (8002b80 <MX_DMA_Init+0x60>)
 8002b34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b36:	f003 0304 	and.w	r3, r3, #4
 8002b3a:	607b      	str	r3, [r7, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b3e:	4b10      	ldr	r3, [pc, #64]	@ (8002b80 <MX_DMA_Init+0x60>)
 8002b40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b42:	4a0f      	ldr	r2, [pc, #60]	@ (8002b80 <MX_DMA_Init+0x60>)
 8002b44:	f043 0301 	orr.w	r3, r3, #1
 8002b48:	6493      	str	r3, [r2, #72]	@ 0x48
 8002b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002b80 <MX_DMA_Init+0x60>)
 8002b4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	603b      	str	r3, [r7, #0]
 8002b54:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002b56:	2200      	movs	r2, #0
 8002b58:	2100      	movs	r1, #0
 8002b5a:	200b      	movs	r0, #11
 8002b5c:	f003 ff39 	bl	80069d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002b60:	200b      	movs	r0, #11
 8002b62:	f003 ff50 	bl	8006a06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002b66:	2200      	movs	r2, #0
 8002b68:	2100      	movs	r1, #0
 8002b6a:	200c      	movs	r0, #12
 8002b6c:	f003 ff31 	bl	80069d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002b70:	200c      	movs	r0, #12
 8002b72:	f003 ff48 	bl	8006a06 <HAL_NVIC_EnableIRQ>

}
 8002b76:	bf00      	nop
 8002b78:	3708      	adds	r7, #8
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	40021000 	.word	0x40021000

08002b84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b088      	sub	sp, #32
 8002b88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b8a:	f107 030c 	add.w	r3, r7, #12
 8002b8e:	2200      	movs	r2, #0
 8002b90:	601a      	str	r2, [r3, #0]
 8002b92:	605a      	str	r2, [r3, #4]
 8002b94:	609a      	str	r2, [r3, #8]
 8002b96:	60da      	str	r2, [r3, #12]
 8002b98:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b9a:	4b46      	ldr	r3, [pc, #280]	@ (8002cb4 <MX_GPIO_Init+0x130>)
 8002b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b9e:	4a45      	ldr	r2, [pc, #276]	@ (8002cb4 <MX_GPIO_Init+0x130>)
 8002ba0:	f043 0304 	orr.w	r3, r3, #4
 8002ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ba6:	4b43      	ldr	r3, [pc, #268]	@ (8002cb4 <MX_GPIO_Init+0x130>)
 8002ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002baa:	f003 0304 	and.w	r3, r3, #4
 8002bae:	60bb      	str	r3, [r7, #8]
 8002bb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bb2:	4b40      	ldr	r3, [pc, #256]	@ (8002cb4 <MX_GPIO_Init+0x130>)
 8002bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bb6:	4a3f      	ldr	r2, [pc, #252]	@ (8002cb4 <MX_GPIO_Init+0x130>)
 8002bb8:	f043 0301 	orr.w	r3, r3, #1
 8002bbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bbe:	4b3d      	ldr	r3, [pc, #244]	@ (8002cb4 <MX_GPIO_Init+0x130>)
 8002bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	607b      	str	r3, [r7, #4]
 8002bc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bca:	4b3a      	ldr	r3, [pc, #232]	@ (8002cb4 <MX_GPIO_Init+0x130>)
 8002bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bce:	4a39      	ldr	r2, [pc, #228]	@ (8002cb4 <MX_GPIO_Init+0x130>)
 8002bd0:	f043 0302 	orr.w	r3, r3, #2
 8002bd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bd6:	4b37      	ldr	r3, [pc, #220]	@ (8002cb4 <MX_GPIO_Init+0x130>)
 8002bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bda:	f003 0302 	and.w	r3, r3, #2
 8002bde:	603b      	str	r3, [r7, #0]
 8002be0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 8002be2:	2200      	movs	r2, #0
 8002be4:	2150      	movs	r1, #80	@ 0x50
 8002be6:	4834      	ldr	r0, [pc, #208]	@ (8002cb8 <MX_GPIO_Init+0x134>)
 8002be8:	f004 fe6a 	bl	80078c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8002bec:	2200      	movs	r2, #0
 8002bee:	2107      	movs	r1, #7
 8002bf0:	4832      	ldr	r0, [pc, #200]	@ (8002cbc <MX_GPIO_Init+0x138>)
 8002bf2:	f004 fe65 	bl	80078c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 8002bfc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c00:	f004 fe5e 	bl	80078c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8002c04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002c0e:	2302      	movs	r3, #2
 8002c10:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8002c12:	f107 030c 	add.w	r3, r7, #12
 8002c16:	4619      	mov	r1, r3
 8002c18:	4827      	ldr	r0, [pc, #156]	@ (8002cb8 <MX_GPIO_Init+0x134>)
 8002c1a:	f004 fcb7 	bl	800758c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 8002c1e:	f242 030c 	movw	r3, #8204	@ 0x200c
 8002c22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c24:	2300      	movs	r3, #0
 8002c26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c2c:	f107 030c 	add.w	r3, r7, #12
 8002c30:	4619      	mov	r1, r3
 8002c32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c36:	f004 fca9 	bl	800758c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 8002c3a:	2350      	movs	r3, #80	@ 0x50
 8002c3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c42:	2300      	movs	r3, #0
 8002c44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c46:	2300      	movs	r3, #0
 8002c48:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c4a:	f107 030c 	add.w	r3, r7, #12
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4819      	ldr	r0, [pc, #100]	@ (8002cb8 <MX_GPIO_Init+0x134>)
 8002c52:	f004 fc9b 	bl	800758c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8002c56:	2307      	movs	r3, #7
 8002c58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c62:	2300      	movs	r3, #0
 8002c64:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c66:	f107 030c 	add.w	r3, r7, #12
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	4813      	ldr	r0, [pc, #76]	@ (8002cbc <MX_GPIO_Init+0x138>)
 8002c6e:	f004 fc8d 	bl	800758c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8002c72:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002c76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c80:	f107 030c 	add.w	r3, r7, #12
 8002c84:	4619      	mov	r1, r3
 8002c86:	480d      	ldr	r0, [pc, #52]	@ (8002cbc <MX_GPIO_Init+0x138>)
 8002c88:	f004 fc80 	bl	800758c <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 8002c8c:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 8002c90:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c92:	2301      	movs	r3, #1
 8002c94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c96:	2300      	movs	r3, #0
 8002c98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c9e:	f107 030c 	add.w	r3, r7, #12
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ca8:	f004 fc70 	bl	800758c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002cac:	bf00      	nop
 8002cae:	3720      	adds	r7, #32
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	48000800 	.word	0x48000800
 8002cbc:	48000400 	.word	0x48000400

08002cc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002cc4:	b672      	cpsid	i
}
 8002cc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002cc8:	bf00      	nop
 8002cca:	e7fd      	b.n	8002cc8 <Error_Handler+0x8>

08002ccc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8002d10 <HAL_MspInit+0x44>)
 8002cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cd6:	4a0e      	ldr	r2, [pc, #56]	@ (8002d10 <HAL_MspInit+0x44>)
 8002cd8:	f043 0301 	orr.w	r3, r3, #1
 8002cdc:	6613      	str	r3, [r2, #96]	@ 0x60
 8002cde:	4b0c      	ldr	r3, [pc, #48]	@ (8002d10 <HAL_MspInit+0x44>)
 8002ce0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	607b      	str	r3, [r7, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cea:	4b09      	ldr	r3, [pc, #36]	@ (8002d10 <HAL_MspInit+0x44>)
 8002cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cee:	4a08      	ldr	r2, [pc, #32]	@ (8002d10 <HAL_MspInit+0x44>)
 8002cf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cf6:	4b06      	ldr	r3, [pc, #24]	@ (8002d10 <HAL_MspInit+0x44>)
 8002cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cfe:	603b      	str	r3, [r7, #0]
 8002d00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002d02:	f007 fae9 	bl	800a2d8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d06:	bf00      	nop
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	40021000 	.word	0x40021000

08002d14 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b09c      	sub	sp, #112	@ 0x70
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d1c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002d20:	2200      	movs	r2, #0
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	605a      	str	r2, [r3, #4]
 8002d26:	609a      	str	r2, [r3, #8]
 8002d28:	60da      	str	r2, [r3, #12]
 8002d2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d2c:	f107 0318 	add.w	r3, r7, #24
 8002d30:	2244      	movs	r2, #68	@ 0x44
 8002d32:	2100      	movs	r1, #0
 8002d34:	4618      	mov	r0, r3
 8002d36:	f00e fe38 	bl	80119aa <memset>
  if(hadc->Instance==ADC1)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d42:	d14d      	bne.n	8002de0 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002d44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d48:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002d4a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002d4e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d50:	f107 0318 	add.w	r3, r7, #24
 8002d54:	4618      	mov	r0, r3
 8002d56:	f007 fffd 	bl	800ad54 <HAL_RCCEx_PeriphCLKConfig>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002d60:	f7ff ffae 	bl	8002cc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002d64:	4b20      	ldr	r3, [pc, #128]	@ (8002de8 <HAL_ADC_MspInit+0xd4>)
 8002d66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d68:	4a1f      	ldr	r2, [pc, #124]	@ (8002de8 <HAL_ADC_MspInit+0xd4>)
 8002d6a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002d6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d70:	4b1d      	ldr	r3, [pc, #116]	@ (8002de8 <HAL_ADC_MspInit+0xd4>)
 8002d72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d78:	617b      	str	r3, [r7, #20]
 8002d7a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002de8 <HAL_ADC_MspInit+0xd4>)
 8002d7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d80:	4a19      	ldr	r2, [pc, #100]	@ (8002de8 <HAL_ADC_MspInit+0xd4>)
 8002d82:	f043 0301 	orr.w	r3, r3, #1
 8002d86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d88:	4b17      	ldr	r3, [pc, #92]	@ (8002de8 <HAL_ADC_MspInit+0xd4>)
 8002d8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d8c:	f003 0301 	and.w	r3, r3, #1
 8002d90:	613b      	str	r3, [r7, #16]
 8002d92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d94:	4b14      	ldr	r3, [pc, #80]	@ (8002de8 <HAL_ADC_MspInit+0xd4>)
 8002d96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d98:	4a13      	ldr	r2, [pc, #76]	@ (8002de8 <HAL_ADC_MspInit+0xd4>)
 8002d9a:	f043 0302 	orr.w	r3, r3, #2
 8002d9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002da0:	4b11      	ldr	r3, [pc, #68]	@ (8002de8 <HAL_ADC_MspInit+0xd4>)
 8002da2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002da4:	f003 0302 	and.w	r3, r3, #2
 8002da8:	60fb      	str	r3, [r7, #12]
 8002daa:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8002dac:	2303      	movs	r3, #3
 8002dae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002db0:	2303      	movs	r3, #3
 8002db2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db4:	2300      	movs	r3, #0
 8002db6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002db8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002dc2:	f004 fbe3 	bl	800758c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8002dc6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002dca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dd4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002dd8:	4619      	mov	r1, r3
 8002dda:	4804      	ldr	r0, [pc, #16]	@ (8002dec <HAL_ADC_MspInit+0xd8>)
 8002ddc:	f004 fbd6 	bl	800758c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002de0:	bf00      	nop
 8002de2:	3770      	adds	r7, #112	@ 0x70
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	40021000 	.word	0x40021000
 8002dec:	48000400 	.word	0x48000400

08002df0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08a      	sub	sp, #40	@ 0x28
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df8:	f107 0314 	add.w	r3, r7, #20
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	601a      	str	r2, [r3, #0]
 8002e00:	605a      	str	r2, [r3, #4]
 8002e02:	609a      	str	r2, [r3, #8]
 8002e04:	60da      	str	r2, [r3, #12]
 8002e06:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a15      	ldr	r2, [pc, #84]	@ (8002e64 <HAL_DAC_MspInit+0x74>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d124      	bne.n	8002e5c <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002e12:	4b15      	ldr	r3, [pc, #84]	@ (8002e68 <HAL_DAC_MspInit+0x78>)
 8002e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e16:	4a14      	ldr	r2, [pc, #80]	@ (8002e68 <HAL_DAC_MspInit+0x78>)
 8002e18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e1e:	4b12      	ldr	r3, [pc, #72]	@ (8002e68 <HAL_DAC_MspInit+0x78>)
 8002e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e26:	613b      	str	r3, [r7, #16]
 8002e28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e68 <HAL_DAC_MspInit+0x78>)
 8002e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e2e:	4a0e      	ldr	r2, [pc, #56]	@ (8002e68 <HAL_DAC_MspInit+0x78>)
 8002e30:	f043 0301 	orr.w	r3, r3, #1
 8002e34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e36:	4b0c      	ldr	r3, [pc, #48]	@ (8002e68 <HAL_DAC_MspInit+0x78>)
 8002e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	60fb      	str	r3, [r7, #12]
 8002e40:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8002e42:	2330      	movs	r3, #48	@ 0x30
 8002e44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e46:	2303      	movs	r3, #3
 8002e48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e4e:	f107 0314 	add.w	r3, r7, #20
 8002e52:	4619      	mov	r1, r3
 8002e54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e58:	f004 fb98 	bl	800758c <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002e5c:	bf00      	nop
 8002e5e:	3728      	adds	r7, #40	@ 0x28
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	50000800 	.word	0x50000800
 8002e68:	40021000 	.word	0x40021000

08002e6c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b09c      	sub	sp, #112	@ 0x70
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e74:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002e78:	2200      	movs	r2, #0
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	605a      	str	r2, [r3, #4]
 8002e7e:	609a      	str	r2, [r3, #8]
 8002e80:	60da      	str	r2, [r3, #12]
 8002e82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e84:	f107 0318 	add.w	r3, r7, #24
 8002e88:	2244      	movs	r2, #68	@ 0x44
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f00e fd8c 	bl	80119aa <memset>
  if(hi2c->Instance==I2C1)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a2d      	ldr	r2, [pc, #180]	@ (8002f4c <HAL_I2C_MspInit+0xe0>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d153      	bne.n	8002f44 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002e9c:	2340      	movs	r3, #64	@ 0x40
 8002e9e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ea4:	f107 0318 	add.w	r3, r7, #24
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f007 ff53 	bl	800ad54 <HAL_RCCEx_PeriphCLKConfig>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002eb4:	f7ff ff04 	bl	8002cc0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eb8:	4b25      	ldr	r3, [pc, #148]	@ (8002f50 <HAL_I2C_MspInit+0xe4>)
 8002eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ebc:	4a24      	ldr	r2, [pc, #144]	@ (8002f50 <HAL_I2C_MspInit+0xe4>)
 8002ebe:	f043 0301 	orr.w	r3, r3, #1
 8002ec2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ec4:	4b22      	ldr	r3, [pc, #136]	@ (8002f50 <HAL_I2C_MspInit+0xe4>)
 8002ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec8:	f003 0301 	and.w	r3, r3, #1
 8002ecc:	617b      	str	r3, [r7, #20]
 8002ece:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ed0:	4b1f      	ldr	r3, [pc, #124]	@ (8002f50 <HAL_I2C_MspInit+0xe4>)
 8002ed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ed4:	4a1e      	ldr	r2, [pc, #120]	@ (8002f50 <HAL_I2C_MspInit+0xe4>)
 8002ed6:	f043 0302 	orr.w	r3, r3, #2
 8002eda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002edc:	4b1c      	ldr	r3, [pc, #112]	@ (8002f50 <HAL_I2C_MspInit+0xe4>)
 8002ede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	613b      	str	r3, [r7, #16]
 8002ee6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002ee8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002eec:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002eee:	2312      	movs	r3, #18
 8002ef0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002efa:	2304      	movs	r3, #4
 8002efc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002efe:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002f02:	4619      	mov	r1, r3
 8002f04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f08:	f004 fb40 	bl	800758c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002f0c:	2380      	movs	r3, #128	@ 0x80
 8002f0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f10:	2312      	movs	r3, #18
 8002f12:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f14:	2300      	movs	r3, #0
 8002f16:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f1c:	2304      	movs	r3, #4
 8002f1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f20:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002f24:	4619      	mov	r1, r3
 8002f26:	480b      	ldr	r0, [pc, #44]	@ (8002f54 <HAL_I2C_MspInit+0xe8>)
 8002f28:	f004 fb30 	bl	800758c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f2c:	4b08      	ldr	r3, [pc, #32]	@ (8002f50 <HAL_I2C_MspInit+0xe4>)
 8002f2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f30:	4a07      	ldr	r2, [pc, #28]	@ (8002f50 <HAL_I2C_MspInit+0xe4>)
 8002f32:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002f36:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f38:	4b05      	ldr	r3, [pc, #20]	@ (8002f50 <HAL_I2C_MspInit+0xe4>)
 8002f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002f44:	bf00      	nop
 8002f46:	3770      	adds	r7, #112	@ 0x70
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40005400 	.word	0x40005400
 8002f50:	40021000 	.word	0x40021000
 8002f54:	48000400 	.word	0x48000400

08002f58 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b08a      	sub	sp, #40	@ 0x28
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f60:	f107 0314 	add.w	r3, r7, #20
 8002f64:	2200      	movs	r2, #0
 8002f66:	601a      	str	r2, [r3, #0]
 8002f68:	605a      	str	r2, [r3, #4]
 8002f6a:	609a      	str	r2, [r3, #8]
 8002f6c:	60da      	str	r2, [r3, #12]
 8002f6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a25      	ldr	r2, [pc, #148]	@ (800300c <HAL_SPI_MspInit+0xb4>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d144      	bne.n	8003004 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002f7a:	4b25      	ldr	r3, [pc, #148]	@ (8003010 <HAL_SPI_MspInit+0xb8>)
 8002f7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f7e:	4a24      	ldr	r2, [pc, #144]	@ (8003010 <HAL_SPI_MspInit+0xb8>)
 8002f80:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002f84:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f86:	4b22      	ldr	r3, [pc, #136]	@ (8003010 <HAL_SPI_MspInit+0xb8>)
 8002f88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f8e:	613b      	str	r3, [r7, #16]
 8002f90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f92:	4b1f      	ldr	r3, [pc, #124]	@ (8003010 <HAL_SPI_MspInit+0xb8>)
 8002f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f96:	4a1e      	ldr	r2, [pc, #120]	@ (8003010 <HAL_SPI_MspInit+0xb8>)
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f9e:	4b1c      	ldr	r3, [pc, #112]	@ (8003010 <HAL_SPI_MspInit+0xb8>)
 8002fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002faa:	4b19      	ldr	r3, [pc, #100]	@ (8003010 <HAL_SPI_MspInit+0xb8>)
 8002fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fae:	4a18      	ldr	r2, [pc, #96]	@ (8003010 <HAL_SPI_MspInit+0xb8>)
 8002fb0:	f043 0302 	orr.w	r3, r3, #2
 8002fb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fb6:	4b16      	ldr	r3, [pc, #88]	@ (8003010 <HAL_SPI_MspInit+0xb8>)
 8002fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	60bb      	str	r3, [r7, #8]
 8002fc0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002fc2:	23c0      	movs	r3, #192	@ 0xc0
 8002fc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002fd2:	2305      	movs	r3, #5
 8002fd4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fd6:	f107 0314 	add.w	r3, r7, #20
 8002fda:	4619      	mov	r1, r3
 8002fdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fe0:	f004 fad4 	bl	800758c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002fe4:	2308      	movs	r3, #8
 8002fe6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe8:	2302      	movs	r3, #2
 8002fea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fec:	2300      	movs	r3, #0
 8002fee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ff4:	2305      	movs	r3, #5
 8002ff6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ff8:	f107 0314 	add.w	r3, r7, #20
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	4805      	ldr	r0, [pc, #20]	@ (8003014 <HAL_SPI_MspInit+0xbc>)
 8003000:	f004 fac4 	bl	800758c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003004:	bf00      	nop
 8003006:	3728      	adds	r7, #40	@ 0x28
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	40013000 	.word	0x40013000
 8003010:	40021000 	.word	0x40021000
 8003014:	48000400 	.word	0x48000400

08003018 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b09a      	sub	sp, #104	@ 0x68
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003020:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003024:	2200      	movs	r2, #0
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	605a      	str	r2, [r3, #4]
 800302a:	609a      	str	r2, [r3, #8]
 800302c:	60da      	str	r2, [r3, #12]
 800302e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003030:	f107 0310 	add.w	r3, r7, #16
 8003034:	2244      	movs	r2, #68	@ 0x44
 8003036:	2100      	movs	r1, #0
 8003038:	4618      	mov	r0, r3
 800303a:	f00e fcb6 	bl	80119aa <memset>
  if(huart->Instance==USART1)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a4d      	ldr	r2, [pc, #308]	@ (8003178 <HAL_UART_MspInit+0x160>)
 8003044:	4293      	cmp	r3, r2
 8003046:	f040 8093 	bne.w	8003170 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800304a:	2301      	movs	r3, #1
 800304c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800304e:	2300      	movs	r3, #0
 8003050:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003052:	f107 0310 	add.w	r3, r7, #16
 8003056:	4618      	mov	r0, r3
 8003058:	f007 fe7c 	bl	800ad54 <HAL_RCCEx_PeriphCLKConfig>
 800305c:	4603      	mov	r3, r0
 800305e:	2b00      	cmp	r3, #0
 8003060:	d001      	beq.n	8003066 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003062:	f7ff fe2d 	bl	8002cc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003066:	4b45      	ldr	r3, [pc, #276]	@ (800317c <HAL_UART_MspInit+0x164>)
 8003068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800306a:	4a44      	ldr	r2, [pc, #272]	@ (800317c <HAL_UART_MspInit+0x164>)
 800306c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003070:	6613      	str	r3, [r2, #96]	@ 0x60
 8003072:	4b42      	ldr	r3, [pc, #264]	@ (800317c <HAL_UART_MspInit+0x164>)
 8003074:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003076:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800307a:	60fb      	str	r3, [r7, #12]
 800307c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800307e:	4b3f      	ldr	r3, [pc, #252]	@ (800317c <HAL_UART_MspInit+0x164>)
 8003080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003082:	4a3e      	ldr	r2, [pc, #248]	@ (800317c <HAL_UART_MspInit+0x164>)
 8003084:	f043 0301 	orr.w	r3, r3, #1
 8003088:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800308a:	4b3c      	ldr	r3, [pc, #240]	@ (800317c <HAL_UART_MspInit+0x164>)
 800308c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	60bb      	str	r3, [r7, #8]
 8003094:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8003096:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800309a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800309c:	2302      	movs	r3, #2
 800309e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030a4:	2300      	movs	r3, #0
 80030a6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030a8:	2307      	movs	r3, #7
 80030aa:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80030b0:	4619      	mov	r1, r3
 80030b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030b6:	f004 fa69 	bl	800758c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 80030ba:	4b31      	ldr	r3, [pc, #196]	@ (8003180 <HAL_UART_MspInit+0x168>)
 80030bc:	4a31      	ldr	r2, [pc, #196]	@ (8003184 <HAL_UART_MspInit+0x16c>)
 80030be:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80030c0:	4b2f      	ldr	r3, [pc, #188]	@ (8003180 <HAL_UART_MspInit+0x168>)
 80030c2:	2218      	movs	r2, #24
 80030c4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80030c6:	4b2e      	ldr	r3, [pc, #184]	@ (8003180 <HAL_UART_MspInit+0x168>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030cc:	4b2c      	ldr	r3, [pc, #176]	@ (8003180 <HAL_UART_MspInit+0x168>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80030d2:	4b2b      	ldr	r3, [pc, #172]	@ (8003180 <HAL_UART_MspInit+0x168>)
 80030d4:	2280      	movs	r2, #128	@ 0x80
 80030d6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030d8:	4b29      	ldr	r3, [pc, #164]	@ (8003180 <HAL_UART_MspInit+0x168>)
 80030da:	2200      	movs	r2, #0
 80030dc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030de:	4b28      	ldr	r3, [pc, #160]	@ (8003180 <HAL_UART_MspInit+0x168>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80030e4:	4b26      	ldr	r3, [pc, #152]	@ (8003180 <HAL_UART_MspInit+0x168>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80030ea:	4b25      	ldr	r3, [pc, #148]	@ (8003180 <HAL_UART_MspInit+0x168>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80030f0:	4823      	ldr	r0, [pc, #140]	@ (8003180 <HAL_UART_MspInit+0x168>)
 80030f2:	f003 ff19 	bl	8006f28 <HAL_DMA_Init>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d001      	beq.n	8003100 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 80030fc:	f7ff fde0 	bl	8002cc0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	4a1f      	ldr	r2, [pc, #124]	@ (8003180 <HAL_UART_MspInit+0x168>)
 8003104:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003108:	4a1d      	ldr	r2, [pc, #116]	@ (8003180 <HAL_UART_MspInit+0x168>)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800310e:	4b1e      	ldr	r3, [pc, #120]	@ (8003188 <HAL_UART_MspInit+0x170>)
 8003110:	4a1e      	ldr	r2, [pc, #120]	@ (800318c <HAL_UART_MspInit+0x174>)
 8003112:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003114:	4b1c      	ldr	r3, [pc, #112]	@ (8003188 <HAL_UART_MspInit+0x170>)
 8003116:	2219      	movs	r2, #25
 8003118:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800311a:	4b1b      	ldr	r3, [pc, #108]	@ (8003188 <HAL_UART_MspInit+0x170>)
 800311c:	2210      	movs	r2, #16
 800311e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003120:	4b19      	ldr	r3, [pc, #100]	@ (8003188 <HAL_UART_MspInit+0x170>)
 8003122:	2200      	movs	r2, #0
 8003124:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003126:	4b18      	ldr	r3, [pc, #96]	@ (8003188 <HAL_UART_MspInit+0x170>)
 8003128:	2280      	movs	r2, #128	@ 0x80
 800312a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800312c:	4b16      	ldr	r3, [pc, #88]	@ (8003188 <HAL_UART_MspInit+0x170>)
 800312e:	2200      	movs	r2, #0
 8003130:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003132:	4b15      	ldr	r3, [pc, #84]	@ (8003188 <HAL_UART_MspInit+0x170>)
 8003134:	2200      	movs	r2, #0
 8003136:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003138:	4b13      	ldr	r3, [pc, #76]	@ (8003188 <HAL_UART_MspInit+0x170>)
 800313a:	2200      	movs	r2, #0
 800313c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800313e:	4b12      	ldr	r3, [pc, #72]	@ (8003188 <HAL_UART_MspInit+0x170>)
 8003140:	2200      	movs	r2, #0
 8003142:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003144:	4810      	ldr	r0, [pc, #64]	@ (8003188 <HAL_UART_MspInit+0x170>)
 8003146:	f003 feef 	bl	8006f28 <HAL_DMA_Init>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d001      	beq.n	8003154 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8003150:	f7ff fdb6 	bl	8002cc0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4a0c      	ldr	r2, [pc, #48]	@ (8003188 <HAL_UART_MspInit+0x170>)
 8003158:	67da      	str	r2, [r3, #124]	@ 0x7c
 800315a:	4a0b      	ldr	r2, [pc, #44]	@ (8003188 <HAL_UART_MspInit+0x170>)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003160:	2200      	movs	r2, #0
 8003162:	2100      	movs	r1, #0
 8003164:	2025      	movs	r0, #37	@ 0x25
 8003166:	f003 fc34 	bl	80069d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800316a:	2025      	movs	r0, #37	@ 0x25
 800316c:	f003 fc4b 	bl	8006a06 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003170:	bf00      	nop
 8003172:	3768      	adds	r7, #104	@ 0x68
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	40013800 	.word	0x40013800
 800317c:	40021000 	.word	0x40021000
 8003180:	200010a4 	.word	0x200010a4
 8003184:	40020008 	.word	0x40020008
 8003188:	20001104 	.word	0x20001104
 800318c:	4002001c 	.word	0x4002001c

08003190 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003194:	bf00      	nop
 8003196:	e7fd      	b.n	8003194 <NMI_Handler+0x4>

08003198 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800319c:	bf00      	nop
 800319e:	e7fd      	b.n	800319c <HardFault_Handler+0x4>

080031a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031a4:	bf00      	nop
 80031a6:	e7fd      	b.n	80031a4 <MemManage_Handler+0x4>

080031a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031ac:	bf00      	nop
 80031ae:	e7fd      	b.n	80031ac <BusFault_Handler+0x4>

080031b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031b0:	b480      	push	{r7}
 80031b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031b4:	bf00      	nop
 80031b6:	e7fd      	b.n	80031b4 <UsageFault_Handler+0x4>

080031b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031bc:	bf00      	nop
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031c6:	b480      	push	{r7}
 80031c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031ca:	bf00      	nop
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031d8:	bf00      	nop
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr

080031e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031e6:	f001 fea9 	bl	8004f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031ea:	bf00      	nop
 80031ec:	bd80      	pop	{r7, pc}
	...

080031f0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80031f4:	4802      	ldr	r0, [pc, #8]	@ (8003200 <DMA1_Channel1_IRQHandler+0x10>)
 80031f6:	f004 f87a 	bl	80072ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80031fa:	bf00      	nop
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	200010a4 	.word	0x200010a4

08003204 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003208:	4802      	ldr	r0, [pc, #8]	@ (8003214 <DMA1_Channel2_IRQHandler+0x10>)
 800320a:	f004 f870 	bl	80072ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	20001104 	.word	0x20001104

08003218 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800321c:	4802      	ldr	r0, [pc, #8]	@ (8003228 <USB_LP_IRQHandler+0x10>)
 800321e:	f005 fba6 	bl	800896e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8003222:	bf00      	nop
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20002f84 	.word	0x20002f84

0800322c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003230:	480c      	ldr	r0, [pc, #48]	@ (8003264 <USART1_IRQHandler+0x38>)
 8003232:	f008 f8fb 	bl	800b42c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8003236:	4b0b      	ldr	r3, [pc, #44]	@ (8003264 <USART1_IRQHandler+0x38>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	69db      	ldr	r3, [r3, #28]
 800323c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003240:	2b40      	cmp	r3, #64	@ 0x40
 8003242:	d10d      	bne.n	8003260 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8003244:	4b07      	ldr	r3, [pc, #28]	@ (8003264 <USART1_IRQHandler+0x38>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2240      	movs	r2, #64	@ 0x40
 800324a:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800324c:	4b05      	ldr	r3, [pc, #20]	@ (8003264 <USART1_IRQHandler+0x38>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	4b04      	ldr	r3, [pc, #16]	@ (8003264 <USART1_IRQHandler+0x38>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800325a:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 800325c:	f001 fcf6 	bl	8004c4c <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8003260:	bf00      	nop
 8003262:	bd80      	pop	{r7, pc}
 8003264:	20001010 	.word	0x20001010

08003268 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0
  return 1;
 800326c:	2301      	movs	r3, #1
}
 800326e:	4618      	mov	r0, r3
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <_kill>:

int _kill(int pid, int sig)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003282:	f00e fbe5 	bl	8011a50 <__errno>
 8003286:	4603      	mov	r3, r0
 8003288:	2216      	movs	r2, #22
 800328a:	601a      	str	r2, [r3, #0]
  return -1;
 800328c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003290:	4618      	mov	r0, r3
 8003292:	3708      	adds	r7, #8
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <_exit>:

void _exit (int status)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80032a0:	f04f 31ff 	mov.w	r1, #4294967295
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f7ff ffe7 	bl	8003278 <_kill>
  while (1) {}    /* Make sure we hang here */
 80032aa:	bf00      	nop
 80032ac:	e7fd      	b.n	80032aa <_exit+0x12>

080032ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b086      	sub	sp, #24
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	60f8      	str	r0, [r7, #12]
 80032b6:	60b9      	str	r1, [r7, #8]
 80032b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032ba:	2300      	movs	r3, #0
 80032bc:	617b      	str	r3, [r7, #20]
 80032be:	e00a      	b.n	80032d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032c0:	f3af 8000 	nop.w
 80032c4:	4601      	mov	r1, r0
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	1c5a      	adds	r2, r3, #1
 80032ca:	60ba      	str	r2, [r7, #8]
 80032cc:	b2ca      	uxtb	r2, r1
 80032ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	3301      	adds	r3, #1
 80032d4:	617b      	str	r3, [r7, #20]
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	429a      	cmp	r2, r3
 80032dc:	dbf0      	blt.n	80032c0 <_read+0x12>
  }

  return len;
 80032de:	687b      	ldr	r3, [r7, #4]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3718      	adds	r7, #24
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032f4:	2300      	movs	r3, #0
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	e009      	b.n	800330e <_write+0x26>
  {
    __io_putchar(*ptr++);
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	1c5a      	adds	r2, r3, #1
 80032fe:	60ba      	str	r2, [r7, #8]
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	4618      	mov	r0, r3
 8003304:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	3301      	adds	r3, #1
 800330c:	617b      	str	r3, [r7, #20]
 800330e:	697a      	ldr	r2, [r7, #20]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	429a      	cmp	r2, r3
 8003314:	dbf1      	blt.n	80032fa <_write+0x12>
  }
  return len;
 8003316:	687b      	ldr	r3, [r7, #4]
}
 8003318:	4618      	mov	r0, r3
 800331a:	3718      	adds	r7, #24
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <_close>:

int _close(int file)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003328:	f04f 33ff 	mov.w	r3, #4294967295
}
 800332c:	4618      	mov	r0, r3
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003348:	605a      	str	r2, [r3, #4]
  return 0;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <_isatty>:

int _isatty(int file)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003360:	2301      	movs	r3, #1
}
 8003362:	4618      	mov	r0, r3
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr

0800336e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800336e:	b480      	push	{r7}
 8003370:	b085      	sub	sp, #20
 8003372:	af00      	add	r7, sp, #0
 8003374:	60f8      	str	r0, [r7, #12]
 8003376:	60b9      	str	r1, [r7, #8]
 8003378:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3714      	adds	r7, #20
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003390:	4a14      	ldr	r2, [pc, #80]	@ (80033e4 <_sbrk+0x5c>)
 8003392:	4b15      	ldr	r3, [pc, #84]	@ (80033e8 <_sbrk+0x60>)
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800339c:	4b13      	ldr	r3, [pc, #76]	@ (80033ec <_sbrk+0x64>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d102      	bne.n	80033aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033a4:	4b11      	ldr	r3, [pc, #68]	@ (80033ec <_sbrk+0x64>)
 80033a6:	4a12      	ldr	r2, [pc, #72]	@ (80033f0 <_sbrk+0x68>)
 80033a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033aa:	4b10      	ldr	r3, [pc, #64]	@ (80033ec <_sbrk+0x64>)
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4413      	add	r3, r2
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d207      	bcs.n	80033c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033b8:	f00e fb4a 	bl	8011a50 <__errno>
 80033bc:	4603      	mov	r3, r0
 80033be:	220c      	movs	r2, #12
 80033c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033c2:	f04f 33ff 	mov.w	r3, #4294967295
 80033c6:	e009      	b.n	80033dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033c8:	4b08      	ldr	r3, [pc, #32]	@ (80033ec <_sbrk+0x64>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033ce:	4b07      	ldr	r3, [pc, #28]	@ (80033ec <_sbrk+0x64>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4413      	add	r3, r2
 80033d6:	4a05      	ldr	r2, [pc, #20]	@ (80033ec <_sbrk+0x64>)
 80033d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80033da:	68fb      	ldr	r3, [r7, #12]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3718      	adds	r7, #24
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	20008000 	.word	0x20008000
 80033e8:	00000400 	.word	0x00000400
 80033ec:	20001164 	.word	0x20001164
 80033f0:	200035d0 	.word	0x200035d0

080033f4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80033f8:	4b06      	ldr	r3, [pc, #24]	@ (8003414 <SystemInit+0x20>)
 80033fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033fe:	4a05      	ldr	r2, [pc, #20]	@ (8003414 <SystemInit+0x20>)
 8003400:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003404:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003408:	bf00      	nop
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	e000ed00 	.word	0xe000ed00

08003418 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f7fc ff4d 	bl	80002c0 <strlen>
 8003426:	4603      	mov	r3, r0
 8003428:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 800342a:	89fb      	ldrh	r3, [r7, #14]
 800342c:	4619      	mov	r1, r3
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f00d f8a2 	bl	8010578 <CDC_Transmit_FS>
}
 8003434:	bf00      	nop
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 800343c:	b580      	push	{r7, lr}
 800343e:	b0a2      	sub	sp, #136	@ 0x88
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8003444:	f107 0008 	add.w	r0, r7, #8
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a06      	ldr	r2, [pc, #24]	@ (8003464 <usb_serial_println+0x28>)
 800344c:	2180      	movs	r1, #128	@ 0x80
 800344e:	f00e f9f7 	bl	8011840 <sniprintf>
	usb_serial_print(buffer);
 8003452:	f107 0308 	add.w	r3, r7, #8
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff ffde 	bl	8003418 <usb_serial_print>
}
 800345c:	bf00      	nop
 800345e:	3788      	adds	r7, #136	@ 0x88
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}
 8003464:	08013c48 	.word	0x08013c48

08003468 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	4603      	mov	r3, r0
 8003470:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8003472:	4a04      	ldr	r2, [pc, #16]	@ (8003484 <modbus_Setup+0x1c>)
 8003474:	79fb      	ldrb	r3, [r7, #7]
 8003476:	7013      	strb	r3, [r2, #0]
}
 8003478:	bf00      	nop
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr
 8003484:	20001168 	.word	0x20001168

08003488 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8003488:	b580      	push	{r7, lr}
 800348a:	b0e0      	sub	sp, #384	@ 0x180
 800348c:	af00      	add	r7, sp, #0
 800348e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003492:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003496:	6018      	str	r0, [r3, #0]
 8003498:	460a      	mov	r2, r1
 800349a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800349e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80034a2:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 80034a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034a8:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80034ac:	881b      	ldrh	r3, [r3, #0]
 80034ae:	2b05      	cmp	r3, #5
 80034b0:	f240 85a5 	bls.w	8003ffe <modbus_handle_frame+0xb76>

	uint8_t address = frame[0];
 80034b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 80034c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034c8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	785b      	ldrb	r3, [r3, #1]
 80034d0:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 80034d4:	4bcb      	ldr	r3, [pc, #812]	@ (8003804 <modbus_handle_frame+0x37c>)
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 80034dc:	429a      	cmp	r2, r3
 80034de:	f040 8590 	bne.w	8004002 <modbus_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 80034e2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034e6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80034ea:	881b      	ldrh	r3, [r3, #0]
 80034ec:	3b01      	subs	r3, #1
 80034ee:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80034f2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80034f6:	6812      	ldr	r2, [r2, #0]
 80034f8:	4413      	add	r3, r2
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	b21b      	sxth	r3, r3
 80034fe:	021b      	lsls	r3, r3, #8
 8003500:	b21a      	sxth	r2, r3
 8003502:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003506:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800350a:	881b      	ldrh	r3, [r3, #0]
 800350c:	3b02      	subs	r3, #2
 800350e:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003512:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8003516:	6809      	ldr	r1, [r1, #0]
 8003518:	440b      	add	r3, r1
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	b21b      	sxth	r3, r3
 800351e:	4313      	orrs	r3, r2
 8003520:	b21b      	sxth	r3, r3
 8003522:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8003526:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800352a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800352e:	881b      	ldrh	r3, [r3, #0]
 8003530:	3b02      	subs	r3, #2
 8003532:	b29a      	uxth	r2, r3
 8003534:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003538:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800353c:	4611      	mov	r1, r2
 800353e:	6818      	ldr	r0, [r3, #0]
 8003540:	f000 fd68 	bl	8004014 <modbus_crc16>
 8003544:	4603      	mov	r3, r0
 8003546:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 800354a:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 800354e:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8003552:	429a      	cmp	r2, r3
 8003554:	f040 8557 	bne.w	8004006 <modbus_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8003558:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 800355c:	3b01      	subs	r3, #1
 800355e:	2b0f      	cmp	r3, #15
 8003560:	f200 853f 	bhi.w	8003fe2 <modbus_handle_frame+0xb5a>
 8003564:	a201      	add	r2, pc, #4	@ (adr r2, 800356c <modbus_handle_frame+0xe4>)
 8003566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800356a:	bf00      	nop
 800356c:	080035ad 	.word	0x080035ad
 8003570:	08003755 	.word	0x08003755
 8003574:	08003909 	.word	0x08003909
 8003578:	08003a73 	.word	0x08003a73
 800357c:	08003be9 	.word	0x08003be9
 8003580:	08003c95 	.word	0x08003c95
 8003584:	08003fe3 	.word	0x08003fe3
 8003588:	08003fe3 	.word	0x08003fe3
 800358c:	08003fe3 	.word	0x08003fe3
 8003590:	08003fe3 	.word	0x08003fe3
 8003594:	08003fe3 	.word	0x08003fe3
 8003598:	08003fe3 	.word	0x08003fe3
 800359c:	08003fe3 	.word	0x08003fe3
 80035a0:	08003fe3 	.word	0x08003fe3
 80035a4:	08003d2d 	.word	0x08003d2d
 80035a8:	08003ea1 	.word	0x08003ea1
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80035ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	3302      	adds	r3, #2
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	b21b      	sxth	r3, r3
 80035bc:	021b      	lsls	r3, r3, #8
 80035be:	b21a      	sxth	r2, r3
 80035c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035c4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	3303      	adds	r3, #3
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	b21b      	sxth	r3, r3
 80035d0:	4313      	orrs	r3, r2
 80035d2:	b21b      	sxth	r3, r3
 80035d4:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80035d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	3304      	adds	r3, #4
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	b21b      	sxth	r3, r3
 80035e8:	021b      	lsls	r3, r3, #8
 80035ea:	b21a      	sxth	r2, r3
 80035ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	3305      	adds	r3, #5
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	b21b      	sxth	r3, r3
 80035fc:	4313      	orrs	r3, r2
 80035fe:	b21b      	sxth	r3, r3
 8003600:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8003604:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003608:	2b00      	cmp	r3, #0
 800360a:	d003      	beq.n	8003614 <modbus_handle_frame+0x18c>
 800360c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003610:	2b20      	cmp	r3, #32
 8003612:	d909      	bls.n	8003628 <modbus_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003614:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003618:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800361c:	2203      	movs	r2, #3
 800361e:	4618      	mov	r0, r3
 8003620:	f000 fd60 	bl	80040e4 <modbus_send_exception>
				return;
 8003624:	f000 bcf0 	b.w	8004008 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8003628:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 800362c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003630:	4413      	add	r3, r2
 8003632:	b29b      	uxth	r3, r3
 8003634:	3b01      	subs	r3, #1
 8003636:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 800363a:	4b73      	ldr	r3, [pc, #460]	@ (8003808 <modbus_handle_frame+0x380>)
 800363c:	881b      	ldrh	r3, [r3, #0]
 800363e:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8003642:	429a      	cmp	r2, r3
 8003644:	d309      	bcc.n	800365a <modbus_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003646:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800364a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800364e:	2202      	movs	r2, #2
 8003650:	4618      	mov	r0, r3
 8003652:	f000 fd47 	bl	80040e4 <modbus_send_exception>
				return;
 8003656:	f000 bcd7 	b.w	8004008 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800365a:	4b6a      	ldr	r3, [pc, #424]	@ (8003804 <modbus_handle_frame+0x37c>)
 800365c:	781a      	ldrb	r2, [r3, #0]
 800365e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003662:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003666:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003668:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800366c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003670:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003674:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8003676:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800367a:	3307      	adds	r3, #7
 800367c:	2b00      	cmp	r3, #0
 800367e:	da00      	bge.n	8003682 <modbus_handle_frame+0x1fa>
 8003680:	3307      	adds	r3, #7
 8003682:	10db      	asrs	r3, r3, #3
 8003684:	b2da      	uxtb	r2, r3
 8003686:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800368a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800368e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003690:	2303      	movs	r3, #3
 8003692:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8003696:	2300      	movs	r3, #0
 8003698:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 800369c:	2300      	movs	r3, #0
 800369e:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 80036a2:	2300      	movs	r3, #0
 80036a4:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80036a8:	e044      	b.n	8003734 <modbus_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 80036aa:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7fe fc72 	bl	8001f98 <io_coil_read>
 80036b4:	4603      	mov	r3, r0
 80036b6:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 80036ba:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d10b      	bne.n	80036da <modbus_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80036c2:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80036c6:	2201      	movs	r2, #1
 80036c8:	fa02 f303 	lsl.w	r3, r2, r3
 80036cc:	b25a      	sxtb	r2, r3
 80036ce:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 80036d2:	4313      	orrs	r3, r2
 80036d4:	b25b      	sxtb	r3, r3
 80036d6:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 80036da:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80036de:	3301      	adds	r3, #1
 80036e0:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 80036e4:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80036e8:	2b08      	cmp	r3, #8
 80036ea:	d006      	beq.n	80036fa <modbus_handle_frame+0x272>
 80036ec:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80036f0:	3b01      	subs	r3, #1
 80036f2:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d112      	bne.n	8003720 <modbus_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80036fa:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80036fe:	1c5a      	adds	r2, r3, #1
 8003700:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8003704:	4619      	mov	r1, r3
 8003706:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800370a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800370e:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8003712:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8003714:	2300      	movs	r3, #0
 8003716:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 800371a:	2300      	movs	r3, #0
 800371c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8003720:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003724:	3301      	adds	r3, #1
 8003726:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 800372a:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800372e:	3301      	adds	r3, #1
 8003730:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8003734:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003738:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800373c:	429a      	cmp	r2, r3
 800373e:	dbb4      	blt.n	80036aa <modbus_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8003740:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8003744:	f107 030c 	add.w	r3, r7, #12
 8003748:	4611      	mov	r1, r2
 800374a:	4618      	mov	r0, r3
 800374c:	f000 fca0 	bl	8004090 <modbus_send_response>
 8003750:	f000 bc5a 	b.w	8004008 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003754:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003758:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	3302      	adds	r3, #2
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	b21b      	sxth	r3, r3
 8003764:	021b      	lsls	r3, r3, #8
 8003766:	b21a      	sxth	r2, r3
 8003768:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800376c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	3303      	adds	r3, #3
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	b21b      	sxth	r3, r3
 8003778:	4313      	orrs	r3, r2
 800377a:	b21b      	sxth	r3, r3
 800377c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8003780:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003784:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	3304      	adds	r3, #4
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	b21b      	sxth	r3, r3
 8003790:	021b      	lsls	r3, r3, #8
 8003792:	b21a      	sxth	r2, r3
 8003794:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003798:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	3305      	adds	r3, #5
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	b21b      	sxth	r3, r3
 80037a4:	4313      	orrs	r3, r2
 80037a6:	b21b      	sxth	r3, r3
 80037a8:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 80037ac:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d003      	beq.n	80037bc <modbus_handle_frame+0x334>
 80037b4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80037b8:	2b04      	cmp	r3, #4
 80037ba:	d909      	bls.n	80037d0 <modbus_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80037bc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80037c0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80037c4:	2203      	movs	r2, #3
 80037c6:	4618      	mov	r0, r3
 80037c8:	f000 fc8c 	bl	80040e4 <modbus_send_exception>
				return;
 80037cc:	f000 bc1c 	b.w	8004008 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 80037d0:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 80037d4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80037d8:	4413      	add	r3, r2
 80037da:	b29b      	uxth	r3, r3
 80037dc:	3b01      	subs	r3, #1
 80037de:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 80037e2:	4b0a      	ldr	r3, [pc, #40]	@ (800380c <modbus_handle_frame+0x384>)
 80037e4:	881b      	ldrh	r3, [r3, #0]
 80037e6:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d310      	bcc.n	8003810 <modbus_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80037ee:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80037f2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80037f6:	2202      	movs	r2, #2
 80037f8:	4618      	mov	r0, r3
 80037fa:	f000 fc73 	bl	80040e4 <modbus_send_exception>
				return;
 80037fe:	f000 bc03 	b.w	8004008 <modbus_handle_frame+0xb80>
 8003802:	bf00      	nop
 8003804:	20001168 	.word	0x20001168
 8003808:	20000c28 	.word	0x20000c28
 800380c:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003810:	4bc3      	ldr	r3, [pc, #780]	@ (8003b20 <modbus_handle_frame+0x698>)
 8003812:	781a      	ldrb	r2, [r3, #0]
 8003814:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003818:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800381c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800381e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003822:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003826:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800382a:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 800382c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003830:	3307      	adds	r3, #7
 8003832:	2b00      	cmp	r3, #0
 8003834:	da00      	bge.n	8003838 <modbus_handle_frame+0x3b0>
 8003836:	3307      	adds	r3, #7
 8003838:	10db      	asrs	r3, r3, #3
 800383a:	b2da      	uxtb	r2, r3
 800383c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003840:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003844:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003846:	2303      	movs	r3, #3
 8003848:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800384c:	2300      	movs	r3, #0
 800384e:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8003852:	2300      	movs	r3, #0
 8003854:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8003858:	2300      	movs	r3, #0
 800385a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800385e:	e044      	b.n	80038ea <modbus_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8003860:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8003864:	4618      	mov	r0, r3
 8003866:	f7fe fc41 	bl	80020ec <io_discrete_in_read>
 800386a:	4603      	mov	r3, r0
 800386c:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8003870:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003874:	2b01      	cmp	r3, #1
 8003876:	d10b      	bne.n	8003890 <modbus_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003878:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800387c:	2201      	movs	r2, #1
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	b25a      	sxtb	r2, r3
 8003884:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8003888:	4313      	orrs	r3, r2
 800388a:	b25b      	sxtb	r3, r3
 800388c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8003890:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003894:	3301      	adds	r3, #1
 8003896:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 800389a:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800389e:	2b08      	cmp	r3, #8
 80038a0:	d006      	beq.n	80038b0 <modbus_handle_frame+0x428>
 80038a2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80038a6:	3b01      	subs	r3, #1
 80038a8:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d112      	bne.n	80038d6 <modbus_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80038b0:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 80038b4:	1c5a      	adds	r2, r3, #1
 80038b6:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 80038ba:	4619      	mov	r1, r3
 80038bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038c0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038c4:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 80038c8:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80038ca:	2300      	movs	r3, #0
 80038cc:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 80038d0:	2300      	movs	r3, #0
 80038d2:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 80038d6:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80038da:	3301      	adds	r3, #1
 80038dc:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 80038e0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80038e4:	3301      	adds	r3, #1
 80038e6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80038ea:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80038ee:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80038f2:	429a      	cmp	r2, r3
 80038f4:	dbb4      	blt.n	8003860 <modbus_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 80038f6:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 80038fa:	f107 030c 	add.w	r3, r7, #12
 80038fe:	4611      	mov	r1, r2
 8003900:	4618      	mov	r0, r3
 8003902:	f000 fbc5 	bl	8004090 <modbus_send_response>
 8003906:	e37f      	b.n	8004008 <modbus_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8003908:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800390c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	3302      	adds	r3, #2
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	b21b      	sxth	r3, r3
 8003918:	021b      	lsls	r3, r3, #8
 800391a:	b21a      	sxth	r2, r3
 800391c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003920:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	3303      	adds	r3, #3
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	b21b      	sxth	r3, r3
 800392c:	4313      	orrs	r3, r2
 800392e:	b21b      	sxth	r3, r3
 8003930:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8003934:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003938:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	3304      	adds	r3, #4
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	b21b      	sxth	r3, r3
 8003944:	021b      	lsls	r3, r3, #8
 8003946:	b21a      	sxth	r2, r3
 8003948:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800394c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	3305      	adds	r3, #5
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	b21b      	sxth	r3, r3
 8003958:	4313      	orrs	r3, r2
 800395a:	b21b      	sxth	r3, r3
 800395c:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8003960:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003964:	2b00      	cmp	r3, #0
 8003966:	d005      	beq.n	8003974 <modbus_handle_frame+0x4ec>
 8003968:	4b6e      	ldr	r3, [pc, #440]	@ (8003b24 <modbus_handle_frame+0x69c>)
 800396a:	881b      	ldrh	r3, [r3, #0]
 800396c:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8003970:	429a      	cmp	r2, r3
 8003972:	d908      	bls.n	8003986 <modbus_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003974:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003978:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800397c:	2203      	movs	r2, #3
 800397e:	4618      	mov	r0, r3
 8003980:	f000 fbb0 	bl	80040e4 <modbus_send_exception>
				return;
 8003984:	e340      	b.n	8004008 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8003986:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 800398a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800398e:	4413      	add	r3, r2
 8003990:	b29b      	uxth	r3, r3
 8003992:	3b01      	subs	r3, #1
 8003994:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8003998:	4b62      	ldr	r3, [pc, #392]	@ (8003b24 <modbus_handle_frame+0x69c>)
 800399a:	881b      	ldrh	r3, [r3, #0]
 800399c:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d308      	bcc.n	80039b6 <modbus_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80039a4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80039a8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80039ac:	2202      	movs	r2, #2
 80039ae:	4618      	mov	r0, r3
 80039b0:	f000 fb98 	bl	80040e4 <modbus_send_exception>
				return;
 80039b4:	e328      	b.n	8004008 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80039b6:	4b5a      	ldr	r3, [pc, #360]	@ (8003b20 <modbus_handle_frame+0x698>)
 80039b8:	781a      	ldrb	r2, [r3, #0]
 80039ba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039be:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80039c2:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80039c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039c8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80039cc:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80039d0:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 80039d2:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	005b      	lsls	r3, r3, #1
 80039da:	b2da      	uxtb	r2, r3
 80039dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039e0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80039e4:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80039e6:	2303      	movs	r3, #3
 80039e8:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80039ec:	2300      	movs	r3, #0
 80039ee:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80039f2:	e02f      	b.n	8003a54 <modbus_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 80039f4:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7fe fbff 	bl	80021fc <io_holding_reg_read>
 80039fe:	4603      	mov	r3, r0
 8003a00:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8003a04:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8003a08:	0a1b      	lsrs	r3, r3, #8
 8003a0a:	b299      	uxth	r1, r3
 8003a0c:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8003a10:	1c5a      	adds	r2, r3, #1
 8003a12:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8003a16:	461a      	mov	r2, r3
 8003a18:	b2c9      	uxtb	r1, r1
 8003a1a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a1e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003a22:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8003a24:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8003a28:	1c5a      	adds	r2, r3, #1
 8003a2a:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8003a2e:	461a      	mov	r2, r3
 8003a30:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8003a34:	b2d9      	uxtb	r1, r3
 8003a36:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a3a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003a3e:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8003a40:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8003a44:	3301      	adds	r3, #1
 8003a46:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8003a4a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003a4e:	3301      	adds	r3, #1
 8003a50:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8003a54:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003a58:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	dbc9      	blt.n	80039f4 <modbus_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8003a60:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8003a64:	f107 030c 	add.w	r3, r7, #12
 8003a68:	4611      	mov	r1, r2
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f000 fb10 	bl	8004090 <modbus_send_response>
 8003a70:	e2ca      	b.n	8004008 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003a72:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a76:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	3302      	adds	r3, #2
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	b21b      	sxth	r3, r3
 8003a82:	021b      	lsls	r3, r3, #8
 8003a84:	b21a      	sxth	r2, r3
 8003a86:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a8a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	3303      	adds	r3, #3
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	b21b      	sxth	r3, r3
 8003a96:	4313      	orrs	r3, r2
 8003a98:	b21b      	sxth	r3, r3
 8003a9a:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003a9e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003aa2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	3304      	adds	r3, #4
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	b21b      	sxth	r3, r3
 8003aae:	021b      	lsls	r3, r3, #8
 8003ab0:	b21a      	sxth	r2, r3
 8003ab2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ab6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	3305      	adds	r3, #5
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	b21b      	sxth	r3, r3
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	b21b      	sxth	r3, r3
 8003ac6:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8003aca:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d005      	beq.n	8003ade <modbus_handle_frame+0x656>
 8003ad2:	4b15      	ldr	r3, [pc, #84]	@ (8003b28 <modbus_handle_frame+0x6a0>)
 8003ad4:	881b      	ldrh	r3, [r3, #0]
 8003ad6:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d908      	bls.n	8003af0 <modbus_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003ade:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003ae2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003ae6:	2203      	movs	r2, #3
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f000 fafb 	bl	80040e4 <modbus_send_exception>
				return;
 8003aee:	e28b      	b.n	8004008 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8003af0:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8003af4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003af8:	4413      	add	r3, r2
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	3b01      	subs	r3, #1
 8003afe:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8003b02:	4b09      	ldr	r3, [pc, #36]	@ (8003b28 <modbus_handle_frame+0x6a0>)
 8003b04:	881b      	ldrh	r3, [r3, #0]
 8003b06:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d30e      	bcc.n	8003b2c <modbus_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003b0e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003b12:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003b16:	2202      	movs	r2, #2
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f000 fae3 	bl	80040e4 <modbus_send_exception>
				return;
 8003b1e:	e273      	b.n	8004008 <modbus_handle_frame+0xb80>
 8003b20:	20001168 	.word	0x20001168
 8003b24:	20000dd0 	.word	0x20000dd0
 8003b28:	20000ed4 	.word	0x20000ed4
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8003b2c:	4bb2      	ldr	r3, [pc, #712]	@ (8003df8 <modbus_handle_frame+0x970>)
 8003b2e:	781a      	ldrb	r2, [r3, #0]
 8003b30:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b34:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003b38:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003b3a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b3e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003b42:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003b46:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8003b48:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	b2da      	uxtb	r2, r3
 8003b52:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b56:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003b5a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003b62:	2300      	movs	r3, #0
 8003b64:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003b68:	e02f      	b.n	8003bca <modbus_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 8003b6a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7fe fbfc 	bl	800236c <io_input_reg_read>
 8003b74:	4603      	mov	r3, r0
 8003b76:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8003b7a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8003b7e:	0a1b      	lsrs	r3, r3, #8
 8003b80:	b299      	uxth	r1, r3
 8003b82:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8003b86:	1c5a      	adds	r2, r3, #1
 8003b88:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	b2c9      	uxtb	r1, r1
 8003b90:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b94:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003b98:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8003b9a:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8003b9e:	1c5a      	adds	r2, r3, #1
 8003ba0:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8003baa:	b2d9      	uxtb	r1, r3
 8003bac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bb0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003bb4:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8003bb6:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8003bba:	3301      	adds	r3, #1
 8003bbc:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8003bc0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003bca:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003bce:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	dbc9      	blt.n	8003b6a <modbus_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8003bd6:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8003bda:	f107 030c 	add.w	r3, r7, #12
 8003bde:	4611      	mov	r1, r2
 8003be0:	4618      	mov	r0, r3
 8003be2:	f000 fa55 	bl	8004090 <modbus_send_response>
 8003be6:	e20f      	b.n	8004008 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8003be8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	3302      	adds	r3, #2
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	b21b      	sxth	r3, r3
 8003bf8:	021b      	lsls	r3, r3, #8
 8003bfa:	b21a      	sxth	r2, r3
 8003bfc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c00:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	3303      	adds	r3, #3
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	b21b      	sxth	r3, r3
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	b21b      	sxth	r3, r3
 8003c10:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8003c14:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c18:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	3304      	adds	r3, #4
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	b21b      	sxth	r3, r3
 8003c24:	021b      	lsls	r3, r3, #8
 8003c26:	b21a      	sxth	r2, r3
 8003c28:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c2c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	3305      	adds	r3, #5
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	b21b      	sxth	r3, r3
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	b21b      	sxth	r3, r3
 8003c3c:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003c40:	4b6e      	ldr	r3, [pc, #440]	@ (8003dfc <modbus_handle_frame+0x974>)
 8003c42:	881b      	ldrh	r3, [r3, #0]
 8003c44:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d308      	bcc.n	8003c5e <modbus_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003c4c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003c50:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003c54:	2202      	movs	r2, #2
 8003c56:	4618      	mov	r0, r3
 8003c58:	f000 fa44 	bl	80040e4 <modbus_send_exception>
				return;
 8003c5c:	e1d4      	b.n	8004008 <modbus_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8003c5e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8003c62:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8003c66:	bf0c      	ite	eq
 8003c68:	2301      	moveq	r3, #1
 8003c6a:	2300      	movne	r3, #0
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8003c72:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8003c76:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8003c7a:	4611      	mov	r1, r2
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7fe f9ab 	bl	8001fd8 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8003c82:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c86:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c8a:	2106      	movs	r1, #6
 8003c8c:	6818      	ldr	r0, [r3, #0]
 8003c8e:	f000 f9ff 	bl	8004090 <modbus_send_response>
			break;
 8003c92:	e1b9      	b.n	8004008 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8003c94:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c98:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	3302      	adds	r3, #2
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	b21b      	sxth	r3, r3
 8003ca4:	021b      	lsls	r3, r3, #8
 8003ca6:	b21a      	sxth	r2, r3
 8003ca8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003cac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	3303      	adds	r3, #3
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	b21b      	sxth	r3, r3
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	b21b      	sxth	r3, r3
 8003cbc:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8003cc0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003cc4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	3304      	adds	r3, #4
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	b21b      	sxth	r3, r3
 8003cd0:	021b      	lsls	r3, r3, #8
 8003cd2:	b21a      	sxth	r2, r3
 8003cd4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003cd8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	3305      	adds	r3, #5
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	b21b      	sxth	r3, r3
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	b21b      	sxth	r3, r3
 8003ce8:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8003cec:	4b44      	ldr	r3, [pc, #272]	@ (8003e00 <modbus_handle_frame+0x978>)
 8003cee:	881b      	ldrh	r3, [r3, #0]
 8003cf0:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d308      	bcc.n	8003d0a <modbus_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003cf8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003cfc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003d00:	2202      	movs	r2, #2
 8003d02:	4618      	mov	r0, r3
 8003d04:	f000 f9ee 	bl	80040e4 <modbus_send_exception>
				return;
 8003d08:	e17e      	b.n	8004008 <modbus_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003d0a:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8003d0e:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8003d12:	4611      	mov	r1, r2
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7fe fa91 	bl	800223c <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003d1a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d1e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d22:	2106      	movs	r1, #6
 8003d24:	6818      	ldr	r0, [r3, #0]
 8003d26:	f000 f9b3 	bl	8004090 <modbus_send_response>
			break;
 8003d2a:	e16d      	b.n	8004008 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003d2c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d30:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	3302      	adds	r3, #2
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	b21b      	sxth	r3, r3
 8003d3c:	021b      	lsls	r3, r3, #8
 8003d3e:	b21a      	sxth	r2, r3
 8003d40:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d44:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	3303      	adds	r3, #3
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	b21b      	sxth	r3, r3
 8003d50:	4313      	orrs	r3, r2
 8003d52:	b21b      	sxth	r3, r3
 8003d54:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8003d58:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d5c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	3304      	adds	r3, #4
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	b21b      	sxth	r3, r3
 8003d68:	021b      	lsls	r3, r3, #8
 8003d6a:	b21a      	sxth	r2, r3
 8003d6c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d70:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	3305      	adds	r3, #5
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	b21b      	sxth	r3, r3
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	b21b      	sxth	r3, r3
 8003d80:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8003d84:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d88:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	799b      	ldrb	r3, [r3, #6]
 8003d90:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8003d94:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003d98:	3307      	adds	r3, #7
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	da00      	bge.n	8003da0 <modbus_handle_frame+0x918>
 8003d9e:	3307      	adds	r3, #7
 8003da0:	10db      	asrs	r3, r3, #3
 8003da2:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003da6:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8003daa:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003dae:	4413      	add	r3, r2
 8003db0:	4a12      	ldr	r2, [pc, #72]	@ (8003dfc <modbus_handle_frame+0x974>)
 8003db2:	8812      	ldrh	r2, [r2, #0]
 8003db4:	4293      	cmp	r3, r2
 8003db6:	dd08      	ble.n	8003dca <modbus_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003db8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003dbc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003dc0:	2202      	movs	r2, #2
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f000 f98e 	bl	80040e4 <modbus_send_exception>
				return;
 8003dc8:	e11e      	b.n	8004008 <modbus_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8003dca:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d008      	beq.n	8003dea <modbus_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003dd8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003ddc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003de0:	2203      	movs	r2, #3
 8003de2:	4618      	mov	r0, r3
 8003de4:	f000 f97e 	bl	80040e4 <modbus_send_exception>
				return;
 8003de8:	e10e      	b.n	8004008 <modbus_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8003dea:	2307      	movs	r3, #7
 8003dec:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8003df0:	2300      	movs	r3, #0
 8003df2:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8003df6:	e044      	b.n	8003e82 <modbus_handle_frame+0x9fa>
 8003df8:	20001168 	.word	0x20001168
 8003dfc:	20000c28 	.word	0x20000c28
 8003e00:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8003e04:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8003e08:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003e0c:	4413      	add	r3, r2
 8003e0e:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8003e12:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003e16:	08db      	lsrs	r3, r3, #3
 8003e18:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8003e1c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003e20:	f003 0307 	and.w	r3, r3, #7
 8003e24:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8003e28:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8003e2c:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8003e30:	4413      	add	r3, r2
 8003e32:	461a      	mov	r2, r3
 8003e34:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003e38:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4413      	add	r3, r2
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	461a      	mov	r2, r3
 8003e44:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8003e48:	fa42 f303 	asr.w	r3, r2, r3
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8003e56:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	bf14      	ite	ne
 8003e5e:	2301      	movne	r3, #1
 8003e60:	2300      	moveq	r3, #0
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8003e68:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8003e6c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8003e70:	4611      	mov	r1, r2
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7fe f8b0 	bl	8001fd8 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8003e78:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003e7c:	3301      	adds	r3, #1
 8003e7e:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8003e82:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8003e86:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d3ba      	bcc.n	8003e04 <modbus_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003e8e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003e92:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003e96:	2106      	movs	r1, #6
 8003e98:	6818      	ldr	r0, [r3, #0]
 8003e9a:	f000 f8f9 	bl	8004090 <modbus_send_response>
			break;
 8003e9e:	e0b3      	b.n	8004008 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003ea0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ea4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	3302      	adds	r3, #2
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	b21b      	sxth	r3, r3
 8003eb0:	021b      	lsls	r3, r3, #8
 8003eb2:	b21a      	sxth	r2, r3
 8003eb4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003eb8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	3303      	adds	r3, #3
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	b21b      	sxth	r3, r3
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	b21b      	sxth	r3, r3
 8003ec8:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003ecc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ed0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	3304      	adds	r3, #4
 8003ed8:	781b      	ldrb	r3, [r3, #0]
 8003eda:	b21b      	sxth	r3, r3
 8003edc:	021b      	lsls	r3, r3, #8
 8003ede:	b21a      	sxth	r2, r3
 8003ee0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ee4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	3305      	adds	r3, #5
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	b21b      	sxth	r3, r3
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	b21b      	sxth	r3, r3
 8003ef4:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8003ef8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003efc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	799b      	ldrb	r3, [r3, #6]
 8003f04:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8003f08:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8003f0c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003f10:	4413      	add	r3, r2
 8003f12:	4a3f      	ldr	r2, [pc, #252]	@ (8004010 <modbus_handle_frame+0xb88>)
 8003f14:	8812      	ldrh	r2, [r2, #0]
 8003f16:	4293      	cmp	r3, r2
 8003f18:	dd08      	ble.n	8003f2c <modbus_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003f1a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003f1e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003f22:	2202      	movs	r2, #2
 8003f24:	4618      	mov	r0, r3
 8003f26:	f000 f8dd 	bl	80040e4 <modbus_send_exception>
				return;
 8003f2a:	e06d      	b.n	8004008 <modbus_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8003f2c:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8003f30:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003f34:	005b      	lsls	r3, r3, #1
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d008      	beq.n	8003f4c <modbus_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003f3a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003f3e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003f42:	2203      	movs	r2, #3
 8003f44:	4618      	mov	r0, r3
 8003f46:	f000 f8cd 	bl	80040e4 <modbus_send_exception>
				return;
 8003f4a:	e05d      	b.n	8004008 <modbus_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8003f4c:	2307      	movs	r3, #7
 8003f4e:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003f52:	2300      	movs	r3, #0
 8003f54:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003f58:	e034      	b.n	8003fc4 <modbus_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8003f5a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003f5e:	b29a      	uxth	r2, r3
 8003f60:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8003f64:	4413      	add	r3, r2
 8003f66:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8003f6a:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003f6e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003f72:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003f76:	6812      	ldr	r2, [r2, #0]
 8003f78:	4413      	add	r3, r2
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	b21b      	sxth	r3, r3
 8003f7e:	021b      	lsls	r3, r3, #8
 8003f80:	b21a      	sxth	r2, r3
 8003f82:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003f86:	3301      	adds	r3, #1
 8003f88:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003f8c:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8003f90:	6809      	ldr	r1, [r1, #0]
 8003f92:	440b      	add	r3, r1
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	b21b      	sxth	r3, r3
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	b21b      	sxth	r3, r3
 8003f9c:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003fa0:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8003fa4:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8003fa8:	4611      	mov	r1, r2
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7fe f946 	bl	800223c <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8003fb0:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003fb4:	3302      	adds	r3, #2
 8003fb6:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8003fba:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003fc4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003fc8:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	dbc4      	blt.n	8003f5a <modbus_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003fd0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fd4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003fd8:	2106      	movs	r1, #6
 8003fda:	6818      	ldr	r0, [r3, #0]
 8003fdc:	f000 f858 	bl	8004090 <modbus_send_response>
			break;
 8003fe0:	e012      	b.n	8004008 <modbus_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8003fe2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fe6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003fea:	881a      	ldrh	r2, [r3, #0]
 8003fec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ff0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ff4:	4611      	mov	r1, r2
 8003ff6:	6818      	ldr	r0, [r3, #0]
 8003ff8:	f000 f8ac 	bl	8004154 <modbus_vendor_handle_frame>
			break;
 8003ffc:	e004      	b.n	8004008 <modbus_handle_frame+0xb80>
	if (len < 6) return;
 8003ffe:	bf00      	nop
 8004000:	e002      	b.n	8004008 <modbus_handle_frame+0xb80>
	if (address != slave_address) return;
 8004002:	bf00      	nop
 8004004:	e000      	b.n	8004008 <modbus_handle_frame+0xb80>
		return;
 8004006:	bf00      	nop
		}
	}
}
 8004008:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}
 8004010:	20000dd0 	.word	0x20000dd0

08004014 <modbus_crc16>:


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	460b      	mov	r3, r1
 800401e:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8004020:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004024:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8004026:	2300      	movs	r3, #0
 8004028:	81bb      	strh	r3, [r7, #12]
 800402a:	e026      	b.n	800407a <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 800402c:	89bb      	ldrh	r3, [r7, #12]
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	4413      	add	r3, r2
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	461a      	mov	r2, r3
 8004036:	89fb      	ldrh	r3, [r7, #14]
 8004038:	4053      	eors	r3, r2
 800403a:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 800403c:	2300      	movs	r3, #0
 800403e:	72fb      	strb	r3, [r7, #11]
 8004040:	e015      	b.n	800406e <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8004042:	89fb      	ldrh	r3, [r7, #14]
 8004044:	f003 0301 	and.w	r3, r3, #1
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00a      	beq.n	8004062 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 800404c:	89fb      	ldrh	r3, [r7, #14]
 800404e:	085b      	lsrs	r3, r3, #1
 8004050:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8004052:	89fb      	ldrh	r3, [r7, #14]
 8004054:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8004058:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 800405c:	43db      	mvns	r3, r3
 800405e:	81fb      	strh	r3, [r7, #14]
 8004060:	e002      	b.n	8004068 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8004062:	89fb      	ldrh	r3, [r7, #14]
 8004064:	085b      	lsrs	r3, r3, #1
 8004066:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004068:	7afb      	ldrb	r3, [r7, #11]
 800406a:	3301      	adds	r3, #1
 800406c:	72fb      	strb	r3, [r7, #11]
 800406e:	7afb      	ldrb	r3, [r7, #11]
 8004070:	2b07      	cmp	r3, #7
 8004072:	d9e6      	bls.n	8004042 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8004074:	89bb      	ldrh	r3, [r7, #12]
 8004076:	3301      	adds	r3, #1
 8004078:	81bb      	strh	r3, [r7, #12]
 800407a:	89ba      	ldrh	r2, [r7, #12]
 800407c:	887b      	ldrh	r3, [r7, #2]
 800407e:	429a      	cmp	r2, r3
 8004080:	d3d4      	bcc.n	800402c <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8004082:	89fb      	ldrh	r3, [r7, #14]
}
 8004084:	4618      	mov	r0, r3
 8004086:	3714      	adds	r7, #20
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	460b      	mov	r3, r1
 800409a:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 800409c:	887b      	ldrh	r3, [r7, #2]
 800409e:	4619      	mov	r1, r3
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f7ff ffb7 	bl	8004014 <modbus_crc16>
 80040a6:	4603      	mov	r3, r0
 80040a8:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 80040aa:	887b      	ldrh	r3, [r7, #2]
 80040ac:	1c5a      	adds	r2, r3, #1
 80040ae:	807a      	strh	r2, [r7, #2]
 80040b0:	461a      	mov	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4413      	add	r3, r2
 80040b6:	89fa      	ldrh	r2, [r7, #14]
 80040b8:	b2d2      	uxtb	r2, r2
 80040ba:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 80040bc:	89fb      	ldrh	r3, [r7, #14]
 80040be:	0a1b      	lsrs	r3, r3, #8
 80040c0:	b29a      	uxth	r2, r3
 80040c2:	887b      	ldrh	r3, [r7, #2]
 80040c4:	1c59      	adds	r1, r3, #1
 80040c6:	8079      	strh	r1, [r7, #2]
 80040c8:	4619      	mov	r1, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	440b      	add	r3, r1
 80040ce:	b2d2      	uxtb	r2, r2
 80040d0:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 80040d2:	887b      	ldrh	r3, [r7, #2]
 80040d4:	4619      	mov	r1, r3
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 fd02 	bl	8004ae0 <RS485_Transmit>
}
 80040dc:	bf00      	nop
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	4603      	mov	r3, r0
 80040ec:	71fb      	strb	r3, [r7, #7]
 80040ee:	460b      	mov	r3, r1
 80040f0:	71bb      	strb	r3, [r7, #6]
 80040f2:	4613      	mov	r3, r2
 80040f4:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 80040f6:	79fb      	ldrb	r3, [r7, #7]
 80040f8:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 80040fa:	79bb      	ldrb	r3, [r7, #6]
 80040fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004100:	b2db      	uxtb	r3, r3
 8004102:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8004104:	797b      	ldrb	r3, [r7, #5]
 8004106:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8004108:	f107 0308 	add.w	r3, r7, #8
 800410c:	2103      	movs	r1, #3
 800410e:	4618      	mov	r0, r3
 8004110:	f7ff ff80 	bl	8004014 <modbus_crc16>
 8004114:	4603      	mov	r3, r0
 8004116:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8004118:	89fb      	ldrh	r3, [r7, #14]
 800411a:	b2db      	uxtb	r3, r3
 800411c:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 800411e:	89fb      	ldrh	r3, [r7, #14]
 8004120:	0a1b      	lsrs	r3, r3, #8
 8004122:	b29b      	uxth	r3, r3
 8004124:	b2db      	uxtb	r3, r3
 8004126:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8004128:	f107 0308 	add.w	r3, r7, #8
 800412c:	2105      	movs	r1, #5
 800412e:	4618      	mov	r0, r3
 8004130:	f000 fcd6 	bl	8004ae0 <RS485_Transmit>
}
 8004134:	bf00      	nop
 8004136:	3710      	adds	r7, #16
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 800413c:	b480      	push	{r7}
 800413e:	af00      	add	r7, sp, #0
	return slave_address;
 8004140:	4b03      	ldr	r3, [pc, #12]	@ (8004150 <modbusGetSlaveAddress+0x14>)
 8004142:	781b      	ldrb	r3, [r3, #0]
}
 8004144:	4618      	mov	r0, r3
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	20001168 	.word	0x20001168

08004154 <modbus_vendor_handle_frame>:
#include "modbus/modbus.h"
#include "automation/automation.h"
#include "io/io_virtual.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8004154:	b580      	push	{r7, lr}
 8004156:	b0ec      	sub	sp, #432	@ 0x1b0
 8004158:	af02      	add	r7, sp, #8
 800415a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800415e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004162:	6018      	str	r0, [r3, #0]
 8004164:	460a      	mov	r2, r1
 8004166:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800416a:	f5a3 73d3 	sub.w	r3, r3, #422	@ 0x1a6
 800416e:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8004170:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004174:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	785b      	ldrb	r3, [r3, #1]
 800417c:	f887 31a4 	strb.w	r3, [r7, #420]	@ 0x1a4
	uint8_t slave_address = modbusGetSlaveAddress();
 8004180:	f7ff ffdc 	bl	800413c <modbusGetSlaveAddress>
 8004184:	4603      	mov	r3, r0
 8004186:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3

	switch (function) {
 800418a:	f897 31a4 	ldrb.w	r3, [r7, #420]	@ 0x1a4
 800418e:	3b65      	subs	r3, #101	@ 0x65
 8004190:	2b10      	cmp	r3, #16
 8004192:	f200 842b 	bhi.w	80049ec <modbus_vendor_handle_frame+0x898>
 8004196:	a201      	add	r2, pc, #4	@ (adr r2, 800419c <modbus_vendor_handle_frame+0x48>)
 8004198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800419c:	080041e1 	.word	0x080041e1
 80041a0:	0800455d 	.word	0x0800455d
 80041a4:	080045c9 	.word	0x080045c9
 80041a8:	08004815 	.word	0x08004815
 80041ac:	080049ed 	.word	0x080049ed
 80041b0:	080049ed 	.word	0x080049ed
 80041b4:	080049ed 	.word	0x080049ed
 80041b8:	080049ed 	.word	0x080049ed
 80041bc:	080049ed 	.word	0x080049ed
 80041c0:	080049ed 	.word	0x080049ed
 80041c4:	080049ed 	.word	0x080049ed
 80041c8:	080049ed 	.word	0x080049ed
 80041cc:	080049ed 	.word	0x080049ed
 80041d0:	080049ed 	.word	0x080049ed
 80041d4:	080049ed 	.word	0x080049ed
 80041d8:	080049ed 	.word	0x080049ed
 80041dc:	080048cf 	.word	0x080048cf
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 80041e0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80041e4:	f5a3 73d3 	sub.w	r3, r3, #422	@ 0x1a6
 80041e8:	881b      	ldrh	r3, [r3, #0]
 80041ea:	2b16      	cmp	r3, #22
 80041ec:	d008      	beq.n	8004200 <modbus_vendor_handle_frame+0xac>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80041ee:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 80041f2:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 80041f6:	2203      	movs	r2, #3
 80041f8:	4618      	mov	r0, r3
 80041fa:	f7ff ff73 	bl	80040e4 <modbus_send_exception>
				return;
 80041fe:	e3fe      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8004200:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004204:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	789b      	ldrb	r3, [r3, #2]
 800420c:	f887 3179 	strb.w	r3, [r7, #377]	@ 0x179
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8004210:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004214:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	3303      	adds	r3, #3
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	b21b      	sxth	r3, r3
 8004220:	021b      	lsls	r3, r3, #8
 8004222:	b21a      	sxth	r2, r3
 8004224:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004228:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	3304      	adds	r3, #4
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	b21b      	sxth	r3, r3
 8004234:	4313      	orrs	r3, r2
 8004236:	b21b      	sxth	r3, r3
 8004238:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176
			uint8_t op1Raw = frame[5];
 800423c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004240:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	795b      	ldrb	r3, [r3, #5]
 8004248:	f887 3175 	strb.w	r3, [r7, #373]	@ 0x175
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 800424c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004250:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	3306      	adds	r3, #6
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	b21b      	sxth	r3, r3
 800425c:	021b      	lsls	r3, r3, #8
 800425e:	b21a      	sxth	r2, r3
 8004260:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004264:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	3307      	adds	r3, #7
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	b21b      	sxth	r3, r3
 8004270:	4313      	orrs	r3, r2
 8004272:	b21b      	sxth	r3, r3
 8004274:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint8_t input_type2Raw = frame[8];
 8004278:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800427c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	7a1b      	ldrb	r3, [r3, #8]
 8004284:	f887 3171 	strb.w	r3, [r7, #369]	@ 0x171
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8004288:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800428c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	3309      	adds	r3, #9
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	b21b      	sxth	r3, r3
 8004298:	021b      	lsls	r3, r3, #8
 800429a:	b21a      	sxth	r2, r3
 800429c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80042a0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	330a      	adds	r3, #10
 80042a8:	781b      	ldrb	r3, [r3, #0]
 80042aa:	b21b      	sxth	r3, r3
 80042ac:	4313      	orrs	r3, r2
 80042ae:	b21b      	sxth	r3, r3
 80042b0:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e
			uint8_t op2Raw = frame[11];
 80042b4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80042b8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	7adb      	ldrb	r3, [r3, #11]
 80042c0:	f887 316d 	strb.w	r3, [r7, #365]	@ 0x16d
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 80042c4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80042c8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	330c      	adds	r3, #12
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	b21b      	sxth	r3, r3
 80042d4:	021b      	lsls	r3, r3, #8
 80042d6:	b21a      	sxth	r2, r3
 80042d8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80042dc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	330d      	adds	r3, #13
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	b21b      	sxth	r3, r3
 80042e8:	4313      	orrs	r3, r2
 80042ea:	b21b      	sxth	r3, r3
 80042ec:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a
			uint8_t joinRaw = frame[14];
 80042f0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80042f4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	7b9b      	ldrb	r3, [r3, #14]
 80042fc:	f887 3169 	strb.w	r3, [r7, #361]	@ 0x169
			uint8_t output_typeRaw = frame[15];
 8004300:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004304:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	7bdb      	ldrb	r3, [r3, #15]
 800430c:	f887 3168 	strb.w	r3, [r7, #360]	@ 0x168
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8004310:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004314:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	3310      	adds	r3, #16
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	b21b      	sxth	r3, r3
 8004320:	021b      	lsls	r3, r3, #8
 8004322:	b21a      	sxth	r2, r3
 8004324:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004328:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	3311      	adds	r3, #17
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	b21b      	sxth	r3, r3
 8004334:	4313      	orrs	r3, r2
 8004336:	b21b      	sxth	r3, r3
 8004338:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t output_value = (frame[18] << 8) | frame[19];
 800433c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004340:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	3312      	adds	r3, #18
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	b21b      	sxth	r3, r3
 800434c:	021b      	lsls	r3, r3, #8
 800434e:	b21a      	sxth	r2, r3
 8004350:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004354:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	3313      	adds	r3, #19
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	b21b      	sxth	r3, r3
 8004360:	4313      	orrs	r3, r2
 8004362:	b21b      	sxth	r3, r3
 8004364:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8004368:	f897 3179 	ldrb.w	r3, [r7, #377]	@ 0x179
 800436c:	2b00      	cmp	r3, #0
 800436e:	d00b      	beq.n	8004388 <modbus_vendor_handle_frame+0x234>
 8004370:	f897 3179 	ldrb.w	r3, [r7, #377]	@ 0x179
 8004374:	2b04      	cmp	r3, #4
 8004376:	d807      	bhi.n	8004388 <modbus_vendor_handle_frame+0x234>
 8004378:	f897 3168 	ldrb.w	r3, [r7, #360]	@ 0x168
 800437c:	2b00      	cmp	r3, #0
 800437e:	d003      	beq.n	8004388 <modbus_vendor_handle_frame+0x234>
 8004380:	f897 3168 	ldrb.w	r3, [r7, #360]	@ 0x168
 8004384:	2b04      	cmp	r3, #4
 8004386:	d908      	bls.n	800439a <modbus_vendor_handle_frame+0x246>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004388:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 800438c:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004390:	2203      	movs	r2, #3
 8004392:	4618      	mov	r0, r3
 8004394:	f7ff fea6 	bl	80040e4 <modbus_send_exception>
				return;
 8004398:	e331      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 800439a:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d010      	beq.n	80043c4 <modbus_vendor_handle_frame+0x270>
 80043a2:	f897 3171 	ldrb.w	r3, [r7, #369]	@ 0x171
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d003      	beq.n	80043b2 <modbus_vendor_handle_frame+0x25e>
 80043aa:	f897 3171 	ldrb.w	r3, [r7, #369]	@ 0x171
 80043ae:	2b04      	cmp	r3, #4
 80043b0:	d908      	bls.n	80043c4 <modbus_vendor_handle_frame+0x270>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80043b2:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 80043b6:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 80043ba:	2203      	movs	r2, #3
 80043bc:	4618      	mov	r0, r3
 80043be:	f7ff fe91 	bl	80040e4 <modbus_send_exception>
				return;
 80043c2:	e31c      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 80043c4:	f897 3175 	ldrb.w	r3, [r7, #373]	@ 0x175
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d003      	beq.n	80043d4 <modbus_vendor_handle_frame+0x280>
 80043cc:	f897 3175 	ldrb.w	r3, [r7, #373]	@ 0x175
 80043d0:	2b06      	cmp	r3, #6
 80043d2:	d908      	bls.n	80043e6 <modbus_vendor_handle_frame+0x292>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80043d4:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 80043d8:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 80043dc:	2203      	movs	r2, #3
 80043de:	4618      	mov	r0, r3
 80043e0:	f7ff fe80 	bl	80040e4 <modbus_send_exception>
				return;
 80043e4:	e30b      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 80043e6:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d010      	beq.n	8004410 <modbus_vendor_handle_frame+0x2bc>
 80043ee:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d003      	beq.n	80043fe <modbus_vendor_handle_frame+0x2aa>
 80043f6:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 80043fa:	2b06      	cmp	r3, #6
 80043fc:	d908      	bls.n	8004410 <modbus_vendor_handle_frame+0x2bc>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80043fe:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004402:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004406:	2203      	movs	r2, #3
 8004408:	4618      	mov	r0, r3
 800440a:	f7ff fe6b 	bl	80040e4 <modbus_send_exception>
				return;
 800440e:	e2f6      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8004410:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 8004414:	2b00      	cmp	r3, #0
 8004416:	d003      	beq.n	8004420 <modbus_vendor_handle_frame+0x2cc>
 8004418:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 800441c:	2b03      	cmp	r3, #3
 800441e:	d908      	bls.n	8004432 <modbus_vendor_handle_frame+0x2de>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004420:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004424:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004428:	2203      	movs	r2, #3
 800442a:	4618      	mov	r0, r3
 800442c:	f7ff fe5a 	bl	80040e4 <modbus_send_exception>
				return;
 8004430:	e2e5      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 8004432:	f897 3179 	ldrb.w	r3, [r7, #377]	@ 0x179
 8004436:	3b01      	subs	r3, #1
 8004438:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			RegisterType output_type = output_typeRaw - 1;
 800443c:	f897 3168 	ldrb.w	r3, [r7, #360]	@ 0x168
 8004440:	3b01      	subs	r3, #1
 8004442:	f887 3162 	strb.w	r3, [r7, #354]	@ 0x162
			ComparisonOp op1 = op1Raw - 1;
 8004446:	f897 3175 	ldrb.w	r3, [r7, #373]	@ 0x175
 800444a:	3b01      	subs	r3, #1
 800444c:	f887 3161 	strb.w	r3, [r7, #353]	@ 0x161
			LogicJoin join = joinRaw - 1;
 8004450:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 8004454:	3b01      	subs	r3, #1
 8004456:	f887 3160 	strb.w	r3, [r7, #352]	@ 0x160

			RegisterType input_type2 = 0;
 800445a:	2300      	movs	r3, #0
 800445c:	f887 31a7 	strb.w	r3, [r7, #423]	@ 0x1a7
			ComparisonOp op2 = 0;
 8004460:	2300      	movs	r3, #0
 8004462:	f887 31a6 	strb.w	r3, [r7, #422]	@ 0x1a6
			if (joinRaw != 1) {
 8004466:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 800446a:	2b01      	cmp	r3, #1
 800446c:	d009      	beq.n	8004482 <modbus_vendor_handle_frame+0x32e>
				input_type2 = input_type2Raw - 1;
 800446e:	f897 3171 	ldrb.w	r3, [r7, #369]	@ 0x171
 8004472:	3b01      	subs	r3, #1
 8004474:	f887 31a7 	strb.w	r3, [r7, #423]	@ 0x1a7
				op2 = op2Raw - 1;
 8004478:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 800447c:	3b01      	subs	r3, #1
 800447e:	f887 31a6 	strb.w	r3, [r7, #422]	@ 0x1a6
			}


			LogicRule newRule = {
 8004482:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004486:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 800448a:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 800448e:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8004492:	f897 3161 	ldrb.w	r3, [r7, #353]	@ 0x161
 8004496:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 800449a:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800449e:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 80044a2:	f897 31a7 	ldrb.w	r3, [r7, #423]	@ 0x1a7
 80044a6:	f887 314c 	strb.w	r3, [r7, #332]	@ 0x14c
 80044aa:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 80044ae:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 80044b2:	f897 31a6 	ldrb.w	r3, [r7, #422]	@ 0x1a6
 80044b6:	f887 3150 	strb.w	r3, [r7, #336]	@ 0x150
 80044ba:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 80044be:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152
 80044c2:	f897 3160 	ldrb.w	r3, [r7, #352]	@ 0x160
 80044c6:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154
 80044ca:	f897 3162 	ldrb.w	r3, [r7, #354]	@ 0x162
 80044ce:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
 80044d2:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80044d6:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 80044da:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80044de:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 80044e2:	2301      	movs	r3, #1
 80044e4:	f887 31a5 	strb.w	r3, [r7, #421]	@ 0x1a5

			bool status = automation_add_rule(newRule);
 80044e8:	466b      	mov	r3, sp
 80044ea:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 80044ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80044f2:	6018      	str	r0, [r3, #0]
 80044f4:	3304      	adds	r3, #4
 80044f6:	8019      	strh	r1, [r3, #0]
 80044f8:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 80044fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80044fe:	f7fc fe51 	bl	80011a4 <automation_add_rule>
 8004502:	4603      	mov	r3, r0
 8004504:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			if (status == false) {
 8004508:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800450c:	f083 0301 	eor.w	r3, r3, #1
 8004510:	b2db      	uxtb	r3, r3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d002      	beq.n	800451c <modbus_vendor_handle_frame+0x3c8>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8004516:	2300      	movs	r3, #0
 8004518:	f887 31a5 	strb.w	r3, [r7, #421]	@ 0x1a5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800451c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004520:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004524:	f897 21a3 	ldrb.w	r2, [r7, #419]	@ 0x1a3
 8004528:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 800452a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800452e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004532:	2265      	movs	r2, #101	@ 0x65
 8004534:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 8004536:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800453a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800453e:	f897 21a5 	ldrb.w	r2, [r7, #421]	@ 0x1a5
 8004542:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8004544:	2303      	movs	r3, #3
 8004546:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			modbus_send_response(responseData, responseLen);
 800454a:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800454e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004552:	4611      	mov	r1, r2
 8004554:	4618      	mov	r0, r3
 8004556:	f7ff fd9b 	bl	8004090 <modbus_send_response>
 800455a:	e250      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 800455c:	f7fc fe54 	bl	8001208 <automation_get_rule_count>
 8004560:	4603      	mov	r3, r0
 8004562:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			responseData[0] = slave_address; // the address of us
 8004566:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800456a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800456e:	f897 21a3 	ldrb.w	r2, [r7, #419]	@ 0x1a3
 8004572:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8004574:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004578:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800457c:	2265      	movs	r2, #101	@ 0x65
 800457e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8004580:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004584:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004588:	2202      	movs	r2, #2
 800458a:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 800458c:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8004590:	0a1b      	lsrs	r3, r3, #8
 8004592:	b29b      	uxth	r3, r3
 8004594:	b2da      	uxtb	r2, r3
 8004596:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800459a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800459e:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 80045a0:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80045a4:	b2da      	uxtb	r2, r3
 80045a6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80045aa:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80045ae:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80045b0:	2305      	movs	r3, #5
 80045b2:	f8a7 317a 	strh.w	r3, [r7, #378]	@ 0x17a
			modbus_send_response(responseData, responseLen);
 80045b6:	f8b7 217a 	ldrh.w	r2, [r7, #378]	@ 0x17a
 80045ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80045be:	4611      	mov	r1, r2
 80045c0:	4618      	mov	r0, r3
 80045c2:	f7ff fd65 	bl	8004090 <modbus_send_response>
			break;
 80045c6:	e21a      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 80045c8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80045cc:	f5a3 73d3 	sub.w	r3, r3, #422	@ 0x1a6
 80045d0:	881b      	ldrh	r3, [r3, #0]
 80045d2:	2b06      	cmp	r3, #6
 80045d4:	d008      	beq.n	80045e8 <modbus_vendor_handle_frame+0x494>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80045d6:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 80045da:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 80045de:	2203      	movs	r2, #3
 80045e0:	4618      	mov	r0, r3
 80045e2:	f7ff fd7f 	bl	80040e4 <modbus_send_exception>
				return;
 80045e6:	e20a      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 80045e8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80045ec:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	3302      	adds	r3, #2
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	b21b      	sxth	r3, r3
 80045f8:	021b      	lsls	r3, r3, #8
 80045fa:	b21a      	sxth	r2, r3
 80045fc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004600:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	3303      	adds	r3, #3
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	b21b      	sxth	r3, r3
 800460c:	4313      	orrs	r3, r2
 800460e:	b21b      	sxth	r3, r3
 8004610:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 8004614:	f507 7296 	add.w	r2, r7, #300	@ 0x12c
 8004618:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800461c:	4611      	mov	r1, r2
 800461e:	4618      	mov	r0, r3
 8004620:	f7fc fdfe 	bl	8001220 <automation_get_rule>
 8004624:	4603      	mov	r3, r0
 8004626:	f887 3195 	strb.w	r3, [r7, #405]	@ 0x195
			if (status == false) {
 800462a:	f897 3195 	ldrb.w	r3, [r7, #405]	@ 0x195
 800462e:	f083 0301 	eor.w	r3, r3, #1
 8004632:	b2db      	uxtb	r3, r3
 8004634:	2b00      	cmp	r3, #0
 8004636:	d008      	beq.n	800464a <modbus_vendor_handle_frame+0x4f6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004638:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 800463c:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004640:	2203      	movs	r2, #3
 8004642:	4618      	mov	r0, r3
 8004644:	f7ff fd4e 	bl	80040e4 <modbus_send_exception>
				return;
 8004648:	e1d9      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 800464a:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800464e:	3301      	adds	r3, #1
 8004650:	f887 3194 	strb.w	r3, [r7, #404]	@ 0x194
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8004654:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8004658:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 800465c:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8004660:	3301      	adds	r3, #1
 8004662:	f887 3191 	strb.w	r3, [r7, #401]	@ 0x191
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 8004666:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 800466a:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 800466e:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 8004672:	3301      	adds	r3, #1
 8004674:	f887 318d 	strb.w	r3, [r7, #397]	@ 0x18d
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8004678:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 800467c:	f8a7 318a 	strh.w	r3, [r7, #394]	@ 0x18a
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8004680:	f897 3138 	ldrb.w	r3, [r7, #312]	@ 0x138
 8004684:	3301      	adds	r3, #1
 8004686:	f887 3189 	strb.w	r3, [r7, #393]	@ 0x189
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 800468a:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 800468e:	f8a7 3186 	strh.w	r3, [r7, #390]	@ 0x186
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8004692:	f897 313c 	ldrb.w	r3, [r7, #316]	@ 0x13c
 8004696:	3301      	adds	r3, #1
 8004698:	f887 3185 	strb.w	r3, [r7, #389]	@ 0x185
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 800469c:	f897 313d 	ldrb.w	r3, [r7, #317]	@ 0x13d
 80046a0:	3301      	adds	r3, #1
 80046a2:	f887 3184 	strb.w	r3, [r7, #388]	@ 0x184
			uint16_t output_reg = (uint16_t)rule.output_reg;
 80046a6:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 80046aa:	f8a7 3182 	strh.w	r3, [r7, #386]	@ 0x182
			uint16_t output_value = (uint16_t)rule.output_value;
 80046ae:	f8b7 3140 	ldrh.w	r3, [r7, #320]	@ 0x140
 80046b2:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 80046b6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80046ba:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80046be:	f897 21a3 	ldrb.w	r2, [r7, #419]	@ 0x1a3
 80046c2:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 80046c4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80046c8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80046cc:	2267      	movs	r2, #103	@ 0x67
 80046ce:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 80046d0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80046d4:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80046d8:	f897 2194 	ldrb.w	r2, [r7, #404]	@ 0x194
 80046dc:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 80046de:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 80046e2:	0a1b      	lsrs	r3, r3, #8
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	b2da      	uxtb	r2, r3
 80046e8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80046ec:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80046f0:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 80046f2:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 80046f6:	b2da      	uxtb	r2, r3
 80046f8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80046fc:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004700:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 8004702:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004706:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800470a:	f897 2191 	ldrb.w	r2, [r7, #401]	@ 0x191
 800470e:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8004710:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 8004714:	0a1b      	lsrs	r3, r3, #8
 8004716:	b29b      	uxth	r3, r3
 8004718:	b2da      	uxtb	r2, r3
 800471a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800471e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004722:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8004724:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 8004728:	b2da      	uxtb	r2, r3
 800472a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800472e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004732:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8004734:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004738:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800473c:	f897 218d 	ldrb.w	r2, [r7, #397]	@ 0x18d
 8004740:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 8004742:	f8b7 318a 	ldrh.w	r3, [r7, #394]	@ 0x18a
 8004746:	0a1b      	lsrs	r3, r3, #8
 8004748:	b29b      	uxth	r3, r3
 800474a:	b2da      	uxtb	r2, r3
 800474c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004750:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004754:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 8004756:	f8b7 318a 	ldrh.w	r3, [r7, #394]	@ 0x18a
 800475a:	b2da      	uxtb	r2, r3
 800475c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004760:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004764:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 8004766:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800476a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800476e:	f897 2189 	ldrb.w	r2, [r7, #393]	@ 0x189
 8004772:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8004774:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 8004778:	0a1b      	lsrs	r3, r3, #8
 800477a:	b29b      	uxth	r3, r3
 800477c:	b2da      	uxtb	r2, r3
 800477e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004782:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004786:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8004788:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 800478c:	b2da      	uxtb	r2, r3
 800478e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004792:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004796:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8004798:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800479c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80047a0:	f897 2185 	ldrb.w	r2, [r7, #389]	@ 0x185
 80047a4:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 80047a6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80047aa:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80047ae:	f897 2184 	ldrb.w	r2, [r7, #388]	@ 0x184
 80047b2:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 80047b4:	f8b7 3182 	ldrh.w	r3, [r7, #386]	@ 0x182
 80047b8:	0a1b      	lsrs	r3, r3, #8
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	b2da      	uxtb	r2, r3
 80047be:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80047c2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80047c6:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 80047c8:	f8b7 3182 	ldrh.w	r3, [r7, #386]	@ 0x182
 80047cc:	b2da      	uxtb	r2, r3
 80047ce:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80047d2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80047d6:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 80047d8:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80047dc:	0a1b      	lsrs	r3, r3, #8
 80047de:	b29b      	uxth	r3, r3
 80047e0:	b2da      	uxtb	r2, r3
 80047e2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80047e6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80047ea:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 80047ec:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80047f0:	b2da      	uxtb	r2, r3
 80047f2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80047f6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80047fa:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 80047fc:	2314      	movs	r3, #20
 80047fe:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			modbus_send_response(responseData, responseLen);
 8004802:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8004806:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800480a:	4611      	mov	r1, r2
 800480c:	4618      	mov	r0, r3
 800480e:	f7ff fc3f 	bl	8004090 <modbus_send_response>
 8004812:	e0f4      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8004814:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004818:	f5a3 73d3 	sub.w	r3, r3, #422	@ 0x1a6
 800481c:	881b      	ldrh	r3, [r3, #0]
 800481e:	2b06      	cmp	r3, #6
 8004820:	d008      	beq.n	8004834 <modbus_vendor_handle_frame+0x6e0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004822:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004826:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 800482a:	2203      	movs	r2, #3
 800482c:	4618      	mov	r0, r3
 800482e:	f7ff fc59 	bl	80040e4 <modbus_send_exception>
				return;
 8004832:	e0e4      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8004834:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004838:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	3302      	adds	r3, #2
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	b21b      	sxth	r3, r3
 8004844:	021b      	lsls	r3, r3, #8
 8004846:	b21a      	sxth	r2, r3
 8004848:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800484c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	3303      	adds	r3, #3
 8004854:	781b      	ldrb	r3, [r3, #0]
 8004856:	b21b      	sxth	r3, r3
 8004858:	4313      	orrs	r3, r2
 800485a:	b21b      	sxth	r3, r3
 800485c:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c

			bool status = automation_delete_rule(ruleIndex);
 8004860:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8004864:	4618      	mov	r0, r3
 8004866:	f7fc fd07 	bl	8001278 <automation_delete_rule>
 800486a:	4603      	mov	r3, r0
 800486c:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 8004870:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8004874:	f083 0301 	eor.w	r3, r3, #1
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d008      	beq.n	8004890 <modbus_vendor_handle_frame+0x73c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800487e:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004882:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004886:	2203      	movs	r2, #3
 8004888:	4618      	mov	r0, r3
 800488a:	f7ff fc2b 	bl	80040e4 <modbus_send_exception>
				return;
 800488e:	e0b6      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004890:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004894:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004898:	f897 21a3 	ldrb.w	r2, [r7, #419]	@ 0x1a3
 800489c:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 800489e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80048a2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80048a6:	2268      	movs	r2, #104	@ 0x68
 80048a8:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 80048aa:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80048ae:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80048b2:	2201      	movs	r2, #1
 80048b4:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80048b6:	2303      	movs	r3, #3
 80048b8:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			modbus_send_response(responseData, responseLen);
 80048bc:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 80048c0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80048c4:	4611      	mov	r1, r2
 80048c6:	4618      	mov	r0, r3
 80048c8:	f7ff fbe2 	bl	8004090 <modbus_send_response>
 80048cc:	e097      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 80048ce:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80048d2:	f5a3 73d3 	sub.w	r3, r3, #422	@ 0x1a6
 80048d6:	881b      	ldrh	r3, [r3, #0]
 80048d8:	2b06      	cmp	r3, #6
 80048da:	d008      	beq.n	80048ee <modbus_vendor_handle_frame+0x79a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80048dc:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 80048e0:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 80048e4:	2203      	movs	r2, #3
 80048e6:	4618      	mov	r0, r3
 80048e8:	f7ff fbfc 	bl	80040e4 <modbus_send_exception>
				return;
 80048ec:	e087      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			}

			if (frame[2] == 0 || frame[2] > 4) {
 80048ee:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80048f2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	3302      	adds	r3, #2
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d008      	beq.n	8004912 <modbus_vendor_handle_frame+0x7be>
 8004900:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004904:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	3302      	adds	r3, #2
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	2b04      	cmp	r3, #4
 8004910:	d908      	bls.n	8004924 <modbus_vendor_handle_frame+0x7d0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004912:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004916:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 800491a:	2203      	movs	r2, #3
 800491c:	4618      	mov	r0, r3
 800491e:	f7ff fbe1 	bl	80040e4 <modbus_send_exception>
				return;
 8004922:	e06c      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			}

			RegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8004924:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004928:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	3302      	adds	r3, #2
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	3b01      	subs	r3, #1
 8004934:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2


			uint16_t virtualIndex;

			bool status = io_virtual_add(registerType, &virtualIndex);
 8004938:	f507 7295 	add.w	r2, r7, #298	@ 0x12a
 800493c:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8004940:	4611      	mov	r1, r2
 8004942:	4618      	mov	r0, r3
 8004944:	f7fd fd76 	bl	8002434 <io_virtual_add>
 8004948:	4603      	mov	r3, r0
 800494a:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1
			if (status == false) {
 800494e:	f897 31a1 	ldrb.w	r3, [r7, #417]	@ 0x1a1
 8004952:	f083 0301 	eor.w	r3, r3, #1
 8004956:	b2db      	uxtb	r3, r3
 8004958:	2b00      	cmp	r3, #0
 800495a:	d008      	beq.n	800496e <modbus_vendor_handle_frame+0x81a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800495c:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004960:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004964:	2203      	movs	r2, #3
 8004966:	4618      	mov	r0, r3
 8004968:	f7ff fbbc 	bl	80040e4 <modbus_send_exception>
				return;
 800496c:	e047      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			}

			char msg[32];
			sprintf(msg, "%d", virtualIndex);
 800496e:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8004972:	461a      	mov	r2, r3
 8004974:	f107 0308 	add.w	r3, r7, #8
 8004978:	4923      	ldr	r1, [pc, #140]	@ (8004a08 <modbus_vendor_handle_frame+0x8b4>)
 800497a:	4618      	mov	r0, r3
 800497c:	f00c ff96 	bl	80118ac <siprintf>
			usb_serial_println(msg);
 8004980:	f107 0308 	add.w	r3, r7, #8
 8004984:	4618      	mov	r0, r3
 8004986:	f7fe fd59 	bl	800343c <usb_serial_println>

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800498a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800498e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004992:	f897 21a3 	ldrb.w	r2, [r7, #419]	@ 0x1a3
 8004996:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8004998:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800499c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80049a0:	2275      	movs	r2, #117	@ 0x75
 80049a2:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 80049a4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80049a8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80049ac:	2202      	movs	r2, #2
 80049ae:	709a      	strb	r2, [r3, #2]
			responseData[3] = virtualIndex >> 8; // high byte
 80049b0:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 80049b4:	0a1b      	lsrs	r3, r3, #8
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	b2da      	uxtb	r2, r3
 80049ba:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80049be:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80049c2:	70da      	strb	r2, [r3, #3]
			responseData[4] = virtualIndex & 0x00FF; // low byte
 80049c4:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 80049c8:	b2da      	uxtb	r2, r3
 80049ca:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80049ce:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80049d2:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80049d4:	2305      	movs	r3, #5
 80049d6:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e

			modbus_send_response(responseData, responseLen);
 80049da:	f8b7 219e 	ldrh.w	r2, [r7, #414]	@ 0x19e
 80049de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80049e2:	4611      	mov	r1, r2
 80049e4:	4618      	mov	r0, r3
 80049e6:	f7ff fb53 	bl	8004090 <modbus_send_response>
 80049ea:	e008      	b.n	80049fe <modbus_vendor_handle_frame+0x8aa>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 80049ec:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 80049f0:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 80049f4:	2201      	movs	r2, #1
 80049f6:	4618      	mov	r0, r3
 80049f8:	f7ff fb74 	bl	80040e4 <modbus_send_exception>
			break;
 80049fc:	bf00      	nop
		}
	}
}
 80049fe:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	08013c50 	.word	0x08013c50

08004a0c <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8004a10:	4b07      	ldr	r3, [pc, #28]	@ (8004a30 <RS485_SetTransmitMode+0x24>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a07      	ldr	r2, [pc, #28]	@ (8004a34 <RS485_SetTransmitMode+0x28>)
 8004a16:	8811      	ldrh	r1, [r2, #0]
 8004a18:	2201      	movs	r2, #1
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f002 ff50 	bl	80078c0 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8004a20:	2201      	movs	r2, #1
 8004a22:	2140      	movs	r1, #64	@ 0x40
 8004a24:	4804      	ldr	r0, [pc, #16]	@ (8004a38 <RS485_SetTransmitMode+0x2c>)
 8004a26:	f002 ff4b 	bl	80078c0 <HAL_GPIO_WritePin>
#endif
}
 8004a2a:	bf00      	nop
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	2000116c 	.word	0x2000116c
 8004a34:	20001170 	.word	0x20001170
 8004a38:	48000800 	.word	0x48000800

08004a3c <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8004a40:	4b07      	ldr	r3, [pc, #28]	@ (8004a60 <RS485_SetReceiveMode+0x24>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a07      	ldr	r2, [pc, #28]	@ (8004a64 <RS485_SetReceiveMode+0x28>)
 8004a46:	8811      	ldrh	r1, [r2, #0]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f002 ff38 	bl	80078c0 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8004a50:	2200      	movs	r2, #0
 8004a52:	2140      	movs	r1, #64	@ 0x40
 8004a54:	4804      	ldr	r0, [pc, #16]	@ (8004a68 <RS485_SetReceiveMode+0x2c>)
 8004a56:	f002 ff33 	bl	80078c0 <HAL_GPIO_WritePin>
#endif
}
 8004a5a:	bf00      	nop
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	2000116c 	.word	0x2000116c
 8004a64:	20001170 	.word	0x20001170
 8004a68:	48000800 	.word	0x48000800

08004a6c <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b082      	sub	sp, #8
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	460b      	mov	r3, r1
 8004a76:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8004a78:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8004a7c:	2100      	movs	r1, #0
 8004a7e:	4810      	ldr	r0, [pc, #64]	@ (8004ac0 <RS485_Setup+0x54>)
 8004a80:	f00c ff93 	bl	80119aa <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8004a84:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8004a88:	2100      	movs	r1, #0
 8004a8a:	480e      	ldr	r0, [pc, #56]	@ (8004ac4 <RS485_Setup+0x58>)
 8004a8c:	f00c ff8d 	bl	80119aa <memset>
	rs485_tx_frame_head = 0;
 8004a90:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac8 <RS485_Setup+0x5c>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8004a96:	4b0d      	ldr	r3, [pc, #52]	@ (8004acc <RS485_Setup+0x60>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8004a9c:	4a0c      	ldr	r2, [pc, #48]	@ (8004ad0 <RS485_Setup+0x64>)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8004aa2:	4a0c      	ldr	r2, [pc, #48]	@ (8004ad4 <RS485_Setup+0x68>)
 8004aa4:	887b      	ldrh	r3, [r7, #2]
 8004aa6:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8004aa8:	f7ff ffc8 	bl	8004a3c <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8004aac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ab0:	4909      	ldr	r1, [pc, #36]	@ (8004ad8 <RS485_Setup+0x6c>)
 8004ab2:	480a      	ldr	r0, [pc, #40]	@ (8004adc <RS485_Setup+0x70>)
 8004ab4:	f008 f857 	bl	800cb66 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8004ab8:	bf00      	nop
 8004aba:	3708      	adds	r7, #8
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	20001274 	.word	0x20001274
 8004ac4:	20001a84 	.word	0x20001a84
 8004ac8:	20002296 	.word	0x20002296
 8004acc:	20002297 	.word	0x20002297
 8004ad0:	2000116c 	.word	0x2000116c
 8004ad4:	20001170 	.word	0x20001170
 8004ad8:	20001174 	.word	0x20001174
 8004adc:	20001010 	.word	0x20001010

08004ae0 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	460b      	mov	r3, r1
 8004aea:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8004aec:	887b      	ldrh	r3, [r7, #2]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d03a      	beq.n	8004b68 <RS485_Transmit+0x88>
 8004af2:	887b      	ldrh	r3, [r7, #2]
 8004af4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004af8:	d836      	bhi.n	8004b68 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8004afa:	4b1d      	ldr	r3, [pc, #116]	@ (8004b70 <RS485_Transmit+0x90>)
 8004afc:	781b      	ldrb	r3, [r3, #0]
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	3301      	adds	r3, #1
 8004b02:	425a      	negs	r2, r3
 8004b04:	f003 0307 	and.w	r3, r3, #7
 8004b08:	f002 0207 	and.w	r2, r2, #7
 8004b0c:	bf58      	it	pl
 8004b0e:	4253      	negpl	r3, r2
 8004b10:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8004b12:	4b18      	ldr	r3, [pc, #96]	@ (8004b74 <RS485_Transmit+0x94>)
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	7bfa      	ldrb	r2, [r7, #15]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d020      	beq.n	8004b60 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8004b1e:	4b14      	ldr	r3, [pc, #80]	@ (8004b70 <RS485_Transmit+0x90>)
 8004b20:	781b      	ldrb	r3, [r3, #0]
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	461a      	mov	r2, r3
 8004b26:	4613      	mov	r3, r2
 8004b28:	01db      	lsls	r3, r3, #7
 8004b2a:	4413      	add	r3, r2
 8004b2c:	005b      	lsls	r3, r3, #1
 8004b2e:	4a12      	ldr	r2, [pc, #72]	@ (8004b78 <RS485_Transmit+0x98>)
 8004b30:	4413      	add	r3, r2
 8004b32:	887a      	ldrh	r2, [r7, #2]
 8004b34:	6879      	ldr	r1, [r7, #4]
 8004b36:	4618      	mov	r0, r3
 8004b38:	f00c ffb7 	bl	8011aaa <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8004b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b70 <RS485_Transmit+0x90>)
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	4619      	mov	r1, r3
 8004b44:	4a0c      	ldr	r2, [pc, #48]	@ (8004b78 <RS485_Transmit+0x98>)
 8004b46:	460b      	mov	r3, r1
 8004b48:	01db      	lsls	r3, r3, #7
 8004b4a:	440b      	add	r3, r1
 8004b4c:	005b      	lsls	r3, r3, #1
 8004b4e:	4413      	add	r3, r2
 8004b50:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004b54:	887a      	ldrh	r2, [r7, #2]
 8004b56:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8004b58:	4a05      	ldr	r2, [pc, #20]	@ (8004b70 <RS485_Transmit+0x90>)
 8004b5a:	7bfb      	ldrb	r3, [r7, #15]
 8004b5c:	7013      	strb	r3, [r2, #0]
 8004b5e:	e004      	b.n	8004b6a <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8004b60:	4806      	ldr	r0, [pc, #24]	@ (8004b7c <RS485_Transmit+0x9c>)
 8004b62:	f7fe fc6b 	bl	800343c <usb_serial_println>
 8004b66:	e000      	b.n	8004b6a <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8004b68:	bf00      	nop
    }
}
 8004b6a:	3710      	adds	r7, #16
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	20002296 	.word	0x20002296
 8004b74:	20002297 	.word	0x20002297
 8004b78:	20001a84 	.word	0x20001a84
 8004b7c:	08013c54 	.word	0x08013c54

08004b80 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	460b      	mov	r3, r1
 8004b8a:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a26      	ldr	r2, [pc, #152]	@ (8004c2c <HAL_UARTEx_RxEventCallback+0xac>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d145      	bne.n	8004c22 <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8004b96:	4b26      	ldr	r3, [pc, #152]	@ (8004c30 <HAL_UARTEx_RxEventCallback+0xb0>)
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	3301      	adds	r3, #1
 8004b9e:	425a      	negs	r2, r3
 8004ba0:	f003 0307 	and.w	r3, r3, #7
 8004ba4:	f002 0207 	and.w	r2, r2, #7
 8004ba8:	bf58      	it	pl
 8004baa:	4253      	negpl	r3, r2
 8004bac:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8004bae:	4b21      	ldr	r3, [pc, #132]	@ (8004c34 <HAL_UARTEx_RxEventCallback+0xb4>)
 8004bb0:	781b      	ldrb	r3, [r3, #0]
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	7bfa      	ldrb	r2, [r7, #15]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d024      	beq.n	8004c04 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8004bba:	887b      	ldrh	r3, [r7, #2]
 8004bbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bc0:	d823      	bhi.n	8004c0a <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8004bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8004c30 <HAL_UARTEx_RxEventCallback+0xb0>)
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	461a      	mov	r2, r3
 8004bca:	4613      	mov	r3, r2
 8004bcc:	01db      	lsls	r3, r3, #7
 8004bce:	4413      	add	r3, r2
 8004bd0:	005b      	lsls	r3, r3, #1
 8004bd2:	4a19      	ldr	r2, [pc, #100]	@ (8004c38 <HAL_UARTEx_RxEventCallback+0xb8>)
 8004bd4:	4413      	add	r3, r2
 8004bd6:	887a      	ldrh	r2, [r7, #2]
 8004bd8:	4918      	ldr	r1, [pc, #96]	@ (8004c3c <HAL_UARTEx_RxEventCallback+0xbc>)
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f00c ff65 	bl	8011aaa <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8004be0:	4b13      	ldr	r3, [pc, #76]	@ (8004c30 <HAL_UARTEx_RxEventCallback+0xb0>)
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	4619      	mov	r1, r3
 8004be8:	4a13      	ldr	r2, [pc, #76]	@ (8004c38 <HAL_UARTEx_RxEventCallback+0xb8>)
 8004bea:	460b      	mov	r3, r1
 8004bec:	01db      	lsls	r3, r3, #7
 8004bee:	440b      	add	r3, r1
 8004bf0:	005b      	lsls	r3, r3, #1
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004bf8:	887a      	ldrh	r2, [r7, #2]
 8004bfa:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8004bfc:	4a0c      	ldr	r2, [pc, #48]	@ (8004c30 <HAL_UARTEx_RxEventCallback+0xb0>)
 8004bfe:	7bfb      	ldrb	r3, [r7, #15]
 8004c00:	7013      	strb	r3, [r2, #0]
 8004c02:	e002      	b.n	8004c0a <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8004c04:	480e      	ldr	r0, [pc, #56]	@ (8004c40 <HAL_UARTEx_RxEventCallback+0xc0>)
 8004c06:	f7fe fc19 	bl	800343c <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8004c0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c0e:	490b      	ldr	r1, [pc, #44]	@ (8004c3c <HAL_UARTEx_RxEventCallback+0xbc>)
 8004c10:	480c      	ldr	r0, [pc, #48]	@ (8004c44 <HAL_UARTEx_RxEventCallback+0xc4>)
 8004c12:	f007 ffa8 	bl	800cb66 <HAL_UARTEx_ReceiveToIdle_DMA>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d002      	beq.n	8004c22 <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8004c1c:	480a      	ldr	r0, [pc, #40]	@ (8004c48 <HAL_UARTEx_RxEventCallback+0xc8>)
 8004c1e:	f7fe fc0d 	bl	800343c <usb_serial_println>
		}
	}
}
 8004c22:	bf00      	nop
 8004c24:	3710      	adds	r7, #16
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	40013800 	.word	0x40013800
 8004c30:	20002294 	.word	0x20002294
 8004c34:	20002295 	.word	0x20002295
 8004c38:	20001274 	.word	0x20001274
 8004c3c:	20001174 	.word	0x20001174
 8004c40:	08013c68 	.word	0x08013c68
 8004c44:	20001010 	.word	0x20001010
 8004c48:	08013c7c 	.word	0x08013c7c

08004c4c <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8004c50:	4b0a      	ldr	r3, [pc, #40]	@ (8004c7c <RS485_TCCallback+0x30>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8004c56:	f7ff fef1 	bl	8004a3c <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004c5a:	4b09      	ldr	r3, [pc, #36]	@ (8004c80 <RS485_TCCallback+0x34>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	4b07      	ldr	r3, [pc, #28]	@ (8004c80 <RS485_TCCallback+0x34>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c68:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8004c6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c6e:	4905      	ldr	r1, [pc, #20]	@ (8004c84 <RS485_TCCallback+0x38>)
 8004c70:	4803      	ldr	r0, [pc, #12]	@ (8004c80 <RS485_TCCallback+0x34>)
 8004c72:	f007 ff78 	bl	800cb66 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8004c76:	bf00      	nop
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop
 8004c7c:	20002298 	.word	0x20002298
 8004c80:	20001010 	.word	0x20001010
 8004c84:	20001174 	.word	0x20001174

08004c88 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b082      	sub	sp, #8
 8004c8c:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8004c8e:	e02b      	b.n	8004ce8 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8004c90:	4b1c      	ldr	r3, [pc, #112]	@ (8004d04 <RS485_ProcessPendingFrames+0x7c>)
 8004c92:	781b      	ldrb	r3, [r3, #0]
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	461a      	mov	r2, r3
 8004c98:	4613      	mov	r3, r2
 8004c9a:	01db      	lsls	r3, r3, #7
 8004c9c:	4413      	add	r3, r2
 8004c9e:	005b      	lsls	r3, r3, #1
 8004ca0:	4a19      	ldr	r2, [pc, #100]	@ (8004d08 <RS485_ProcessPendingFrames+0x80>)
 8004ca2:	4413      	add	r3, r2
 8004ca4:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8004ca6:	4b17      	ldr	r3, [pc, #92]	@ (8004d04 <RS485_ProcessPendingFrames+0x7c>)
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	4619      	mov	r1, r3
 8004cae:	4a16      	ldr	r2, [pc, #88]	@ (8004d08 <RS485_ProcessPendingFrames+0x80>)
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	01db      	lsls	r3, r3, #7
 8004cb4:	440b      	add	r3, r1
 8004cb6:	005b      	lsls	r3, r3, #1
 8004cb8:	4413      	add	r3, r2
 8004cba:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004cbe:	881b      	ldrh	r3, [r3, #0]
 8004cc0:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8004cc2:	887b      	ldrh	r3, [r7, #2]
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7fe fbde 	bl	8003488 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8004ccc:	4b0d      	ldr	r3, [pc, #52]	@ (8004d04 <RS485_ProcessPendingFrames+0x7c>)
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	425a      	negs	r2, r3
 8004cd6:	f003 0307 	and.w	r3, r3, #7
 8004cda:	f002 0207 	and.w	r2, r2, #7
 8004cde:	bf58      	it	pl
 8004ce0:	4253      	negpl	r3, r2
 8004ce2:	b2da      	uxtb	r2, r3
 8004ce4:	4b07      	ldr	r3, [pc, #28]	@ (8004d04 <RS485_ProcessPendingFrames+0x7c>)
 8004ce6:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8004ce8:	4b06      	ldr	r3, [pc, #24]	@ (8004d04 <RS485_ProcessPendingFrames+0x7c>)
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	b2da      	uxtb	r2, r3
 8004cee:	4b07      	ldr	r3, [pc, #28]	@ (8004d0c <RS485_ProcessPendingFrames+0x84>)
 8004cf0:	781b      	ldrb	r3, [r3, #0]
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d1cb      	bne.n	8004c90 <RS485_ProcessPendingFrames+0x8>
	}
}
 8004cf8:	bf00      	nop
 8004cfa:	bf00      	nop
 8004cfc:	3708      	adds	r7, #8
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop
 8004d04:	20002295 	.word	0x20002295
 8004d08:	20001274 	.word	0x20001274
 8004d0c:	20002294 	.word	0x20002294

08004d10 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8004d16:	4b36      	ldr	r3, [pc, #216]	@ (8004df0 <RS485_TransmitPendingFrames+0xe0>)
 8004d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d1c:	2b20      	cmp	r3, #32
 8004d1e:	d163      	bne.n	8004de8 <RS485_TransmitPendingFrames+0xd8>
 8004d20:	4b34      	ldr	r3, [pc, #208]	@ (8004df4 <RS485_TransmitPendingFrames+0xe4>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d05f      	beq.n	8004de8 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8004d28:	4b33      	ldr	r3, [pc, #204]	@ (8004df8 <RS485_TransmitPendingFrames+0xe8>)
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	b2da      	uxtb	r2, r3
 8004d2e:	4b33      	ldr	r3, [pc, #204]	@ (8004dfc <RS485_TransmitPendingFrames+0xec>)
 8004d30:	781b      	ldrb	r3, [r3, #0]
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d057      	beq.n	8004de8 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8004d38:	4b2e      	ldr	r3, [pc, #184]	@ (8004df4 <RS485_TransmitPendingFrames+0xe4>)
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8004d3e:	4b2e      	ldr	r3, [pc, #184]	@ (8004df8 <RS485_TransmitPendingFrames+0xe8>)
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	461a      	mov	r2, r3
 8004d46:	4613      	mov	r3, r2
 8004d48:	01db      	lsls	r3, r3, #7
 8004d4a:	4413      	add	r3, r2
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	4a2c      	ldr	r2, [pc, #176]	@ (8004e00 <RS485_TransmitPendingFrames+0xf0>)
 8004d50:	4413      	add	r3, r2
 8004d52:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8004d54:	4b28      	ldr	r3, [pc, #160]	@ (8004df8 <RS485_TransmitPendingFrames+0xe8>)
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	4a28      	ldr	r2, [pc, #160]	@ (8004e00 <RS485_TransmitPendingFrames+0xf0>)
 8004d5e:	460b      	mov	r3, r1
 8004d60:	01db      	lsls	r3, r3, #7
 8004d62:	440b      	add	r3, r1
 8004d64:	005b      	lsls	r3, r3, #1
 8004d66:	4413      	add	r3, r2
 8004d68:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004d6c:	881b      	ldrh	r3, [r3, #0]
 8004d6e:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8004d70:	f7ff fe4c 	bl	8004a0c <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004d74:	4b1e      	ldr	r3, [pc, #120]	@ (8004df0 <RS485_TransmitPendingFrames+0xe0>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	4b1d      	ldr	r3, [pc, #116]	@ (8004df0 <RS485_TransmitPendingFrames+0xe0>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d82:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8004d84:	887b      	ldrh	r3, [r7, #2]
 8004d86:	461a      	mov	r2, r3
 8004d88:	6879      	ldr	r1, [r7, #4]
 8004d8a:	4819      	ldr	r0, [pc, #100]	@ (8004df0 <RS485_TransmitPendingFrames+0xe0>)
 8004d8c:	f006 face 	bl	800b32c <HAL_UART_Transmit_DMA>
 8004d90:	4603      	mov	r3, r0
 8004d92:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8004d94:	4b16      	ldr	r3, [pc, #88]	@ (8004df0 <RS485_TransmitPendingFrames+0xe0>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	4b15      	ldr	r3, [pc, #84]	@ (8004df0 <RS485_TransmitPendingFrames+0xe0>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004da2:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8004da4:	787b      	ldrb	r3, [r7, #1]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d010      	beq.n	8004dcc <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8004daa:	f7ff fe47 	bl	8004a3c <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004dae:	4b10      	ldr	r3, [pc, #64]	@ (8004df0 <RS485_TransmitPendingFrames+0xe0>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	4b0e      	ldr	r3, [pc, #56]	@ (8004df0 <RS485_TransmitPendingFrames+0xe0>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dbc:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8004dbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004dc2:	4910      	ldr	r1, [pc, #64]	@ (8004e04 <RS485_TransmitPendingFrames+0xf4>)
 8004dc4:	480a      	ldr	r0, [pc, #40]	@ (8004df0 <RS485_TransmitPendingFrames+0xe0>)
 8004dc6:	f007 fece 	bl	800cb66 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8004dca:	e00d      	b.n	8004de8 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8004dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8004df8 <RS485_TransmitPendingFrames+0xe8>)
 8004dce:	781b      	ldrb	r3, [r3, #0]
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	425a      	negs	r2, r3
 8004dd6:	f003 0307 	and.w	r3, r3, #7
 8004dda:	f002 0207 	and.w	r2, r2, #7
 8004dde:	bf58      	it	pl
 8004de0:	4253      	negpl	r3, r2
 8004de2:	b2da      	uxtb	r2, r3
 8004de4:	4b04      	ldr	r3, [pc, #16]	@ (8004df8 <RS485_TransmitPendingFrames+0xe8>)
 8004de6:	701a      	strb	r2, [r3, #0]
}
 8004de8:	bf00      	nop
 8004dea:	3708      	adds	r7, #8
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	20001010 	.word	0x20001010
 8004df4:	20002298 	.word	0x20002298
 8004df8:	20002297 	.word	0x20002297
 8004dfc:	20002296 	.word	0x20002296
 8004e00:	20001a84 	.word	0x20001a84
 8004e04:	20001174 	.word	0x20001174

08004e08 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b082      	sub	sp, #8
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a07      	ldr	r2, [pc, #28]	@ (8004e34 <HAL_UART_ErrorCallback+0x2c>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d108      	bne.n	8004e2c <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8004e1a:	4807      	ldr	r0, [pc, #28]	@ (8004e38 <HAL_UART_ErrorCallback+0x30>)
 8004e1c:	f7fe fb0e 	bl	800343c <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8004e20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004e24:	4905      	ldr	r1, [pc, #20]	@ (8004e3c <HAL_UART_ErrorCallback+0x34>)
 8004e26:	4806      	ldr	r0, [pc, #24]	@ (8004e40 <HAL_UART_ErrorCallback+0x38>)
 8004e28:	f007 fe9d 	bl	800cb66 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8004e2c:	bf00      	nop
 8004e2e:	3708      	adds	r7, #8
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	40013800 	.word	0x40013800
 8004e38:	08013c9c 	.word	0x08013c9c
 8004e3c:	20001174 	.word	0x20001174
 8004e40:	20001010 	.word	0x20001010

08004e44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004e44:	480d      	ldr	r0, [pc, #52]	@ (8004e7c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004e46:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004e48:	f7fe fad4 	bl	80033f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004e4c:	480c      	ldr	r0, [pc, #48]	@ (8004e80 <LoopForever+0x6>)
  ldr r1, =_edata
 8004e4e:	490d      	ldr	r1, [pc, #52]	@ (8004e84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004e50:	4a0d      	ldr	r2, [pc, #52]	@ (8004e88 <LoopForever+0xe>)
  movs r3, #0
 8004e52:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004e54:	e002      	b.n	8004e5c <LoopCopyDataInit>

08004e56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e5a:	3304      	adds	r3, #4

08004e5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e60:	d3f9      	bcc.n	8004e56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e62:	4a0a      	ldr	r2, [pc, #40]	@ (8004e8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004e64:	4c0a      	ldr	r4, [pc, #40]	@ (8004e90 <LoopForever+0x16>)
  movs r3, #0
 8004e66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e68:	e001      	b.n	8004e6e <LoopFillZerobss>

08004e6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e6c:	3204      	adds	r2, #4

08004e6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e70:	d3fb      	bcc.n	8004e6a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8004e72:	f00c fdf3 	bl	8011a5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004e76:	f7fd fb19 	bl	80024ac <main>

08004e7a <LoopForever>:

LoopForever:
    b LoopForever
 8004e7a:	e7fe      	b.n	8004e7a <LoopForever>
  ldr   r0, =_estack
 8004e7c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004e80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e84:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8004e88:	08015bac 	.word	0x08015bac
  ldr r2, =_sbss
 8004e8c:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8004e90:	200035cc 	.word	0x200035cc

08004e94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004e94:	e7fe      	b.n	8004e94 <ADC1_2_IRQHandler>

08004e96 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	b082      	sub	sp, #8
 8004e9a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ea0:	2003      	movs	r0, #3
 8004ea2:	f001 fd8b 	bl	80069bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004ea6:	200f      	movs	r0, #15
 8004ea8:	f000 f80e 	bl	8004ec8 <HAL_InitTick>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d002      	beq.n	8004eb8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	71fb      	strb	r3, [r7, #7]
 8004eb6:	e001      	b.n	8004ebc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004eb8:	f7fd ff08 	bl	8002ccc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004ebc:	79fb      	ldrb	r3, [r7, #7]

}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3708      	adds	r7, #8
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
	...

08004ec8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004ed4:	4b16      	ldr	r3, [pc, #88]	@ (8004f30 <HAL_InitTick+0x68>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d022      	beq.n	8004f22 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004edc:	4b15      	ldr	r3, [pc, #84]	@ (8004f34 <HAL_InitTick+0x6c>)
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	4b13      	ldr	r3, [pc, #76]	@ (8004f30 <HAL_InitTick+0x68>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004ee8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f001 fd96 	bl	8006a22 <HAL_SYSTICK_Config>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d10f      	bne.n	8004f1c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b0f      	cmp	r3, #15
 8004f00:	d809      	bhi.n	8004f16 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f02:	2200      	movs	r2, #0
 8004f04:	6879      	ldr	r1, [r7, #4]
 8004f06:	f04f 30ff 	mov.w	r0, #4294967295
 8004f0a:	f001 fd62 	bl	80069d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004f0e:	4a0a      	ldr	r2, [pc, #40]	@ (8004f38 <HAL_InitTick+0x70>)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6013      	str	r3, [r2, #0]
 8004f14:	e007      	b.n	8004f26 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	73fb      	strb	r3, [r7, #15]
 8004f1a:	e004      	b.n	8004f26 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	73fb      	strb	r3, [r7, #15]
 8004f20:	e001      	b.n	8004f26 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004f26:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3710      	adds	r7, #16
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	2000000c 	.word	0x2000000c
 8004f34:	20000004 	.word	0x20000004
 8004f38:	20000008 	.word	0x20000008

08004f3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f40:	4b05      	ldr	r3, [pc, #20]	@ (8004f58 <HAL_IncTick+0x1c>)
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	4b05      	ldr	r3, [pc, #20]	@ (8004f5c <HAL_IncTick+0x20>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4413      	add	r3, r2
 8004f4a:	4a03      	ldr	r2, [pc, #12]	@ (8004f58 <HAL_IncTick+0x1c>)
 8004f4c:	6013      	str	r3, [r2, #0]
}
 8004f4e:	bf00      	nop
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr
 8004f58:	2000229c 	.word	0x2000229c
 8004f5c:	2000000c 	.word	0x2000000c

08004f60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f60:	b480      	push	{r7}
 8004f62:	af00      	add	r7, sp, #0
  return uwTick;
 8004f64:	4b03      	ldr	r3, [pc, #12]	@ (8004f74 <HAL_GetTick+0x14>)
 8004f66:	681b      	ldr	r3, [r3, #0]
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	2000229c 	.word	0x2000229c

08004f78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f80:	f7ff ffee 	bl	8004f60 <HAL_GetTick>
 8004f84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f90:	d004      	beq.n	8004f9c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f92:	4b09      	ldr	r3, [pc, #36]	@ (8004fb8 <HAL_Delay+0x40>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68fa      	ldr	r2, [r7, #12]
 8004f98:	4413      	add	r3, r2
 8004f9a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004f9c:	bf00      	nop
 8004f9e:	f7ff ffdf 	bl	8004f60 <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d8f7      	bhi.n	8004f9e <HAL_Delay+0x26>
  {
  }
}
 8004fae:	bf00      	nop
 8004fb0:	bf00      	nop
 8004fb2:	3710      	adds	r7, #16
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	2000000c 	.word	0x2000000c

08004fbc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
 8004fc4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	609a      	str	r2, [r3, #8]
}
 8004fd6:	bf00      	nop
 8004fd8:	370c      	adds	r7, #12
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr

08004fe2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004fe2:	b480      	push	{r7}
 8004fe4:	b083      	sub	sp, #12
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
 8004fea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	431a      	orrs	r2, r3
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	609a      	str	r2, [r3, #8]
}
 8004ffc:	bf00      	nop
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr

08005008 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005018:	4618      	mov	r0, r3
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005024:	b480      	push	{r7}
 8005026:	b087      	sub	sp, #28
 8005028:	af00      	add	r7, sp, #0
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
 8005030:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	3360      	adds	r3, #96	@ 0x60
 8005036:	461a      	mov	r2, r3
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	4413      	add	r3, r2
 800503e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	4b08      	ldr	r3, [pc, #32]	@ (8005068 <LL_ADC_SetOffset+0x44>)
 8005046:	4013      	ands	r3, r2
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800504e:	683a      	ldr	r2, [r7, #0]
 8005050:	430a      	orrs	r2, r1
 8005052:	4313      	orrs	r3, r2
 8005054:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800505c:	bf00      	nop
 800505e:	371c      	adds	r7, #28
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr
 8005068:	03fff000 	.word	0x03fff000

0800506c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	3360      	adds	r3, #96	@ 0x60
 800507a:	461a      	mov	r2, r3
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	4413      	add	r3, r2
 8005082:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800508c:	4618      	mov	r0, r3
 800508e:	3714      	adds	r7, #20
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	3360      	adds	r3, #96	@ 0x60
 80050a8:	461a      	mov	r2, r3
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	4413      	add	r3, r2
 80050b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	431a      	orrs	r2, r3
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80050c2:	bf00      	nop
 80050c4:	371c      	adds	r7, #28
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr

080050ce <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80050ce:	b480      	push	{r7}
 80050d0:	b087      	sub	sp, #28
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	60f8      	str	r0, [r7, #12]
 80050d6:	60b9      	str	r1, [r7, #8]
 80050d8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	3360      	adds	r3, #96	@ 0x60
 80050de:	461a      	mov	r2, r3
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	4413      	add	r3, r2
 80050e6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	431a      	orrs	r2, r3
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80050f8:	bf00      	nop
 80050fa:	371c      	adds	r7, #28
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005104:	b480      	push	{r7}
 8005106:	b087      	sub	sp, #28
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	3360      	adds	r3, #96	@ 0x60
 8005114:	461a      	mov	r2, r3
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	4413      	add	r3, r2
 800511c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	431a      	orrs	r2, r3
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800512e:	bf00      	nop
 8005130:	371c      	adds	r7, #28
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr

0800513a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800513a:	b480      	push	{r7}
 800513c:	b083      	sub	sp, #12
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
 8005142:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	695b      	ldr	r3, [r3, #20]
 8005148:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	615a      	str	r2, [r3, #20]
}
 8005154:	bf00      	nop
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005170:	2b00      	cmp	r3, #0
 8005172:	d101      	bne.n	8005178 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005174:	2301      	movs	r3, #1
 8005176:	e000      	b.n	800517a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	370c      	adds	r7, #12
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr

08005186 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005186:	b480      	push	{r7}
 8005188:	b087      	sub	sp, #28
 800518a:	af00      	add	r7, sp, #0
 800518c:	60f8      	str	r0, [r7, #12]
 800518e:	60b9      	str	r1, [r7, #8]
 8005190:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	3330      	adds	r3, #48	@ 0x30
 8005196:	461a      	mov	r2, r3
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	0a1b      	lsrs	r3, r3, #8
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	f003 030c 	and.w	r3, r3, #12
 80051a2:	4413      	add	r3, r2
 80051a4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	f003 031f 	and.w	r3, r3, #31
 80051b0:	211f      	movs	r1, #31
 80051b2:	fa01 f303 	lsl.w	r3, r1, r3
 80051b6:	43db      	mvns	r3, r3
 80051b8:	401a      	ands	r2, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	0e9b      	lsrs	r3, r3, #26
 80051be:	f003 011f 	and.w	r1, r3, #31
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	f003 031f 	and.w	r3, r3, #31
 80051c8:	fa01 f303 	lsl.w	r3, r1, r3
 80051cc:	431a      	orrs	r2, r3
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80051d2:	bf00      	nop
 80051d4:	371c      	adds	r7, #28
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr

080051de <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80051de:	b480      	push	{r7}
 80051e0:	b087      	sub	sp, #28
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	60f8      	str	r0, [r7, #12]
 80051e6:	60b9      	str	r1, [r7, #8]
 80051e8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	3314      	adds	r3, #20
 80051ee:	461a      	mov	r2, r3
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	0e5b      	lsrs	r3, r3, #25
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	f003 0304 	and.w	r3, r3, #4
 80051fa:	4413      	add	r3, r2
 80051fc:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	0d1b      	lsrs	r3, r3, #20
 8005206:	f003 031f 	and.w	r3, r3, #31
 800520a:	2107      	movs	r1, #7
 800520c:	fa01 f303 	lsl.w	r3, r1, r3
 8005210:	43db      	mvns	r3, r3
 8005212:	401a      	ands	r2, r3
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	0d1b      	lsrs	r3, r3, #20
 8005218:	f003 031f 	and.w	r3, r3, #31
 800521c:	6879      	ldr	r1, [r7, #4]
 800521e:	fa01 f303 	lsl.w	r3, r1, r3
 8005222:	431a      	orrs	r2, r3
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005228:	bf00      	nop
 800522a:	371c      	adds	r7, #28
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800524c:	43db      	mvns	r3, r3
 800524e:	401a      	ands	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f003 0318 	and.w	r3, r3, #24
 8005256:	4908      	ldr	r1, [pc, #32]	@ (8005278 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005258:	40d9      	lsrs	r1, r3
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	400b      	ands	r3, r1
 800525e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005262:	431a      	orrs	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800526a:	bf00      	nop
 800526c:	3714      	adds	r7, #20
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	0007ffff 	.word	0x0007ffff

0800527c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f003 031f 	and.w	r3, r3, #31
}
 800528c:	4618      	mov	r0, r3
 800528e:	370c      	adds	r7, #12
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005298:	b480      	push	{r7}
 800529a:	b083      	sub	sp, #12
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80052c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	6093      	str	r3, [r2, #8]
}
 80052cc:	bf00      	nop
 80052ce:	370c      	adds	r7, #12
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052ec:	d101      	bne.n	80052f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80052ee:	2301      	movs	r3, #1
 80052f0:	e000      	b.n	80052f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80052f2:	2300      	movs	r3, #0
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005310:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005314:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005338:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800533c:	d101      	bne.n	8005342 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800533e:	2301      	movs	r3, #1
 8005340:	e000      	b.n	8005344 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005342:	2300      	movs	r3, #0
}
 8005344:	4618      	mov	r0, r3
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005360:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005364:	f043 0201 	orr.w	r2, r3, #1
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005378:	b480      	push	{r7}
 800537a:	b083      	sub	sp, #12
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005388:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800538c:	f043 0202 	orr.w	r2, r3, #2
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005394:	bf00      	nop
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f003 0301 	and.w	r3, r3, #1
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d101      	bne.n	80053b8 <LL_ADC_IsEnabled+0x18>
 80053b4:	2301      	movs	r3, #1
 80053b6:	e000      	b.n	80053ba <LL_ADC_IsEnabled+0x1a>
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	370c      	adds	r7, #12
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr

080053c6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80053c6:	b480      	push	{r7}
 80053c8:	b083      	sub	sp, #12
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f003 0302 	and.w	r3, r3, #2
 80053d6:	2b02      	cmp	r3, #2
 80053d8:	d101      	bne.n	80053de <LL_ADC_IsDisableOngoing+0x18>
 80053da:	2301      	movs	r3, #1
 80053dc:	e000      	b.n	80053e0 <LL_ADC_IsDisableOngoing+0x1a>
 80053de:	2300      	movs	r3, #0
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80053fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005400:	f043 0204 	orr.w	r2, r3, #4
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005424:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005428:	f043 0210 	orr.w	r2, r3, #16
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8005430:	bf00      	nop
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr

0800543c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	f003 0304 	and.w	r3, r3, #4
 800544c:	2b04      	cmp	r3, #4
 800544e:	d101      	bne.n	8005454 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005450:	2301      	movs	r3, #1
 8005452:	e000      	b.n	8005456 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	370c      	adds	r7, #12
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr

08005462 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8005462:	b480      	push	{r7}
 8005464:	b083      	sub	sp, #12
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005472:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005476:	f043 0220 	orr.w	r2, r3, #32
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800547e:	bf00      	nop
 8005480:	370c      	adds	r7, #12
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr

0800548a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800548a:	b480      	push	{r7}
 800548c:	b083      	sub	sp, #12
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f003 0308 	and.w	r3, r3, #8
 800549a:	2b08      	cmp	r3, #8
 800549c:	d101      	bne.n	80054a2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800549e:	2301      	movs	r3, #1
 80054a0:	e000      	b.n	80054a4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80054b0:	b590      	push	{r4, r7, lr}
 80054b2:	b089      	sub	sp, #36	@ 0x24
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054b8:	2300      	movs	r3, #0
 80054ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80054bc:	2300      	movs	r3, #0
 80054be:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e167      	b.n	800579a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d109      	bne.n	80054ec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f7fd fc1b 	bl	8002d14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4618      	mov	r0, r3
 80054f2:	f7ff fef1 	bl	80052d8 <LL_ADC_IsDeepPowerDownEnabled>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d004      	beq.n	8005506 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4618      	mov	r0, r3
 8005502:	f7ff fed7 	bl	80052b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4618      	mov	r0, r3
 800550c:	f7ff ff0c 	bl	8005328 <LL_ADC_IsInternalRegulatorEnabled>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d115      	bne.n	8005542 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4618      	mov	r0, r3
 800551c:	f7ff fef0 	bl	8005300 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005520:	4ba0      	ldr	r3, [pc, #640]	@ (80057a4 <HAL_ADC_Init+0x2f4>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	099b      	lsrs	r3, r3, #6
 8005526:	4aa0      	ldr	r2, [pc, #640]	@ (80057a8 <HAL_ADC_Init+0x2f8>)
 8005528:	fba2 2303 	umull	r2, r3, r2, r3
 800552c:	099b      	lsrs	r3, r3, #6
 800552e:	3301      	adds	r3, #1
 8005530:	005b      	lsls	r3, r3, #1
 8005532:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005534:	e002      	b.n	800553c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	3b01      	subs	r3, #1
 800553a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d1f9      	bne.n	8005536 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4618      	mov	r0, r3
 8005548:	f7ff feee 	bl	8005328 <LL_ADC_IsInternalRegulatorEnabled>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d10d      	bne.n	800556e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005556:	f043 0210 	orr.w	r2, r3, #16
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005562:	f043 0201 	orr.w	r2, r3, #1
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4618      	mov	r0, r3
 8005574:	f7ff ff62 	bl	800543c <LL_ADC_REG_IsConversionOngoing>
 8005578:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800557e:	f003 0310 	and.w	r3, r3, #16
 8005582:	2b00      	cmp	r3, #0
 8005584:	f040 8100 	bne.w	8005788 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	2b00      	cmp	r3, #0
 800558c:	f040 80fc 	bne.w	8005788 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005594:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005598:	f043 0202 	orr.w	r2, r3, #2
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7ff fefb 	bl	80053a0 <LL_ADC_IsEnabled>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d111      	bne.n	80055d4 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80055b0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80055b4:	f7ff fef4 	bl	80053a0 <LL_ADC_IsEnabled>
 80055b8:	4604      	mov	r4, r0
 80055ba:	487c      	ldr	r0, [pc, #496]	@ (80057ac <HAL_ADC_Init+0x2fc>)
 80055bc:	f7ff fef0 	bl	80053a0 <LL_ADC_IsEnabled>
 80055c0:	4603      	mov	r3, r0
 80055c2:	4323      	orrs	r3, r4
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d105      	bne.n	80055d4 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	4619      	mov	r1, r3
 80055ce:	4878      	ldr	r0, [pc, #480]	@ (80057b0 <HAL_ADC_Init+0x300>)
 80055d0:	f7ff fcf4 	bl	8004fbc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	7f5b      	ldrb	r3, [r3, #29]
 80055d8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80055de:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80055e4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80055ea:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80055f2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80055f4:	4313      	orrs	r3, r2
 80055f6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d106      	bne.n	8005610 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005606:	3b01      	subs	r3, #1
 8005608:	045b      	lsls	r3, r3, #17
 800560a:	69ba      	ldr	r2, [r7, #24]
 800560c:	4313      	orrs	r3, r2
 800560e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005614:	2b00      	cmp	r3, #0
 8005616:	d009      	beq.n	800562c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800561c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005624:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005626:	69ba      	ldr	r2, [r7, #24]
 8005628:	4313      	orrs	r3, r2
 800562a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68da      	ldr	r2, [r3, #12]
 8005632:	4b60      	ldr	r3, [pc, #384]	@ (80057b4 <HAL_ADC_Init+0x304>)
 8005634:	4013      	ands	r3, r2
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	6812      	ldr	r2, [r2, #0]
 800563a:	69b9      	ldr	r1, [r7, #24]
 800563c:	430b      	orrs	r3, r1
 800563e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	430a      	orrs	r2, r1
 8005654:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4618      	mov	r0, r3
 800565c:	f7ff ff15 	bl	800548a <LL_ADC_INJ_IsConversionOngoing>
 8005660:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d16d      	bne.n	8005744 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d16a      	bne.n	8005744 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005672:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800567a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800567c:	4313      	orrs	r3, r2
 800567e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800568a:	f023 0302 	bic.w	r3, r3, #2
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	6812      	ldr	r2, [r2, #0]
 8005692:	69b9      	ldr	r1, [r7, #24]
 8005694:	430b      	orrs	r3, r1
 8005696:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	691b      	ldr	r3, [r3, #16]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d017      	beq.n	80056d0 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	691a      	ldr	r2, [r3, #16]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80056ae:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80056b8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80056bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	6911      	ldr	r1, [r2, #16]
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	6812      	ldr	r2, [r2, #0]
 80056c8:	430b      	orrs	r3, r1
 80056ca:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80056ce:	e013      	b.n	80056f8 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	691a      	ldr	r2, [r3, #16]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80056de:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80056e8:	687a      	ldr	r2, [r7, #4]
 80056ea:	6812      	ldr	r2, [r2, #0]
 80056ec:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80056f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80056f4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d118      	bne.n	8005734 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	691b      	ldr	r3, [r3, #16]
 8005708:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800570c:	f023 0304 	bic.w	r3, r3, #4
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005718:	4311      	orrs	r1, r2
 800571a:	687a      	ldr	r2, [r7, #4]
 800571c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800571e:	4311      	orrs	r1, r2
 8005720:	687a      	ldr	r2, [r7, #4]
 8005722:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005724:	430a      	orrs	r2, r1
 8005726:	431a      	orrs	r2, r3
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f042 0201 	orr.w	r2, r2, #1
 8005730:	611a      	str	r2, [r3, #16]
 8005732:	e007      	b.n	8005744 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	691a      	ldr	r2, [r3, #16]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f022 0201 	bic.w	r2, r2, #1
 8005742:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	695b      	ldr	r3, [r3, #20]
 8005748:	2b01      	cmp	r3, #1
 800574a:	d10c      	bne.n	8005766 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005752:	f023 010f 	bic.w	r1, r3, #15
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	1e5a      	subs	r2, r3, #1
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	430a      	orrs	r2, r1
 8005762:	631a      	str	r2, [r3, #48]	@ 0x30
 8005764:	e007      	b.n	8005776 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f022 020f 	bic.w	r2, r2, #15
 8005774:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800577a:	f023 0303 	bic.w	r3, r3, #3
 800577e:	f043 0201 	orr.w	r2, r3, #1
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005786:	e007      	b.n	8005798 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800578c:	f043 0210 	orr.w	r2, r3, #16
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005798:	7ffb      	ldrb	r3, [r7, #31]
}
 800579a:	4618      	mov	r0, r3
 800579c:	3724      	adds	r7, #36	@ 0x24
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd90      	pop	{r4, r7, pc}
 80057a2:	bf00      	nop
 80057a4:	20000004 	.word	0x20000004
 80057a8:	053e2d63 	.word	0x053e2d63
 80057ac:	50000100 	.word	0x50000100
 80057b0:	50000300 	.word	0x50000300
 80057b4:	fff04007 	.word	0xfff04007

080057b8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b086      	sub	sp, #24
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80057c0:	4859      	ldr	r0, [pc, #356]	@ (8005928 <HAL_ADC_Start+0x170>)
 80057c2:	f7ff fd5b 	bl	800527c <LL_ADC_GetMultimode>
 80057c6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7ff fe35 	bl	800543c <LL_ADC_REG_IsConversionOngoing>
 80057d2:	4603      	mov	r3, r0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	f040 809f 	bne.w	8005918 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d101      	bne.n	80057e8 <HAL_ADC_Start+0x30>
 80057e4:	2302      	movs	r3, #2
 80057e6:	e09a      	b.n	800591e <HAL_ADC_Start+0x166>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 fe63 	bl	80064bc <ADC_Enable>
 80057f6:	4603      	mov	r3, r0
 80057f8:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80057fa:	7dfb      	ldrb	r3, [r7, #23]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	f040 8086 	bne.w	800590e <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005806:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800580a:	f023 0301 	bic.w	r3, r3, #1
 800580e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a44      	ldr	r2, [pc, #272]	@ (800592c <HAL_ADC_Start+0x174>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d002      	beq.n	8005826 <HAL_ADC_Start+0x6e>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	e001      	b.n	800582a <HAL_ADC_Start+0x72>
 8005826:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	6812      	ldr	r2, [r2, #0]
 800582e:	4293      	cmp	r3, r2
 8005830:	d002      	beq.n	8005838 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d105      	bne.n	8005844 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800583c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005848:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800584c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005850:	d106      	bne.n	8005860 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005856:	f023 0206 	bic.w	r2, r3, #6
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	661a      	str	r2, [r3, #96]	@ 0x60
 800585e:	e002      	b.n	8005866 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	221c      	movs	r2, #28
 800586c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a2c      	ldr	r2, [pc, #176]	@ (800592c <HAL_ADC_Start+0x174>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d002      	beq.n	8005886 <HAL_ADC_Start+0xce>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	e001      	b.n	800588a <HAL_ADC_Start+0xd2>
 8005886:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	6812      	ldr	r2, [r2, #0]
 800588e:	4293      	cmp	r3, r2
 8005890:	d008      	beq.n	80058a4 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d005      	beq.n	80058a4 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	2b05      	cmp	r3, #5
 800589c:	d002      	beq.n	80058a4 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	2b09      	cmp	r3, #9
 80058a2:	d114      	bne.n	80058ce <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d007      	beq.n	80058c2 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058b6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80058ba:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7ff fd90 	bl	80053ec <LL_ADC_REG_StartConversion>
 80058cc:	e026      	b.n	800591c <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058d2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a13      	ldr	r2, [pc, #76]	@ (800592c <HAL_ADC_Start+0x174>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d002      	beq.n	80058ea <HAL_ADC_Start+0x132>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	e001      	b.n	80058ee <HAL_ADC_Start+0x136>
 80058ea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80058ee:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d00f      	beq.n	800591c <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005900:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005904:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800590c:	e006      	b.n	800591c <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005916:	e001      	b.n	800591c <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005918:	2302      	movs	r3, #2
 800591a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800591c:	7dfb      	ldrb	r3, [r7, #23]
}
 800591e:	4618      	mov	r0, r3
 8005920:	3718      	adds	r7, #24
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	50000300 	.word	0x50000300
 800592c:	50000100 	.word	0x50000100

08005930 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800593e:	2b01      	cmp	r3, #1
 8005940:	d101      	bne.n	8005946 <HAL_ADC_Stop+0x16>
 8005942:	2302      	movs	r3, #2
 8005944:	e023      	b.n	800598e <HAL_ADC_Stop+0x5e>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2201      	movs	r2, #1
 800594a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800594e:	2103      	movs	r1, #3
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 fcf7 	bl	8006344 <ADC_ConversionStop>
 8005956:	4603      	mov	r3, r0
 8005958:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800595a:	7bfb      	ldrb	r3, [r7, #15]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d111      	bne.n	8005984 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f000 fe31 	bl	80065c8 <ADC_Disable>
 8005966:	4603      	mov	r3, r0
 8005968:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800596a:	7bfb      	ldrb	r3, [r7, #15]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d109      	bne.n	8005984 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005974:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005978:	f023 0301 	bic.w	r3, r3, #1
 800597c:	f043 0201 	orr.w	r2, r3, #1
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800598c:	7bfb      	ldrb	r3, [r7, #15]
}
 800598e:	4618      	mov	r0, r3
 8005990:	3710      	adds	r7, #16
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
	...

08005998 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b088      	sub	sp, #32
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80059a2:	4867      	ldr	r0, [pc, #412]	@ (8005b40 <HAL_ADC_PollForConversion+0x1a8>)
 80059a4:	f7ff fc6a 	bl	800527c <LL_ADC_GetMultimode>
 80059a8:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	699b      	ldr	r3, [r3, #24]
 80059ae:	2b08      	cmp	r3, #8
 80059b0:	d102      	bne.n	80059b8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80059b2:	2308      	movs	r3, #8
 80059b4:	61fb      	str	r3, [r7, #28]
 80059b6:	e02a      	b.n	8005a0e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d005      	beq.n	80059ca <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	2b05      	cmp	r3, #5
 80059c2:	d002      	beq.n	80059ca <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	2b09      	cmp	r3, #9
 80059c8:	d111      	bne.n	80059ee <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	f003 0301 	and.w	r3, r3, #1
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d007      	beq.n	80059e8 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059dc:	f043 0220 	orr.w	r2, r3, #32
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e0a6      	b.n	8005b36 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80059e8:	2304      	movs	r3, #4
 80059ea:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80059ec:	e00f      	b.n	8005a0e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80059ee:	4854      	ldr	r0, [pc, #336]	@ (8005b40 <HAL_ADC_PollForConversion+0x1a8>)
 80059f0:	f7ff fc52 	bl	8005298 <LL_ADC_GetMultiDMATransfer>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d007      	beq.n	8005a0a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059fe:	f043 0220 	orr.w	r2, r3, #32
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e095      	b.n	8005b36 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005a0a:	2304      	movs	r3, #4
 8005a0c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8005a0e:	f7ff faa7 	bl	8004f60 <HAL_GetTick>
 8005a12:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005a14:	e021      	b.n	8005a5a <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1c:	d01d      	beq.n	8005a5a <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8005a1e:	f7ff fa9f 	bl	8004f60 <HAL_GetTick>
 8005a22:	4602      	mov	r2, r0
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	683a      	ldr	r2, [r7, #0]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d302      	bcc.n	8005a34 <HAL_ADC_PollForConversion+0x9c>
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d112      	bne.n	8005a5a <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	4013      	ands	r3, r2
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d10b      	bne.n	8005a5a <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a46:	f043 0204 	orr.w	r2, r3, #4
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e06d      	b.n	8005b36 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	69fb      	ldr	r3, [r7, #28]
 8005a62:	4013      	ands	r3, r2
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d0d6      	beq.n	8005a16 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a6c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f7ff fb71 	bl	8005160 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d01c      	beq.n	8005abe <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	7f5b      	ldrb	r3, [r3, #29]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d118      	bne.n	8005abe <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 0308 	and.w	r3, r3, #8
 8005a96:	2b08      	cmp	r3, #8
 8005a98:	d111      	bne.n	8005abe <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a9e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005aaa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d105      	bne.n	8005abe <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ab6:	f043 0201 	orr.w	r2, r3, #1
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a20      	ldr	r2, [pc, #128]	@ (8005b44 <HAL_ADC_PollForConversion+0x1ac>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d002      	beq.n	8005ace <HAL_ADC_PollForConversion+0x136>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	e001      	b.n	8005ad2 <HAL_ADC_PollForConversion+0x13a>
 8005ace:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	6812      	ldr	r2, [r2, #0]
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d008      	beq.n	8005aec <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d005      	beq.n	8005aec <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	2b05      	cmp	r3, #5
 8005ae4:	d002      	beq.n	8005aec <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	2b09      	cmp	r3, #9
 8005aea:	d104      	bne.n	8005af6 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	61bb      	str	r3, [r7, #24]
 8005af4:	e00d      	b.n	8005b12 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a12      	ldr	r2, [pc, #72]	@ (8005b44 <HAL_ADC_PollForConversion+0x1ac>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d002      	beq.n	8005b06 <HAL_ADC_PollForConversion+0x16e>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	e001      	b.n	8005b0a <HAL_ADC_PollForConversion+0x172>
 8005b06:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005b0a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	2b08      	cmp	r3, #8
 8005b16:	d104      	bne.n	8005b22 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2208      	movs	r2, #8
 8005b1e:	601a      	str	r2, [r3, #0]
 8005b20:	e008      	b.n	8005b34 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d103      	bne.n	8005b34 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	220c      	movs	r2, #12
 8005b32:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8005b34:	2300      	movs	r3, #0
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3720      	adds	r7, #32
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	50000300 	.word	0x50000300
 8005b44:	50000100 	.word	0x50000100

08005b48 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	370c      	adds	r7, #12
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b60:	4770      	bx	lr
	...

08005b64 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b0b6      	sub	sp, #216	@ 0xd8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005b74:	2300      	movs	r3, #0
 8005b76:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d101      	bne.n	8005b86 <HAL_ADC_ConfigChannel+0x22>
 8005b82:	2302      	movs	r3, #2
 8005b84:	e3c8      	b.n	8006318 <HAL_ADC_ConfigChannel+0x7b4>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2201      	movs	r2, #1
 8005b8a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7ff fc52 	bl	800543c <LL_ADC_REG_IsConversionOngoing>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	f040 83ad 	bne.w	80062fa <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6818      	ldr	r0, [r3, #0]
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	6859      	ldr	r1, [r3, #4]
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	461a      	mov	r2, r3
 8005bae:	f7ff faea 	bl	8005186 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f7ff fc40 	bl	800543c <LL_ADC_REG_IsConversionOngoing>
 8005bbc:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f7ff fc60 	bl	800548a <LL_ADC_INJ_IsConversionOngoing>
 8005bca:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005bce:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	f040 81d9 	bne.w	8005f8a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005bd8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f040 81d4 	bne.w	8005f8a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005bea:	d10f      	bne.n	8005c0c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6818      	ldr	r0, [r3, #0]
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	f7ff faf1 	bl	80051de <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7ff fa98 	bl	800513a <LL_ADC_SetSamplingTimeCommonConfig>
 8005c0a:	e00e      	b.n	8005c2a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6818      	ldr	r0, [r3, #0]
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	6819      	ldr	r1, [r3, #0]
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	461a      	mov	r2, r3
 8005c1a:	f7ff fae0 	bl	80051de <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2100      	movs	r1, #0
 8005c24:	4618      	mov	r0, r3
 8005c26:	f7ff fa88 	bl	800513a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	695a      	ldr	r2, [r3, #20]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	08db      	lsrs	r3, r3, #3
 8005c36:	f003 0303 	and.w	r3, r3, #3
 8005c3a:	005b      	lsls	r3, r3, #1
 8005c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c40:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	2b04      	cmp	r3, #4
 8005c4a:	d022      	beq.n	8005c92 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6818      	ldr	r0, [r3, #0]
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	6919      	ldr	r1, [r3, #16]
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005c5c:	f7ff f9e2 	bl	8005024 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6818      	ldr	r0, [r3, #0]
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	6919      	ldr	r1, [r3, #16]
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	f7ff fa2e 	bl	80050ce <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6818      	ldr	r0, [r3, #0]
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d102      	bne.n	8005c88 <HAL_ADC_ConfigChannel+0x124>
 8005c82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005c86:	e000      	b.n	8005c8a <HAL_ADC_ConfigChannel+0x126>
 8005c88:	2300      	movs	r3, #0
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	f7ff fa3a 	bl	8005104 <LL_ADC_SetOffsetSaturation>
 8005c90:	e17b      	b.n	8005f8a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	2100      	movs	r1, #0
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f7ff f9e7 	bl	800506c <LL_ADC_GetOffsetChannel>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d10a      	bne.n	8005cbe <HAL_ADC_ConfigChannel+0x15a>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	2100      	movs	r1, #0
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f7ff f9dc 	bl	800506c <LL_ADC_GetOffsetChannel>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	0e9b      	lsrs	r3, r3, #26
 8005cb8:	f003 021f 	and.w	r2, r3, #31
 8005cbc:	e01e      	b.n	8005cfc <HAL_ADC_ConfigChannel+0x198>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2100      	movs	r1, #0
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7ff f9d1 	bl	800506c <LL_ADC_GetOffsetChannel>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cd0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005cd4:	fa93 f3a3 	rbit	r3, r3
 8005cd8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005cdc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005ce0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005ce4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d101      	bne.n	8005cf0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8005cec:	2320      	movs	r3, #32
 8005cee:	e004      	b.n	8005cfa <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8005cf0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005cf4:	fab3 f383 	clz	r3, r3
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d105      	bne.n	8005d14 <HAL_ADC_ConfigChannel+0x1b0>
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	0e9b      	lsrs	r3, r3, #26
 8005d0e:	f003 031f 	and.w	r3, r3, #31
 8005d12:	e018      	b.n	8005d46 <HAL_ADC_ConfigChannel+0x1e2>
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d1c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005d20:	fa93 f3a3 	rbit	r3, r3
 8005d24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8005d28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005d30:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d101      	bne.n	8005d3c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8005d38:	2320      	movs	r3, #32
 8005d3a:	e004      	b.n	8005d46 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8005d3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d40:	fab3 f383 	clz	r3, r3
 8005d44:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d106      	bne.n	8005d58 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	2100      	movs	r1, #0
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7ff f9a0 	bl	8005098 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2101      	movs	r1, #1
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f7ff f984 	bl	800506c <LL_ADC_GetOffsetChannel>
 8005d64:	4603      	mov	r3, r0
 8005d66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d10a      	bne.n	8005d84 <HAL_ADC_ConfigChannel+0x220>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2101      	movs	r1, #1
 8005d74:	4618      	mov	r0, r3
 8005d76:	f7ff f979 	bl	800506c <LL_ADC_GetOffsetChannel>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	0e9b      	lsrs	r3, r3, #26
 8005d7e:	f003 021f 	and.w	r2, r3, #31
 8005d82:	e01e      	b.n	8005dc2 <HAL_ADC_ConfigChannel+0x25e>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2101      	movs	r1, #1
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7ff f96e 	bl	800506c <LL_ADC_GetOffsetChannel>
 8005d90:	4603      	mov	r3, r0
 8005d92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005d9a:	fa93 f3a3 	rbit	r3, r3
 8005d9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005da2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005da6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005daa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d101      	bne.n	8005db6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8005db2:	2320      	movs	r3, #32
 8005db4:	e004      	b.n	8005dc0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8005db6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005dba:	fab3 f383 	clz	r3, r3
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d105      	bne.n	8005dda <HAL_ADC_ConfigChannel+0x276>
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	0e9b      	lsrs	r3, r3, #26
 8005dd4:	f003 031f 	and.w	r3, r3, #31
 8005dd8:	e018      	b.n	8005e0c <HAL_ADC_ConfigChannel+0x2a8>
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005de2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005de6:	fa93 f3a3 	rbit	r3, r3
 8005dea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005dee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005df2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005df6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d101      	bne.n	8005e02 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8005dfe:	2320      	movs	r3, #32
 8005e00:	e004      	b.n	8005e0c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8005e02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005e06:	fab3 f383 	clz	r3, r3
 8005e0a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d106      	bne.n	8005e1e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	2200      	movs	r2, #0
 8005e16:	2101      	movs	r1, #1
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7ff f93d 	bl	8005098 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2102      	movs	r1, #2
 8005e24:	4618      	mov	r0, r3
 8005e26:	f7ff f921 	bl	800506c <LL_ADC_GetOffsetChannel>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d10a      	bne.n	8005e4a <HAL_ADC_ConfigChannel+0x2e6>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	2102      	movs	r1, #2
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7ff f916 	bl	800506c <LL_ADC_GetOffsetChannel>
 8005e40:	4603      	mov	r3, r0
 8005e42:	0e9b      	lsrs	r3, r3, #26
 8005e44:	f003 021f 	and.w	r2, r3, #31
 8005e48:	e01e      	b.n	8005e88 <HAL_ADC_ConfigChannel+0x324>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2102      	movs	r1, #2
 8005e50:	4618      	mov	r0, r3
 8005e52:	f7ff f90b 	bl	800506c <LL_ADC_GetOffsetChannel>
 8005e56:	4603      	mov	r3, r0
 8005e58:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005e60:	fa93 f3a3 	rbit	r3, r3
 8005e64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005e68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005e6c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005e70:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d101      	bne.n	8005e7c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8005e78:	2320      	movs	r3, #32
 8005e7a:	e004      	b.n	8005e86 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8005e7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005e80:	fab3 f383 	clz	r3, r3
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d105      	bne.n	8005ea0 <HAL_ADC_ConfigChannel+0x33c>
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	0e9b      	lsrs	r3, r3, #26
 8005e9a:	f003 031f 	and.w	r3, r3, #31
 8005e9e:	e016      	b.n	8005ece <HAL_ADC_ConfigChannel+0x36a>
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ea8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005eac:	fa93 f3a3 	rbit	r3, r3
 8005eb0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005eb2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005eb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005eb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d101      	bne.n	8005ec4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8005ec0:	2320      	movs	r3, #32
 8005ec2:	e004      	b.n	8005ece <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8005ec4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ec8:	fab3 f383 	clz	r3, r3
 8005ecc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d106      	bne.n	8005ee0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	2102      	movs	r1, #2
 8005eda:	4618      	mov	r0, r3
 8005edc:	f7ff f8dc 	bl	8005098 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2103      	movs	r1, #3
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f7ff f8c0 	bl	800506c <LL_ADC_GetOffsetChannel>
 8005eec:	4603      	mov	r3, r0
 8005eee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d10a      	bne.n	8005f0c <HAL_ADC_ConfigChannel+0x3a8>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	2103      	movs	r1, #3
 8005efc:	4618      	mov	r0, r3
 8005efe:	f7ff f8b5 	bl	800506c <LL_ADC_GetOffsetChannel>
 8005f02:	4603      	mov	r3, r0
 8005f04:	0e9b      	lsrs	r3, r3, #26
 8005f06:	f003 021f 	and.w	r2, r3, #31
 8005f0a:	e017      	b.n	8005f3c <HAL_ADC_ConfigChannel+0x3d8>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2103      	movs	r1, #3
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7ff f8aa 	bl	800506c <LL_ADC_GetOffsetChannel>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f1e:	fa93 f3a3 	rbit	r3, r3
 8005f22:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005f24:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005f26:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005f28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d101      	bne.n	8005f32 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8005f2e:	2320      	movs	r3, #32
 8005f30:	e003      	b.n	8005f3a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8005f32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f34:	fab3 f383 	clz	r3, r3
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d105      	bne.n	8005f54 <HAL_ADC_ConfigChannel+0x3f0>
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	0e9b      	lsrs	r3, r3, #26
 8005f4e:	f003 031f 	and.w	r3, r3, #31
 8005f52:	e011      	b.n	8005f78 <HAL_ADC_ConfigChannel+0x414>
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005f5c:	fa93 f3a3 	rbit	r3, r3
 8005f60:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005f62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f64:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005f66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d101      	bne.n	8005f70 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8005f6c:	2320      	movs	r3, #32
 8005f6e:	e003      	b.n	8005f78 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8005f70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f72:	fab3 f383 	clz	r3, r3
 8005f76:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d106      	bne.n	8005f8a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2200      	movs	r2, #0
 8005f82:	2103      	movs	r1, #3
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7ff f887 	bl	8005098 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7ff fa06 	bl	80053a0 <LL_ADC_IsEnabled>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	f040 8140 	bne.w	800621c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6818      	ldr	r0, [r3, #0]
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	6819      	ldr	r1, [r3, #0]
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	68db      	ldr	r3, [r3, #12]
 8005fa8:	461a      	mov	r2, r3
 8005faa:	f7ff f943 	bl	8005234 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	4a8f      	ldr	r2, [pc, #572]	@ (80061f0 <HAL_ADC_ConfigChannel+0x68c>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	f040 8131 	bne.w	800621c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d10b      	bne.n	8005fe2 <HAL_ADC_ConfigChannel+0x47e>
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	0e9b      	lsrs	r3, r3, #26
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	f003 031f 	and.w	r3, r3, #31
 8005fd6:	2b09      	cmp	r3, #9
 8005fd8:	bf94      	ite	ls
 8005fda:	2301      	movls	r3, #1
 8005fdc:	2300      	movhi	r3, #0
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	e019      	b.n	8006016 <HAL_ADC_ConfigChannel+0x4b2>
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fe8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fea:	fa93 f3a3 	rbit	r3, r3
 8005fee:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005ff0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005ff2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005ff4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d101      	bne.n	8005ffe <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8005ffa:	2320      	movs	r3, #32
 8005ffc:	e003      	b.n	8006006 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8005ffe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006000:	fab3 f383 	clz	r3, r3
 8006004:	b2db      	uxtb	r3, r3
 8006006:	3301      	adds	r3, #1
 8006008:	f003 031f 	and.w	r3, r3, #31
 800600c:	2b09      	cmp	r3, #9
 800600e:	bf94      	ite	ls
 8006010:	2301      	movls	r3, #1
 8006012:	2300      	movhi	r3, #0
 8006014:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006016:	2b00      	cmp	r3, #0
 8006018:	d079      	beq.n	800610e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006022:	2b00      	cmp	r3, #0
 8006024:	d107      	bne.n	8006036 <HAL_ADC_ConfigChannel+0x4d2>
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	0e9b      	lsrs	r3, r3, #26
 800602c:	3301      	adds	r3, #1
 800602e:	069b      	lsls	r3, r3, #26
 8006030:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006034:	e015      	b.n	8006062 <HAL_ADC_ConfigChannel+0x4fe>
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800603c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800603e:	fa93 f3a3 	rbit	r3, r3
 8006042:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006044:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006046:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006048:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800604a:	2b00      	cmp	r3, #0
 800604c:	d101      	bne.n	8006052 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800604e:	2320      	movs	r3, #32
 8006050:	e003      	b.n	800605a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8006052:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006054:	fab3 f383 	clz	r3, r3
 8006058:	b2db      	uxtb	r3, r3
 800605a:	3301      	adds	r3, #1
 800605c:	069b      	lsls	r3, r3, #26
 800605e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800606a:	2b00      	cmp	r3, #0
 800606c:	d109      	bne.n	8006082 <HAL_ADC_ConfigChannel+0x51e>
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	0e9b      	lsrs	r3, r3, #26
 8006074:	3301      	adds	r3, #1
 8006076:	f003 031f 	and.w	r3, r3, #31
 800607a:	2101      	movs	r1, #1
 800607c:	fa01 f303 	lsl.w	r3, r1, r3
 8006080:	e017      	b.n	80060b2 <HAL_ADC_ConfigChannel+0x54e>
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006088:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800608a:	fa93 f3a3 	rbit	r3, r3
 800608e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006090:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006092:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006094:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006096:	2b00      	cmp	r3, #0
 8006098:	d101      	bne.n	800609e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800609a:	2320      	movs	r3, #32
 800609c:	e003      	b.n	80060a6 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800609e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060a0:	fab3 f383 	clz	r3, r3
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	3301      	adds	r3, #1
 80060a8:	f003 031f 	and.w	r3, r3, #31
 80060ac:	2101      	movs	r1, #1
 80060ae:	fa01 f303 	lsl.w	r3, r1, r3
 80060b2:	ea42 0103 	orr.w	r1, r2, r3
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d10a      	bne.n	80060d8 <HAL_ADC_ConfigChannel+0x574>
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	0e9b      	lsrs	r3, r3, #26
 80060c8:	3301      	adds	r3, #1
 80060ca:	f003 021f 	and.w	r2, r3, #31
 80060ce:	4613      	mov	r3, r2
 80060d0:	005b      	lsls	r3, r3, #1
 80060d2:	4413      	add	r3, r2
 80060d4:	051b      	lsls	r3, r3, #20
 80060d6:	e018      	b.n	800610a <HAL_ADC_ConfigChannel+0x5a6>
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060e0:	fa93 f3a3 	rbit	r3, r3
 80060e4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80060e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80060ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d101      	bne.n	80060f4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80060f0:	2320      	movs	r3, #32
 80060f2:	e003      	b.n	80060fc <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80060f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060f6:	fab3 f383 	clz	r3, r3
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	3301      	adds	r3, #1
 80060fe:	f003 021f 	and.w	r2, r3, #31
 8006102:	4613      	mov	r3, r2
 8006104:	005b      	lsls	r3, r3, #1
 8006106:	4413      	add	r3, r2
 8006108:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800610a:	430b      	orrs	r3, r1
 800610c:	e081      	b.n	8006212 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006116:	2b00      	cmp	r3, #0
 8006118:	d107      	bne.n	800612a <HAL_ADC_ConfigChannel+0x5c6>
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	0e9b      	lsrs	r3, r3, #26
 8006120:	3301      	adds	r3, #1
 8006122:	069b      	lsls	r3, r3, #26
 8006124:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006128:	e015      	b.n	8006156 <HAL_ADC_ConfigChannel+0x5f2>
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006132:	fa93 f3a3 	rbit	r3, r3
 8006136:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800613a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800613c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613e:	2b00      	cmp	r3, #0
 8006140:	d101      	bne.n	8006146 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8006142:	2320      	movs	r3, #32
 8006144:	e003      	b.n	800614e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8006146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006148:	fab3 f383 	clz	r3, r3
 800614c:	b2db      	uxtb	r3, r3
 800614e:	3301      	adds	r3, #1
 8006150:	069b      	lsls	r3, r3, #26
 8006152:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800615e:	2b00      	cmp	r3, #0
 8006160:	d109      	bne.n	8006176 <HAL_ADC_ConfigChannel+0x612>
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	0e9b      	lsrs	r3, r3, #26
 8006168:	3301      	adds	r3, #1
 800616a:	f003 031f 	and.w	r3, r3, #31
 800616e:	2101      	movs	r1, #1
 8006170:	fa01 f303 	lsl.w	r3, r1, r3
 8006174:	e017      	b.n	80061a6 <HAL_ADC_ConfigChannel+0x642>
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800617c:	6a3b      	ldr	r3, [r7, #32]
 800617e:	fa93 f3a3 	rbit	r3, r3
 8006182:	61fb      	str	r3, [r7, #28]
  return result;
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800618a:	2b00      	cmp	r3, #0
 800618c:	d101      	bne.n	8006192 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800618e:	2320      	movs	r3, #32
 8006190:	e003      	b.n	800619a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8006192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006194:	fab3 f383 	clz	r3, r3
 8006198:	b2db      	uxtb	r3, r3
 800619a:	3301      	adds	r3, #1
 800619c:	f003 031f 	and.w	r3, r3, #31
 80061a0:	2101      	movs	r1, #1
 80061a2:	fa01 f303 	lsl.w	r3, r1, r3
 80061a6:	ea42 0103 	orr.w	r1, r2, r3
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10d      	bne.n	80061d2 <HAL_ADC_ConfigChannel+0x66e>
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	0e9b      	lsrs	r3, r3, #26
 80061bc:	3301      	adds	r3, #1
 80061be:	f003 021f 	and.w	r2, r3, #31
 80061c2:	4613      	mov	r3, r2
 80061c4:	005b      	lsls	r3, r3, #1
 80061c6:	4413      	add	r3, r2
 80061c8:	3b1e      	subs	r3, #30
 80061ca:	051b      	lsls	r3, r3, #20
 80061cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80061d0:	e01e      	b.n	8006210 <HAL_ADC_ConfigChannel+0x6ac>
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	fa93 f3a3 	rbit	r3, r3
 80061de:	613b      	str	r3, [r7, #16]
  return result;
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80061e4:	69bb      	ldr	r3, [r7, #24]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d104      	bne.n	80061f4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80061ea:	2320      	movs	r3, #32
 80061ec:	e006      	b.n	80061fc <HAL_ADC_ConfigChannel+0x698>
 80061ee:	bf00      	nop
 80061f0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	fab3 f383 	clz	r3, r3
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	3301      	adds	r3, #1
 80061fe:	f003 021f 	and.w	r2, r3, #31
 8006202:	4613      	mov	r3, r2
 8006204:	005b      	lsls	r3, r3, #1
 8006206:	4413      	add	r3, r2
 8006208:	3b1e      	subs	r3, #30
 800620a:	051b      	lsls	r3, r3, #20
 800620c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006210:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006212:	683a      	ldr	r2, [r7, #0]
 8006214:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006216:	4619      	mov	r1, r3
 8006218:	f7fe ffe1 	bl	80051de <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	4b3f      	ldr	r3, [pc, #252]	@ (8006320 <HAL_ADC_ConfigChannel+0x7bc>)
 8006222:	4013      	ands	r3, r2
 8006224:	2b00      	cmp	r3, #0
 8006226:	d071      	beq.n	800630c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006228:	483e      	ldr	r0, [pc, #248]	@ (8006324 <HAL_ADC_ConfigChannel+0x7c0>)
 800622a:	f7fe feed 	bl	8005008 <LL_ADC_GetCommonPathInternalCh>
 800622e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a3c      	ldr	r2, [pc, #240]	@ (8006328 <HAL_ADC_ConfigChannel+0x7c4>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d004      	beq.n	8006246 <HAL_ADC_ConfigChannel+0x6e2>
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a3a      	ldr	r2, [pc, #232]	@ (800632c <HAL_ADC_ConfigChannel+0x7c8>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d127      	bne.n	8006296 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006246:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800624a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d121      	bne.n	8006296 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800625a:	d157      	bne.n	800630c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800625c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006260:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006264:	4619      	mov	r1, r3
 8006266:	482f      	ldr	r0, [pc, #188]	@ (8006324 <HAL_ADC_ConfigChannel+0x7c0>)
 8006268:	f7fe febb 	bl	8004fe2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800626c:	4b30      	ldr	r3, [pc, #192]	@ (8006330 <HAL_ADC_ConfigChannel+0x7cc>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	099b      	lsrs	r3, r3, #6
 8006272:	4a30      	ldr	r2, [pc, #192]	@ (8006334 <HAL_ADC_ConfigChannel+0x7d0>)
 8006274:	fba2 2303 	umull	r2, r3, r2, r3
 8006278:	099b      	lsrs	r3, r3, #6
 800627a:	1c5a      	adds	r2, r3, #1
 800627c:	4613      	mov	r3, r2
 800627e:	005b      	lsls	r3, r3, #1
 8006280:	4413      	add	r3, r2
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006286:	e002      	b.n	800628e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	3b01      	subs	r3, #1
 800628c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d1f9      	bne.n	8006288 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006294:	e03a      	b.n	800630c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a27      	ldr	r2, [pc, #156]	@ (8006338 <HAL_ADC_ConfigChannel+0x7d4>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d113      	bne.n	80062c8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80062a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80062a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d10d      	bne.n	80062c8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a22      	ldr	r2, [pc, #136]	@ (800633c <HAL_ADC_ConfigChannel+0x7d8>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d02a      	beq.n	800630c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80062b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80062ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80062be:	4619      	mov	r1, r3
 80062c0:	4818      	ldr	r0, [pc, #96]	@ (8006324 <HAL_ADC_ConfigChannel+0x7c0>)
 80062c2:	f7fe fe8e 	bl	8004fe2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80062c6:	e021      	b.n	800630c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a1c      	ldr	r2, [pc, #112]	@ (8006340 <HAL_ADC_ConfigChannel+0x7dc>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d11c      	bne.n	800630c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80062d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80062d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d116      	bne.n	800630c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a16      	ldr	r2, [pc, #88]	@ (800633c <HAL_ADC_ConfigChannel+0x7d8>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d011      	beq.n	800630c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80062e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80062ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80062f0:	4619      	mov	r1, r3
 80062f2:	480c      	ldr	r0, [pc, #48]	@ (8006324 <HAL_ADC_ConfigChannel+0x7c0>)
 80062f4:	f7fe fe75 	bl	8004fe2 <LL_ADC_SetCommonPathInternalCh>
 80062f8:	e008      	b.n	800630c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062fe:	f043 0220 	orr.w	r2, r3, #32
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006314:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8006318:	4618      	mov	r0, r3
 800631a:	37d8      	adds	r7, #216	@ 0xd8
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}
 8006320:	80080000 	.word	0x80080000
 8006324:	50000300 	.word	0x50000300
 8006328:	c3210000 	.word	0xc3210000
 800632c:	90c00010 	.word	0x90c00010
 8006330:	20000004 	.word	0x20000004
 8006334:	053e2d63 	.word	0x053e2d63
 8006338:	c7520000 	.word	0xc7520000
 800633c:	50000100 	.word	0x50000100
 8006340:	cb840000 	.word	0xcb840000

08006344 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b088      	sub	sp, #32
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800634e:	2300      	movs	r3, #0
 8006350:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4618      	mov	r0, r3
 800635c:	f7ff f86e 	bl	800543c <LL_ADC_REG_IsConversionOngoing>
 8006360:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4618      	mov	r0, r3
 8006368:	f7ff f88f 	bl	800548a <LL_ADC_INJ_IsConversionOngoing>
 800636c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d103      	bne.n	800637c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2b00      	cmp	r3, #0
 8006378:	f000 8098 	beq.w	80064ac <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006386:	2b00      	cmp	r3, #0
 8006388:	d02a      	beq.n	80063e0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	7f5b      	ldrb	r3, [r3, #29]
 800638e:	2b01      	cmp	r3, #1
 8006390:	d126      	bne.n	80063e0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	7f1b      	ldrb	r3, [r3, #28]
 8006396:	2b01      	cmp	r3, #1
 8006398:	d122      	bne.n	80063e0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800639a:	2301      	movs	r3, #1
 800639c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800639e:	e014      	b.n	80063ca <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	4a45      	ldr	r2, [pc, #276]	@ (80064b8 <ADC_ConversionStop+0x174>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d90d      	bls.n	80063c4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063ac:	f043 0210 	orr.w	r2, r3, #16
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063b8:	f043 0201 	orr.w	r2, r3, #1
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	e074      	b.n	80064ae <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80063c4:	69fb      	ldr	r3, [r7, #28]
 80063c6:	3301      	adds	r3, #1
 80063c8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063d4:	2b40      	cmp	r3, #64	@ 0x40
 80063d6:	d1e3      	bne.n	80063a0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2240      	movs	r2, #64	@ 0x40
 80063de:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	2b02      	cmp	r3, #2
 80063e4:	d014      	beq.n	8006410 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4618      	mov	r0, r3
 80063ec:	f7ff f826 	bl	800543c <LL_ADC_REG_IsConversionOngoing>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00c      	beq.n	8006410 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4618      	mov	r0, r3
 80063fc:	f7fe ffe3 	bl	80053c6 <LL_ADC_IsDisableOngoing>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d104      	bne.n	8006410 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4618      	mov	r0, r3
 800640c:	f7ff f802 	bl	8005414 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8006410:	69bb      	ldr	r3, [r7, #24]
 8006412:	2b01      	cmp	r3, #1
 8006414:	d014      	beq.n	8006440 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4618      	mov	r0, r3
 800641c:	f7ff f835 	bl	800548a <LL_ADC_INJ_IsConversionOngoing>
 8006420:	4603      	mov	r3, r0
 8006422:	2b00      	cmp	r3, #0
 8006424:	d00c      	beq.n	8006440 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4618      	mov	r0, r3
 800642c:	f7fe ffcb 	bl	80053c6 <LL_ADC_IsDisableOngoing>
 8006430:	4603      	mov	r3, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d104      	bne.n	8006440 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4618      	mov	r0, r3
 800643c:	f7ff f811 	bl	8005462 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8006440:	69bb      	ldr	r3, [r7, #24]
 8006442:	2b02      	cmp	r3, #2
 8006444:	d005      	beq.n	8006452 <ADC_ConversionStop+0x10e>
 8006446:	69bb      	ldr	r3, [r7, #24]
 8006448:	2b03      	cmp	r3, #3
 800644a:	d105      	bne.n	8006458 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800644c:	230c      	movs	r3, #12
 800644e:	617b      	str	r3, [r7, #20]
        break;
 8006450:	e005      	b.n	800645e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8006452:	2308      	movs	r3, #8
 8006454:	617b      	str	r3, [r7, #20]
        break;
 8006456:	e002      	b.n	800645e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8006458:	2304      	movs	r3, #4
 800645a:	617b      	str	r3, [r7, #20]
        break;
 800645c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800645e:	f7fe fd7f 	bl	8004f60 <HAL_GetTick>
 8006462:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006464:	e01b      	b.n	800649e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006466:	f7fe fd7b 	bl	8004f60 <HAL_GetTick>
 800646a:	4602      	mov	r2, r0
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	2b05      	cmp	r3, #5
 8006472:	d914      	bls.n	800649e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	689a      	ldr	r2, [r3, #8]
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	4013      	ands	r3, r2
 800647e:	2b00      	cmp	r3, #0
 8006480:	d00d      	beq.n	800649e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006486:	f043 0210 	orr.w	r2, r3, #16
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006492:	f043 0201 	orr.w	r2, r3, #1
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	e007      	b.n	80064ae <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	689a      	ldr	r2, [r3, #8]
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	4013      	ands	r3, r2
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d1dc      	bne.n	8006466 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3720      	adds	r7, #32
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	a33fffff 	.word	0xa33fffff

080064bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b084      	sub	sp, #16
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80064c4:	2300      	movs	r3, #0
 80064c6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7fe ff67 	bl	80053a0 <LL_ADC_IsEnabled>
 80064d2:	4603      	mov	r3, r0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d169      	bne.n	80065ac <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	689a      	ldr	r2, [r3, #8]
 80064de:	4b36      	ldr	r3, [pc, #216]	@ (80065b8 <ADC_Enable+0xfc>)
 80064e0:	4013      	ands	r3, r2
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00d      	beq.n	8006502 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064ea:	f043 0210 	orr.w	r2, r3, #16
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064f6:	f043 0201 	orr.w	r2, r3, #1
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e055      	b.n	80065ae <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4618      	mov	r0, r3
 8006508:	f7fe ff22 	bl	8005350 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800650c:	482b      	ldr	r0, [pc, #172]	@ (80065bc <ADC_Enable+0x100>)
 800650e:	f7fe fd7b 	bl	8005008 <LL_ADC_GetCommonPathInternalCh>
 8006512:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006514:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006518:	2b00      	cmp	r3, #0
 800651a:	d013      	beq.n	8006544 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800651c:	4b28      	ldr	r3, [pc, #160]	@ (80065c0 <ADC_Enable+0x104>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	099b      	lsrs	r3, r3, #6
 8006522:	4a28      	ldr	r2, [pc, #160]	@ (80065c4 <ADC_Enable+0x108>)
 8006524:	fba2 2303 	umull	r2, r3, r2, r3
 8006528:	099b      	lsrs	r3, r3, #6
 800652a:	1c5a      	adds	r2, r3, #1
 800652c:	4613      	mov	r3, r2
 800652e:	005b      	lsls	r3, r3, #1
 8006530:	4413      	add	r3, r2
 8006532:	009b      	lsls	r3, r3, #2
 8006534:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006536:	e002      	b.n	800653e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	3b01      	subs	r3, #1
 800653c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d1f9      	bne.n	8006538 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006544:	f7fe fd0c 	bl	8004f60 <HAL_GetTick>
 8006548:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800654a:	e028      	b.n	800659e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4618      	mov	r0, r3
 8006552:	f7fe ff25 	bl	80053a0 <LL_ADC_IsEnabled>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d104      	bne.n	8006566 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4618      	mov	r0, r3
 8006562:	f7fe fef5 	bl	8005350 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006566:	f7fe fcfb 	bl	8004f60 <HAL_GetTick>
 800656a:	4602      	mov	r2, r0
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	2b02      	cmp	r3, #2
 8006572:	d914      	bls.n	800659e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f003 0301 	and.w	r3, r3, #1
 800657e:	2b01      	cmp	r3, #1
 8006580:	d00d      	beq.n	800659e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006586:	f043 0210 	orr.w	r2, r3, #16
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006592:	f043 0201 	orr.w	r2, r3, #1
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e007      	b.n	80065ae <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f003 0301 	and.w	r3, r3, #1
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d1cf      	bne.n	800654c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80065ac:	2300      	movs	r3, #0
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3710      	adds	r7, #16
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}
 80065b6:	bf00      	nop
 80065b8:	8000003f 	.word	0x8000003f
 80065bc:	50000300 	.word	0x50000300
 80065c0:	20000004 	.word	0x20000004
 80065c4:	053e2d63 	.word	0x053e2d63

080065c8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4618      	mov	r0, r3
 80065d6:	f7fe fef6 	bl	80053c6 <LL_ADC_IsDisableOngoing>
 80065da:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4618      	mov	r0, r3
 80065e2:	f7fe fedd 	bl	80053a0 <LL_ADC_IsEnabled>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d047      	beq.n	800667c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d144      	bne.n	800667c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	f003 030d 	and.w	r3, r3, #13
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d10c      	bne.n	800661a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4618      	mov	r0, r3
 8006606:	f7fe feb7 	bl	8005378 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2203      	movs	r2, #3
 8006610:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006612:	f7fe fca5 	bl	8004f60 <HAL_GetTick>
 8006616:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006618:	e029      	b.n	800666e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800661e:	f043 0210 	orr.w	r2, r3, #16
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800662a:	f043 0201 	orr.w	r2, r3, #1
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	e023      	b.n	800667e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006636:	f7fe fc93 	bl	8004f60 <HAL_GetTick>
 800663a:	4602      	mov	r2, r0
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	1ad3      	subs	r3, r2, r3
 8006640:	2b02      	cmp	r3, #2
 8006642:	d914      	bls.n	800666e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	f003 0301 	and.w	r3, r3, #1
 800664e:	2b00      	cmp	r3, #0
 8006650:	d00d      	beq.n	800666e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006656:	f043 0210 	orr.w	r2, r3, #16
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006662:	f043 0201 	orr.w	r2, r3, #1
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	e007      	b.n	800667e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	f003 0301 	and.w	r3, r3, #1
 8006678:	2b00      	cmp	r3, #0
 800667a:	d1dc      	bne.n	8006636 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800667c:	2300      	movs	r3, #0
}
 800667e:	4618      	mov	r0, r3
 8006680:	3710      	adds	r7, #16
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}

08006686 <LL_ADC_IsEnabled>:
{
 8006686:	b480      	push	{r7}
 8006688:	b083      	sub	sp, #12
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	f003 0301 	and.w	r3, r3, #1
 8006696:	2b01      	cmp	r3, #1
 8006698:	d101      	bne.n	800669e <LL_ADC_IsEnabled+0x18>
 800669a:	2301      	movs	r3, #1
 800669c:	e000      	b.n	80066a0 <LL_ADC_IsEnabled+0x1a>
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <LL_ADC_REG_IsConversionOngoing>:
{
 80066ac:	b480      	push	{r7}
 80066ae:	b083      	sub	sp, #12
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	f003 0304 	and.w	r3, r3, #4
 80066bc:	2b04      	cmp	r3, #4
 80066be:	d101      	bne.n	80066c4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80066c0:	2301      	movs	r3, #1
 80066c2:	e000      	b.n	80066c6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	370c      	adds	r7, #12
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr
	...

080066d4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80066d4:	b590      	push	{r4, r7, lr}
 80066d6:	b0a1      	sub	sp, #132	@ 0x84
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80066de:	2300      	movs	r3, #0
 80066e0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d101      	bne.n	80066f2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80066ee:	2302      	movs	r3, #2
 80066f0:	e08b      	b.n	800680a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2201      	movs	r2, #1
 80066f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80066fa:	2300      	movs	r3, #0
 80066fc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80066fe:	2300      	movs	r3, #0
 8006700:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800670a:	d102      	bne.n	8006712 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800670c:	4b41      	ldr	r3, [pc, #260]	@ (8006814 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800670e:	60bb      	str	r3, [r7, #8]
 8006710:	e001      	b.n	8006716 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006712:	2300      	movs	r3, #0
 8006714:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d10b      	bne.n	8006734 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006720:	f043 0220 	orr.w	r2, r3, #32
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e06a      	b.n	800680a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	4618      	mov	r0, r3
 8006738:	f7ff ffb8 	bl	80066ac <LL_ADC_REG_IsConversionOngoing>
 800673c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4618      	mov	r0, r3
 8006744:	f7ff ffb2 	bl	80066ac <LL_ADC_REG_IsConversionOngoing>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d14c      	bne.n	80067e8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800674e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006750:	2b00      	cmp	r3, #0
 8006752:	d149      	bne.n	80067e8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006754:	4b30      	ldr	r3, [pc, #192]	@ (8006818 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8006756:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d028      	beq.n	80067b2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006760:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	6859      	ldr	r1, [r3, #4]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006772:	035b      	lsls	r3, r3, #13
 8006774:	430b      	orrs	r3, r1
 8006776:	431a      	orrs	r2, r3
 8006778:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800677a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800677c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006780:	f7ff ff81 	bl	8006686 <LL_ADC_IsEnabled>
 8006784:	4604      	mov	r4, r0
 8006786:	4823      	ldr	r0, [pc, #140]	@ (8006814 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006788:	f7ff ff7d 	bl	8006686 <LL_ADC_IsEnabled>
 800678c:	4603      	mov	r3, r0
 800678e:	4323      	orrs	r3, r4
 8006790:	2b00      	cmp	r3, #0
 8006792:	d133      	bne.n	80067fc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006794:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800679c:	f023 030f 	bic.w	r3, r3, #15
 80067a0:	683a      	ldr	r2, [r7, #0]
 80067a2:	6811      	ldr	r1, [r2, #0]
 80067a4:	683a      	ldr	r2, [r7, #0]
 80067a6:	6892      	ldr	r2, [r2, #8]
 80067a8:	430a      	orrs	r2, r1
 80067aa:	431a      	orrs	r2, r3
 80067ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067ae:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80067b0:	e024      	b.n	80067fc <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80067b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80067ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067bc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80067be:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80067c2:	f7ff ff60 	bl	8006686 <LL_ADC_IsEnabled>
 80067c6:	4604      	mov	r4, r0
 80067c8:	4812      	ldr	r0, [pc, #72]	@ (8006814 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80067ca:	f7ff ff5c 	bl	8006686 <LL_ADC_IsEnabled>
 80067ce:	4603      	mov	r3, r0
 80067d0:	4323      	orrs	r3, r4
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d112      	bne.n	80067fc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80067d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80067de:	f023 030f 	bic.w	r3, r3, #15
 80067e2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80067e4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80067e6:	e009      	b.n	80067fc <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067ec:	f043 0220 	orr.w	r2, r3, #32
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80067fa:	e000      	b.n	80067fe <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80067fc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006806:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800680a:	4618      	mov	r0, r3
 800680c:	3784      	adds	r7, #132	@ 0x84
 800680e:	46bd      	mov	sp, r7
 8006810:	bd90      	pop	{r4, r7, pc}
 8006812:	bf00      	nop
 8006814:	50000100 	.word	0x50000100
 8006818:	50000300 	.word	0x50000300

0800681c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f003 0307 	and.w	r3, r3, #7
 800682a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800682c:	4b0c      	ldr	r3, [pc, #48]	@ (8006860 <__NVIC_SetPriorityGrouping+0x44>)
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006832:	68ba      	ldr	r2, [r7, #8]
 8006834:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006838:	4013      	ands	r3, r2
 800683a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006844:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006848:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800684c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800684e:	4a04      	ldr	r2, [pc, #16]	@ (8006860 <__NVIC_SetPriorityGrouping+0x44>)
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	60d3      	str	r3, [r2, #12]
}
 8006854:	bf00      	nop
 8006856:	3714      	adds	r7, #20
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr
 8006860:	e000ed00 	.word	0xe000ed00

08006864 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006864:	b480      	push	{r7}
 8006866:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006868:	4b04      	ldr	r3, [pc, #16]	@ (800687c <__NVIC_GetPriorityGrouping+0x18>)
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	0a1b      	lsrs	r3, r3, #8
 800686e:	f003 0307 	and.w	r3, r3, #7
}
 8006872:	4618      	mov	r0, r3
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr
 800687c:	e000ed00 	.word	0xe000ed00

08006880 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006880:	b480      	push	{r7}
 8006882:	b083      	sub	sp, #12
 8006884:	af00      	add	r7, sp, #0
 8006886:	4603      	mov	r3, r0
 8006888:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800688a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800688e:	2b00      	cmp	r3, #0
 8006890:	db0b      	blt.n	80068aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006892:	79fb      	ldrb	r3, [r7, #7]
 8006894:	f003 021f 	and.w	r2, r3, #31
 8006898:	4907      	ldr	r1, [pc, #28]	@ (80068b8 <__NVIC_EnableIRQ+0x38>)
 800689a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800689e:	095b      	lsrs	r3, r3, #5
 80068a0:	2001      	movs	r0, #1
 80068a2:	fa00 f202 	lsl.w	r2, r0, r2
 80068a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80068aa:	bf00      	nop
 80068ac:	370c      	adds	r7, #12
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr
 80068b6:	bf00      	nop
 80068b8:	e000e100 	.word	0xe000e100

080068bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80068bc:	b480      	push	{r7}
 80068be:	b083      	sub	sp, #12
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	4603      	mov	r3, r0
 80068c4:	6039      	str	r1, [r7, #0]
 80068c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80068c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	db0a      	blt.n	80068e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	b2da      	uxtb	r2, r3
 80068d4:	490c      	ldr	r1, [pc, #48]	@ (8006908 <__NVIC_SetPriority+0x4c>)
 80068d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068da:	0112      	lsls	r2, r2, #4
 80068dc:	b2d2      	uxtb	r2, r2
 80068de:	440b      	add	r3, r1
 80068e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80068e4:	e00a      	b.n	80068fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	b2da      	uxtb	r2, r3
 80068ea:	4908      	ldr	r1, [pc, #32]	@ (800690c <__NVIC_SetPriority+0x50>)
 80068ec:	79fb      	ldrb	r3, [r7, #7]
 80068ee:	f003 030f 	and.w	r3, r3, #15
 80068f2:	3b04      	subs	r3, #4
 80068f4:	0112      	lsls	r2, r2, #4
 80068f6:	b2d2      	uxtb	r2, r2
 80068f8:	440b      	add	r3, r1
 80068fa:	761a      	strb	r2, [r3, #24]
}
 80068fc:	bf00      	nop
 80068fe:	370c      	adds	r7, #12
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr
 8006908:	e000e100 	.word	0xe000e100
 800690c:	e000ed00 	.word	0xe000ed00

08006910 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006910:	b480      	push	{r7}
 8006912:	b089      	sub	sp, #36	@ 0x24
 8006914:	af00      	add	r7, sp, #0
 8006916:	60f8      	str	r0, [r7, #12]
 8006918:	60b9      	str	r1, [r7, #8]
 800691a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f003 0307 	and.w	r3, r3, #7
 8006922:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006924:	69fb      	ldr	r3, [r7, #28]
 8006926:	f1c3 0307 	rsb	r3, r3, #7
 800692a:	2b04      	cmp	r3, #4
 800692c:	bf28      	it	cs
 800692e:	2304      	movcs	r3, #4
 8006930:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	3304      	adds	r3, #4
 8006936:	2b06      	cmp	r3, #6
 8006938:	d902      	bls.n	8006940 <NVIC_EncodePriority+0x30>
 800693a:	69fb      	ldr	r3, [r7, #28]
 800693c:	3b03      	subs	r3, #3
 800693e:	e000      	b.n	8006942 <NVIC_EncodePriority+0x32>
 8006940:	2300      	movs	r3, #0
 8006942:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006944:	f04f 32ff 	mov.w	r2, #4294967295
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	fa02 f303 	lsl.w	r3, r2, r3
 800694e:	43da      	mvns	r2, r3
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	401a      	ands	r2, r3
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006958:	f04f 31ff 	mov.w	r1, #4294967295
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	fa01 f303 	lsl.w	r3, r1, r3
 8006962:	43d9      	mvns	r1, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006968:	4313      	orrs	r3, r2
         );
}
 800696a:	4618      	mov	r0, r3
 800696c:	3724      	adds	r7, #36	@ 0x24
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr
	...

08006978 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b082      	sub	sp, #8
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	3b01      	subs	r3, #1
 8006984:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006988:	d301      	bcc.n	800698e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800698a:	2301      	movs	r3, #1
 800698c:	e00f      	b.n	80069ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800698e:	4a0a      	ldr	r2, [pc, #40]	@ (80069b8 <SysTick_Config+0x40>)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	3b01      	subs	r3, #1
 8006994:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006996:	210f      	movs	r1, #15
 8006998:	f04f 30ff 	mov.w	r0, #4294967295
 800699c:	f7ff ff8e 	bl	80068bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80069a0:	4b05      	ldr	r3, [pc, #20]	@ (80069b8 <SysTick_Config+0x40>)
 80069a2:	2200      	movs	r2, #0
 80069a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80069a6:	4b04      	ldr	r3, [pc, #16]	@ (80069b8 <SysTick_Config+0x40>)
 80069a8:	2207      	movs	r2, #7
 80069aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80069ac:	2300      	movs	r3, #0
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3708      	adds	r7, #8
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
 80069b6:	bf00      	nop
 80069b8:	e000e010 	.word	0xe000e010

080069bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b082      	sub	sp, #8
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f7ff ff29 	bl	800681c <__NVIC_SetPriorityGrouping>
}
 80069ca:	bf00      	nop
 80069cc:	3708      	adds	r7, #8
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}

080069d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b086      	sub	sp, #24
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	4603      	mov	r3, r0
 80069da:	60b9      	str	r1, [r7, #8]
 80069dc:	607a      	str	r2, [r7, #4]
 80069de:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80069e0:	f7ff ff40 	bl	8006864 <__NVIC_GetPriorityGrouping>
 80069e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	68b9      	ldr	r1, [r7, #8]
 80069ea:	6978      	ldr	r0, [r7, #20]
 80069ec:	f7ff ff90 	bl	8006910 <NVIC_EncodePriority>
 80069f0:	4602      	mov	r2, r0
 80069f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069f6:	4611      	mov	r1, r2
 80069f8:	4618      	mov	r0, r3
 80069fa:	f7ff ff5f 	bl	80068bc <__NVIC_SetPriority>
}
 80069fe:	bf00      	nop
 8006a00:	3718      	adds	r7, #24
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}

08006a06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a06:	b580      	push	{r7, lr}
 8006a08:	b082      	sub	sp, #8
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006a10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a14:	4618      	mov	r0, r3
 8006a16:	f7ff ff33 	bl	8006880 <__NVIC_EnableIRQ>
}
 8006a1a:	bf00      	nop
 8006a1c:	3708      	adds	r7, #8
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006a22:	b580      	push	{r7, lr}
 8006a24:	b082      	sub	sp, #8
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f7ff ffa4 	bl	8006978 <SysTick_Config>
 8006a30:	4603      	mov	r3, r0
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3708      	adds	r7, #8
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}

08006a3a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006a3a:	b580      	push	{r7, lr}
 8006a3c:	b082      	sub	sp, #8
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d101      	bne.n	8006a4c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e014      	b.n	8006a76 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	791b      	ldrb	r3, [r3, #4]
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d105      	bne.n	8006a62 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f7fc f9c7 	bl	8002df0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2202      	movs	r2, #2
 8006a66:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2201      	movs	r2, #1
 8006a72:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006a74:	2300      	movs	r3, #0
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3708      	adds	r7, #8
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}
	...

08006a80 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b085      	sub	sp, #20
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	e056      	b.n	8006b42 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	795b      	ldrb	r3, [r3, #5]
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d101      	bne.n	8006aa0 <HAL_DAC_Start+0x20>
 8006a9c:	2302      	movs	r3, #2
 8006a9e:	e050      	b.n	8006b42 <HAL_DAC_Start+0xc2>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2202      	movs	r2, #2
 8006aaa:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	6819      	ldr	r1, [r3, #0]
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	f003 0310 	and.w	r3, r3, #16
 8006ab8:	2201      	movs	r2, #1
 8006aba:	409a      	lsls	r2, r3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	430a      	orrs	r2, r1
 8006ac2:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006ac4:	4b22      	ldr	r3, [pc, #136]	@ (8006b50 <HAL_DAC_Start+0xd0>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	099b      	lsrs	r3, r3, #6
 8006aca:	4a22      	ldr	r2, [pc, #136]	@ (8006b54 <HAL_DAC_Start+0xd4>)
 8006acc:	fba2 2303 	umull	r2, r3, r2, r3
 8006ad0:	099b      	lsrs	r3, r3, #6
 8006ad2:	3301      	adds	r3, #1
 8006ad4:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8006ad6:	e002      	b.n	8006ade <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	3b01      	subs	r3, #1
 8006adc:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d1f9      	bne.n	8006ad8 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d10f      	bne.n	8006b0a <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	d11d      	bne.n	8006b34 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	685a      	ldr	r2, [r3, #4]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f042 0201 	orr.w	r2, r2, #1
 8006b06:	605a      	str	r2, [r3, #4]
 8006b08:	e014      	b.n	8006b34 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	f003 0310 	and.w	r3, r3, #16
 8006b1a:	2102      	movs	r1, #2
 8006b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d107      	bne.n	8006b34 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	685a      	ldr	r2, [r3, #4]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f042 0202 	orr.w	r2, r2, #2
 8006b32:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2201      	movs	r2, #1
 8006b38:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006b40:	2300      	movs	r3, #0
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3714      	adds	r7, #20
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr
 8006b4e:	bf00      	nop
 8006b50:	20000004 	.word	0x20000004
 8006b54:	053e2d63 	.word	0x053e2d63

08006b58 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b087      	sub	sp, #28
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	607a      	str	r2, [r7, #4]
 8006b64:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8006b66:	2300      	movs	r3, #0
 8006b68:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d101      	bne.n	8006b74 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e018      	b.n	8006ba6 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d105      	bne.n	8006b92 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8006b86:	697a      	ldr	r2, [r7, #20]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4413      	add	r3, r2
 8006b8c:	3308      	adds	r3, #8
 8006b8e:	617b      	str	r3, [r7, #20]
 8006b90:	e004      	b.n	8006b9c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8006b92:	697a      	ldr	r2, [r7, #20]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4413      	add	r3, r2
 8006b98:	3314      	adds	r3, #20
 8006b9a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8006ba4:	2300      	movs	r3, #0
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	371c      	adds	r7, #28
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr
	...

08006bb4 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b08a      	sub	sp, #40	@ 0x28
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d002      	beq.n	8006bd0 <HAL_DAC_ConfigChannel+0x1c>
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d101      	bne.n	8006bd4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e1a1      	b.n	8006f18 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	689b      	ldr	r3, [r3, #8]
 8006bd8:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	795b      	ldrb	r3, [r3, #5]
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d101      	bne.n	8006be6 <HAL_DAC_ConfigChannel+0x32>
 8006be2:	2302      	movs	r3, #2
 8006be4:	e198      	b.n	8006f18 <HAL_DAC_ConfigChannel+0x364>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2201      	movs	r2, #1
 8006bea:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2202      	movs	r2, #2
 8006bf0:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	2b04      	cmp	r3, #4
 8006bf8:	d17a      	bne.n	8006cf0 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8006bfa:	f7fe f9b1 	bl	8004f60 <HAL_GetTick>
 8006bfe:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d13d      	bne.n	8006c82 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006c06:	e018      	b.n	8006c3a <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006c08:	f7fe f9aa 	bl	8004f60 <HAL_GetTick>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	69bb      	ldr	r3, [r7, #24]
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d911      	bls.n	8006c3a <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d00a      	beq.n	8006c3a <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	691b      	ldr	r3, [r3, #16]
 8006c28:	f043 0208 	orr.w	r2, r3, #8
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2203      	movs	r2, #3
 8006c34:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8006c36:	2303      	movs	r3, #3
 8006c38:	e16e      	b.n	8006f18 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d1df      	bne.n	8006c08 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006c50:	641a      	str	r2, [r3, #64]	@ 0x40
 8006c52:	e020      	b.n	8006c96 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006c54:	f7fe f984 	bl	8004f60 <HAL_GetTick>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	69bb      	ldr	r3, [r7, #24]
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d90f      	bls.n	8006c82 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	da0a      	bge.n	8006c82 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	f043 0208 	orr.w	r2, r3, #8
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2203      	movs	r2, #3
 8006c7c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	e14a      	b.n	8006f18 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	dbe3      	blt.n	8006c54 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	68ba      	ldr	r2, [r7, #8]
 8006c92:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006c94:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f003 0310 	and.w	r3, r3, #16
 8006ca2:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8006caa:	43db      	mvns	r3, r3
 8006cac:	ea02 0103 	and.w	r1, r2, r3
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f003 0310 	and.w	r3, r3, #16
 8006cba:	409a      	lsls	r2, r3
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	430a      	orrs	r2, r1
 8006cc2:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f003 0310 	and.w	r3, r3, #16
 8006cd0:	21ff      	movs	r1, #255	@ 0xff
 8006cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8006cd6:	43db      	mvns	r3, r3
 8006cd8:	ea02 0103 	and.w	r1, r2, r3
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f003 0310 	and.w	r3, r3, #16
 8006ce6:	409a      	lsls	r2, r3
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	430a      	orrs	r2, r1
 8006cee:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	69db      	ldr	r3, [r3, #28]
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d11d      	bne.n	8006d34 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cfe:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f003 0310 	and.w	r3, r3, #16
 8006d06:	221f      	movs	r2, #31
 8006d08:	fa02 f303 	lsl.w	r3, r2, r3
 8006d0c:	43db      	mvns	r3, r3
 8006d0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d10:	4013      	ands	r3, r2
 8006d12:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	6a1b      	ldr	r3, [r3, #32]
 8006d18:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f003 0310 	and.w	r3, r3, #16
 8006d20:	697a      	ldr	r2, [r7, #20]
 8006d22:	fa02 f303 	lsl.w	r3, r2, r3
 8006d26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d32:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d3a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f003 0310 	and.w	r3, r3, #16
 8006d42:	2207      	movs	r2, #7
 8006d44:	fa02 f303 	lsl.w	r3, r2, r3
 8006d48:	43db      	mvns	r3, r3
 8006d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d4c:	4013      	ands	r3, r2
 8006d4e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	699b      	ldr	r3, [r3, #24]
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d102      	bne.n	8006d5e <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	623b      	str	r3, [r7, #32]
 8006d5c:	e00f      	b.n	8006d7e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	699b      	ldr	r3, [r3, #24]
 8006d62:	2b02      	cmp	r3, #2
 8006d64:	d102      	bne.n	8006d6c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8006d66:	2301      	movs	r3, #1
 8006d68:	623b      	str	r3, [r7, #32]
 8006d6a:	e008      	b.n	8006d7e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	695b      	ldr	r3, [r3, #20]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d102      	bne.n	8006d7a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8006d74:	2301      	movs	r3, #1
 8006d76:	623b      	str	r3, [r7, #32]
 8006d78:	e001      	b.n	8006d7e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	689a      	ldr	r2, [r3, #8]
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	695b      	ldr	r3, [r3, #20]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	6a3a      	ldr	r2, [r7, #32]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f003 0310 	and.w	r3, r3, #16
 8006d94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006d98:	fa02 f303 	lsl.w	r3, r2, r3
 8006d9c:	43db      	mvns	r3, r3
 8006d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006da0:	4013      	ands	r3, r2
 8006da2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	791b      	ldrb	r3, [r3, #4]
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d102      	bne.n	8006db2 <HAL_DAC_ConfigChannel+0x1fe>
 8006dac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006db0:	e000      	b.n	8006db4 <HAL_DAC_ConfigChannel+0x200>
 8006db2:	2300      	movs	r3, #0
 8006db4:	697a      	ldr	r2, [r7, #20]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f003 0310 	and.w	r3, r3, #16
 8006dc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc8:	43db      	mvns	r3, r3
 8006dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dcc:	4013      	ands	r3, r2
 8006dce:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	795b      	ldrb	r3, [r3, #5]
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d102      	bne.n	8006dde <HAL_DAC_ConfigChannel+0x22a>
 8006dd8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006ddc:	e000      	b.n	8006de0 <HAL_DAC_ConfigChannel+0x22c>
 8006dde:	2300      	movs	r3, #0
 8006de0:	697a      	ldr	r2, [r7, #20]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8006de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8006dec:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	2b02      	cmp	r3, #2
 8006df4:	d114      	bne.n	8006e20 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8006df6:	f003 ff2f 	bl	800ac58 <HAL_RCC_GetHCLKFreq>
 8006dfa:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	4a48      	ldr	r2, [pc, #288]	@ (8006f20 <HAL_DAC_ConfigChannel+0x36c>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d904      	bls.n	8006e0e <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8006e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e0c:	e00f      	b.n	8006e2e <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	4a44      	ldr	r2, [pc, #272]	@ (8006f24 <HAL_DAC_ConfigChannel+0x370>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d90a      	bls.n	8006e2c <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006e1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e1e:	e006      	b.n	8006e2e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e26:	4313      	orrs	r3, r2
 8006e28:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e2a:	e000      	b.n	8006e2e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8006e2c:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f003 0310 	and.w	r3, r3, #16
 8006e34:	697a      	ldr	r2, [r7, #20]
 8006e36:	fa02 f303 	lsl.w	r3, r2, r3
 8006e3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e46:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	6819      	ldr	r1, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f003 0310 	and.w	r3, r3, #16
 8006e54:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006e58:	fa02 f303 	lsl.w	r3, r2, r3
 8006e5c:	43da      	mvns	r2, r3
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	400a      	ands	r2, r1
 8006e64:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f003 0310 	and.w	r3, r3, #16
 8006e74:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8006e78:	fa02 f303 	lsl.w	r3, r2, r3
 8006e7c:	43db      	mvns	r3, r3
 8006e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e80:	4013      	ands	r3, r2
 8006e82:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f003 0310 	and.w	r3, r3, #16
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	fa02 f303 	lsl.w	r3, r2, r3
 8006e96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ea2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	6819      	ldr	r1, [r3, #0]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f003 0310 	and.w	r3, r3, #16
 8006eb0:	22c0      	movs	r2, #192	@ 0xc0
 8006eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8006eb6:	43da      	mvns	r2, r3
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	400a      	ands	r2, r1
 8006ebe:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	68db      	ldr	r3, [r3, #12]
 8006ec4:	089b      	lsrs	r3, r3, #2
 8006ec6:	f003 030f 	and.w	r3, r3, #15
 8006eca:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	691b      	ldr	r3, [r3, #16]
 8006ed0:	089b      	lsrs	r3, r3, #2
 8006ed2:	021b      	lsls	r3, r3, #8
 8006ed4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006ed8:	697a      	ldr	r2, [r7, #20]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f003 0310 	and.w	r3, r3, #16
 8006eea:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8006eee:	fa01 f303 	lsl.w	r3, r1, r3
 8006ef2:	43db      	mvns	r3, r3
 8006ef4:	ea02 0103 	and.w	r1, r2, r3
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f003 0310 	and.w	r3, r3, #16
 8006efe:	697a      	ldr	r2, [r7, #20]
 8006f00:	409a      	lsls	r2, r3
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	430a      	orrs	r2, r1
 8006f08:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2200      	movs	r2, #0
 8006f14:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8006f16:	7ffb      	ldrb	r3, [r7, #31]
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3728      	adds	r7, #40	@ 0x28
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	09896800 	.word	0x09896800
 8006f24:	04c4b400 	.word	0x04c4b400

08006f28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d101      	bne.n	8006f3a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	e08d      	b.n	8007056 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	461a      	mov	r2, r3
 8006f40:	4b47      	ldr	r3, [pc, #284]	@ (8007060 <HAL_DMA_Init+0x138>)
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d80f      	bhi.n	8006f66 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	461a      	mov	r2, r3
 8006f4c:	4b45      	ldr	r3, [pc, #276]	@ (8007064 <HAL_DMA_Init+0x13c>)
 8006f4e:	4413      	add	r3, r2
 8006f50:	4a45      	ldr	r2, [pc, #276]	@ (8007068 <HAL_DMA_Init+0x140>)
 8006f52:	fba2 2303 	umull	r2, r3, r2, r3
 8006f56:	091b      	lsrs	r3, r3, #4
 8006f58:	009a      	lsls	r2, r3, #2
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a42      	ldr	r2, [pc, #264]	@ (800706c <HAL_DMA_Init+0x144>)
 8006f62:	641a      	str	r2, [r3, #64]	@ 0x40
 8006f64:	e00e      	b.n	8006f84 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	4b40      	ldr	r3, [pc, #256]	@ (8007070 <HAL_DMA_Init+0x148>)
 8006f6e:	4413      	add	r3, r2
 8006f70:	4a3d      	ldr	r2, [pc, #244]	@ (8007068 <HAL_DMA_Init+0x140>)
 8006f72:	fba2 2303 	umull	r2, r3, r2, r3
 8006f76:	091b      	lsrs	r3, r3, #4
 8006f78:	009a      	lsls	r2, r3, #2
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	4a3c      	ldr	r2, [pc, #240]	@ (8007074 <HAL_DMA_Init+0x14c>)
 8006f82:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2202      	movs	r2, #2
 8006f88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f9e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006fa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006fb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006fc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6a1b      	ldr	r3, [r3, #32]
 8006fc6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006fc8:	68fa      	ldr	r2, [r7, #12]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	68fa      	ldr	r2, [r7, #12]
 8006fd4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f000 fa76 	bl	80074c8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006fe4:	d102      	bne.n	8006fec <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	685a      	ldr	r2, [r3, #4]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ff4:	b2d2      	uxtb	r2, r2
 8006ff6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007000:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d010      	beq.n	800702c <HAL_DMA_Init+0x104>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	2b04      	cmp	r3, #4
 8007010:	d80c      	bhi.n	800702c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 fa96 	bl	8007544 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800701c:	2200      	movs	r2, #0
 800701e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007028:	605a      	str	r2, [r3, #4]
 800702a:	e008      	b.n	800703e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3710      	adds	r7, #16
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
 800705e:	bf00      	nop
 8007060:	40020407 	.word	0x40020407
 8007064:	bffdfff8 	.word	0xbffdfff8
 8007068:	cccccccd 	.word	0xcccccccd
 800706c:	40020000 	.word	0x40020000
 8007070:	bffdfbf8 	.word	0xbffdfbf8
 8007074:	40020400 	.word	0x40020400

08007078 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b086      	sub	sp, #24
 800707c:	af00      	add	r7, sp, #0
 800707e:	60f8      	str	r0, [r7, #12]
 8007080:	60b9      	str	r1, [r7, #8]
 8007082:	607a      	str	r2, [r7, #4]
 8007084:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007086:	2300      	movs	r3, #0
 8007088:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007090:	2b01      	cmp	r3, #1
 8007092:	d101      	bne.n	8007098 <HAL_DMA_Start_IT+0x20>
 8007094:	2302      	movs	r3, #2
 8007096:	e066      	b.n	8007166 <HAL_DMA_Start_IT+0xee>
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2201      	movs	r2, #1
 800709c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d155      	bne.n	8007158 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2202      	movs	r2, #2
 80070b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2200      	movs	r2, #0
 80070b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f022 0201 	bic.w	r2, r2, #1
 80070c8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	68b9      	ldr	r1, [r7, #8]
 80070d0:	68f8      	ldr	r0, [r7, #12]
 80070d2:	f000 f9bb 	bl	800744c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d008      	beq.n	80070f0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f042 020e 	orr.w	r2, r2, #14
 80070ec:	601a      	str	r2, [r3, #0]
 80070ee:	e00f      	b.n	8007110 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f022 0204 	bic.w	r2, r2, #4
 80070fe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f042 020a 	orr.w	r2, r2, #10
 800710e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800711a:	2b00      	cmp	r3, #0
 800711c:	d007      	beq.n	800712e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007128:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800712c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007132:	2b00      	cmp	r3, #0
 8007134:	d007      	beq.n	8007146 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007140:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007144:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f042 0201 	orr.w	r2, r2, #1
 8007154:	601a      	str	r2, [r3, #0]
 8007156:	e005      	b.n	8007164 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2200      	movs	r2, #0
 800715c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007160:	2302      	movs	r3, #2
 8007162:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007164:	7dfb      	ldrb	r3, [r7, #23]
}
 8007166:	4618      	mov	r0, r3
 8007168:	3718      	adds	r7, #24
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}

0800716e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800716e:	b480      	push	{r7}
 8007170:	b085      	sub	sp, #20
 8007172:	af00      	add	r7, sp, #0
 8007174:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007176:	2300      	movs	r3, #0
 8007178:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007180:	b2db      	uxtb	r3, r3
 8007182:	2b02      	cmp	r3, #2
 8007184:	d005      	beq.n	8007192 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2204      	movs	r2, #4
 800718a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	73fb      	strb	r3, [r7, #15]
 8007190:	e037      	b.n	8007202 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f022 020e 	bic.w	r2, r2, #14
 80071a0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80071b0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f022 0201 	bic.w	r2, r2, #1
 80071c0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071c6:	f003 021f 	and.w	r2, r3, #31
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ce:	2101      	movs	r1, #1
 80071d0:	fa01 f202 	lsl.w	r2, r1, r2
 80071d4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071da:	687a      	ldr	r2, [r7, #4]
 80071dc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80071de:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d00c      	beq.n	8007202 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80071f6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007200:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2201      	movs	r2, #1
 8007206:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8007212:	7bfb      	ldrb	r3, [r7, #15]
}
 8007214:	4618      	mov	r0, r3
 8007216:	3714      	adds	r7, #20
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr

08007220 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b084      	sub	sp, #16
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007228:	2300      	movs	r3, #0
 800722a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007232:	b2db      	uxtb	r3, r3
 8007234:	2b02      	cmp	r3, #2
 8007236:	d00d      	beq.n	8007254 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2204      	movs	r2, #4
 800723c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2201      	movs	r2, #1
 8007242:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2200      	movs	r2, #0
 800724a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	73fb      	strb	r3, [r7, #15]
 8007252:	e047      	b.n	80072e4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f022 020e 	bic.w	r2, r2, #14
 8007262:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f022 0201 	bic.w	r2, r2, #1
 8007272:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800727e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007282:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007288:	f003 021f 	and.w	r2, r3, #31
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007290:	2101      	movs	r1, #1
 8007292:	fa01 f202 	lsl.w	r2, r1, r2
 8007296:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800729c:	687a      	ldr	r2, [r7, #4]
 800729e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80072a0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d00c      	beq.n	80072c4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80072b8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072be:	687a      	ldr	r2, [r7, #4]
 80072c0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80072c2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d003      	beq.n	80072e4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	4798      	blx	r3
    }
  }
  return status;
 80072e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3710      	adds	r7, #16
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}

080072ee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80072ee:	b580      	push	{r7, lr}
 80072f0:	b084      	sub	sp, #16
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800730a:	f003 031f 	and.w	r3, r3, #31
 800730e:	2204      	movs	r2, #4
 8007310:	409a      	lsls	r2, r3
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	4013      	ands	r3, r2
 8007316:	2b00      	cmp	r3, #0
 8007318:	d026      	beq.n	8007368 <HAL_DMA_IRQHandler+0x7a>
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	f003 0304 	and.w	r3, r3, #4
 8007320:	2b00      	cmp	r3, #0
 8007322:	d021      	beq.n	8007368 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f003 0320 	and.w	r3, r3, #32
 800732e:	2b00      	cmp	r3, #0
 8007330:	d107      	bne.n	8007342 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	681a      	ldr	r2, [r3, #0]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f022 0204 	bic.w	r2, r2, #4
 8007340:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007346:	f003 021f 	and.w	r2, r3, #31
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800734e:	2104      	movs	r1, #4
 8007350:	fa01 f202 	lsl.w	r2, r1, r2
 8007354:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800735a:	2b00      	cmp	r3, #0
 800735c:	d071      	beq.n	8007442 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007366:	e06c      	b.n	8007442 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800736c:	f003 031f 	and.w	r3, r3, #31
 8007370:	2202      	movs	r2, #2
 8007372:	409a      	lsls	r2, r3
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	4013      	ands	r3, r2
 8007378:	2b00      	cmp	r3, #0
 800737a:	d02e      	beq.n	80073da <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	f003 0302 	and.w	r3, r3, #2
 8007382:	2b00      	cmp	r3, #0
 8007384:	d029      	beq.n	80073da <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 0320 	and.w	r3, r3, #32
 8007390:	2b00      	cmp	r3, #0
 8007392:	d10b      	bne.n	80073ac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	681a      	ldr	r2, [r3, #0]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f022 020a 	bic.w	r2, r2, #10
 80073a2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2201      	movs	r2, #1
 80073a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073b0:	f003 021f 	and.w	r2, r3, #31
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073b8:	2102      	movs	r1, #2
 80073ba:	fa01 f202 	lsl.w	r2, r1, r2
 80073be:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2200      	movs	r2, #0
 80073c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d038      	beq.n	8007442 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80073d8:	e033      	b.n	8007442 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073de:	f003 031f 	and.w	r3, r3, #31
 80073e2:	2208      	movs	r2, #8
 80073e4:	409a      	lsls	r2, r3
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	4013      	ands	r3, r2
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d02a      	beq.n	8007444 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	f003 0308 	and.w	r3, r3, #8
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d025      	beq.n	8007444 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f022 020e 	bic.w	r2, r2, #14
 8007406:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800740c:	f003 021f 	and.w	r2, r3, #31
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007414:	2101      	movs	r1, #1
 8007416:	fa01 f202 	lsl.w	r2, r1, r2
 800741a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2201      	movs	r2, #1
 8007426:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007436:	2b00      	cmp	r3, #0
 8007438:	d004      	beq.n	8007444 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007442:	bf00      	nop
 8007444:	bf00      	nop
}
 8007446:	3710      	adds	r7, #16
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}

0800744c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800744c:	b480      	push	{r7}
 800744e:	b085      	sub	sp, #20
 8007450:	af00      	add	r7, sp, #0
 8007452:	60f8      	str	r0, [r7, #12]
 8007454:	60b9      	str	r1, [r7, #8]
 8007456:	607a      	str	r2, [r7, #4]
 8007458:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800745e:	68fa      	ldr	r2, [r7, #12]
 8007460:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007462:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007468:	2b00      	cmp	r3, #0
 800746a:	d004      	beq.n	8007476 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007470:	68fa      	ldr	r2, [r7, #12]
 8007472:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007474:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800747a:	f003 021f 	and.w	r2, r3, #31
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007482:	2101      	movs	r1, #1
 8007484:	fa01 f202 	lsl.w	r2, r1, r2
 8007488:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	683a      	ldr	r2, [r7, #0]
 8007490:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	2b10      	cmp	r3, #16
 8007498:	d108      	bne.n	80074ac <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68ba      	ldr	r2, [r7, #8]
 80074a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80074aa:	e007      	b.n	80074bc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68ba      	ldr	r2, [r7, #8]
 80074b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	687a      	ldr	r2, [r7, #4]
 80074ba:	60da      	str	r2, [r3, #12]
}
 80074bc:	bf00      	nop
 80074be:	3714      	adds	r7, #20
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b087      	sub	sp, #28
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	461a      	mov	r2, r3
 80074d6:	4b16      	ldr	r3, [pc, #88]	@ (8007530 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80074d8:	429a      	cmp	r2, r3
 80074da:	d802      	bhi.n	80074e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80074dc:	4b15      	ldr	r3, [pc, #84]	@ (8007534 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80074de:	617b      	str	r3, [r7, #20]
 80074e0:	e001      	b.n	80074e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80074e2:	4b15      	ldr	r3, [pc, #84]	@ (8007538 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80074e4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	3b08      	subs	r3, #8
 80074f2:	4a12      	ldr	r2, [pc, #72]	@ (800753c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80074f4:	fba2 2303 	umull	r2, r3, r2, r3
 80074f8:	091b      	lsrs	r3, r3, #4
 80074fa:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007500:	089b      	lsrs	r3, r3, #2
 8007502:	009a      	lsls	r2, r3, #2
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	4413      	add	r3, r2
 8007508:	461a      	mov	r2, r3
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a0b      	ldr	r2, [pc, #44]	@ (8007540 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007512:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f003 031f 	and.w	r3, r3, #31
 800751a:	2201      	movs	r2, #1
 800751c:	409a      	lsls	r2, r3
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007522:	bf00      	nop
 8007524:	371c      	adds	r7, #28
 8007526:	46bd      	mov	sp, r7
 8007528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752c:	4770      	bx	lr
 800752e:	bf00      	nop
 8007530:	40020407 	.word	0x40020407
 8007534:	40020800 	.word	0x40020800
 8007538:	40020820 	.word	0x40020820
 800753c:	cccccccd 	.word	0xcccccccd
 8007540:	40020880 	.word	0x40020880

08007544 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007544:	b480      	push	{r7}
 8007546:	b085      	sub	sp, #20
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	b2db      	uxtb	r3, r3
 8007552:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007554:	68fa      	ldr	r2, [r7, #12]
 8007556:	4b0b      	ldr	r3, [pc, #44]	@ (8007584 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007558:	4413      	add	r3, r2
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	461a      	mov	r2, r3
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	4a08      	ldr	r2, [pc, #32]	@ (8007588 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007566:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	3b01      	subs	r3, #1
 800756c:	f003 031f 	and.w	r3, r3, #31
 8007570:	2201      	movs	r2, #1
 8007572:	409a      	lsls	r2, r3
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007578:	bf00      	nop
 800757a:	3714      	adds	r7, #20
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr
 8007584:	1000823f 	.word	0x1000823f
 8007588:	40020940 	.word	0x40020940

0800758c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800758c:	b480      	push	{r7}
 800758e:	b087      	sub	sp, #28
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007596:	2300      	movs	r3, #0
 8007598:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800759a:	e15a      	b.n	8007852 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	2101      	movs	r1, #1
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	fa01 f303 	lsl.w	r3, r1, r3
 80075a8:	4013      	ands	r3, r2
 80075aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f000 814c 	beq.w	800784c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	f003 0303 	and.w	r3, r3, #3
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d005      	beq.n	80075cc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80075c8:	2b02      	cmp	r3, #2
 80075ca:	d130      	bne.n	800762e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	005b      	lsls	r3, r3, #1
 80075d6:	2203      	movs	r2, #3
 80075d8:	fa02 f303 	lsl.w	r3, r2, r3
 80075dc:	43db      	mvns	r3, r3
 80075de:	693a      	ldr	r2, [r7, #16]
 80075e0:	4013      	ands	r3, r2
 80075e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	68da      	ldr	r2, [r3, #12]
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	005b      	lsls	r3, r3, #1
 80075ec:	fa02 f303 	lsl.w	r3, r2, r3
 80075f0:	693a      	ldr	r2, [r7, #16]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	693a      	ldr	r2, [r7, #16]
 80075fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007602:	2201      	movs	r2, #1
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	fa02 f303 	lsl.w	r3, r2, r3
 800760a:	43db      	mvns	r3, r3
 800760c:	693a      	ldr	r2, [r7, #16]
 800760e:	4013      	ands	r3, r2
 8007610:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	091b      	lsrs	r3, r3, #4
 8007618:	f003 0201 	and.w	r2, r3, #1
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	fa02 f303 	lsl.w	r3, r2, r3
 8007622:	693a      	ldr	r2, [r7, #16]
 8007624:	4313      	orrs	r3, r2
 8007626:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	693a      	ldr	r2, [r7, #16]
 800762c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	f003 0303 	and.w	r3, r3, #3
 8007636:	2b03      	cmp	r3, #3
 8007638:	d017      	beq.n	800766a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	68db      	ldr	r3, [r3, #12]
 800763e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	005b      	lsls	r3, r3, #1
 8007644:	2203      	movs	r2, #3
 8007646:	fa02 f303 	lsl.w	r3, r2, r3
 800764a:	43db      	mvns	r3, r3
 800764c:	693a      	ldr	r2, [r7, #16]
 800764e:	4013      	ands	r3, r2
 8007650:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	689a      	ldr	r2, [r3, #8]
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	005b      	lsls	r3, r3, #1
 800765a:	fa02 f303 	lsl.w	r3, r2, r3
 800765e:	693a      	ldr	r2, [r7, #16]
 8007660:	4313      	orrs	r3, r2
 8007662:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	693a      	ldr	r2, [r7, #16]
 8007668:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	f003 0303 	and.w	r3, r3, #3
 8007672:	2b02      	cmp	r3, #2
 8007674:	d123      	bne.n	80076be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	08da      	lsrs	r2, r3, #3
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	3208      	adds	r2, #8
 800767e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007682:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	f003 0307 	and.w	r3, r3, #7
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	220f      	movs	r2, #15
 800768e:	fa02 f303 	lsl.w	r3, r2, r3
 8007692:	43db      	mvns	r3, r3
 8007694:	693a      	ldr	r2, [r7, #16]
 8007696:	4013      	ands	r3, r2
 8007698:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	691a      	ldr	r2, [r3, #16]
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	f003 0307 	and.w	r3, r3, #7
 80076a4:	009b      	lsls	r3, r3, #2
 80076a6:	fa02 f303 	lsl.w	r3, r2, r3
 80076aa:	693a      	ldr	r2, [r7, #16]
 80076ac:	4313      	orrs	r3, r2
 80076ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	08da      	lsrs	r2, r3, #3
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	3208      	adds	r2, #8
 80076b8:	6939      	ldr	r1, [r7, #16]
 80076ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	005b      	lsls	r3, r3, #1
 80076c8:	2203      	movs	r2, #3
 80076ca:	fa02 f303 	lsl.w	r3, r2, r3
 80076ce:	43db      	mvns	r3, r3
 80076d0:	693a      	ldr	r2, [r7, #16]
 80076d2:	4013      	ands	r3, r2
 80076d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	f003 0203 	and.w	r2, r3, #3
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	005b      	lsls	r3, r3, #1
 80076e2:	fa02 f303 	lsl.w	r3, r2, r3
 80076e6:	693a      	ldr	r2, [r7, #16]
 80076e8:	4313      	orrs	r3, r2
 80076ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	693a      	ldr	r2, [r7, #16]
 80076f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	f000 80a6 	beq.w	800784c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007700:	4b5b      	ldr	r3, [pc, #364]	@ (8007870 <HAL_GPIO_Init+0x2e4>)
 8007702:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007704:	4a5a      	ldr	r2, [pc, #360]	@ (8007870 <HAL_GPIO_Init+0x2e4>)
 8007706:	f043 0301 	orr.w	r3, r3, #1
 800770a:	6613      	str	r3, [r2, #96]	@ 0x60
 800770c:	4b58      	ldr	r3, [pc, #352]	@ (8007870 <HAL_GPIO_Init+0x2e4>)
 800770e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007710:	f003 0301 	and.w	r3, r3, #1
 8007714:	60bb      	str	r3, [r7, #8]
 8007716:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007718:	4a56      	ldr	r2, [pc, #344]	@ (8007874 <HAL_GPIO_Init+0x2e8>)
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	089b      	lsrs	r3, r3, #2
 800771e:	3302      	adds	r3, #2
 8007720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007724:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	f003 0303 	and.w	r3, r3, #3
 800772c:	009b      	lsls	r3, r3, #2
 800772e:	220f      	movs	r2, #15
 8007730:	fa02 f303 	lsl.w	r3, r2, r3
 8007734:	43db      	mvns	r3, r3
 8007736:	693a      	ldr	r2, [r7, #16]
 8007738:	4013      	ands	r3, r2
 800773a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007742:	d01f      	beq.n	8007784 <HAL_GPIO_Init+0x1f8>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4a4c      	ldr	r2, [pc, #304]	@ (8007878 <HAL_GPIO_Init+0x2ec>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d019      	beq.n	8007780 <HAL_GPIO_Init+0x1f4>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a4b      	ldr	r2, [pc, #300]	@ (800787c <HAL_GPIO_Init+0x2f0>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d013      	beq.n	800777c <HAL_GPIO_Init+0x1f0>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4a4a      	ldr	r2, [pc, #296]	@ (8007880 <HAL_GPIO_Init+0x2f4>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d00d      	beq.n	8007778 <HAL_GPIO_Init+0x1ec>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4a49      	ldr	r2, [pc, #292]	@ (8007884 <HAL_GPIO_Init+0x2f8>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d007      	beq.n	8007774 <HAL_GPIO_Init+0x1e8>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a48      	ldr	r2, [pc, #288]	@ (8007888 <HAL_GPIO_Init+0x2fc>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d101      	bne.n	8007770 <HAL_GPIO_Init+0x1e4>
 800776c:	2305      	movs	r3, #5
 800776e:	e00a      	b.n	8007786 <HAL_GPIO_Init+0x1fa>
 8007770:	2306      	movs	r3, #6
 8007772:	e008      	b.n	8007786 <HAL_GPIO_Init+0x1fa>
 8007774:	2304      	movs	r3, #4
 8007776:	e006      	b.n	8007786 <HAL_GPIO_Init+0x1fa>
 8007778:	2303      	movs	r3, #3
 800777a:	e004      	b.n	8007786 <HAL_GPIO_Init+0x1fa>
 800777c:	2302      	movs	r3, #2
 800777e:	e002      	b.n	8007786 <HAL_GPIO_Init+0x1fa>
 8007780:	2301      	movs	r3, #1
 8007782:	e000      	b.n	8007786 <HAL_GPIO_Init+0x1fa>
 8007784:	2300      	movs	r3, #0
 8007786:	697a      	ldr	r2, [r7, #20]
 8007788:	f002 0203 	and.w	r2, r2, #3
 800778c:	0092      	lsls	r2, r2, #2
 800778e:	4093      	lsls	r3, r2
 8007790:	693a      	ldr	r2, [r7, #16]
 8007792:	4313      	orrs	r3, r2
 8007794:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007796:	4937      	ldr	r1, [pc, #220]	@ (8007874 <HAL_GPIO_Init+0x2e8>)
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	089b      	lsrs	r3, r3, #2
 800779c:	3302      	adds	r3, #2
 800779e:	693a      	ldr	r2, [r7, #16]
 80077a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80077a4:	4b39      	ldr	r3, [pc, #228]	@ (800788c <HAL_GPIO_Init+0x300>)
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	43db      	mvns	r3, r3
 80077ae:	693a      	ldr	r2, [r7, #16]
 80077b0:	4013      	ands	r3, r2
 80077b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d003      	beq.n	80077c8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80077c0:	693a      	ldr	r2, [r7, #16]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80077c8:	4a30      	ldr	r2, [pc, #192]	@ (800788c <HAL_GPIO_Init+0x300>)
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80077ce:	4b2f      	ldr	r3, [pc, #188]	@ (800788c <HAL_GPIO_Init+0x300>)
 80077d0:	68db      	ldr	r3, [r3, #12]
 80077d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	43db      	mvns	r3, r3
 80077d8:	693a      	ldr	r2, [r7, #16]
 80077da:	4013      	ands	r3, r2
 80077dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d003      	beq.n	80077f2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80077ea:	693a      	ldr	r2, [r7, #16]
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	4313      	orrs	r3, r2
 80077f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80077f2:	4a26      	ldr	r2, [pc, #152]	@ (800788c <HAL_GPIO_Init+0x300>)
 80077f4:	693b      	ldr	r3, [r7, #16]
 80077f6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80077f8:	4b24      	ldr	r3, [pc, #144]	@ (800788c <HAL_GPIO_Init+0x300>)
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	43db      	mvns	r3, r3
 8007802:	693a      	ldr	r2, [r7, #16]
 8007804:	4013      	ands	r3, r2
 8007806:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007810:	2b00      	cmp	r3, #0
 8007812:	d003      	beq.n	800781c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007814:	693a      	ldr	r2, [r7, #16]
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	4313      	orrs	r3, r2
 800781a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800781c:	4a1b      	ldr	r2, [pc, #108]	@ (800788c <HAL_GPIO_Init+0x300>)
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007822:	4b1a      	ldr	r3, [pc, #104]	@ (800788c <HAL_GPIO_Init+0x300>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	43db      	mvns	r3, r3
 800782c:	693a      	ldr	r2, [r7, #16]
 800782e:	4013      	ands	r3, r2
 8007830:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800783a:	2b00      	cmp	r3, #0
 800783c:	d003      	beq.n	8007846 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800783e:	693a      	ldr	r2, [r7, #16]
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	4313      	orrs	r3, r2
 8007844:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007846:	4a11      	ldr	r2, [pc, #68]	@ (800788c <HAL_GPIO_Init+0x300>)
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	3301      	adds	r3, #1
 8007850:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	681a      	ldr	r2, [r3, #0]
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	fa22 f303 	lsr.w	r3, r2, r3
 800785c:	2b00      	cmp	r3, #0
 800785e:	f47f ae9d 	bne.w	800759c <HAL_GPIO_Init+0x10>
  }
}
 8007862:	bf00      	nop
 8007864:	bf00      	nop
 8007866:	371c      	adds	r7, #28
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr
 8007870:	40021000 	.word	0x40021000
 8007874:	40010000 	.word	0x40010000
 8007878:	48000400 	.word	0x48000400
 800787c:	48000800 	.word	0x48000800
 8007880:	48000c00 	.word	0x48000c00
 8007884:	48001000 	.word	0x48001000
 8007888:	48001400 	.word	0x48001400
 800788c:	40010400 	.word	0x40010400

08007890 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007890:	b480      	push	{r7}
 8007892:	b085      	sub	sp, #20
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	460b      	mov	r3, r1
 800789a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	691a      	ldr	r2, [r3, #16]
 80078a0:	887b      	ldrh	r3, [r7, #2]
 80078a2:	4013      	ands	r3, r2
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d002      	beq.n	80078ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80078a8:	2301      	movs	r3, #1
 80078aa:	73fb      	strb	r3, [r7, #15]
 80078ac:	e001      	b.n	80078b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80078ae:	2300      	movs	r3, #0
 80078b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80078b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3714      	adds	r7, #20
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b083      	sub	sp, #12
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	460b      	mov	r3, r1
 80078ca:	807b      	strh	r3, [r7, #2]
 80078cc:	4613      	mov	r3, r2
 80078ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80078d0:	787b      	ldrb	r3, [r7, #1]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d003      	beq.n	80078de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80078d6:	887a      	ldrh	r2, [r7, #2]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80078dc:	e002      	b.n	80078e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80078de:	887a      	ldrh	r2, [r7, #2]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80078e4:	bf00      	nop
 80078e6:	370c      	adds	r7, #12
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr

080078f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b082      	sub	sp, #8
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d101      	bne.n	8007902 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80078fe:	2301      	movs	r3, #1
 8007900:	e08d      	b.n	8007a1e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007908:	b2db      	uxtb	r3, r3
 800790a:	2b00      	cmp	r3, #0
 800790c:	d106      	bne.n	800791c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2200      	movs	r2, #0
 8007912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f7fb faa8 	bl	8002e6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2224      	movs	r2, #36	@ 0x24
 8007920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f022 0201 	bic.w	r2, r2, #1
 8007932:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	685a      	ldr	r2, [r3, #4]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007940:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	689a      	ldr	r2, [r3, #8]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007950:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	68db      	ldr	r3, [r3, #12]
 8007956:	2b01      	cmp	r3, #1
 8007958:	d107      	bne.n	800796a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	689a      	ldr	r2, [r3, #8]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007966:	609a      	str	r2, [r3, #8]
 8007968:	e006      	b.n	8007978 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	689a      	ldr	r2, [r3, #8]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007976:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	2b02      	cmp	r3, #2
 800797e:	d108      	bne.n	8007992 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	685a      	ldr	r2, [r3, #4]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800798e:	605a      	str	r2, [r3, #4]
 8007990:	e007      	b.n	80079a2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	685a      	ldr	r2, [r3, #4]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80079a0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	687a      	ldr	r2, [r7, #4]
 80079aa:	6812      	ldr	r2, [r2, #0]
 80079ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80079b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079b4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	68da      	ldr	r2, [r3, #12]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80079c4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	691a      	ldr	r2, [r3, #16]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	695b      	ldr	r3, [r3, #20]
 80079ce:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	699b      	ldr	r3, [r3, #24]
 80079d6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	430a      	orrs	r2, r1
 80079de:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	69d9      	ldr	r1, [r3, #28]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6a1a      	ldr	r2, [r3, #32]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	430a      	orrs	r2, r1
 80079ee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	681a      	ldr	r2, [r3, #0]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f042 0201 	orr.w	r2, r2, #1
 80079fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2200      	movs	r2, #0
 8007a04:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2220      	movs	r2, #32
 8007a0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2200      	movs	r2, #0
 8007a18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007a1c:	2300      	movs	r3, #0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3708      	adds	r7, #8
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
	...

08007a28 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b088      	sub	sp, #32
 8007a2c:	af02      	add	r7, sp, #8
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	607a      	str	r2, [r7, #4]
 8007a32:	461a      	mov	r2, r3
 8007a34:	460b      	mov	r3, r1
 8007a36:	817b      	strh	r3, [r7, #10]
 8007a38:	4613      	mov	r3, r2
 8007a3a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a42:	b2db      	uxtb	r3, r3
 8007a44:	2b20      	cmp	r3, #32
 8007a46:	f040 80fd 	bne.w	8007c44 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d101      	bne.n	8007a58 <HAL_I2C_Master_Transmit+0x30>
 8007a54:	2302      	movs	r3, #2
 8007a56:	e0f6      	b.n	8007c46 <HAL_I2C_Master_Transmit+0x21e>
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007a60:	f7fd fa7e 	bl	8004f60 <HAL_GetTick>
 8007a64:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	9300      	str	r3, [sp, #0]
 8007a6a:	2319      	movs	r3, #25
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007a72:	68f8      	ldr	r0, [r7, #12]
 8007a74:	f000 fb72 	bl	800815c <I2C_WaitOnFlagUntilTimeout>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d001      	beq.n	8007a82 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007a7e:	2301      	movs	r3, #1
 8007a80:	e0e1      	b.n	8007c46 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2221      	movs	r2, #33	@ 0x21
 8007a86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2210      	movs	r2, #16
 8007a8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2200      	movs	r2, #0
 8007a96:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	687a      	ldr	r2, [r7, #4]
 8007a9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	893a      	ldrh	r2, [r7, #8]
 8007aa2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	2bff      	cmp	r3, #255	@ 0xff
 8007ab2:	d906      	bls.n	8007ac2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	22ff      	movs	r2, #255	@ 0xff
 8007ab8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007aba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007abe:	617b      	str	r3, [r7, #20]
 8007ac0:	e007      	b.n	8007ad2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ac6:	b29a      	uxth	r2, r3
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007acc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007ad0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d024      	beq.n	8007b24 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ade:	781a      	ldrb	r2, [r3, #0]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aea:	1c5a      	adds	r2, r3, #1
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007af4:	b29b      	uxth	r3, r3
 8007af6:	3b01      	subs	r3, #1
 8007af8:	b29a      	uxth	r2, r3
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b02:	3b01      	subs	r3, #1
 8007b04:	b29a      	uxth	r2, r3
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	3301      	adds	r3, #1
 8007b12:	b2da      	uxtb	r2, r3
 8007b14:	8979      	ldrh	r1, [r7, #10]
 8007b16:	4b4e      	ldr	r3, [pc, #312]	@ (8007c50 <HAL_I2C_Master_Transmit+0x228>)
 8007b18:	9300      	str	r3, [sp, #0]
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	68f8      	ldr	r0, [r7, #12]
 8007b1e:	f000 fd6d 	bl	80085fc <I2C_TransferConfig>
 8007b22:	e066      	b.n	8007bf2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b28:	b2da      	uxtb	r2, r3
 8007b2a:	8979      	ldrh	r1, [r7, #10]
 8007b2c:	4b48      	ldr	r3, [pc, #288]	@ (8007c50 <HAL_I2C_Master_Transmit+0x228>)
 8007b2e:	9300      	str	r3, [sp, #0]
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	68f8      	ldr	r0, [r7, #12]
 8007b34:	f000 fd62 	bl	80085fc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007b38:	e05b      	b.n	8007bf2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b3a:	693a      	ldr	r2, [r7, #16]
 8007b3c:	6a39      	ldr	r1, [r7, #32]
 8007b3e:	68f8      	ldr	r0, [r7, #12]
 8007b40:	f000 fb65 	bl	800820e <I2C_WaitOnTXISFlagUntilTimeout>
 8007b44:	4603      	mov	r3, r0
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d001      	beq.n	8007b4e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	e07b      	b.n	8007c46 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b52:	781a      	ldrb	r2, [r3, #0]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b5e:	1c5a      	adds	r2, r3, #1
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	3b01      	subs	r3, #1
 8007b6c:	b29a      	uxth	r2, r3
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b76:	3b01      	subs	r3, #1
 8007b78:	b29a      	uxth	r2, r3
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d034      	beq.n	8007bf2 <HAL_I2C_Master_Transmit+0x1ca>
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d130      	bne.n	8007bf2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	9300      	str	r3, [sp, #0]
 8007b94:	6a3b      	ldr	r3, [r7, #32]
 8007b96:	2200      	movs	r2, #0
 8007b98:	2180      	movs	r1, #128	@ 0x80
 8007b9a:	68f8      	ldr	r0, [r7, #12]
 8007b9c:	f000 fade 	bl	800815c <I2C_WaitOnFlagUntilTimeout>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d001      	beq.n	8007baa <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e04d      	b.n	8007c46 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	2bff      	cmp	r3, #255	@ 0xff
 8007bb2:	d90e      	bls.n	8007bd2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	22ff      	movs	r2, #255	@ 0xff
 8007bb8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bbe:	b2da      	uxtb	r2, r3
 8007bc0:	8979      	ldrh	r1, [r7, #10]
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	9300      	str	r3, [sp, #0]
 8007bc6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007bca:	68f8      	ldr	r0, [r7, #12]
 8007bcc:	f000 fd16 	bl	80085fc <I2C_TransferConfig>
 8007bd0:	e00f      	b.n	8007bf2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bd6:	b29a      	uxth	r2, r3
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007be0:	b2da      	uxtb	r2, r3
 8007be2:	8979      	ldrh	r1, [r7, #10]
 8007be4:	2300      	movs	r3, #0
 8007be6:	9300      	str	r3, [sp, #0]
 8007be8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007bec:	68f8      	ldr	r0, [r7, #12]
 8007bee:	f000 fd05 	bl	80085fc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d19e      	bne.n	8007b3a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007bfc:	693a      	ldr	r2, [r7, #16]
 8007bfe:	6a39      	ldr	r1, [r7, #32]
 8007c00:	68f8      	ldr	r0, [r7, #12]
 8007c02:	f000 fb4b 	bl	800829c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007c06:	4603      	mov	r3, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d001      	beq.n	8007c10 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	e01a      	b.n	8007c46 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	2220      	movs	r2, #32
 8007c16:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	6859      	ldr	r1, [r3, #4]
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681a      	ldr	r2, [r3, #0]
 8007c22:	4b0c      	ldr	r3, [pc, #48]	@ (8007c54 <HAL_I2C_Master_Transmit+0x22c>)
 8007c24:	400b      	ands	r3, r1
 8007c26:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2220      	movs	r2, #32
 8007c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2200      	movs	r2, #0
 8007c34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007c40:	2300      	movs	r3, #0
 8007c42:	e000      	b.n	8007c46 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8007c44:	2302      	movs	r3, #2
  }
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3718      	adds	r7, #24
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
 8007c4e:	bf00      	nop
 8007c50:	80002000 	.word	0x80002000
 8007c54:	fe00e800 	.word	0xfe00e800

08007c58 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b088      	sub	sp, #32
 8007c5c:	af02      	add	r7, sp, #8
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	607a      	str	r2, [r7, #4]
 8007c62:	461a      	mov	r2, r3
 8007c64:	460b      	mov	r3, r1
 8007c66:	817b      	strh	r3, [r7, #10]
 8007c68:	4613      	mov	r3, r2
 8007c6a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	2b20      	cmp	r3, #32
 8007c76:	f040 80db 	bne.w	8007e30 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d101      	bne.n	8007c88 <HAL_I2C_Master_Receive+0x30>
 8007c84:	2302      	movs	r3, #2
 8007c86:	e0d4      	b.n	8007e32 <HAL_I2C_Master_Receive+0x1da>
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007c90:	f7fd f966 	bl	8004f60 <HAL_GetTick>
 8007c94:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	9300      	str	r3, [sp, #0]
 8007c9a:	2319      	movs	r3, #25
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007ca2:	68f8      	ldr	r0, [r7, #12]
 8007ca4:	f000 fa5a 	bl	800815c <I2C_WaitOnFlagUntilTimeout>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d001      	beq.n	8007cb2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8007cae:	2301      	movs	r3, #1
 8007cb0:	e0bf      	b.n	8007e32 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2222      	movs	r2, #34	@ 0x22
 8007cb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2210      	movs	r2, #16
 8007cbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	687a      	ldr	r2, [r7, #4]
 8007ccc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	893a      	ldrh	r2, [r7, #8]
 8007cd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	2bff      	cmp	r3, #255	@ 0xff
 8007ce2:	d90e      	bls.n	8007d02 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	22ff      	movs	r2, #255	@ 0xff
 8007ce8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cee:	b2da      	uxtb	r2, r3
 8007cf0:	8979      	ldrh	r1, [r7, #10]
 8007cf2:	4b52      	ldr	r3, [pc, #328]	@ (8007e3c <HAL_I2C_Master_Receive+0x1e4>)
 8007cf4:	9300      	str	r3, [sp, #0]
 8007cf6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007cfa:	68f8      	ldr	r0, [r7, #12]
 8007cfc:	f000 fc7e 	bl	80085fc <I2C_TransferConfig>
 8007d00:	e06d      	b.n	8007dde <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d06:	b29a      	uxth	r2, r3
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d10:	b2da      	uxtb	r2, r3
 8007d12:	8979      	ldrh	r1, [r7, #10]
 8007d14:	4b49      	ldr	r3, [pc, #292]	@ (8007e3c <HAL_I2C_Master_Receive+0x1e4>)
 8007d16:	9300      	str	r3, [sp, #0]
 8007d18:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f000 fc6d 	bl	80085fc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8007d22:	e05c      	b.n	8007dde <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d24:	697a      	ldr	r2, [r7, #20]
 8007d26:	6a39      	ldr	r1, [r7, #32]
 8007d28:	68f8      	ldr	r0, [r7, #12]
 8007d2a:	f000 fafb 	bl	8008324 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007d2e:	4603      	mov	r3, r0
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d001      	beq.n	8007d38 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8007d34:	2301      	movs	r3, #1
 8007d36:	e07c      	b.n	8007e32 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d42:	b2d2      	uxtb	r2, r2
 8007d44:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d4a:	1c5a      	adds	r2, r3, #1
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d54:	3b01      	subs	r3, #1
 8007d56:	b29a      	uxth	r2, r3
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d60:	b29b      	uxth	r3, r3
 8007d62:	3b01      	subs	r3, #1
 8007d64:	b29a      	uxth	r2, r3
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d034      	beq.n	8007dde <HAL_I2C_Master_Receive+0x186>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d130      	bne.n	8007dde <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	9300      	str	r3, [sp, #0]
 8007d80:	6a3b      	ldr	r3, [r7, #32]
 8007d82:	2200      	movs	r2, #0
 8007d84:	2180      	movs	r1, #128	@ 0x80
 8007d86:	68f8      	ldr	r0, [r7, #12]
 8007d88:	f000 f9e8 	bl	800815c <I2C_WaitOnFlagUntilTimeout>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d001      	beq.n	8007d96 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8007d92:	2301      	movs	r3, #1
 8007d94:	e04d      	b.n	8007e32 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	2bff      	cmp	r3, #255	@ 0xff
 8007d9e:	d90e      	bls.n	8007dbe <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	22ff      	movs	r2, #255	@ 0xff
 8007da4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007daa:	b2da      	uxtb	r2, r3
 8007dac:	8979      	ldrh	r1, [r7, #10]
 8007dae:	2300      	movs	r3, #0
 8007db0:	9300      	str	r3, [sp, #0]
 8007db2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007db6:	68f8      	ldr	r0, [r7, #12]
 8007db8:	f000 fc20 	bl	80085fc <I2C_TransferConfig>
 8007dbc:	e00f      	b.n	8007dde <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dc2:	b29a      	uxth	r2, r3
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dcc:	b2da      	uxtb	r2, r3
 8007dce:	8979      	ldrh	r1, [r7, #10]
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	9300      	str	r3, [sp, #0]
 8007dd4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007dd8:	68f8      	ldr	r0, [r7, #12]
 8007dda:	f000 fc0f 	bl	80085fc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d19d      	bne.n	8007d24 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007de8:	697a      	ldr	r2, [r7, #20]
 8007dea:	6a39      	ldr	r1, [r7, #32]
 8007dec:	68f8      	ldr	r0, [r7, #12]
 8007dee:	f000 fa55 	bl	800829c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007df2:	4603      	mov	r3, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d001      	beq.n	8007dfc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	e01a      	b.n	8007e32 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2220      	movs	r2, #32
 8007e02:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	6859      	ldr	r1, [r3, #4]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681a      	ldr	r2, [r3, #0]
 8007e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8007e40 <HAL_I2C_Master_Receive+0x1e8>)
 8007e10:	400b      	ands	r3, r1
 8007e12:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2220      	movs	r2, #32
 8007e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	e000      	b.n	8007e32 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8007e30:	2302      	movs	r3, #2
  }
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3718      	adds	r7, #24
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	80002400 	.word	0x80002400
 8007e40:	fe00e800 	.word	0xfe00e800

08007e44 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b088      	sub	sp, #32
 8007e48:	af02      	add	r7, sp, #8
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	4608      	mov	r0, r1
 8007e4e:	4611      	mov	r1, r2
 8007e50:	461a      	mov	r2, r3
 8007e52:	4603      	mov	r3, r0
 8007e54:	817b      	strh	r3, [r7, #10]
 8007e56:	460b      	mov	r3, r1
 8007e58:	813b      	strh	r3, [r7, #8]
 8007e5a:	4613      	mov	r3, r2
 8007e5c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	2b20      	cmp	r3, #32
 8007e68:	f040 80f9 	bne.w	800805e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e6c:	6a3b      	ldr	r3, [r7, #32]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d002      	beq.n	8007e78 <HAL_I2C_Mem_Write+0x34>
 8007e72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d105      	bne.n	8007e84 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e7e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007e80:	2301      	movs	r3, #1
 8007e82:	e0ed      	b.n	8008060 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d101      	bne.n	8007e92 <HAL_I2C_Mem_Write+0x4e>
 8007e8e:	2302      	movs	r3, #2
 8007e90:	e0e6      	b.n	8008060 <HAL_I2C_Mem_Write+0x21c>
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2201      	movs	r2, #1
 8007e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007e9a:	f7fd f861 	bl	8004f60 <HAL_GetTick>
 8007e9e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	9300      	str	r3, [sp, #0]
 8007ea4:	2319      	movs	r3, #25
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007eac:	68f8      	ldr	r0, [r7, #12]
 8007eae:	f000 f955 	bl	800815c <I2C_WaitOnFlagUntilTimeout>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d001      	beq.n	8007ebc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007eb8:	2301      	movs	r3, #1
 8007eba:	e0d1      	b.n	8008060 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2221      	movs	r2, #33	@ 0x21
 8007ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2240      	movs	r2, #64	@ 0x40
 8007ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	6a3a      	ldr	r2, [r7, #32]
 8007ed6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007edc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007ee4:	88f8      	ldrh	r0, [r7, #6]
 8007ee6:	893a      	ldrh	r2, [r7, #8]
 8007ee8:	8979      	ldrh	r1, [r7, #10]
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	9301      	str	r3, [sp, #4]
 8007eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ef0:	9300      	str	r3, [sp, #0]
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	68f8      	ldr	r0, [r7, #12]
 8007ef6:	f000 f8b9 	bl	800806c <I2C_RequestMemoryWrite>
 8007efa:	4603      	mov	r3, r0
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d005      	beq.n	8007f0c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2200      	movs	r2, #0
 8007f04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e0a9      	b.n	8008060 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	2bff      	cmp	r3, #255	@ 0xff
 8007f14:	d90e      	bls.n	8007f34 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	22ff      	movs	r2, #255	@ 0xff
 8007f1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f20:	b2da      	uxtb	r2, r3
 8007f22:	8979      	ldrh	r1, [r7, #10]
 8007f24:	2300      	movs	r3, #0
 8007f26:	9300      	str	r3, [sp, #0]
 8007f28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007f2c:	68f8      	ldr	r0, [r7, #12]
 8007f2e:	f000 fb65 	bl	80085fc <I2C_TransferConfig>
 8007f32:	e00f      	b.n	8007f54 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f38:	b29a      	uxth	r2, r3
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f42:	b2da      	uxtb	r2, r3
 8007f44:	8979      	ldrh	r1, [r7, #10]
 8007f46:	2300      	movs	r3, #0
 8007f48:	9300      	str	r3, [sp, #0]
 8007f4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f000 fb54 	bl	80085fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f54:	697a      	ldr	r2, [r7, #20]
 8007f56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f58:	68f8      	ldr	r0, [r7, #12]
 8007f5a:	f000 f958 	bl	800820e <I2C_WaitOnTXISFlagUntilTimeout>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d001      	beq.n	8007f68 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007f64:	2301      	movs	r3, #1
 8007f66:	e07b      	b.n	8008060 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f6c:	781a      	ldrb	r2, [r3, #0]
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f78:	1c5a      	adds	r2, r3, #1
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	3b01      	subs	r3, #1
 8007f86:	b29a      	uxth	r2, r3
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f90:	3b01      	subs	r3, #1
 8007f92:	b29a      	uxth	r2, r3
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d034      	beq.n	800800c <HAL_I2C_Mem_Write+0x1c8>
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d130      	bne.n	800800c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	9300      	str	r3, [sp, #0]
 8007fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	2180      	movs	r1, #128	@ 0x80
 8007fb4:	68f8      	ldr	r0, [r7, #12]
 8007fb6:	f000 f8d1 	bl	800815c <I2C_WaitOnFlagUntilTimeout>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d001      	beq.n	8007fc4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e04d      	b.n	8008060 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	2bff      	cmp	r3, #255	@ 0xff
 8007fcc:	d90e      	bls.n	8007fec <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	22ff      	movs	r2, #255	@ 0xff
 8007fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fd8:	b2da      	uxtb	r2, r3
 8007fda:	8979      	ldrh	r1, [r7, #10]
 8007fdc:	2300      	movs	r3, #0
 8007fde:	9300      	str	r3, [sp, #0]
 8007fe0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007fe4:	68f8      	ldr	r0, [r7, #12]
 8007fe6:	f000 fb09 	bl	80085fc <I2C_TransferConfig>
 8007fea:	e00f      	b.n	800800c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ff0:	b29a      	uxth	r2, r3
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ffa:	b2da      	uxtb	r2, r3
 8007ffc:	8979      	ldrh	r1, [r7, #10]
 8007ffe:	2300      	movs	r3, #0
 8008000:	9300      	str	r3, [sp, #0]
 8008002:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008006:	68f8      	ldr	r0, [r7, #12]
 8008008:	f000 faf8 	bl	80085fc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008010:	b29b      	uxth	r3, r3
 8008012:	2b00      	cmp	r3, #0
 8008014:	d19e      	bne.n	8007f54 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008016:	697a      	ldr	r2, [r7, #20]
 8008018:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800801a:	68f8      	ldr	r0, [r7, #12]
 800801c:	f000 f93e 	bl	800829c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008020:	4603      	mov	r3, r0
 8008022:	2b00      	cmp	r3, #0
 8008024:	d001      	beq.n	800802a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008026:	2301      	movs	r3, #1
 8008028:	e01a      	b.n	8008060 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	2220      	movs	r2, #32
 8008030:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	6859      	ldr	r1, [r3, #4]
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	4b0a      	ldr	r3, [pc, #40]	@ (8008068 <HAL_I2C_Mem_Write+0x224>)
 800803e:	400b      	ands	r3, r1
 8008040:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2220      	movs	r2, #32
 8008046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2200      	movs	r2, #0
 800804e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2200      	movs	r2, #0
 8008056:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800805a:	2300      	movs	r3, #0
 800805c:	e000      	b.n	8008060 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800805e:	2302      	movs	r3, #2
  }
}
 8008060:	4618      	mov	r0, r3
 8008062:	3718      	adds	r7, #24
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}
 8008068:	fe00e800 	.word	0xfe00e800

0800806c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b086      	sub	sp, #24
 8008070:	af02      	add	r7, sp, #8
 8008072:	60f8      	str	r0, [r7, #12]
 8008074:	4608      	mov	r0, r1
 8008076:	4611      	mov	r1, r2
 8008078:	461a      	mov	r2, r3
 800807a:	4603      	mov	r3, r0
 800807c:	817b      	strh	r3, [r7, #10]
 800807e:	460b      	mov	r3, r1
 8008080:	813b      	strh	r3, [r7, #8]
 8008082:	4613      	mov	r3, r2
 8008084:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008086:	88fb      	ldrh	r3, [r7, #6]
 8008088:	b2da      	uxtb	r2, r3
 800808a:	8979      	ldrh	r1, [r7, #10]
 800808c:	4b20      	ldr	r3, [pc, #128]	@ (8008110 <I2C_RequestMemoryWrite+0xa4>)
 800808e:	9300      	str	r3, [sp, #0]
 8008090:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008094:	68f8      	ldr	r0, [r7, #12]
 8008096:	f000 fab1 	bl	80085fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800809a:	69fa      	ldr	r2, [r7, #28]
 800809c:	69b9      	ldr	r1, [r7, #24]
 800809e:	68f8      	ldr	r0, [r7, #12]
 80080a0:	f000 f8b5 	bl	800820e <I2C_WaitOnTXISFlagUntilTimeout>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d001      	beq.n	80080ae <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	e02c      	b.n	8008108 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80080ae:	88fb      	ldrh	r3, [r7, #6]
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d105      	bne.n	80080c0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80080b4:	893b      	ldrh	r3, [r7, #8]
 80080b6:	b2da      	uxtb	r2, r3
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80080be:	e015      	b.n	80080ec <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80080c0:	893b      	ldrh	r3, [r7, #8]
 80080c2:	0a1b      	lsrs	r3, r3, #8
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	b2da      	uxtb	r2, r3
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80080ce:	69fa      	ldr	r2, [r7, #28]
 80080d0:	69b9      	ldr	r1, [r7, #24]
 80080d2:	68f8      	ldr	r0, [r7, #12]
 80080d4:	f000 f89b 	bl	800820e <I2C_WaitOnTXISFlagUntilTimeout>
 80080d8:	4603      	mov	r3, r0
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d001      	beq.n	80080e2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	e012      	b.n	8008108 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80080e2:	893b      	ldrh	r3, [r7, #8]
 80080e4:	b2da      	uxtb	r2, r3
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	9300      	str	r3, [sp, #0]
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	2200      	movs	r2, #0
 80080f4:	2180      	movs	r1, #128	@ 0x80
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f000 f830 	bl	800815c <I2C_WaitOnFlagUntilTimeout>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d001      	beq.n	8008106 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	e000      	b.n	8008108 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008106:	2300      	movs	r3, #0
}
 8008108:	4618      	mov	r0, r3
 800810a:	3710      	adds	r7, #16
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}
 8008110:	80002000 	.word	0x80002000

08008114 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008114:	b480      	push	{r7}
 8008116:	b083      	sub	sp, #12
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	699b      	ldr	r3, [r3, #24]
 8008122:	f003 0302 	and.w	r3, r3, #2
 8008126:	2b02      	cmp	r3, #2
 8008128:	d103      	bne.n	8008132 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	2200      	movs	r2, #0
 8008130:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	699b      	ldr	r3, [r3, #24]
 8008138:	f003 0301 	and.w	r3, r3, #1
 800813c:	2b01      	cmp	r3, #1
 800813e:	d007      	beq.n	8008150 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	699a      	ldr	r2, [r3, #24]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f042 0201 	orr.w	r2, r2, #1
 800814e:	619a      	str	r2, [r3, #24]
  }
}
 8008150:	bf00      	nop
 8008152:	370c      	adds	r7, #12
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr

0800815c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b084      	sub	sp, #16
 8008160:	af00      	add	r7, sp, #0
 8008162:	60f8      	str	r0, [r7, #12]
 8008164:	60b9      	str	r1, [r7, #8]
 8008166:	603b      	str	r3, [r7, #0]
 8008168:	4613      	mov	r3, r2
 800816a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800816c:	e03b      	b.n	80081e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800816e:	69ba      	ldr	r2, [r7, #24]
 8008170:	6839      	ldr	r1, [r7, #0]
 8008172:	68f8      	ldr	r0, [r7, #12]
 8008174:	f000 f962 	bl	800843c <I2C_IsErrorOccurred>
 8008178:	4603      	mov	r3, r0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d001      	beq.n	8008182 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800817e:	2301      	movs	r3, #1
 8008180:	e041      	b.n	8008206 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008188:	d02d      	beq.n	80081e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800818a:	f7fc fee9 	bl	8004f60 <HAL_GetTick>
 800818e:	4602      	mov	r2, r0
 8008190:	69bb      	ldr	r3, [r7, #24]
 8008192:	1ad3      	subs	r3, r2, r3
 8008194:	683a      	ldr	r2, [r7, #0]
 8008196:	429a      	cmp	r2, r3
 8008198:	d302      	bcc.n	80081a0 <I2C_WaitOnFlagUntilTimeout+0x44>
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d122      	bne.n	80081e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	699a      	ldr	r2, [r3, #24]
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	4013      	ands	r3, r2
 80081aa:	68ba      	ldr	r2, [r7, #8]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	bf0c      	ite	eq
 80081b0:	2301      	moveq	r3, #1
 80081b2:	2300      	movne	r3, #0
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	461a      	mov	r2, r3
 80081b8:	79fb      	ldrb	r3, [r7, #7]
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d113      	bne.n	80081e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081c2:	f043 0220 	orr.w	r2, r3, #32
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2220      	movs	r2, #32
 80081ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2200      	movs	r2, #0
 80081d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2200      	movs	r2, #0
 80081de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80081e2:	2301      	movs	r3, #1
 80081e4:	e00f      	b.n	8008206 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	699a      	ldr	r2, [r3, #24]
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	4013      	ands	r3, r2
 80081f0:	68ba      	ldr	r2, [r7, #8]
 80081f2:	429a      	cmp	r2, r3
 80081f4:	bf0c      	ite	eq
 80081f6:	2301      	moveq	r3, #1
 80081f8:	2300      	movne	r3, #0
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	461a      	mov	r2, r3
 80081fe:	79fb      	ldrb	r3, [r7, #7]
 8008200:	429a      	cmp	r2, r3
 8008202:	d0b4      	beq.n	800816e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008204:	2300      	movs	r3, #0
}
 8008206:	4618      	mov	r0, r3
 8008208:	3710      	adds	r7, #16
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}

0800820e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b084      	sub	sp, #16
 8008212:	af00      	add	r7, sp, #0
 8008214:	60f8      	str	r0, [r7, #12]
 8008216:	60b9      	str	r1, [r7, #8]
 8008218:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800821a:	e033      	b.n	8008284 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800821c:	687a      	ldr	r2, [r7, #4]
 800821e:	68b9      	ldr	r1, [r7, #8]
 8008220:	68f8      	ldr	r0, [r7, #12]
 8008222:	f000 f90b 	bl	800843c <I2C_IsErrorOccurred>
 8008226:	4603      	mov	r3, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d001      	beq.n	8008230 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800822c:	2301      	movs	r3, #1
 800822e:	e031      	b.n	8008294 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008236:	d025      	beq.n	8008284 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008238:	f7fc fe92 	bl	8004f60 <HAL_GetTick>
 800823c:	4602      	mov	r2, r0
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	1ad3      	subs	r3, r2, r3
 8008242:	68ba      	ldr	r2, [r7, #8]
 8008244:	429a      	cmp	r2, r3
 8008246:	d302      	bcc.n	800824e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d11a      	bne.n	8008284 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	699b      	ldr	r3, [r3, #24]
 8008254:	f003 0302 	and.w	r3, r3, #2
 8008258:	2b02      	cmp	r3, #2
 800825a:	d013      	beq.n	8008284 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008260:	f043 0220 	orr.w	r2, r3, #32
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	2220      	movs	r2, #32
 800826c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2200      	movs	r2, #0
 8008274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2200      	movs	r2, #0
 800827c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008280:	2301      	movs	r3, #1
 8008282:	e007      	b.n	8008294 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	699b      	ldr	r3, [r3, #24]
 800828a:	f003 0302 	and.w	r3, r3, #2
 800828e:	2b02      	cmp	r3, #2
 8008290:	d1c4      	bne.n	800821c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008292:	2300      	movs	r3, #0
}
 8008294:	4618      	mov	r0, r3
 8008296:	3710      	adds	r7, #16
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}

0800829c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b084      	sub	sp, #16
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	60f8      	str	r0, [r7, #12]
 80082a4:	60b9      	str	r1, [r7, #8]
 80082a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80082a8:	e02f      	b.n	800830a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	68b9      	ldr	r1, [r7, #8]
 80082ae:	68f8      	ldr	r0, [r7, #12]
 80082b0:	f000 f8c4 	bl	800843c <I2C_IsErrorOccurred>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d001      	beq.n	80082be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80082ba:	2301      	movs	r3, #1
 80082bc:	e02d      	b.n	800831a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082be:	f7fc fe4f 	bl	8004f60 <HAL_GetTick>
 80082c2:	4602      	mov	r2, r0
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	1ad3      	subs	r3, r2, r3
 80082c8:	68ba      	ldr	r2, [r7, #8]
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d302      	bcc.n	80082d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d11a      	bne.n	800830a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	f003 0320 	and.w	r3, r3, #32
 80082de:	2b20      	cmp	r3, #32
 80082e0:	d013      	beq.n	800830a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082e6:	f043 0220 	orr.w	r2, r3, #32
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2220      	movs	r2, #32
 80082f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2200      	movs	r2, #0
 80082fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2200      	movs	r2, #0
 8008302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	e007      	b.n	800831a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	699b      	ldr	r3, [r3, #24]
 8008310:	f003 0320 	and.w	r3, r3, #32
 8008314:	2b20      	cmp	r3, #32
 8008316:	d1c8      	bne.n	80082aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008318:	2300      	movs	r3, #0
}
 800831a:	4618      	mov	r0, r3
 800831c:	3710      	adds	r7, #16
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}
	...

08008324 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b086      	sub	sp, #24
 8008328:	af00      	add	r7, sp, #0
 800832a:	60f8      	str	r0, [r7, #12]
 800832c:	60b9      	str	r1, [r7, #8]
 800832e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008330:	2300      	movs	r3, #0
 8008332:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8008334:	e071      	b.n	800841a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008336:	687a      	ldr	r2, [r7, #4]
 8008338:	68b9      	ldr	r1, [r7, #8]
 800833a:	68f8      	ldr	r0, [r7, #12]
 800833c:	f000 f87e 	bl	800843c <I2C_IsErrorOccurred>
 8008340:	4603      	mov	r3, r0
 8008342:	2b00      	cmp	r3, #0
 8008344:	d001      	beq.n	800834a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8008346:	2301      	movs	r3, #1
 8008348:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	699b      	ldr	r3, [r3, #24]
 8008350:	f003 0320 	and.w	r3, r3, #32
 8008354:	2b20      	cmp	r3, #32
 8008356:	d13b      	bne.n	80083d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8008358:	7dfb      	ldrb	r3, [r7, #23]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d138      	bne.n	80083d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	699b      	ldr	r3, [r3, #24]
 8008364:	f003 0304 	and.w	r3, r3, #4
 8008368:	2b04      	cmp	r3, #4
 800836a:	d105      	bne.n	8008378 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008370:	2b00      	cmp	r3, #0
 8008372:	d001      	beq.n	8008378 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8008374:	2300      	movs	r3, #0
 8008376:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	699b      	ldr	r3, [r3, #24]
 800837e:	f003 0310 	and.w	r3, r3, #16
 8008382:	2b10      	cmp	r3, #16
 8008384:	d121      	bne.n	80083ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	2210      	movs	r2, #16
 800838c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2204      	movs	r2, #4
 8008392:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	2220      	movs	r2, #32
 800839a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	6859      	ldr	r1, [r3, #4]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681a      	ldr	r2, [r3, #0]
 80083a6:	4b24      	ldr	r3, [pc, #144]	@ (8008438 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80083a8:	400b      	ands	r3, r1
 80083aa:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2220      	movs	r2, #32
 80083b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2200      	movs	r2, #0
 80083b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2200      	movs	r2, #0
 80083c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80083c4:	2301      	movs	r3, #1
 80083c6:	75fb      	strb	r3, [r7, #23]
 80083c8:	e002      	b.n	80083d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2200      	movs	r2, #0
 80083ce:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80083d0:	f7fc fdc6 	bl	8004f60 <HAL_GetTick>
 80083d4:	4602      	mov	r2, r0
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	1ad3      	subs	r3, r2, r3
 80083da:	68ba      	ldr	r2, [r7, #8]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d302      	bcc.n	80083e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d119      	bne.n	800841a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80083e6:	7dfb      	ldrb	r3, [r7, #23]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d116      	bne.n	800841a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	699b      	ldr	r3, [r3, #24]
 80083f2:	f003 0304 	and.w	r3, r3, #4
 80083f6:	2b04      	cmp	r3, #4
 80083f8:	d00f      	beq.n	800841a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083fe:	f043 0220 	orr.w	r2, r3, #32
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	2220      	movs	r2, #32
 800840a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2200      	movs	r2, #0
 8008412:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8008416:	2301      	movs	r3, #1
 8008418:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	699b      	ldr	r3, [r3, #24]
 8008420:	f003 0304 	and.w	r3, r3, #4
 8008424:	2b04      	cmp	r3, #4
 8008426:	d002      	beq.n	800842e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8008428:	7dfb      	ldrb	r3, [r7, #23]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d083      	beq.n	8008336 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800842e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008430:	4618      	mov	r0, r3
 8008432:	3718      	adds	r7, #24
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}
 8008438:	fe00e800 	.word	0xfe00e800

0800843c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b08a      	sub	sp, #40	@ 0x28
 8008440:	af00      	add	r7, sp, #0
 8008442:	60f8      	str	r0, [r7, #12]
 8008444:	60b9      	str	r1, [r7, #8]
 8008446:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008448:	2300      	movs	r3, #0
 800844a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	699b      	ldr	r3, [r3, #24]
 8008454:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008456:	2300      	movs	r3, #0
 8008458:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800845e:	69bb      	ldr	r3, [r7, #24]
 8008460:	f003 0310 	and.w	r3, r3, #16
 8008464:	2b00      	cmp	r3, #0
 8008466:	d068      	beq.n	800853a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	2210      	movs	r2, #16
 800846e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008470:	e049      	b.n	8008506 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008478:	d045      	beq.n	8008506 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800847a:	f7fc fd71 	bl	8004f60 <HAL_GetTick>
 800847e:	4602      	mov	r2, r0
 8008480:	69fb      	ldr	r3, [r7, #28]
 8008482:	1ad3      	subs	r3, r2, r3
 8008484:	68ba      	ldr	r2, [r7, #8]
 8008486:	429a      	cmp	r2, r3
 8008488:	d302      	bcc.n	8008490 <I2C_IsErrorOccurred+0x54>
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d13a      	bne.n	8008506 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	685b      	ldr	r3, [r3, #4]
 8008496:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800849a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80084a2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	699b      	ldr	r3, [r3, #24]
 80084aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80084ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084b2:	d121      	bne.n	80084f8 <I2C_IsErrorOccurred+0xbc>
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80084ba:	d01d      	beq.n	80084f8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80084bc:	7cfb      	ldrb	r3, [r7, #19]
 80084be:	2b20      	cmp	r3, #32
 80084c0:	d01a      	beq.n	80084f8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	685a      	ldr	r2, [r3, #4]
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80084d0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80084d2:	f7fc fd45 	bl	8004f60 <HAL_GetTick>
 80084d6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80084d8:	e00e      	b.n	80084f8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80084da:	f7fc fd41 	bl	8004f60 <HAL_GetTick>
 80084de:	4602      	mov	r2, r0
 80084e0:	69fb      	ldr	r3, [r7, #28]
 80084e2:	1ad3      	subs	r3, r2, r3
 80084e4:	2b19      	cmp	r3, #25
 80084e6:	d907      	bls.n	80084f8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80084e8:	6a3b      	ldr	r3, [r7, #32]
 80084ea:	f043 0320 	orr.w	r3, r3, #32
 80084ee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80084f0:	2301      	movs	r3, #1
 80084f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80084f6:	e006      	b.n	8008506 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	699b      	ldr	r3, [r3, #24]
 80084fe:	f003 0320 	and.w	r3, r3, #32
 8008502:	2b20      	cmp	r3, #32
 8008504:	d1e9      	bne.n	80084da <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	699b      	ldr	r3, [r3, #24]
 800850c:	f003 0320 	and.w	r3, r3, #32
 8008510:	2b20      	cmp	r3, #32
 8008512:	d003      	beq.n	800851c <I2C_IsErrorOccurred+0xe0>
 8008514:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008518:	2b00      	cmp	r3, #0
 800851a:	d0aa      	beq.n	8008472 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800851c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008520:	2b00      	cmp	r3, #0
 8008522:	d103      	bne.n	800852c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	2220      	movs	r2, #32
 800852a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800852c:	6a3b      	ldr	r3, [r7, #32]
 800852e:	f043 0304 	orr.w	r3, r3, #4
 8008532:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008534:	2301      	movs	r3, #1
 8008536:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	699b      	ldr	r3, [r3, #24]
 8008540:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008542:	69bb      	ldr	r3, [r7, #24]
 8008544:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008548:	2b00      	cmp	r3, #0
 800854a:	d00b      	beq.n	8008564 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800854c:	6a3b      	ldr	r3, [r7, #32]
 800854e:	f043 0301 	orr.w	r3, r3, #1
 8008552:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800855c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800855e:	2301      	movs	r3, #1
 8008560:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008564:	69bb      	ldr	r3, [r7, #24]
 8008566:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800856a:	2b00      	cmp	r3, #0
 800856c:	d00b      	beq.n	8008586 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800856e:	6a3b      	ldr	r3, [r7, #32]
 8008570:	f043 0308 	orr.w	r3, r3, #8
 8008574:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800857e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008580:	2301      	movs	r3, #1
 8008582:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008586:	69bb      	ldr	r3, [r7, #24]
 8008588:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800858c:	2b00      	cmp	r3, #0
 800858e:	d00b      	beq.n	80085a8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008590:	6a3b      	ldr	r3, [r7, #32]
 8008592:	f043 0302 	orr.w	r3, r3, #2
 8008596:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80085a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80085a2:	2301      	movs	r3, #1
 80085a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80085a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d01c      	beq.n	80085ea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80085b0:	68f8      	ldr	r0, [r7, #12]
 80085b2:	f7ff fdaf 	bl	8008114 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	6859      	ldr	r1, [r3, #4]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681a      	ldr	r2, [r3, #0]
 80085c0:	4b0d      	ldr	r3, [pc, #52]	@ (80085f8 <I2C_IsErrorOccurred+0x1bc>)
 80085c2:	400b      	ands	r3, r1
 80085c4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80085ca:	6a3b      	ldr	r3, [r7, #32]
 80085cc:	431a      	orrs	r2, r3
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	2220      	movs	r2, #32
 80085d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2200      	movs	r2, #0
 80085de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2200      	movs	r2, #0
 80085e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80085ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3728      	adds	r7, #40	@ 0x28
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}
 80085f6:	bf00      	nop
 80085f8:	fe00e800 	.word	0xfe00e800

080085fc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b087      	sub	sp, #28
 8008600:	af00      	add	r7, sp, #0
 8008602:	60f8      	str	r0, [r7, #12]
 8008604:	607b      	str	r3, [r7, #4]
 8008606:	460b      	mov	r3, r1
 8008608:	817b      	strh	r3, [r7, #10]
 800860a:	4613      	mov	r3, r2
 800860c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800860e:	897b      	ldrh	r3, [r7, #10]
 8008610:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008614:	7a7b      	ldrb	r3, [r7, #9]
 8008616:	041b      	lsls	r3, r3, #16
 8008618:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800861c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008622:	6a3b      	ldr	r3, [r7, #32]
 8008624:	4313      	orrs	r3, r2
 8008626:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800862a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	685a      	ldr	r2, [r3, #4]
 8008632:	6a3b      	ldr	r3, [r7, #32]
 8008634:	0d5b      	lsrs	r3, r3, #21
 8008636:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800863a:	4b08      	ldr	r3, [pc, #32]	@ (800865c <I2C_TransferConfig+0x60>)
 800863c:	430b      	orrs	r3, r1
 800863e:	43db      	mvns	r3, r3
 8008640:	ea02 0103 	and.w	r1, r2, r3
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	697a      	ldr	r2, [r7, #20]
 800864a:	430a      	orrs	r2, r1
 800864c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800864e:	bf00      	nop
 8008650:	371c      	adds	r7, #28
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop
 800865c:	03ff63ff 	.word	0x03ff63ff

08008660 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008660:	b480      	push	{r7}
 8008662:	b083      	sub	sp, #12
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008670:	b2db      	uxtb	r3, r3
 8008672:	2b20      	cmp	r3, #32
 8008674:	d138      	bne.n	80086e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800867c:	2b01      	cmp	r3, #1
 800867e:	d101      	bne.n	8008684 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008680:	2302      	movs	r3, #2
 8008682:	e032      	b.n	80086ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2201      	movs	r2, #1
 8008688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2224      	movs	r2, #36	@ 0x24
 8008690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f022 0201 	bic.w	r2, r2, #1
 80086a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681a      	ldr	r2, [r3, #0]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80086b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	6819      	ldr	r1, [r3, #0]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	683a      	ldr	r2, [r7, #0]
 80086c0:	430a      	orrs	r2, r1
 80086c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	681a      	ldr	r2, [r3, #0]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f042 0201 	orr.w	r2, r2, #1
 80086d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2220      	movs	r2, #32
 80086d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2200      	movs	r2, #0
 80086e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80086e4:	2300      	movs	r3, #0
 80086e6:	e000      	b.n	80086ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80086e8:	2302      	movs	r3, #2
  }
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	370c      	adds	r7, #12
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr

080086f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80086f6:	b480      	push	{r7}
 80086f8:	b085      	sub	sp, #20
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	6078      	str	r0, [r7, #4]
 80086fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008706:	b2db      	uxtb	r3, r3
 8008708:	2b20      	cmp	r3, #32
 800870a:	d139      	bne.n	8008780 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008712:	2b01      	cmp	r3, #1
 8008714:	d101      	bne.n	800871a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008716:	2302      	movs	r3, #2
 8008718:	e033      	b.n	8008782 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2201      	movs	r2, #1
 800871e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2224      	movs	r2, #36	@ 0x24
 8008726:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f022 0201 	bic.w	r2, r2, #1
 8008738:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008748:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	021b      	lsls	r3, r3, #8
 800874e:	68fa      	ldr	r2, [r7, #12]
 8008750:	4313      	orrs	r3, r2
 8008752:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	68fa      	ldr	r2, [r7, #12]
 800875a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	681a      	ldr	r2, [r3, #0]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f042 0201 	orr.w	r2, r2, #1
 800876a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2220      	movs	r2, #32
 8008770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2200      	movs	r2, #0
 8008778:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800877c:	2300      	movs	r3, #0
 800877e:	e000      	b.n	8008782 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008780:	2302      	movs	r3, #2
  }
}
 8008782:	4618      	mov	r0, r3
 8008784:	3714      	adds	r7, #20
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr

0800878e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800878e:	b580      	push	{r7, lr}
 8008790:	b084      	sub	sp, #16
 8008792:	af00      	add	r7, sp, #0
 8008794:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d101      	bne.n	80087a0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800879c:	2301      	movs	r3, #1
 800879e:	e0c0      	b.n	8008922 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d106      	bne.n	80087ba <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2200      	movs	r2, #0
 80087b0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f008 f827 	bl	8010808 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2203      	movs	r2, #3
 80087be:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4618      	mov	r0, r3
 80087c8:	f004 fa87 	bl	800ccda <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80087cc:	2300      	movs	r3, #0
 80087ce:	73fb      	strb	r3, [r7, #15]
 80087d0:	e03e      	b.n	8008850 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80087d2:	7bfa      	ldrb	r2, [r7, #15]
 80087d4:	6879      	ldr	r1, [r7, #4]
 80087d6:	4613      	mov	r3, r2
 80087d8:	009b      	lsls	r3, r3, #2
 80087da:	4413      	add	r3, r2
 80087dc:	00db      	lsls	r3, r3, #3
 80087de:	440b      	add	r3, r1
 80087e0:	3311      	adds	r3, #17
 80087e2:	2201      	movs	r2, #1
 80087e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80087e6:	7bfa      	ldrb	r2, [r7, #15]
 80087e8:	6879      	ldr	r1, [r7, #4]
 80087ea:	4613      	mov	r3, r2
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	4413      	add	r3, r2
 80087f0:	00db      	lsls	r3, r3, #3
 80087f2:	440b      	add	r3, r1
 80087f4:	3310      	adds	r3, #16
 80087f6:	7bfa      	ldrb	r2, [r7, #15]
 80087f8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80087fa:	7bfa      	ldrb	r2, [r7, #15]
 80087fc:	6879      	ldr	r1, [r7, #4]
 80087fe:	4613      	mov	r3, r2
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	4413      	add	r3, r2
 8008804:	00db      	lsls	r3, r3, #3
 8008806:	440b      	add	r3, r1
 8008808:	3313      	adds	r3, #19
 800880a:	2200      	movs	r2, #0
 800880c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800880e:	7bfa      	ldrb	r2, [r7, #15]
 8008810:	6879      	ldr	r1, [r7, #4]
 8008812:	4613      	mov	r3, r2
 8008814:	009b      	lsls	r3, r3, #2
 8008816:	4413      	add	r3, r2
 8008818:	00db      	lsls	r3, r3, #3
 800881a:	440b      	add	r3, r1
 800881c:	3320      	adds	r3, #32
 800881e:	2200      	movs	r2, #0
 8008820:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008822:	7bfa      	ldrb	r2, [r7, #15]
 8008824:	6879      	ldr	r1, [r7, #4]
 8008826:	4613      	mov	r3, r2
 8008828:	009b      	lsls	r3, r3, #2
 800882a:	4413      	add	r3, r2
 800882c:	00db      	lsls	r3, r3, #3
 800882e:	440b      	add	r3, r1
 8008830:	3324      	adds	r3, #36	@ 0x24
 8008832:	2200      	movs	r2, #0
 8008834:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008836:	7bfb      	ldrb	r3, [r7, #15]
 8008838:	6879      	ldr	r1, [r7, #4]
 800883a:	1c5a      	adds	r2, r3, #1
 800883c:	4613      	mov	r3, r2
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	4413      	add	r3, r2
 8008842:	00db      	lsls	r3, r3, #3
 8008844:	440b      	add	r3, r1
 8008846:	2200      	movs	r2, #0
 8008848:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800884a:	7bfb      	ldrb	r3, [r7, #15]
 800884c:	3301      	adds	r3, #1
 800884e:	73fb      	strb	r3, [r7, #15]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	791b      	ldrb	r3, [r3, #4]
 8008854:	7bfa      	ldrb	r2, [r7, #15]
 8008856:	429a      	cmp	r2, r3
 8008858:	d3bb      	bcc.n	80087d2 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800885a:	2300      	movs	r3, #0
 800885c:	73fb      	strb	r3, [r7, #15]
 800885e:	e044      	b.n	80088ea <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008860:	7bfa      	ldrb	r2, [r7, #15]
 8008862:	6879      	ldr	r1, [r7, #4]
 8008864:	4613      	mov	r3, r2
 8008866:	009b      	lsls	r3, r3, #2
 8008868:	4413      	add	r3, r2
 800886a:	00db      	lsls	r3, r3, #3
 800886c:	440b      	add	r3, r1
 800886e:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8008872:	2200      	movs	r2, #0
 8008874:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008876:	7bfa      	ldrb	r2, [r7, #15]
 8008878:	6879      	ldr	r1, [r7, #4]
 800887a:	4613      	mov	r3, r2
 800887c:	009b      	lsls	r3, r3, #2
 800887e:	4413      	add	r3, r2
 8008880:	00db      	lsls	r3, r3, #3
 8008882:	440b      	add	r3, r1
 8008884:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008888:	7bfa      	ldrb	r2, [r7, #15]
 800888a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800888c:	7bfa      	ldrb	r2, [r7, #15]
 800888e:	6879      	ldr	r1, [r7, #4]
 8008890:	4613      	mov	r3, r2
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	4413      	add	r3, r2
 8008896:	00db      	lsls	r3, r3, #3
 8008898:	440b      	add	r3, r1
 800889a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800889e:	2200      	movs	r2, #0
 80088a0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80088a2:	7bfa      	ldrb	r2, [r7, #15]
 80088a4:	6879      	ldr	r1, [r7, #4]
 80088a6:	4613      	mov	r3, r2
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	4413      	add	r3, r2
 80088ac:	00db      	lsls	r3, r3, #3
 80088ae:	440b      	add	r3, r1
 80088b0:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80088b4:	2200      	movs	r2, #0
 80088b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80088b8:	7bfa      	ldrb	r2, [r7, #15]
 80088ba:	6879      	ldr	r1, [r7, #4]
 80088bc:	4613      	mov	r3, r2
 80088be:	009b      	lsls	r3, r3, #2
 80088c0:	4413      	add	r3, r2
 80088c2:	00db      	lsls	r3, r3, #3
 80088c4:	440b      	add	r3, r1
 80088c6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80088ca:	2200      	movs	r2, #0
 80088cc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80088ce:	7bfa      	ldrb	r2, [r7, #15]
 80088d0:	6879      	ldr	r1, [r7, #4]
 80088d2:	4613      	mov	r3, r2
 80088d4:	009b      	lsls	r3, r3, #2
 80088d6:	4413      	add	r3, r2
 80088d8:	00db      	lsls	r3, r3, #3
 80088da:	440b      	add	r3, r1
 80088dc:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80088e0:	2200      	movs	r2, #0
 80088e2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80088e4:	7bfb      	ldrb	r3, [r7, #15]
 80088e6:	3301      	adds	r3, #1
 80088e8:	73fb      	strb	r3, [r7, #15]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	791b      	ldrb	r3, [r3, #4]
 80088ee:	7bfa      	ldrb	r2, [r7, #15]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d3b5      	bcc.n	8008860 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6818      	ldr	r0, [r3, #0]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	3304      	adds	r3, #4
 80088fc:	e893 0006 	ldmia.w	r3, {r1, r2}
 8008900:	f004 fa06 	bl	800cd10 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2200      	movs	r2, #0
 8008908:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2201      	movs	r2, #1
 800890e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	7a9b      	ldrb	r3, [r3, #10]
 8008916:	2b01      	cmp	r3, #1
 8008918:	d102      	bne.n	8008920 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f001 fc0e 	bl	800a13c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8008920:	2300      	movs	r3, #0
}
 8008922:	4618      	mov	r0, r3
 8008924:	3710      	adds	r7, #16
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}

0800892a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800892a:	b580      	push	{r7, lr}
 800892c:	b082      	sub	sp, #8
 800892e:	af00      	add	r7, sp, #0
 8008930:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008938:	2b01      	cmp	r3, #1
 800893a:	d101      	bne.n	8008940 <HAL_PCD_Start+0x16>
 800893c:	2302      	movs	r3, #2
 800893e:	e012      	b.n	8008966 <HAL_PCD_Start+0x3c>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2201      	movs	r2, #1
 8008944:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4618      	mov	r0, r3
 800894e:	f004 f9ad 	bl	800ccac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4618      	mov	r0, r3
 8008958:	f005 ff8a 	bl	800e870 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008964:	2300      	movs	r3, #0
}
 8008966:	4618      	mov	r0, r3
 8008968:	3708      	adds	r7, #8
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}

0800896e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	b084      	sub	sp, #16
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4618      	mov	r0, r3
 800897c:	f005 ff8f 	bl	800e89e <USB_ReadInterrupts>
 8008980:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008988:	2b00      	cmp	r3, #0
 800898a:	d003      	beq.n	8008994 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f000 fb06 	bl	8008f9e <PCD_EP_ISR_Handler>

    return;
 8008992:	e110      	b.n	8008bb6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800899a:	2b00      	cmp	r3, #0
 800899c:	d013      	beq.n	80089c6 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80089a6:	b29a      	uxth	r2, r3
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089b0:	b292      	uxth	r2, r2
 80089b2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f007 ffb7 	bl	801092a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80089bc:	2100      	movs	r1, #0
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 f8fc 	bl	8008bbc <HAL_PCD_SetAddress>

    return;
 80089c4:	e0f7      	b.n	8008bb6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d00c      	beq.n	80089ea <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80089d8:	b29a      	uxth	r2, r3
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80089e2:	b292      	uxth	r2, r2
 80089e4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80089e8:	e0e5      	b.n	8008bb6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d00c      	beq.n	8008a0e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80089fc:	b29a      	uxth	r2, r3
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008a06:	b292      	uxth	r2, r2
 8008a08:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008a0c:	e0d3      	b.n	8008bb6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d034      	beq.n	8008a82 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008a20:	b29a      	uxth	r2, r3
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f022 0204 	bic.w	r2, r2, #4
 8008a2a:	b292      	uxth	r2, r2
 8008a2c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008a38:	b29a      	uxth	r2, r3
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f022 0208 	bic.w	r2, r2, #8
 8008a42:	b292      	uxth	r2, r2
 8008a44:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8008a4e:	2b01      	cmp	r3, #1
 8008a50:	d107      	bne.n	8008a62 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2200      	movs	r2, #0
 8008a56:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008a5a:	2100      	movs	r1, #0
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f008 f957 	bl	8010d10 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f007 ff9a 	bl	801099c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008a70:	b29a      	uxth	r2, r3
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008a7a:	b292      	uxth	r2, r2
 8008a7c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008a80:	e099      	b.n	8008bb6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d027      	beq.n	8008adc <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008a94:	b29a      	uxth	r2, r3
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f042 0208 	orr.w	r2, r2, #8
 8008a9e:	b292      	uxth	r2, r2
 8008aa0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008aac:	b29a      	uxth	r2, r3
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008ab6:	b292      	uxth	r2, r2
 8008ab8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008ac4:	b29a      	uxth	r2, r3
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f042 0204 	orr.w	r2, r2, #4
 8008ace:	b292      	uxth	r2, r2
 8008ad0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f007 ff47 	bl	8010968 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008ada:	e06c      	b.n	8008bb6 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d040      	beq.n	8008b68 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008aee:	b29a      	uxth	r2, r3
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008af8:	b292      	uxth	r2, r2
 8008afa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d12b      	bne.n	8008b60 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008b10:	b29a      	uxth	r2, r3
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f042 0204 	orr.w	r2, r2, #4
 8008b1a:	b292      	uxth	r2, r2
 8008b1c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008b28:	b29a      	uxth	r2, r3
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f042 0208 	orr.w	r2, r2, #8
 8008b32:	b292      	uxth	r2, r2
 8008b34:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008b48:	b29b      	uxth	r3, r3
 8008b4a:	089b      	lsrs	r3, r3, #2
 8008b4c:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008b56:	2101      	movs	r1, #1
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f008 f8d9 	bl	8010d10 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8008b5e:	e02a      	b.n	8008bb6 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f007 ff01 	bl	8010968 <HAL_PCD_SuspendCallback>
    return;
 8008b66:	e026      	b.n	8008bb6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d00f      	beq.n	8008b92 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008b7a:	b29a      	uxth	r2, r3
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008b84:	b292      	uxth	r2, r2
 8008b86:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f007 febf 	bl	801090e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008b90:	e011      	b.n	8008bb6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d00c      	beq.n	8008bb6 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008ba4:	b29a      	uxth	r2, r3
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008bae:	b292      	uxth	r2, r2
 8008bb0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008bb4:	bf00      	nop
  }
}
 8008bb6:	3710      	adds	r7, #16
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b082      	sub	sp, #8
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
 8008bc4:	460b      	mov	r3, r1
 8008bc6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008bce:	2b01      	cmp	r3, #1
 8008bd0:	d101      	bne.n	8008bd6 <HAL_PCD_SetAddress+0x1a>
 8008bd2:	2302      	movs	r3, #2
 8008bd4:	e012      	b.n	8008bfc <HAL_PCD_SetAddress+0x40>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2201      	movs	r2, #1
 8008bda:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	78fa      	ldrb	r2, [r7, #3]
 8008be2:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	78fa      	ldrb	r2, [r7, #3]
 8008bea:	4611      	mov	r1, r2
 8008bec:	4618      	mov	r0, r3
 8008bee:	f005 fe2b 	bl	800e848 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008bfa:	2300      	movs	r3, #0
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3708      	adds	r7, #8
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}

08008c04 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b084      	sub	sp, #16
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
 8008c0c:	4608      	mov	r0, r1
 8008c0e:	4611      	mov	r1, r2
 8008c10:	461a      	mov	r2, r3
 8008c12:	4603      	mov	r3, r0
 8008c14:	70fb      	strb	r3, [r7, #3]
 8008c16:	460b      	mov	r3, r1
 8008c18:	803b      	strh	r3, [r7, #0]
 8008c1a:	4613      	mov	r3, r2
 8008c1c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008c22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	da0e      	bge.n	8008c48 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008c2a:	78fb      	ldrb	r3, [r7, #3]
 8008c2c:	f003 0207 	and.w	r2, r3, #7
 8008c30:	4613      	mov	r3, r2
 8008c32:	009b      	lsls	r3, r3, #2
 8008c34:	4413      	add	r3, r2
 8008c36:	00db      	lsls	r3, r3, #3
 8008c38:	3310      	adds	r3, #16
 8008c3a:	687a      	ldr	r2, [r7, #4]
 8008c3c:	4413      	add	r3, r2
 8008c3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	2201      	movs	r2, #1
 8008c44:	705a      	strb	r2, [r3, #1]
 8008c46:	e00e      	b.n	8008c66 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008c48:	78fb      	ldrb	r3, [r7, #3]
 8008c4a:	f003 0207 	and.w	r2, r3, #7
 8008c4e:	4613      	mov	r3, r2
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	4413      	add	r3, r2
 8008c54:	00db      	lsls	r3, r3, #3
 8008c56:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008c5a:	687a      	ldr	r2, [r7, #4]
 8008c5c:	4413      	add	r3, r2
 8008c5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2200      	movs	r2, #0
 8008c64:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008c66:	78fb      	ldrb	r3, [r7, #3]
 8008c68:	f003 0307 	and.w	r3, r3, #7
 8008c6c:	b2da      	uxtb	r2, r3
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8008c72:	883b      	ldrh	r3, [r7, #0]
 8008c74:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	78ba      	ldrb	r2, [r7, #2]
 8008c80:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008c82:	78bb      	ldrb	r3, [r7, #2]
 8008c84:	2b02      	cmp	r3, #2
 8008c86:	d102      	bne.n	8008c8e <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008c94:	2b01      	cmp	r3, #1
 8008c96:	d101      	bne.n	8008c9c <HAL_PCD_EP_Open+0x98>
 8008c98:	2302      	movs	r3, #2
 8008c9a:	e00e      	b.n	8008cba <HAL_PCD_EP_Open+0xb6>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	68f9      	ldr	r1, [r7, #12]
 8008caa:	4618      	mov	r0, r3
 8008cac:	f004 f84e 	bl	800cd4c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8008cb8:	7afb      	ldrb	r3, [r7, #11]
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3710      	adds	r7, #16
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd80      	pop	{r7, pc}

08008cc2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008cc2:	b580      	push	{r7, lr}
 8008cc4:	b084      	sub	sp, #16
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	6078      	str	r0, [r7, #4]
 8008cca:	460b      	mov	r3, r1
 8008ccc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008cce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	da0e      	bge.n	8008cf4 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008cd6:	78fb      	ldrb	r3, [r7, #3]
 8008cd8:	f003 0207 	and.w	r2, r3, #7
 8008cdc:	4613      	mov	r3, r2
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	4413      	add	r3, r2
 8008ce2:	00db      	lsls	r3, r3, #3
 8008ce4:	3310      	adds	r3, #16
 8008ce6:	687a      	ldr	r2, [r7, #4]
 8008ce8:	4413      	add	r3, r2
 8008cea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	705a      	strb	r2, [r3, #1]
 8008cf2:	e00e      	b.n	8008d12 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008cf4:	78fb      	ldrb	r3, [r7, #3]
 8008cf6:	f003 0207 	and.w	r2, r3, #7
 8008cfa:	4613      	mov	r3, r2
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	4413      	add	r3, r2
 8008d00:	00db      	lsls	r3, r3, #3
 8008d02:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008d06:	687a      	ldr	r2, [r7, #4]
 8008d08:	4413      	add	r3, r2
 8008d0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8008d12:	78fb      	ldrb	r3, [r7, #3]
 8008d14:	f003 0307 	and.w	r3, r3, #7
 8008d18:	b2da      	uxtb	r2, r3
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008d24:	2b01      	cmp	r3, #1
 8008d26:	d101      	bne.n	8008d2c <HAL_PCD_EP_Close+0x6a>
 8008d28:	2302      	movs	r3, #2
 8008d2a:	e00e      	b.n	8008d4a <HAL_PCD_EP_Close+0x88>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2201      	movs	r2, #1
 8008d30:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	68f9      	ldr	r1, [r7, #12]
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f004 fcee 	bl	800d71c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8008d48:	2300      	movs	r3, #0
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3710      	adds	r7, #16
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}

08008d52 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008d52:	b580      	push	{r7, lr}
 8008d54:	b086      	sub	sp, #24
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	60f8      	str	r0, [r7, #12]
 8008d5a:	607a      	str	r2, [r7, #4]
 8008d5c:	603b      	str	r3, [r7, #0]
 8008d5e:	460b      	mov	r3, r1
 8008d60:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008d62:	7afb      	ldrb	r3, [r7, #11]
 8008d64:	f003 0207 	and.w	r2, r3, #7
 8008d68:	4613      	mov	r3, r2
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	4413      	add	r3, r2
 8008d6e:	00db      	lsls	r3, r3, #3
 8008d70:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008d74:	68fa      	ldr	r2, [r7, #12]
 8008d76:	4413      	add	r3, r2
 8008d78:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008d7a:	697b      	ldr	r3, [r7, #20]
 8008d7c:	687a      	ldr	r2, [r7, #4]
 8008d7e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008d80:	697b      	ldr	r3, [r7, #20]
 8008d82:	683a      	ldr	r2, [r7, #0]
 8008d84:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	2200      	movs	r2, #0
 8008d8a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8008d8c:	697b      	ldr	r3, [r7, #20]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008d92:	7afb      	ldrb	r3, [r7, #11]
 8008d94:	f003 0307 	and.w	r3, r3, #7
 8008d98:	b2da      	uxtb	r2, r3
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	6979      	ldr	r1, [r7, #20]
 8008da4:	4618      	mov	r0, r3
 8008da6:	f004 fea6 	bl	800daf6 <USB_EPStartXfer>

  return HAL_OK;
 8008daa:	2300      	movs	r3, #0
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	3718      	adds	r7, #24
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}

08008db4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b083      	sub	sp, #12
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
 8008dbc:	460b      	mov	r3, r1
 8008dbe:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008dc0:	78fb      	ldrb	r3, [r7, #3]
 8008dc2:	f003 0207 	and.w	r2, r3, #7
 8008dc6:	6879      	ldr	r1, [r7, #4]
 8008dc8:	4613      	mov	r3, r2
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	4413      	add	r3, r2
 8008dce:	00db      	lsls	r3, r3, #3
 8008dd0:	440b      	add	r3, r1
 8008dd2:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8008dd6:	681b      	ldr	r3, [r3, #0]
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	370c      	adds	r7, #12
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de2:	4770      	bx	lr

08008de4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b086      	sub	sp, #24
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	60f8      	str	r0, [r7, #12]
 8008dec:	607a      	str	r2, [r7, #4]
 8008dee:	603b      	str	r3, [r7, #0]
 8008df0:	460b      	mov	r3, r1
 8008df2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008df4:	7afb      	ldrb	r3, [r7, #11]
 8008df6:	f003 0207 	and.w	r2, r3, #7
 8008dfa:	4613      	mov	r3, r2
 8008dfc:	009b      	lsls	r3, r3, #2
 8008dfe:	4413      	add	r3, r2
 8008e00:	00db      	lsls	r3, r3, #3
 8008e02:	3310      	adds	r3, #16
 8008e04:	68fa      	ldr	r2, [r7, #12]
 8008e06:	4413      	add	r3, r2
 8008e08:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	687a      	ldr	r2, [r7, #4]
 8008e0e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	683a      	ldr	r2, [r7, #0]
 8008e14:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	2201      	movs	r2, #1
 8008e1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	683a      	ldr	r2, [r7, #0]
 8008e22:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	2200      	movs	r2, #0
 8008e28:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	2201      	movs	r2, #1
 8008e2e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008e30:	7afb      	ldrb	r3, [r7, #11]
 8008e32:	f003 0307 	and.w	r3, r3, #7
 8008e36:	b2da      	uxtb	r2, r3
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	6979      	ldr	r1, [r7, #20]
 8008e42:	4618      	mov	r0, r3
 8008e44:	f004 fe57 	bl	800daf6 <USB_EPStartXfer>

  return HAL_OK;
 8008e48:	2300      	movs	r3, #0
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3718      	adds	r7, #24
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}

08008e52 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008e52:	b580      	push	{r7, lr}
 8008e54:	b084      	sub	sp, #16
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]
 8008e5a:	460b      	mov	r3, r1
 8008e5c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008e5e:	78fb      	ldrb	r3, [r7, #3]
 8008e60:	f003 0307 	and.w	r3, r3, #7
 8008e64:	687a      	ldr	r2, [r7, #4]
 8008e66:	7912      	ldrb	r2, [r2, #4]
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d901      	bls.n	8008e70 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	e03e      	b.n	8008eee <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008e70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	da0e      	bge.n	8008e96 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008e78:	78fb      	ldrb	r3, [r7, #3]
 8008e7a:	f003 0207 	and.w	r2, r3, #7
 8008e7e:	4613      	mov	r3, r2
 8008e80:	009b      	lsls	r3, r3, #2
 8008e82:	4413      	add	r3, r2
 8008e84:	00db      	lsls	r3, r3, #3
 8008e86:	3310      	adds	r3, #16
 8008e88:	687a      	ldr	r2, [r7, #4]
 8008e8a:	4413      	add	r3, r2
 8008e8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	2201      	movs	r2, #1
 8008e92:	705a      	strb	r2, [r3, #1]
 8008e94:	e00c      	b.n	8008eb0 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008e96:	78fa      	ldrb	r2, [r7, #3]
 8008e98:	4613      	mov	r3, r2
 8008e9a:	009b      	lsls	r3, r3, #2
 8008e9c:	4413      	add	r3, r2
 8008e9e:	00db      	lsls	r3, r3, #3
 8008ea0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008ea4:	687a      	ldr	r2, [r7, #4]
 8008ea6:	4413      	add	r3, r2
 8008ea8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	2200      	movs	r2, #0
 8008eae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	2201      	movs	r2, #1
 8008eb4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008eb6:	78fb      	ldrb	r3, [r7, #3]
 8008eb8:	f003 0307 	and.w	r3, r3, #7
 8008ebc:	b2da      	uxtb	r2, r3
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	d101      	bne.n	8008ed0 <HAL_PCD_EP_SetStall+0x7e>
 8008ecc:	2302      	movs	r3, #2
 8008ece:	e00e      	b.n	8008eee <HAL_PCD_EP_SetStall+0x9c>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	68f9      	ldr	r1, [r7, #12]
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f005 fbb8 	bl	800e654 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008eec:	2300      	movs	r3, #0
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3710      	adds	r7, #16
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}

08008ef6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008ef6:	b580      	push	{r7, lr}
 8008ef8:	b084      	sub	sp, #16
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
 8008efe:	460b      	mov	r3, r1
 8008f00:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008f02:	78fb      	ldrb	r3, [r7, #3]
 8008f04:	f003 030f 	and.w	r3, r3, #15
 8008f08:	687a      	ldr	r2, [r7, #4]
 8008f0a:	7912      	ldrb	r2, [r2, #4]
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d901      	bls.n	8008f14 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008f10:	2301      	movs	r3, #1
 8008f12:	e040      	b.n	8008f96 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008f14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	da0e      	bge.n	8008f3a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008f1c:	78fb      	ldrb	r3, [r7, #3]
 8008f1e:	f003 0207 	and.w	r2, r3, #7
 8008f22:	4613      	mov	r3, r2
 8008f24:	009b      	lsls	r3, r3, #2
 8008f26:	4413      	add	r3, r2
 8008f28:	00db      	lsls	r3, r3, #3
 8008f2a:	3310      	adds	r3, #16
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	4413      	add	r3, r2
 8008f30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	2201      	movs	r2, #1
 8008f36:	705a      	strb	r2, [r3, #1]
 8008f38:	e00e      	b.n	8008f58 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008f3a:	78fb      	ldrb	r3, [r7, #3]
 8008f3c:	f003 0207 	and.w	r2, r3, #7
 8008f40:	4613      	mov	r3, r2
 8008f42:	009b      	lsls	r3, r3, #2
 8008f44:	4413      	add	r3, r2
 8008f46:	00db      	lsls	r3, r3, #3
 8008f48:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008f4c:	687a      	ldr	r2, [r7, #4]
 8008f4e:	4413      	add	r3, r2
 8008f50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2200      	movs	r2, #0
 8008f56:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008f5e:	78fb      	ldrb	r3, [r7, #3]
 8008f60:	f003 0307 	and.w	r3, r3, #7
 8008f64:	b2da      	uxtb	r2, r3
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008f70:	2b01      	cmp	r3, #1
 8008f72:	d101      	bne.n	8008f78 <HAL_PCD_EP_ClrStall+0x82>
 8008f74:	2302      	movs	r3, #2
 8008f76:	e00e      	b.n	8008f96 <HAL_PCD_EP_ClrStall+0xa0>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	68f9      	ldr	r1, [r7, #12]
 8008f86:	4618      	mov	r0, r3
 8008f88:	f005 fbb5 	bl	800e6f6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008f94:	2300      	movs	r3, #0
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3710      	adds	r7, #16
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}

08008f9e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8008f9e:	b580      	push	{r7, lr}
 8008fa0:	b092      	sub	sp, #72	@ 0x48
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008fa6:	e333      	b.n	8009610 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008fb0:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8008fb2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	f003 030f 	and.w	r3, r3, #15
 8008fba:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8008fbe:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	f040 8108 	bne.w	80091d8 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8008fc8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008fca:	f003 0310 	and.w	r3, r3, #16
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d14c      	bne.n	800906c <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	881b      	ldrh	r3, [r3, #0]
 8008fd8:	b29b      	uxth	r3, r3
 8008fda:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008fde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fe2:	813b      	strh	r3, [r7, #8]
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681a      	ldr	r2, [r3, #0]
 8008fe8:	893b      	ldrh	r3, [r7, #8]
 8008fea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	3310      	adds	r3, #16
 8008ffa:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009004:	b29b      	uxth	r3, r3
 8009006:	461a      	mov	r2, r3
 8009008:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800900a:	781b      	ldrb	r3, [r3, #0]
 800900c:	00db      	lsls	r3, r3, #3
 800900e:	4413      	add	r3, r2
 8009010:	687a      	ldr	r2, [r7, #4]
 8009012:	6812      	ldr	r2, [r2, #0]
 8009014:	4413      	add	r3, r2
 8009016:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800901a:	881b      	ldrh	r3, [r3, #0]
 800901c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009020:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009022:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8009024:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009026:	695a      	ldr	r2, [r3, #20]
 8009028:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800902a:	69db      	ldr	r3, [r3, #28]
 800902c:	441a      	add	r2, r3
 800902e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009030:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8009032:	2100      	movs	r1, #0
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f007 fc50 	bl	80108da <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	7b1b      	ldrb	r3, [r3, #12]
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b00      	cmp	r3, #0
 8009042:	f000 82e5 	beq.w	8009610 <PCD_EP_ISR_Handler+0x672>
 8009046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009048:	699b      	ldr	r3, [r3, #24]
 800904a:	2b00      	cmp	r3, #0
 800904c:	f040 82e0 	bne.w	8009610 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	7b1b      	ldrb	r3, [r3, #12]
 8009054:	b2db      	uxtb	r3, r3
 8009056:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800905a:	b2da      	uxtb	r2, r3
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2200      	movs	r2, #0
 8009068:	731a      	strb	r2, [r3, #12]
 800906a:	e2d1      	b.n	8009610 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009072:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	881b      	ldrh	r3, [r3, #0]
 800907a:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800907c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800907e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009082:	2b00      	cmp	r3, #0
 8009084:	d032      	beq.n	80090ec <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800908e:	b29b      	uxth	r3, r3
 8009090:	461a      	mov	r2, r3
 8009092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	00db      	lsls	r3, r3, #3
 8009098:	4413      	add	r3, r2
 800909a:	687a      	ldr	r2, [r7, #4]
 800909c:	6812      	ldr	r2, [r2, #0]
 800909e:	4413      	add	r3, r2
 80090a0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80090a4:	881b      	ldrh	r3, [r3, #0]
 80090a6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80090aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090ac:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6818      	ldr	r0, [r3, #0]
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80090b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090ba:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80090bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090be:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80090c0:	b29b      	uxth	r3, r3
 80090c2:	f005 fc3f 	bl	800e944 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	881b      	ldrh	r3, [r3, #0]
 80090cc:	b29a      	uxth	r2, r3
 80090ce:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80090d2:	4013      	ands	r3, r2
 80090d4:	817b      	strh	r3, [r7, #10]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	897a      	ldrh	r2, [r7, #10]
 80090dc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80090e0:	b292      	uxth	r2, r2
 80090e2:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f007 fbcb 	bl	8010880 <HAL_PCD_SetupStageCallback>
 80090ea:	e291      	b.n	8009610 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80090ec:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	f280 828d 	bge.w	8009610 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	881b      	ldrh	r3, [r3, #0]
 80090fc:	b29a      	uxth	r2, r3
 80090fe:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8009102:	4013      	ands	r3, r2
 8009104:	81fb      	strh	r3, [r7, #14]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	89fa      	ldrh	r2, [r7, #14]
 800910c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009110:	b292      	uxth	r2, r2
 8009112:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800911c:	b29b      	uxth	r3, r3
 800911e:	461a      	mov	r2, r3
 8009120:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009122:	781b      	ldrb	r3, [r3, #0]
 8009124:	00db      	lsls	r3, r3, #3
 8009126:	4413      	add	r3, r2
 8009128:	687a      	ldr	r2, [r7, #4]
 800912a:	6812      	ldr	r2, [r2, #0]
 800912c:	4413      	add	r3, r2
 800912e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009132:	881b      	ldrh	r3, [r3, #0]
 8009134:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009138:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800913a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800913c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800913e:	69db      	ldr	r3, [r3, #28]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d019      	beq.n	8009178 <PCD_EP_ISR_Handler+0x1da>
 8009144:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009146:	695b      	ldr	r3, [r3, #20]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d015      	beq.n	8009178 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6818      	ldr	r0, [r3, #0]
 8009150:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009152:	6959      	ldr	r1, [r3, #20]
 8009154:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009156:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8009158:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800915a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800915c:	b29b      	uxth	r3, r3
 800915e:	f005 fbf1 	bl	800e944 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8009162:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009164:	695a      	ldr	r2, [r3, #20]
 8009166:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009168:	69db      	ldr	r3, [r3, #28]
 800916a:	441a      	add	r2, r3
 800916c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800916e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8009170:	2100      	movs	r1, #0
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f007 fb96 	bl	80108a4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	881b      	ldrh	r3, [r3, #0]
 800917e:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8009180:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009182:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009186:	2b00      	cmp	r3, #0
 8009188:	f040 8242 	bne.w	8009610 <PCD_EP_ISR_Handler+0x672>
 800918c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800918e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009192:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009196:	f000 823b 	beq.w	8009610 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	881b      	ldrh	r3, [r3, #0]
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80091a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091aa:	81bb      	strh	r3, [r7, #12]
 80091ac:	89bb      	ldrh	r3, [r7, #12]
 80091ae:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80091b2:	81bb      	strh	r3, [r7, #12]
 80091b4:	89bb      	ldrh	r3, [r7, #12]
 80091b6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80091ba:	81bb      	strh	r3, [r7, #12]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681a      	ldr	r2, [r3, #0]
 80091c0:	89bb      	ldrh	r3, [r7, #12]
 80091c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80091c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80091ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	8013      	strh	r3, [r2, #0]
 80091d6:	e21b      	b.n	8009610 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	461a      	mov	r2, r3
 80091de:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80091e2:	009b      	lsls	r3, r3, #2
 80091e4:	4413      	add	r3, r2
 80091e6:	881b      	ldrh	r3, [r3, #0]
 80091e8:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80091ea:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	f280 80f1 	bge.w	80093d6 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	461a      	mov	r2, r3
 80091fa:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	4413      	add	r3, r2
 8009202:	881b      	ldrh	r3, [r3, #0]
 8009204:	b29a      	uxth	r2, r3
 8009206:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800920a:	4013      	ands	r3, r2
 800920c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	461a      	mov	r2, r3
 8009214:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009218:	009b      	lsls	r3, r3, #2
 800921a:	4413      	add	r3, r2
 800921c:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800921e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009222:	b292      	uxth	r2, r2
 8009224:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8009226:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800922a:	4613      	mov	r3, r2
 800922c:	009b      	lsls	r3, r3, #2
 800922e:	4413      	add	r3, r2
 8009230:	00db      	lsls	r3, r3, #3
 8009232:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009236:	687a      	ldr	r2, [r7, #4]
 8009238:	4413      	add	r3, r2
 800923a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800923c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800923e:	7b1b      	ldrb	r3, [r3, #12]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d123      	bne.n	800928c <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800924c:	b29b      	uxth	r3, r3
 800924e:	461a      	mov	r2, r3
 8009250:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	00db      	lsls	r3, r3, #3
 8009256:	4413      	add	r3, r2
 8009258:	687a      	ldr	r2, [r7, #4]
 800925a:	6812      	ldr	r2, [r2, #0]
 800925c:	4413      	add	r3, r2
 800925e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009262:	881b      	ldrh	r3, [r3, #0]
 8009264:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009268:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800926c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009270:	2b00      	cmp	r3, #0
 8009272:	f000 808b 	beq.w	800938c <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6818      	ldr	r0, [r3, #0]
 800927a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800927c:	6959      	ldr	r1, [r3, #20]
 800927e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009280:	88da      	ldrh	r2, [r3, #6]
 8009282:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009286:	f005 fb5d 	bl	800e944 <USB_ReadPMA>
 800928a:	e07f      	b.n	800938c <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800928c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800928e:	78db      	ldrb	r3, [r3, #3]
 8009290:	2b02      	cmp	r3, #2
 8009292:	d109      	bne.n	80092a8 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8009294:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009296:	461a      	mov	r2, r3
 8009298:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f000 f9c6 	bl	800962c <HAL_PCD_EP_DB_Receive>
 80092a0:	4603      	mov	r3, r0
 80092a2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80092a6:	e071      	b.n	800938c <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	461a      	mov	r2, r3
 80092ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092b0:	781b      	ldrb	r3, [r3, #0]
 80092b2:	009b      	lsls	r3, r3, #2
 80092b4:	4413      	add	r3, r2
 80092b6:	881b      	ldrh	r3, [r3, #0]
 80092b8:	b29b      	uxth	r3, r3
 80092ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80092be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092c2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	461a      	mov	r2, r3
 80092ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092cc:	781b      	ldrb	r3, [r3, #0]
 80092ce:	009b      	lsls	r3, r3, #2
 80092d0:	441a      	add	r2, r3
 80092d2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80092d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80092d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80092dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80092e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80092e4:	b29b      	uxth	r3, r3
 80092e6:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	461a      	mov	r2, r3
 80092ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092f0:	781b      	ldrb	r3, [r3, #0]
 80092f2:	009b      	lsls	r3, r3, #2
 80092f4:	4413      	add	r3, r2
 80092f6:	881b      	ldrh	r3, [r3, #0]
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d022      	beq.n	8009348 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800930a:	b29b      	uxth	r3, r3
 800930c:	461a      	mov	r2, r3
 800930e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009310:	781b      	ldrb	r3, [r3, #0]
 8009312:	00db      	lsls	r3, r3, #3
 8009314:	4413      	add	r3, r2
 8009316:	687a      	ldr	r2, [r7, #4]
 8009318:	6812      	ldr	r2, [r2, #0]
 800931a:	4413      	add	r3, r2
 800931c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009320:	881b      	ldrh	r3, [r3, #0]
 8009322:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009326:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800932a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800932e:	2b00      	cmp	r3, #0
 8009330:	d02c      	beq.n	800938c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6818      	ldr	r0, [r3, #0]
 8009336:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009338:	6959      	ldr	r1, [r3, #20]
 800933a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800933c:	891a      	ldrh	r2, [r3, #8]
 800933e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009342:	f005 faff 	bl	800e944 <USB_ReadPMA>
 8009346:	e021      	b.n	800938c <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009350:	b29b      	uxth	r3, r3
 8009352:	461a      	mov	r2, r3
 8009354:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009356:	781b      	ldrb	r3, [r3, #0]
 8009358:	00db      	lsls	r3, r3, #3
 800935a:	4413      	add	r3, r2
 800935c:	687a      	ldr	r2, [r7, #4]
 800935e:	6812      	ldr	r2, [r2, #0]
 8009360:	4413      	add	r3, r2
 8009362:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009366:	881b      	ldrh	r3, [r3, #0]
 8009368:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800936c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8009370:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009374:	2b00      	cmp	r3, #0
 8009376:	d009      	beq.n	800938c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6818      	ldr	r0, [r3, #0]
 800937c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800937e:	6959      	ldr	r1, [r3, #20]
 8009380:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009382:	895a      	ldrh	r2, [r3, #10]
 8009384:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009388:	f005 fadc 	bl	800e944 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800938c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800938e:	69da      	ldr	r2, [r3, #28]
 8009390:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009394:	441a      	add	r2, r3
 8009396:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009398:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800939a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800939c:	695a      	ldr	r2, [r3, #20]
 800939e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80093a2:	441a      	add	r2, r3
 80093a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093a6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80093a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093aa:	699b      	ldr	r3, [r3, #24]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d005      	beq.n	80093bc <PCD_EP_ISR_Handler+0x41e>
 80093b0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80093b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093b6:	691b      	ldr	r3, [r3, #16]
 80093b8:	429a      	cmp	r2, r3
 80093ba:	d206      	bcs.n	80093ca <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80093bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093be:	781b      	ldrb	r3, [r3, #0]
 80093c0:	4619      	mov	r1, r3
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f007 fa6e 	bl	80108a4 <HAL_PCD_DataOutStageCallback>
 80093c8:	e005      	b.n	80093d6 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80093d0:	4618      	mov	r0, r3
 80093d2:	f004 fb90 	bl	800daf6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80093d6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80093d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093dc:	2b00      	cmp	r3, #0
 80093de:	f000 8117 	beq.w	8009610 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80093e2:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80093e6:	4613      	mov	r3, r2
 80093e8:	009b      	lsls	r3, r3, #2
 80093ea:	4413      	add	r3, r2
 80093ec:	00db      	lsls	r3, r3, #3
 80093ee:	3310      	adds	r3, #16
 80093f0:	687a      	ldr	r2, [r7, #4]
 80093f2:	4413      	add	r3, r2
 80093f4:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	461a      	mov	r2, r3
 80093fc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009400:	009b      	lsls	r3, r3, #2
 8009402:	4413      	add	r3, r2
 8009404:	881b      	ldrh	r3, [r3, #0]
 8009406:	b29b      	uxth	r3, r3
 8009408:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800940c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009410:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	461a      	mov	r2, r3
 8009418:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800941c:	009b      	lsls	r3, r3, #2
 800941e:	441a      	add	r2, r3
 8009420:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009422:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009426:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800942a:	b29b      	uxth	r3, r3
 800942c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800942e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009430:	78db      	ldrb	r3, [r3, #3]
 8009432:	2b01      	cmp	r3, #1
 8009434:	f040 80a1 	bne.w	800957a <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8009438:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800943a:	2200      	movs	r2, #0
 800943c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800943e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009440:	7b1b      	ldrb	r3, [r3, #12]
 8009442:	2b00      	cmp	r3, #0
 8009444:	f000 8092 	beq.w	800956c <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009448:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800944a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800944e:	2b00      	cmp	r3, #0
 8009450:	d046      	beq.n	80094e0 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009452:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009454:	785b      	ldrb	r3, [r3, #1]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d126      	bne.n	80094a8 <PCD_EP_ISR_Handler+0x50a>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	617b      	str	r3, [r7, #20]
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009468:	b29b      	uxth	r3, r3
 800946a:	461a      	mov	r2, r3
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	4413      	add	r3, r2
 8009470:	617b      	str	r3, [r7, #20]
 8009472:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009474:	781b      	ldrb	r3, [r3, #0]
 8009476:	00da      	lsls	r2, r3, #3
 8009478:	697b      	ldr	r3, [r7, #20]
 800947a:	4413      	add	r3, r2
 800947c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009480:	613b      	str	r3, [r7, #16]
 8009482:	693b      	ldr	r3, [r7, #16]
 8009484:	881b      	ldrh	r3, [r3, #0]
 8009486:	b29b      	uxth	r3, r3
 8009488:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800948c:	b29a      	uxth	r2, r3
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	801a      	strh	r2, [r3, #0]
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	881b      	ldrh	r3, [r3, #0]
 8009496:	b29b      	uxth	r3, r3
 8009498:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800949c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094a0:	b29a      	uxth	r2, r3
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	801a      	strh	r2, [r3, #0]
 80094a6:	e061      	b.n	800956c <PCD_EP_ISR_Handler+0x5ce>
 80094a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094aa:	785b      	ldrb	r3, [r3, #1]
 80094ac:	2b01      	cmp	r3, #1
 80094ae:	d15d      	bne.n	800956c <PCD_EP_ISR_Handler+0x5ce>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	61fb      	str	r3, [r7, #28]
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80094be:	b29b      	uxth	r3, r3
 80094c0:	461a      	mov	r2, r3
 80094c2:	69fb      	ldr	r3, [r7, #28]
 80094c4:	4413      	add	r3, r2
 80094c6:	61fb      	str	r3, [r7, #28]
 80094c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094ca:	781b      	ldrb	r3, [r3, #0]
 80094cc:	00da      	lsls	r2, r3, #3
 80094ce:	69fb      	ldr	r3, [r7, #28]
 80094d0:	4413      	add	r3, r2
 80094d2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80094d6:	61bb      	str	r3, [r7, #24]
 80094d8:	69bb      	ldr	r3, [r7, #24]
 80094da:	2200      	movs	r2, #0
 80094dc:	801a      	strh	r2, [r3, #0]
 80094de:	e045      	b.n	800956c <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094e8:	785b      	ldrb	r3, [r3, #1]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d126      	bne.n	800953c <PCD_EP_ISR_Handler+0x59e>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80094fc:	b29b      	uxth	r3, r3
 80094fe:	461a      	mov	r2, r3
 8009500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009502:	4413      	add	r3, r2
 8009504:	627b      	str	r3, [r7, #36]	@ 0x24
 8009506:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	00da      	lsls	r2, r3, #3
 800950c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800950e:	4413      	add	r3, r2
 8009510:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009514:	623b      	str	r3, [r7, #32]
 8009516:	6a3b      	ldr	r3, [r7, #32]
 8009518:	881b      	ldrh	r3, [r3, #0]
 800951a:	b29b      	uxth	r3, r3
 800951c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009520:	b29a      	uxth	r2, r3
 8009522:	6a3b      	ldr	r3, [r7, #32]
 8009524:	801a      	strh	r2, [r3, #0]
 8009526:	6a3b      	ldr	r3, [r7, #32]
 8009528:	881b      	ldrh	r3, [r3, #0]
 800952a:	b29b      	uxth	r3, r3
 800952c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009530:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009534:	b29a      	uxth	r2, r3
 8009536:	6a3b      	ldr	r3, [r7, #32]
 8009538:	801a      	strh	r2, [r3, #0]
 800953a:	e017      	b.n	800956c <PCD_EP_ISR_Handler+0x5ce>
 800953c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800953e:	785b      	ldrb	r3, [r3, #1]
 8009540:	2b01      	cmp	r3, #1
 8009542:	d113      	bne.n	800956c <PCD_EP_ISR_Handler+0x5ce>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800954c:	b29b      	uxth	r3, r3
 800954e:	461a      	mov	r2, r3
 8009550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009552:	4413      	add	r3, r2
 8009554:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009556:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009558:	781b      	ldrb	r3, [r3, #0]
 800955a:	00da      	lsls	r2, r3, #3
 800955c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800955e:	4413      	add	r3, r2
 8009560:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009564:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009568:	2200      	movs	r2, #0
 800956a:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800956c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	4619      	mov	r1, r3
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f007 f9b1 	bl	80108da <HAL_PCD_DataInStageCallback>
 8009578:	e04a      	b.n	8009610 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800957a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800957c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009580:	2b00      	cmp	r3, #0
 8009582:	d13f      	bne.n	8009604 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800958c:	b29b      	uxth	r3, r3
 800958e:	461a      	mov	r2, r3
 8009590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009592:	781b      	ldrb	r3, [r3, #0]
 8009594:	00db      	lsls	r3, r3, #3
 8009596:	4413      	add	r3, r2
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	6812      	ldr	r2, [r2, #0]
 800959c:	4413      	add	r3, r2
 800959e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80095a2:	881b      	ldrh	r3, [r3, #0]
 80095a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80095a8:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80095aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095ac:	699a      	ldr	r2, [r3, #24]
 80095ae:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80095b0:	429a      	cmp	r2, r3
 80095b2:	d906      	bls.n	80095c2 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80095b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095b6:	699a      	ldr	r2, [r3, #24]
 80095b8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80095ba:	1ad2      	subs	r2, r2, r3
 80095bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095be:	619a      	str	r2, [r3, #24]
 80095c0:	e002      	b.n	80095c8 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80095c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095c4:	2200      	movs	r2, #0
 80095c6:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80095c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095ca:	699b      	ldr	r3, [r3, #24]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d106      	bne.n	80095de <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80095d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095d2:	781b      	ldrb	r3, [r3, #0]
 80095d4:	4619      	mov	r1, r3
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f007 f97f 	bl	80108da <HAL_PCD_DataInStageCallback>
 80095dc:	e018      	b.n	8009610 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80095de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095e0:	695a      	ldr	r2, [r3, #20]
 80095e2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80095e4:	441a      	add	r2, r3
 80095e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095e8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80095ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095ec:	69da      	ldr	r2, [r3, #28]
 80095ee:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80095f0:	441a      	add	r2, r3
 80095f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095f4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095fc:	4618      	mov	r0, r3
 80095fe:	f004 fa7a 	bl	800daf6 <USB_EPStartXfer>
 8009602:	e005      	b.n	8009610 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8009604:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009606:	461a      	mov	r2, r3
 8009608:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	f000 f917 	bl	800983e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009618:	b29b      	uxth	r3, r3
 800961a:	b21b      	sxth	r3, r3
 800961c:	2b00      	cmp	r3, #0
 800961e:	f6ff acc3 	blt.w	8008fa8 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8009622:	2300      	movs	r3, #0
}
 8009624:	4618      	mov	r0, r3
 8009626:	3748      	adds	r7, #72	@ 0x48
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}

0800962c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b088      	sub	sp, #32
 8009630:	af00      	add	r7, sp, #0
 8009632:	60f8      	str	r0, [r7, #12]
 8009634:	60b9      	str	r1, [r7, #8]
 8009636:	4613      	mov	r3, r2
 8009638:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800963a:	88fb      	ldrh	r3, [r7, #6]
 800963c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009640:	2b00      	cmp	r3, #0
 8009642:	d07c      	beq.n	800973e <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800964c:	b29b      	uxth	r3, r3
 800964e:	461a      	mov	r2, r3
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	781b      	ldrb	r3, [r3, #0]
 8009654:	00db      	lsls	r3, r3, #3
 8009656:	4413      	add	r3, r2
 8009658:	68fa      	ldr	r2, [r7, #12]
 800965a:	6812      	ldr	r2, [r2, #0]
 800965c:	4413      	add	r3, r2
 800965e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009662:	881b      	ldrh	r3, [r3, #0]
 8009664:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009668:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	699a      	ldr	r2, [r3, #24]
 800966e:	8b7b      	ldrh	r3, [r7, #26]
 8009670:	429a      	cmp	r2, r3
 8009672:	d306      	bcc.n	8009682 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	699a      	ldr	r2, [r3, #24]
 8009678:	8b7b      	ldrh	r3, [r7, #26]
 800967a:	1ad2      	subs	r2, r2, r3
 800967c:	68bb      	ldr	r3, [r7, #8]
 800967e:	619a      	str	r2, [r3, #24]
 8009680:	e002      	b.n	8009688 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	2200      	movs	r2, #0
 8009686:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	699b      	ldr	r3, [r3, #24]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d123      	bne.n	80096d8 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	461a      	mov	r2, r3
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	781b      	ldrb	r3, [r3, #0]
 800969a:	009b      	lsls	r3, r3, #2
 800969c:	4413      	add	r3, r2
 800969e:	881b      	ldrh	r3, [r3, #0]
 80096a0:	b29b      	uxth	r3, r3
 80096a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80096a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096aa:	833b      	strh	r3, [r7, #24]
 80096ac:	8b3b      	ldrh	r3, [r7, #24]
 80096ae:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80096b2:	833b      	strh	r3, [r7, #24]
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	461a      	mov	r2, r3
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	781b      	ldrb	r3, [r3, #0]
 80096be:	009b      	lsls	r3, r3, #2
 80096c0:	441a      	add	r2, r3
 80096c2:	8b3b      	ldrh	r3, [r7, #24]
 80096c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80096c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80096cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80096d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096d4:	b29b      	uxth	r3, r3
 80096d6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80096d8:	88fb      	ldrh	r3, [r7, #6]
 80096da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d01f      	beq.n	8009722 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	461a      	mov	r2, r3
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	781b      	ldrb	r3, [r3, #0]
 80096ec:	009b      	lsls	r3, r3, #2
 80096ee:	4413      	add	r3, r2
 80096f0:	881b      	ldrh	r3, [r3, #0]
 80096f2:	b29b      	uxth	r3, r3
 80096f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80096f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096fc:	82fb      	strh	r3, [r7, #22]
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	461a      	mov	r2, r3
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	781b      	ldrb	r3, [r3, #0]
 8009708:	009b      	lsls	r3, r3, #2
 800970a:	441a      	add	r2, r3
 800970c:	8afb      	ldrh	r3, [r7, #22]
 800970e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009712:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009716:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800971a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800971e:	b29b      	uxth	r3, r3
 8009720:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8009722:	8b7b      	ldrh	r3, [r7, #26]
 8009724:	2b00      	cmp	r3, #0
 8009726:	f000 8085 	beq.w	8009834 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	6818      	ldr	r0, [r3, #0]
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	6959      	ldr	r1, [r3, #20]
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	891a      	ldrh	r2, [r3, #8]
 8009736:	8b7b      	ldrh	r3, [r7, #26]
 8009738:	f005 f904 	bl	800e944 <USB_ReadPMA>
 800973c:	e07a      	b.n	8009834 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009746:	b29b      	uxth	r3, r3
 8009748:	461a      	mov	r2, r3
 800974a:	68bb      	ldr	r3, [r7, #8]
 800974c:	781b      	ldrb	r3, [r3, #0]
 800974e:	00db      	lsls	r3, r3, #3
 8009750:	4413      	add	r3, r2
 8009752:	68fa      	ldr	r2, [r7, #12]
 8009754:	6812      	ldr	r2, [r2, #0]
 8009756:	4413      	add	r3, r2
 8009758:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800975c:	881b      	ldrh	r3, [r3, #0]
 800975e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009762:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	699a      	ldr	r2, [r3, #24]
 8009768:	8b7b      	ldrh	r3, [r7, #26]
 800976a:	429a      	cmp	r2, r3
 800976c:	d306      	bcc.n	800977c <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	699a      	ldr	r2, [r3, #24]
 8009772:	8b7b      	ldrh	r3, [r7, #26]
 8009774:	1ad2      	subs	r2, r2, r3
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	619a      	str	r2, [r3, #24]
 800977a:	e002      	b.n	8009782 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	2200      	movs	r2, #0
 8009780:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	699b      	ldr	r3, [r3, #24]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d123      	bne.n	80097d2 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	461a      	mov	r2, r3
 8009790:	68bb      	ldr	r3, [r7, #8]
 8009792:	781b      	ldrb	r3, [r3, #0]
 8009794:	009b      	lsls	r3, r3, #2
 8009796:	4413      	add	r3, r2
 8009798:	881b      	ldrh	r3, [r3, #0]
 800979a:	b29b      	uxth	r3, r3
 800979c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80097a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097a4:	83fb      	strh	r3, [r7, #30]
 80097a6:	8bfb      	ldrh	r3, [r7, #30]
 80097a8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80097ac:	83fb      	strh	r3, [r7, #30]
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	461a      	mov	r2, r3
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	009b      	lsls	r3, r3, #2
 80097ba:	441a      	add	r2, r3
 80097bc:	8bfb      	ldrh	r3, [r7, #30]
 80097be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80097c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80097c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097ce:	b29b      	uxth	r3, r3
 80097d0:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80097d2:	88fb      	ldrh	r3, [r7, #6]
 80097d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d11f      	bne.n	800981c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	461a      	mov	r2, r3
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	781b      	ldrb	r3, [r3, #0]
 80097e6:	009b      	lsls	r3, r3, #2
 80097e8:	4413      	add	r3, r2
 80097ea:	881b      	ldrh	r3, [r3, #0]
 80097ec:	b29b      	uxth	r3, r3
 80097ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097f6:	83bb      	strh	r3, [r7, #28]
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	461a      	mov	r2, r3
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	781b      	ldrb	r3, [r3, #0]
 8009802:	009b      	lsls	r3, r3, #2
 8009804:	441a      	add	r2, r3
 8009806:	8bbb      	ldrh	r3, [r7, #28]
 8009808:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800980c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009810:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009814:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009818:	b29b      	uxth	r3, r3
 800981a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800981c:	8b7b      	ldrh	r3, [r7, #26]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d008      	beq.n	8009834 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	6818      	ldr	r0, [r3, #0]
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	6959      	ldr	r1, [r3, #20]
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	895a      	ldrh	r2, [r3, #10]
 800982e:	8b7b      	ldrh	r3, [r7, #26]
 8009830:	f005 f888 	bl	800e944 <USB_ReadPMA>
    }
  }

  return count;
 8009834:	8b7b      	ldrh	r3, [r7, #26]
}
 8009836:	4618      	mov	r0, r3
 8009838:	3720      	adds	r7, #32
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}

0800983e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800983e:	b580      	push	{r7, lr}
 8009840:	b0a6      	sub	sp, #152	@ 0x98
 8009842:	af00      	add	r7, sp, #0
 8009844:	60f8      	str	r0, [r7, #12]
 8009846:	60b9      	str	r1, [r7, #8]
 8009848:	4613      	mov	r3, r2
 800984a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800984c:	88fb      	ldrh	r3, [r7, #6]
 800984e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009852:	2b00      	cmp	r3, #0
 8009854:	f000 81f7 	beq.w	8009c46 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009860:	b29b      	uxth	r3, r3
 8009862:	461a      	mov	r2, r3
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	781b      	ldrb	r3, [r3, #0]
 8009868:	00db      	lsls	r3, r3, #3
 800986a:	4413      	add	r3, r2
 800986c:	68fa      	ldr	r2, [r7, #12]
 800986e:	6812      	ldr	r2, [r2, #0]
 8009870:	4413      	add	r3, r2
 8009872:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009876:	881b      	ldrh	r3, [r3, #0]
 8009878:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800987c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	699a      	ldr	r2, [r3, #24]
 8009884:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009888:	429a      	cmp	r2, r3
 800988a:	d907      	bls.n	800989c <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	699a      	ldr	r2, [r3, #24]
 8009890:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009894:	1ad2      	subs	r2, r2, r3
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	619a      	str	r2, [r3, #24]
 800989a:	e002      	b.n	80098a2 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	2200      	movs	r2, #0
 80098a0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	699b      	ldr	r3, [r3, #24]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	f040 80e1 	bne.w	8009a6e <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	785b      	ldrb	r3, [r3, #1]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d126      	bne.n	8009902 <HAL_PCD_EP_DB_Transmit+0xc4>
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80098c2:	b29b      	uxth	r3, r3
 80098c4:	461a      	mov	r2, r3
 80098c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098c8:	4413      	add	r3, r2
 80098ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	781b      	ldrb	r3, [r3, #0]
 80098d0:	00da      	lsls	r2, r3, #3
 80098d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098d4:	4413      	add	r3, r2
 80098d6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80098da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80098dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098de:	881b      	ldrh	r3, [r3, #0]
 80098e0:	b29b      	uxth	r3, r3
 80098e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80098e6:	b29a      	uxth	r2, r3
 80098e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098ea:	801a      	strh	r2, [r3, #0]
 80098ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098ee:	881b      	ldrh	r3, [r3, #0]
 80098f0:	b29b      	uxth	r3, r3
 80098f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098fa:	b29a      	uxth	r2, r3
 80098fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098fe:	801a      	strh	r2, [r3, #0]
 8009900:	e01a      	b.n	8009938 <HAL_PCD_EP_DB_Transmit+0xfa>
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	785b      	ldrb	r3, [r3, #1]
 8009906:	2b01      	cmp	r3, #1
 8009908:	d116      	bne.n	8009938 <HAL_PCD_EP_DB_Transmit+0xfa>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009918:	b29b      	uxth	r3, r3
 800991a:	461a      	mov	r2, r3
 800991c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800991e:	4413      	add	r3, r2
 8009920:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009922:	68bb      	ldr	r3, [r7, #8]
 8009924:	781b      	ldrb	r3, [r3, #0]
 8009926:	00da      	lsls	r2, r3, #3
 8009928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800992a:	4413      	add	r3, r2
 800992c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009930:	637b      	str	r3, [r7, #52]	@ 0x34
 8009932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009934:	2200      	movs	r2, #0
 8009936:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	785b      	ldrb	r3, [r3, #1]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d126      	bne.n	8009994 <HAL_PCD_EP_DB_Transmit+0x156>
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	623b      	str	r3, [r7, #32]
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009954:	b29b      	uxth	r3, r3
 8009956:	461a      	mov	r2, r3
 8009958:	6a3b      	ldr	r3, [r7, #32]
 800995a:	4413      	add	r3, r2
 800995c:	623b      	str	r3, [r7, #32]
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	781b      	ldrb	r3, [r3, #0]
 8009962:	00da      	lsls	r2, r3, #3
 8009964:	6a3b      	ldr	r3, [r7, #32]
 8009966:	4413      	add	r3, r2
 8009968:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800996c:	61fb      	str	r3, [r7, #28]
 800996e:	69fb      	ldr	r3, [r7, #28]
 8009970:	881b      	ldrh	r3, [r3, #0]
 8009972:	b29b      	uxth	r3, r3
 8009974:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009978:	b29a      	uxth	r2, r3
 800997a:	69fb      	ldr	r3, [r7, #28]
 800997c:	801a      	strh	r2, [r3, #0]
 800997e:	69fb      	ldr	r3, [r7, #28]
 8009980:	881b      	ldrh	r3, [r3, #0]
 8009982:	b29b      	uxth	r3, r3
 8009984:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009988:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800998c:	b29a      	uxth	r2, r3
 800998e:	69fb      	ldr	r3, [r7, #28]
 8009990:	801a      	strh	r2, [r3, #0]
 8009992:	e017      	b.n	80099c4 <HAL_PCD_EP_DB_Transmit+0x186>
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	785b      	ldrb	r3, [r3, #1]
 8009998:	2b01      	cmp	r3, #1
 800999a:	d113      	bne.n	80099c4 <HAL_PCD_EP_DB_Transmit+0x186>
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80099a4:	b29b      	uxth	r3, r3
 80099a6:	461a      	mov	r2, r3
 80099a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099aa:	4413      	add	r3, r2
 80099ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	781b      	ldrb	r3, [r3, #0]
 80099b2:	00da      	lsls	r2, r3, #3
 80099b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b6:	4413      	add	r3, r2
 80099b8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80099bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80099be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c0:	2200      	movs	r2, #0
 80099c2:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	78db      	ldrb	r3, [r3, #3]
 80099c8:	2b02      	cmp	r3, #2
 80099ca:	d123      	bne.n	8009a14 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	461a      	mov	r2, r3
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	781b      	ldrb	r3, [r3, #0]
 80099d6:	009b      	lsls	r3, r3, #2
 80099d8:	4413      	add	r3, r2
 80099da:	881b      	ldrh	r3, [r3, #0]
 80099dc:	b29b      	uxth	r3, r3
 80099de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80099e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099e6:	837b      	strh	r3, [r7, #26]
 80099e8:	8b7b      	ldrh	r3, [r7, #26]
 80099ea:	f083 0320 	eor.w	r3, r3, #32
 80099ee:	837b      	strh	r3, [r7, #26]
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	461a      	mov	r2, r3
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	781b      	ldrb	r3, [r3, #0]
 80099fa:	009b      	lsls	r3, r3, #2
 80099fc:	441a      	add	r2, r3
 80099fe:	8b7b      	ldrh	r3, [r7, #26]
 8009a00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a10:	b29b      	uxth	r3, r3
 8009a12:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009a14:	68bb      	ldr	r3, [r7, #8]
 8009a16:	781b      	ldrb	r3, [r3, #0]
 8009a18:	4619      	mov	r1, r3
 8009a1a:	68f8      	ldr	r0, [r7, #12]
 8009a1c:	f006 ff5d 	bl	80108da <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009a20:	88fb      	ldrh	r3, [r7, #6]
 8009a22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d01f      	beq.n	8009a6a <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	461a      	mov	r2, r3
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	781b      	ldrb	r3, [r3, #0]
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	4413      	add	r3, r2
 8009a38:	881b      	ldrh	r3, [r3, #0]
 8009a3a:	b29b      	uxth	r3, r3
 8009a3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a44:	833b      	strh	r3, [r7, #24]
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	68bb      	ldr	r3, [r7, #8]
 8009a4e:	781b      	ldrb	r3, [r3, #0]
 8009a50:	009b      	lsls	r3, r3, #2
 8009a52:	441a      	add	r2, r3
 8009a54:	8b3b      	ldrh	r3, [r7, #24]
 8009a56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a66:	b29b      	uxth	r3, r3
 8009a68:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	e31f      	b.n	800a0ae <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009a6e:	88fb      	ldrh	r3, [r7, #6]
 8009a70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d021      	beq.n	8009abc <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	461a      	mov	r2, r3
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	781b      	ldrb	r3, [r3, #0]
 8009a82:	009b      	lsls	r3, r3, #2
 8009a84:	4413      	add	r3, r2
 8009a86:	881b      	ldrh	r3, [r3, #0]
 8009a88:	b29b      	uxth	r3, r3
 8009a8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a92:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	781b      	ldrb	r3, [r3, #0]
 8009aa0:	009b      	lsls	r3, r3, #2
 8009aa2:	441a      	add	r2, r3
 8009aa4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8009aa8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009aac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009ab0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009ab4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009ac2:	2b01      	cmp	r3, #1
 8009ac4:	f040 82ca 	bne.w	800a05c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	695a      	ldr	r2, [r3, #20]
 8009acc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009ad0:	441a      	add	r2, r3
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	69da      	ldr	r2, [r3, #28]
 8009ada:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009ade:	441a      	add	r2, r3
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	6a1a      	ldr	r2, [r3, #32]
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	691b      	ldr	r3, [r3, #16]
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d309      	bcc.n	8009b04 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	691b      	ldr	r3, [r3, #16]
 8009af4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	6a1a      	ldr	r2, [r3, #32]
 8009afa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009afc:	1ad2      	subs	r2, r2, r3
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	621a      	str	r2, [r3, #32]
 8009b02:	e015      	b.n	8009b30 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	6a1b      	ldr	r3, [r3, #32]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d107      	bne.n	8009b1c <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8009b0c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009b10:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	2200      	movs	r2, #0
 8009b16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8009b1a:	e009      	b.n	8009b30 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8009b24:	68bb      	ldr	r3, [r7, #8]
 8009b26:	6a1b      	ldr	r3, [r3, #32]
 8009b28:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	785b      	ldrb	r3, [r3, #1]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d15f      	bne.n	8009bf8 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009b46:	b29b      	uxth	r3, r3
 8009b48:	461a      	mov	r2, r3
 8009b4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b4c:	4413      	add	r3, r2
 8009b4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	781b      	ldrb	r3, [r3, #0]
 8009b54:	00da      	lsls	r2, r3, #3
 8009b56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b58:	4413      	add	r3, r2
 8009b5a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b62:	881b      	ldrh	r3, [r3, #0]
 8009b64:	b29b      	uxth	r3, r3
 8009b66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009b6a:	b29a      	uxth	r2, r3
 8009b6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b6e:	801a      	strh	r2, [r3, #0]
 8009b70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d10a      	bne.n	8009b8c <HAL_PCD_EP_DB_Transmit+0x34e>
 8009b76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b78:	881b      	ldrh	r3, [r3, #0]
 8009b7a:	b29b      	uxth	r3, r3
 8009b7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b84:	b29a      	uxth	r2, r3
 8009b86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b88:	801a      	strh	r2, [r3, #0]
 8009b8a:	e051      	b.n	8009c30 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009b8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b8e:	2b3e      	cmp	r3, #62	@ 0x3e
 8009b90:	d816      	bhi.n	8009bc0 <HAL_PCD_EP_DB_Transmit+0x382>
 8009b92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b94:	085b      	lsrs	r3, r3, #1
 8009b96:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b9a:	f003 0301 	and.w	r3, r3, #1
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d002      	beq.n	8009ba8 <HAL_PCD_EP_DB_Transmit+0x36a>
 8009ba2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ba4:	3301      	adds	r3, #1
 8009ba6:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ba8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009baa:	881b      	ldrh	r3, [r3, #0]
 8009bac:	b29a      	uxth	r2, r3
 8009bae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009bb0:	b29b      	uxth	r3, r3
 8009bb2:	029b      	lsls	r3, r3, #10
 8009bb4:	b29b      	uxth	r3, r3
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	b29a      	uxth	r2, r3
 8009bba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bbc:	801a      	strh	r2, [r3, #0]
 8009bbe:	e037      	b.n	8009c30 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009bc0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009bc2:	095b      	lsrs	r3, r3, #5
 8009bc4:	653b      	str	r3, [r7, #80]	@ 0x50
 8009bc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009bc8:	f003 031f 	and.w	r3, r3, #31
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d102      	bne.n	8009bd6 <HAL_PCD_EP_DB_Transmit+0x398>
 8009bd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009bd2:	3b01      	subs	r3, #1
 8009bd4:	653b      	str	r3, [r7, #80]	@ 0x50
 8009bd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bd8:	881b      	ldrh	r3, [r3, #0]
 8009bda:	b29a      	uxth	r2, r3
 8009bdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009bde:	b29b      	uxth	r3, r3
 8009be0:	029b      	lsls	r3, r3, #10
 8009be2:	b29b      	uxth	r3, r3
 8009be4:	4313      	orrs	r3, r2
 8009be6:	b29b      	uxth	r3, r3
 8009be8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009bec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009bf0:	b29a      	uxth	r2, r3
 8009bf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bf4:	801a      	strh	r2, [r3, #0]
 8009bf6:	e01b      	b.n	8009c30 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	785b      	ldrb	r3, [r3, #1]
 8009bfc:	2b01      	cmp	r3, #1
 8009bfe:	d117      	bne.n	8009c30 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009c0e:	b29b      	uxth	r3, r3
 8009c10:	461a      	mov	r2, r3
 8009c12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c14:	4413      	add	r3, r2
 8009c16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	781b      	ldrb	r3, [r3, #0]
 8009c1c:	00da      	lsls	r2, r3, #3
 8009c1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c20:	4413      	add	r3, r2
 8009c22:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009c26:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009c2a:	b29a      	uxth	r2, r3
 8009c2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c2e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6818      	ldr	r0, [r3, #0]
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	6959      	ldr	r1, [r3, #20]
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	891a      	ldrh	r2, [r3, #8]
 8009c3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009c3e:	b29b      	uxth	r3, r3
 8009c40:	f004 fe3d 	bl	800e8be <USB_WritePMA>
 8009c44:	e20a      	b.n	800a05c <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009c4e:	b29b      	uxth	r3, r3
 8009c50:	461a      	mov	r2, r3
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	781b      	ldrb	r3, [r3, #0]
 8009c56:	00db      	lsls	r3, r3, #3
 8009c58:	4413      	add	r3, r2
 8009c5a:	68fa      	ldr	r2, [r7, #12]
 8009c5c:	6812      	ldr	r2, [r2, #0]
 8009c5e:	4413      	add	r3, r2
 8009c60:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009c64:	881b      	ldrh	r3, [r3, #0]
 8009c66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009c6a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	699a      	ldr	r2, [r3, #24]
 8009c72:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d307      	bcc.n	8009c8a <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	699a      	ldr	r2, [r3, #24]
 8009c7e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009c82:	1ad2      	subs	r2, r2, r3
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	619a      	str	r2, [r3, #24]
 8009c88:	e002      	b.n	8009c90 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8009c8a:	68bb      	ldr	r3, [r7, #8]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009c90:	68bb      	ldr	r3, [r7, #8]
 8009c92:	699b      	ldr	r3, [r3, #24]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	f040 80f6 	bne.w	8009e86 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009c9a:	68bb      	ldr	r3, [r7, #8]
 8009c9c:	785b      	ldrb	r3, [r3, #1]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d126      	bne.n	8009cf0 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	677b      	str	r3, [r7, #116]	@ 0x74
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009cb0:	b29b      	uxth	r3, r3
 8009cb2:	461a      	mov	r2, r3
 8009cb4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009cb6:	4413      	add	r3, r2
 8009cb8:	677b      	str	r3, [r7, #116]	@ 0x74
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	781b      	ldrb	r3, [r3, #0]
 8009cbe:	00da      	lsls	r2, r3, #3
 8009cc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009cc2:	4413      	add	r3, r2
 8009cc4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009cc8:	673b      	str	r3, [r7, #112]	@ 0x70
 8009cca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009ccc:	881b      	ldrh	r3, [r3, #0]
 8009cce:	b29b      	uxth	r3, r3
 8009cd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009cd4:	b29a      	uxth	r2, r3
 8009cd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009cd8:	801a      	strh	r2, [r3, #0]
 8009cda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009cdc:	881b      	ldrh	r3, [r3, #0]
 8009cde:	b29b      	uxth	r3, r3
 8009ce0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ce4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ce8:	b29a      	uxth	r2, r3
 8009cea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009cec:	801a      	strh	r2, [r3, #0]
 8009cee:	e01a      	b.n	8009d26 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	785b      	ldrb	r3, [r3, #1]
 8009cf4:	2b01      	cmp	r3, #1
 8009cf6:	d116      	bne.n	8009d26 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009d06:	b29b      	uxth	r3, r3
 8009d08:	461a      	mov	r2, r3
 8009d0a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009d0c:	4413      	add	r3, r2
 8009d0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009d10:	68bb      	ldr	r3, [r7, #8]
 8009d12:	781b      	ldrb	r3, [r3, #0]
 8009d14:	00da      	lsls	r2, r3, #3
 8009d16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009d18:	4413      	add	r3, r2
 8009d1a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009d1e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009d20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009d22:	2200      	movs	r2, #0
 8009d24:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	785b      	ldrb	r3, [r3, #1]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d12f      	bne.n	8009d96 <HAL_PCD_EP_DB_Transmit+0x558>
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009d46:	b29b      	uxth	r3, r3
 8009d48:	461a      	mov	r2, r3
 8009d4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009d4e:	4413      	add	r3, r2
 8009d50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	781b      	ldrb	r3, [r3, #0]
 8009d58:	00da      	lsls	r2, r3, #3
 8009d5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009d5e:	4413      	add	r3, r2
 8009d60:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009d64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009d68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009d6c:	881b      	ldrh	r3, [r3, #0]
 8009d6e:	b29b      	uxth	r3, r3
 8009d70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009d74:	b29a      	uxth	r2, r3
 8009d76:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009d7a:	801a      	strh	r2, [r3, #0]
 8009d7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009d80:	881b      	ldrh	r3, [r3, #0]
 8009d82:	b29b      	uxth	r3, r3
 8009d84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009d88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009d8c:	b29a      	uxth	r2, r3
 8009d8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009d92:	801a      	strh	r2, [r3, #0]
 8009d94:	e01c      	b.n	8009dd0 <HAL_PCD_EP_DB_Transmit+0x592>
 8009d96:	68bb      	ldr	r3, [r7, #8]
 8009d98:	785b      	ldrb	r3, [r3, #1]
 8009d9a:	2b01      	cmp	r3, #1
 8009d9c:	d118      	bne.n	8009dd0 <HAL_PCD_EP_DB_Transmit+0x592>
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009da6:	b29b      	uxth	r3, r3
 8009da8:	461a      	mov	r2, r3
 8009daa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009dae:	4413      	add	r3, r2
 8009db0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	781b      	ldrb	r3, [r3, #0]
 8009db8:	00da      	lsls	r2, r3, #3
 8009dba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009dbe:	4413      	add	r3, r2
 8009dc0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009dc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009dc8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009dcc:	2200      	movs	r2, #0
 8009dce:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	78db      	ldrb	r3, [r3, #3]
 8009dd4:	2b02      	cmp	r3, #2
 8009dd6:	d127      	bne.n	8009e28 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	461a      	mov	r2, r3
 8009dde:	68bb      	ldr	r3, [r7, #8]
 8009de0:	781b      	ldrb	r3, [r3, #0]
 8009de2:	009b      	lsls	r3, r3, #2
 8009de4:	4413      	add	r3, r2
 8009de6:	881b      	ldrh	r3, [r3, #0]
 8009de8:	b29b      	uxth	r3, r3
 8009dea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009dee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009df2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8009df6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009dfa:	f083 0320 	eor.w	r3, r3, #32
 8009dfe:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	461a      	mov	r2, r3
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	781b      	ldrb	r3, [r3, #0]
 8009e0c:	009b      	lsls	r3, r3, #2
 8009e0e:	441a      	add	r2, r3
 8009e10:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009e14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e24:	b29b      	uxth	r3, r3
 8009e26:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	781b      	ldrb	r3, [r3, #0]
 8009e2c:	4619      	mov	r1, r3
 8009e2e:	68f8      	ldr	r0, [r7, #12]
 8009e30:	f006 fd53 	bl	80108da <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009e34:	88fb      	ldrh	r3, [r7, #6]
 8009e36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d121      	bne.n	8009e82 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	461a      	mov	r2, r3
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	781b      	ldrb	r3, [r3, #0]
 8009e48:	009b      	lsls	r3, r3, #2
 8009e4a:	4413      	add	r3, r2
 8009e4c:	881b      	ldrh	r3, [r3, #0]
 8009e4e:	b29b      	uxth	r3, r3
 8009e50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e58:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	461a      	mov	r2, r3
 8009e62:	68bb      	ldr	r3, [r7, #8]
 8009e64:	781b      	ldrb	r3, [r3, #0]
 8009e66:	009b      	lsls	r3, r3, #2
 8009e68:	441a      	add	r2, r3
 8009e6a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009e6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009e7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e7e:	b29b      	uxth	r3, r3
 8009e80:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8009e82:	2300      	movs	r3, #0
 8009e84:	e113      	b.n	800a0ae <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009e86:	88fb      	ldrh	r3, [r7, #6]
 8009e88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d121      	bne.n	8009ed4 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	461a      	mov	r2, r3
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	781b      	ldrb	r3, [r3, #0]
 8009e9a:	009b      	lsls	r3, r3, #2
 8009e9c:	4413      	add	r3, r2
 8009e9e:	881b      	ldrh	r3, [r3, #0]
 8009ea0:	b29b      	uxth	r3, r3
 8009ea2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009ea6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eaa:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	461a      	mov	r2, r3
 8009eb4:	68bb      	ldr	r3, [r7, #8]
 8009eb6:	781b      	ldrb	r3, [r3, #0]
 8009eb8:	009b      	lsls	r3, r3, #2
 8009eba:	441a      	add	r2, r3
 8009ebc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009ec0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009ec4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009ec8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009ecc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009eda:	2b01      	cmp	r3, #1
 8009edc:	f040 80be 	bne.w	800a05c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	695a      	ldr	r2, [r3, #20]
 8009ee4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009ee8:	441a      	add	r2, r3
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	69da      	ldr	r2, [r3, #28]
 8009ef2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009ef6:	441a      	add	r2, r3
 8009ef8:	68bb      	ldr	r3, [r7, #8]
 8009efa:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	6a1a      	ldr	r2, [r3, #32]
 8009f00:	68bb      	ldr	r3, [r7, #8]
 8009f02:	691b      	ldr	r3, [r3, #16]
 8009f04:	429a      	cmp	r2, r3
 8009f06:	d309      	bcc.n	8009f1c <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	691b      	ldr	r3, [r3, #16]
 8009f0c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	6a1a      	ldr	r2, [r3, #32]
 8009f12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009f14:	1ad2      	subs	r2, r2, r3
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	621a      	str	r2, [r3, #32]
 8009f1a:	e015      	b.n	8009f48 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	6a1b      	ldr	r3, [r3, #32]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d107      	bne.n	8009f34 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8009f24:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009f28:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8009f32:	e009      	b.n	8009f48 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	6a1b      	ldr	r3, [r3, #32]
 8009f38:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	2200      	movs	r2, #0
 8009f44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	785b      	ldrb	r3, [r3, #1]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d15f      	bne.n	800a016 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009f64:	b29b      	uxth	r3, r3
 8009f66:	461a      	mov	r2, r3
 8009f68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009f6a:	4413      	add	r3, r2
 8009f6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f6e:	68bb      	ldr	r3, [r7, #8]
 8009f70:	781b      	ldrb	r3, [r3, #0]
 8009f72:	00da      	lsls	r2, r3, #3
 8009f74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009f76:	4413      	add	r3, r2
 8009f78:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009f7c:	667b      	str	r3, [r7, #100]	@ 0x64
 8009f7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009f80:	881b      	ldrh	r3, [r3, #0]
 8009f82:	b29b      	uxth	r3, r3
 8009f84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f88:	b29a      	uxth	r2, r3
 8009f8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009f8c:	801a      	strh	r2, [r3, #0]
 8009f8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d10a      	bne.n	8009faa <HAL_PCD_EP_DB_Transmit+0x76c>
 8009f94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009f96:	881b      	ldrh	r3, [r3, #0]
 8009f98:	b29b      	uxth	r3, r3
 8009f9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009fa2:	b29a      	uxth	r2, r3
 8009fa4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009fa6:	801a      	strh	r2, [r3, #0]
 8009fa8:	e04e      	b.n	800a048 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009faa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009fac:	2b3e      	cmp	r3, #62	@ 0x3e
 8009fae:	d816      	bhi.n	8009fde <HAL_PCD_EP_DB_Transmit+0x7a0>
 8009fb0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009fb2:	085b      	lsrs	r3, r3, #1
 8009fb4:	663b      	str	r3, [r7, #96]	@ 0x60
 8009fb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009fb8:	f003 0301 	and.w	r3, r3, #1
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d002      	beq.n	8009fc6 <HAL_PCD_EP_DB_Transmit+0x788>
 8009fc0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	663b      	str	r3, [r7, #96]	@ 0x60
 8009fc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009fc8:	881b      	ldrh	r3, [r3, #0]
 8009fca:	b29a      	uxth	r2, r3
 8009fcc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009fce:	b29b      	uxth	r3, r3
 8009fd0:	029b      	lsls	r3, r3, #10
 8009fd2:	b29b      	uxth	r3, r3
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	b29a      	uxth	r2, r3
 8009fd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009fda:	801a      	strh	r2, [r3, #0]
 8009fdc:	e034      	b.n	800a048 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009fde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009fe0:	095b      	lsrs	r3, r3, #5
 8009fe2:	663b      	str	r3, [r7, #96]	@ 0x60
 8009fe4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009fe6:	f003 031f 	and.w	r3, r3, #31
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d102      	bne.n	8009ff4 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8009fee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ff0:	3b01      	subs	r3, #1
 8009ff2:	663b      	str	r3, [r7, #96]	@ 0x60
 8009ff4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ff6:	881b      	ldrh	r3, [r3, #0]
 8009ff8:	b29a      	uxth	r2, r3
 8009ffa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ffc:	b29b      	uxth	r3, r3
 8009ffe:	029b      	lsls	r3, r3, #10
 800a000:	b29b      	uxth	r3, r3
 800a002:	4313      	orrs	r3, r2
 800a004:	b29b      	uxth	r3, r3
 800a006:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a00a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a00e:	b29a      	uxth	r2, r3
 800a010:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a012:	801a      	strh	r2, [r3, #0]
 800a014:	e018      	b.n	800a048 <HAL_PCD_EP_DB_Transmit+0x80a>
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	785b      	ldrb	r3, [r3, #1]
 800a01a:	2b01      	cmp	r3, #1
 800a01c:	d114      	bne.n	800a048 <HAL_PCD_EP_DB_Transmit+0x80a>
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a026:	b29b      	uxth	r3, r3
 800a028:	461a      	mov	r2, r3
 800a02a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a02c:	4413      	add	r3, r2
 800a02e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	781b      	ldrb	r3, [r3, #0]
 800a034:	00da      	lsls	r2, r3, #3
 800a036:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a038:	4413      	add	r3, r2
 800a03a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a03e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a040:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a042:	b29a      	uxth	r2, r3
 800a044:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a046:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	6818      	ldr	r0, [r3, #0]
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	6959      	ldr	r1, [r3, #20]
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	895a      	ldrh	r2, [r3, #10]
 800a054:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a056:	b29b      	uxth	r3, r3
 800a058:	f004 fc31 	bl	800e8be <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	461a      	mov	r2, r3
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	781b      	ldrb	r3, [r3, #0]
 800a066:	009b      	lsls	r3, r3, #2
 800a068:	4413      	add	r3, r2
 800a06a:	881b      	ldrh	r3, [r3, #0]
 800a06c:	b29b      	uxth	r3, r3
 800a06e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a072:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a076:	82fb      	strh	r3, [r7, #22]
 800a078:	8afb      	ldrh	r3, [r7, #22]
 800a07a:	f083 0310 	eor.w	r3, r3, #16
 800a07e:	82fb      	strh	r3, [r7, #22]
 800a080:	8afb      	ldrh	r3, [r7, #22]
 800a082:	f083 0320 	eor.w	r3, r3, #32
 800a086:	82fb      	strh	r3, [r7, #22]
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	461a      	mov	r2, r3
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	009b      	lsls	r3, r3, #2
 800a094:	441a      	add	r2, r3
 800a096:	8afb      	ldrh	r3, [r7, #22]
 800a098:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a09c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a0a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a0a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0a8:	b29b      	uxth	r3, r3
 800a0aa:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800a0ac:	2300      	movs	r3, #0
}
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	3798      	adds	r7, #152	@ 0x98
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	bd80      	pop	{r7, pc}

0800a0b6 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800a0b6:	b480      	push	{r7}
 800a0b8:	b087      	sub	sp, #28
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	60f8      	str	r0, [r7, #12]
 800a0be:	607b      	str	r3, [r7, #4]
 800a0c0:	460b      	mov	r3, r1
 800a0c2:	817b      	strh	r3, [r7, #10]
 800a0c4:	4613      	mov	r3, r2
 800a0c6:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800a0c8:	897b      	ldrh	r3, [r7, #10]
 800a0ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a0ce:	b29b      	uxth	r3, r3
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d00b      	beq.n	800a0ec <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a0d4:	897b      	ldrh	r3, [r7, #10]
 800a0d6:	f003 0207 	and.w	r2, r3, #7
 800a0da:	4613      	mov	r3, r2
 800a0dc:	009b      	lsls	r3, r3, #2
 800a0de:	4413      	add	r3, r2
 800a0e0:	00db      	lsls	r3, r3, #3
 800a0e2:	3310      	adds	r3, #16
 800a0e4:	68fa      	ldr	r2, [r7, #12]
 800a0e6:	4413      	add	r3, r2
 800a0e8:	617b      	str	r3, [r7, #20]
 800a0ea:	e009      	b.n	800a100 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a0ec:	897a      	ldrh	r2, [r7, #10]
 800a0ee:	4613      	mov	r3, r2
 800a0f0:	009b      	lsls	r3, r3, #2
 800a0f2:	4413      	add	r3, r2
 800a0f4:	00db      	lsls	r3, r3, #3
 800a0f6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a0fa:	68fa      	ldr	r2, [r7, #12]
 800a0fc:	4413      	add	r3, r2
 800a0fe:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800a100:	893b      	ldrh	r3, [r7, #8]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d107      	bne.n	800a116 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800a106:	697b      	ldr	r3, [r7, #20]
 800a108:	2200      	movs	r2, #0
 800a10a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	b29a      	uxth	r2, r3
 800a110:	697b      	ldr	r3, [r7, #20]
 800a112:	80da      	strh	r2, [r3, #6]
 800a114:	e00b      	b.n	800a12e <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	2201      	movs	r2, #1
 800a11a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	b29a      	uxth	r2, r3
 800a120:	697b      	ldr	r3, [r7, #20]
 800a122:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	0c1b      	lsrs	r3, r3, #16
 800a128:	b29a      	uxth	r2, r3
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800a12e:	2300      	movs	r3, #0
}
 800a130:	4618      	mov	r0, r3
 800a132:	371c      	adds	r7, #28
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b085      	sub	sp, #20
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2201      	movs	r2, #1
 800a14e:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2200      	movs	r2, #0
 800a156:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800a160:	b29b      	uxth	r3, r3
 800a162:	f043 0301 	orr.w	r3, r3, #1
 800a166:	b29a      	uxth	r2, r3
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800a174:	b29b      	uxth	r3, r3
 800a176:	f043 0302 	orr.w	r3, r3, #2
 800a17a:	b29a      	uxth	r2, r3
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800a182:	2300      	movs	r3, #0
}
 800a184:	4618      	mov	r0, r3
 800a186:	3714      	adds	r7, #20
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr

0800a190 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a190:	b480      	push	{r7}
 800a192:	b085      	sub	sp, #20
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d141      	bne.n	800a222 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a19e:	4b4b      	ldr	r3, [pc, #300]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a1a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a1aa:	d131      	bne.n	800a210 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a1ac:	4b47      	ldr	r3, [pc, #284]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a1ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a1b2:	4a46      	ldr	r2, [pc, #280]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a1b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a1b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a1bc:	4b43      	ldr	r3, [pc, #268]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a1c4:	4a41      	ldr	r2, [pc, #260]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a1c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a1ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a1cc:	4b40      	ldr	r3, [pc, #256]	@ (800a2d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	2232      	movs	r2, #50	@ 0x32
 800a1d2:	fb02 f303 	mul.w	r3, r2, r3
 800a1d6:	4a3f      	ldr	r2, [pc, #252]	@ (800a2d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a1d8:	fba2 2303 	umull	r2, r3, r2, r3
 800a1dc:	0c9b      	lsrs	r3, r3, #18
 800a1de:	3301      	adds	r3, #1
 800a1e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a1e2:	e002      	b.n	800a1ea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	3b01      	subs	r3, #1
 800a1e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a1ea:	4b38      	ldr	r3, [pc, #224]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a1ec:	695b      	ldr	r3, [r3, #20]
 800a1ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a1f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a1f6:	d102      	bne.n	800a1fe <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d1f2      	bne.n	800a1e4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a1fe:	4b33      	ldr	r3, [pc, #204]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a200:	695b      	ldr	r3, [r3, #20]
 800a202:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a206:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a20a:	d158      	bne.n	800a2be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a20c:	2303      	movs	r3, #3
 800a20e:	e057      	b.n	800a2c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a210:	4b2e      	ldr	r3, [pc, #184]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a212:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a216:	4a2d      	ldr	r2, [pc, #180]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a218:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a21c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a220:	e04d      	b.n	800a2be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a228:	d141      	bne.n	800a2ae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a22a:	4b28      	ldr	r3, [pc, #160]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a232:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a236:	d131      	bne.n	800a29c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a238:	4b24      	ldr	r3, [pc, #144]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a23a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a23e:	4a23      	ldr	r2, [pc, #140]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a240:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a244:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a248:	4b20      	ldr	r3, [pc, #128]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a250:	4a1e      	ldr	r2, [pc, #120]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a252:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a256:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a258:	4b1d      	ldr	r3, [pc, #116]	@ (800a2d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	2232      	movs	r2, #50	@ 0x32
 800a25e:	fb02 f303 	mul.w	r3, r2, r3
 800a262:	4a1c      	ldr	r2, [pc, #112]	@ (800a2d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a264:	fba2 2303 	umull	r2, r3, r2, r3
 800a268:	0c9b      	lsrs	r3, r3, #18
 800a26a:	3301      	adds	r3, #1
 800a26c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a26e:	e002      	b.n	800a276 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	3b01      	subs	r3, #1
 800a274:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a276:	4b15      	ldr	r3, [pc, #84]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a278:	695b      	ldr	r3, [r3, #20]
 800a27a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a27e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a282:	d102      	bne.n	800a28a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d1f2      	bne.n	800a270 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a28a:	4b10      	ldr	r3, [pc, #64]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a28c:	695b      	ldr	r3, [r3, #20]
 800a28e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a292:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a296:	d112      	bne.n	800a2be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a298:	2303      	movs	r3, #3
 800a29a:	e011      	b.n	800a2c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a29c:	4b0b      	ldr	r3, [pc, #44]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a29e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2a2:	4a0a      	ldr	r2, [pc, #40]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a2a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a2a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a2ac:	e007      	b.n	800a2be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a2ae:	4b07      	ldr	r3, [pc, #28]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a2b6:	4a05      	ldr	r2, [pc, #20]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a2b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a2bc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800a2be:	2300      	movs	r3, #0
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3714      	adds	r7, #20
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ca:	4770      	bx	lr
 800a2cc:	40007000 	.word	0x40007000
 800a2d0:	20000004 	.word	0x20000004
 800a2d4:	431bde83 	.word	0x431bde83

0800a2d8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800a2d8:	b480      	push	{r7}
 800a2da:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800a2dc:	4b05      	ldr	r3, [pc, #20]	@ (800a2f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a2de:	689b      	ldr	r3, [r3, #8]
 800a2e0:	4a04      	ldr	r2, [pc, #16]	@ (800a2f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a2e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a2e6:	6093      	str	r3, [r2, #8]
}
 800a2e8:	bf00      	nop
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f0:	4770      	bx	lr
 800a2f2:	bf00      	nop
 800a2f4:	40007000 	.word	0x40007000

0800a2f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b088      	sub	sp, #32
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d101      	bne.n	800a30a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a306:	2301      	movs	r3, #1
 800a308:	e2fe      	b.n	800a908 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f003 0301 	and.w	r3, r3, #1
 800a312:	2b00      	cmp	r3, #0
 800a314:	d075      	beq.n	800a402 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a316:	4b97      	ldr	r3, [pc, #604]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a318:	689b      	ldr	r3, [r3, #8]
 800a31a:	f003 030c 	and.w	r3, r3, #12
 800a31e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a320:	4b94      	ldr	r3, [pc, #592]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a322:	68db      	ldr	r3, [r3, #12]
 800a324:	f003 0303 	and.w	r3, r3, #3
 800a328:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800a32a:	69bb      	ldr	r3, [r7, #24]
 800a32c:	2b0c      	cmp	r3, #12
 800a32e:	d102      	bne.n	800a336 <HAL_RCC_OscConfig+0x3e>
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	2b03      	cmp	r3, #3
 800a334:	d002      	beq.n	800a33c <HAL_RCC_OscConfig+0x44>
 800a336:	69bb      	ldr	r3, [r7, #24]
 800a338:	2b08      	cmp	r3, #8
 800a33a:	d10b      	bne.n	800a354 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a33c:	4b8d      	ldr	r3, [pc, #564]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a344:	2b00      	cmp	r3, #0
 800a346:	d05b      	beq.n	800a400 <HAL_RCC_OscConfig+0x108>
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	685b      	ldr	r3, [r3, #4]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d157      	bne.n	800a400 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a350:	2301      	movs	r3, #1
 800a352:	e2d9      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	685b      	ldr	r3, [r3, #4]
 800a358:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a35c:	d106      	bne.n	800a36c <HAL_RCC_OscConfig+0x74>
 800a35e:	4b85      	ldr	r3, [pc, #532]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4a84      	ldr	r2, [pc, #528]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a364:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a368:	6013      	str	r3, [r2, #0]
 800a36a:	e01d      	b.n	800a3a8 <HAL_RCC_OscConfig+0xb0>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	685b      	ldr	r3, [r3, #4]
 800a370:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a374:	d10c      	bne.n	800a390 <HAL_RCC_OscConfig+0x98>
 800a376:	4b7f      	ldr	r3, [pc, #508]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	4a7e      	ldr	r2, [pc, #504]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a37c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a380:	6013      	str	r3, [r2, #0]
 800a382:	4b7c      	ldr	r3, [pc, #496]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	4a7b      	ldr	r2, [pc, #492]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a388:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a38c:	6013      	str	r3, [r2, #0]
 800a38e:	e00b      	b.n	800a3a8 <HAL_RCC_OscConfig+0xb0>
 800a390:	4b78      	ldr	r3, [pc, #480]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	4a77      	ldr	r2, [pc, #476]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a396:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a39a:	6013      	str	r3, [r2, #0]
 800a39c:	4b75      	ldr	r3, [pc, #468]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	4a74      	ldr	r2, [pc, #464]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a3a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a3a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	685b      	ldr	r3, [r3, #4]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d013      	beq.n	800a3d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3b0:	f7fa fdd6 	bl	8004f60 <HAL_GetTick>
 800a3b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a3b6:	e008      	b.n	800a3ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a3b8:	f7fa fdd2 	bl	8004f60 <HAL_GetTick>
 800a3bc:	4602      	mov	r2, r0
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	1ad3      	subs	r3, r2, r3
 800a3c2:	2b64      	cmp	r3, #100	@ 0x64
 800a3c4:	d901      	bls.n	800a3ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a3c6:	2303      	movs	r3, #3
 800a3c8:	e29e      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a3ca:	4b6a      	ldr	r3, [pc, #424]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d0f0      	beq.n	800a3b8 <HAL_RCC_OscConfig+0xc0>
 800a3d6:	e014      	b.n	800a402 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3d8:	f7fa fdc2 	bl	8004f60 <HAL_GetTick>
 800a3dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a3de:	e008      	b.n	800a3f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a3e0:	f7fa fdbe 	bl	8004f60 <HAL_GetTick>
 800a3e4:	4602      	mov	r2, r0
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	1ad3      	subs	r3, r2, r3
 800a3ea:	2b64      	cmp	r3, #100	@ 0x64
 800a3ec:	d901      	bls.n	800a3f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a3ee:	2303      	movs	r3, #3
 800a3f0:	e28a      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a3f2:	4b60      	ldr	r3, [pc, #384]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d1f0      	bne.n	800a3e0 <HAL_RCC_OscConfig+0xe8>
 800a3fe:	e000      	b.n	800a402 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a400:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f003 0302 	and.w	r3, r3, #2
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d075      	beq.n	800a4fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a40e:	4b59      	ldr	r3, [pc, #356]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a410:	689b      	ldr	r3, [r3, #8]
 800a412:	f003 030c 	and.w	r3, r3, #12
 800a416:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a418:	4b56      	ldr	r3, [pc, #344]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a41a:	68db      	ldr	r3, [r3, #12]
 800a41c:	f003 0303 	and.w	r3, r3, #3
 800a420:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800a422:	69bb      	ldr	r3, [r7, #24]
 800a424:	2b0c      	cmp	r3, #12
 800a426:	d102      	bne.n	800a42e <HAL_RCC_OscConfig+0x136>
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	2b02      	cmp	r3, #2
 800a42c:	d002      	beq.n	800a434 <HAL_RCC_OscConfig+0x13c>
 800a42e:	69bb      	ldr	r3, [r7, #24]
 800a430:	2b04      	cmp	r3, #4
 800a432:	d11f      	bne.n	800a474 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a434:	4b4f      	ldr	r3, [pc, #316]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d005      	beq.n	800a44c <HAL_RCC_OscConfig+0x154>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	68db      	ldr	r3, [r3, #12]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d101      	bne.n	800a44c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800a448:	2301      	movs	r3, #1
 800a44a:	e25d      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a44c:	4b49      	ldr	r3, [pc, #292]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a44e:	685b      	ldr	r3, [r3, #4]
 800a450:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	691b      	ldr	r3, [r3, #16]
 800a458:	061b      	lsls	r3, r3, #24
 800a45a:	4946      	ldr	r1, [pc, #280]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a45c:	4313      	orrs	r3, r2
 800a45e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a460:	4b45      	ldr	r3, [pc, #276]	@ (800a578 <HAL_RCC_OscConfig+0x280>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	4618      	mov	r0, r3
 800a466:	f7fa fd2f 	bl	8004ec8 <HAL_InitTick>
 800a46a:	4603      	mov	r3, r0
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d043      	beq.n	800a4f8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800a470:	2301      	movs	r3, #1
 800a472:	e249      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	68db      	ldr	r3, [r3, #12]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d023      	beq.n	800a4c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a47c:	4b3d      	ldr	r3, [pc, #244]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a3c      	ldr	r2, [pc, #240]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a482:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a486:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a488:	f7fa fd6a 	bl	8004f60 <HAL_GetTick>
 800a48c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a48e:	e008      	b.n	800a4a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a490:	f7fa fd66 	bl	8004f60 <HAL_GetTick>
 800a494:	4602      	mov	r2, r0
 800a496:	693b      	ldr	r3, [r7, #16]
 800a498:	1ad3      	subs	r3, r2, r3
 800a49a:	2b02      	cmp	r3, #2
 800a49c:	d901      	bls.n	800a4a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a49e:	2303      	movs	r3, #3
 800a4a0:	e232      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a4a2:	4b34      	ldr	r3, [pc, #208]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d0f0      	beq.n	800a490 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4ae:	4b31      	ldr	r3, [pc, #196]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a4b0:	685b      	ldr	r3, [r3, #4]
 800a4b2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	691b      	ldr	r3, [r3, #16]
 800a4ba:	061b      	lsls	r3, r3, #24
 800a4bc:	492d      	ldr	r1, [pc, #180]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	604b      	str	r3, [r1, #4]
 800a4c2:	e01a      	b.n	800a4fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a4c4:	4b2b      	ldr	r3, [pc, #172]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	4a2a      	ldr	r2, [pc, #168]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a4ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a4ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4d0:	f7fa fd46 	bl	8004f60 <HAL_GetTick>
 800a4d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a4d6:	e008      	b.n	800a4ea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4d8:	f7fa fd42 	bl	8004f60 <HAL_GetTick>
 800a4dc:	4602      	mov	r2, r0
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	1ad3      	subs	r3, r2, r3
 800a4e2:	2b02      	cmp	r3, #2
 800a4e4:	d901      	bls.n	800a4ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a4e6:	2303      	movs	r3, #3
 800a4e8:	e20e      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a4ea:	4b22      	ldr	r3, [pc, #136]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d1f0      	bne.n	800a4d8 <HAL_RCC_OscConfig+0x1e0>
 800a4f6:	e000      	b.n	800a4fa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a4f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	f003 0308 	and.w	r3, r3, #8
 800a502:	2b00      	cmp	r3, #0
 800a504:	d041      	beq.n	800a58a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	695b      	ldr	r3, [r3, #20]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d01c      	beq.n	800a548 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a50e:	4b19      	ldr	r3, [pc, #100]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a510:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a514:	4a17      	ldr	r2, [pc, #92]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a516:	f043 0301 	orr.w	r3, r3, #1
 800a51a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a51e:	f7fa fd1f 	bl	8004f60 <HAL_GetTick>
 800a522:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a524:	e008      	b.n	800a538 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a526:	f7fa fd1b 	bl	8004f60 <HAL_GetTick>
 800a52a:	4602      	mov	r2, r0
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	1ad3      	subs	r3, r2, r3
 800a530:	2b02      	cmp	r3, #2
 800a532:	d901      	bls.n	800a538 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a534:	2303      	movs	r3, #3
 800a536:	e1e7      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a538:	4b0e      	ldr	r3, [pc, #56]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a53a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a53e:	f003 0302 	and.w	r3, r3, #2
 800a542:	2b00      	cmp	r3, #0
 800a544:	d0ef      	beq.n	800a526 <HAL_RCC_OscConfig+0x22e>
 800a546:	e020      	b.n	800a58a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a548:	4b0a      	ldr	r3, [pc, #40]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a54a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a54e:	4a09      	ldr	r2, [pc, #36]	@ (800a574 <HAL_RCC_OscConfig+0x27c>)
 800a550:	f023 0301 	bic.w	r3, r3, #1
 800a554:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a558:	f7fa fd02 	bl	8004f60 <HAL_GetTick>
 800a55c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a55e:	e00d      	b.n	800a57c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a560:	f7fa fcfe 	bl	8004f60 <HAL_GetTick>
 800a564:	4602      	mov	r2, r0
 800a566:	693b      	ldr	r3, [r7, #16]
 800a568:	1ad3      	subs	r3, r2, r3
 800a56a:	2b02      	cmp	r3, #2
 800a56c:	d906      	bls.n	800a57c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a56e:	2303      	movs	r3, #3
 800a570:	e1ca      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
 800a572:	bf00      	nop
 800a574:	40021000 	.word	0x40021000
 800a578:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a57c:	4b8c      	ldr	r3, [pc, #560]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a57e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a582:	f003 0302 	and.w	r3, r3, #2
 800a586:	2b00      	cmp	r3, #0
 800a588:	d1ea      	bne.n	800a560 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f003 0304 	and.w	r3, r3, #4
 800a592:	2b00      	cmp	r3, #0
 800a594:	f000 80a6 	beq.w	800a6e4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a598:	2300      	movs	r3, #0
 800a59a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a59c:	4b84      	ldr	r3, [pc, #528]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a59e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d101      	bne.n	800a5ac <HAL_RCC_OscConfig+0x2b4>
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	e000      	b.n	800a5ae <HAL_RCC_OscConfig+0x2b6>
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d00d      	beq.n	800a5ce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a5b2:	4b7f      	ldr	r3, [pc, #508]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a5b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5b6:	4a7e      	ldr	r2, [pc, #504]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a5b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a5bc:	6593      	str	r3, [r2, #88]	@ 0x58
 800a5be:	4b7c      	ldr	r3, [pc, #496]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a5c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a5c6:	60fb      	str	r3, [r7, #12]
 800a5c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a5ce:	4b79      	ldr	r3, [pc, #484]	@ (800a7b4 <HAL_RCC_OscConfig+0x4bc>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d118      	bne.n	800a60c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a5da:	4b76      	ldr	r3, [pc, #472]	@ (800a7b4 <HAL_RCC_OscConfig+0x4bc>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	4a75      	ldr	r2, [pc, #468]	@ (800a7b4 <HAL_RCC_OscConfig+0x4bc>)
 800a5e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a5e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a5e6:	f7fa fcbb 	bl	8004f60 <HAL_GetTick>
 800a5ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a5ec:	e008      	b.n	800a600 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a5ee:	f7fa fcb7 	bl	8004f60 <HAL_GetTick>
 800a5f2:	4602      	mov	r2, r0
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	1ad3      	subs	r3, r2, r3
 800a5f8:	2b02      	cmp	r3, #2
 800a5fa:	d901      	bls.n	800a600 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a5fc:	2303      	movs	r3, #3
 800a5fe:	e183      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a600:	4b6c      	ldr	r3, [pc, #432]	@ (800a7b4 <HAL_RCC_OscConfig+0x4bc>)
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d0f0      	beq.n	800a5ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	689b      	ldr	r3, [r3, #8]
 800a610:	2b01      	cmp	r3, #1
 800a612:	d108      	bne.n	800a626 <HAL_RCC_OscConfig+0x32e>
 800a614:	4b66      	ldr	r3, [pc, #408]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a61a:	4a65      	ldr	r2, [pc, #404]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a61c:	f043 0301 	orr.w	r3, r3, #1
 800a620:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a624:	e024      	b.n	800a670 <HAL_RCC_OscConfig+0x378>
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	689b      	ldr	r3, [r3, #8]
 800a62a:	2b05      	cmp	r3, #5
 800a62c:	d110      	bne.n	800a650 <HAL_RCC_OscConfig+0x358>
 800a62e:	4b60      	ldr	r3, [pc, #384]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a634:	4a5e      	ldr	r2, [pc, #376]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a636:	f043 0304 	orr.w	r3, r3, #4
 800a63a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a63e:	4b5c      	ldr	r3, [pc, #368]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a644:	4a5a      	ldr	r2, [pc, #360]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a646:	f043 0301 	orr.w	r3, r3, #1
 800a64a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a64e:	e00f      	b.n	800a670 <HAL_RCC_OscConfig+0x378>
 800a650:	4b57      	ldr	r3, [pc, #348]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a652:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a656:	4a56      	ldr	r2, [pc, #344]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a658:	f023 0301 	bic.w	r3, r3, #1
 800a65c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a660:	4b53      	ldr	r3, [pc, #332]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a666:	4a52      	ldr	r2, [pc, #328]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a668:	f023 0304 	bic.w	r3, r3, #4
 800a66c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	689b      	ldr	r3, [r3, #8]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d016      	beq.n	800a6a6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a678:	f7fa fc72 	bl	8004f60 <HAL_GetTick>
 800a67c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a67e:	e00a      	b.n	800a696 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a680:	f7fa fc6e 	bl	8004f60 <HAL_GetTick>
 800a684:	4602      	mov	r2, r0
 800a686:	693b      	ldr	r3, [r7, #16]
 800a688:	1ad3      	subs	r3, r2, r3
 800a68a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a68e:	4293      	cmp	r3, r2
 800a690:	d901      	bls.n	800a696 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a692:	2303      	movs	r3, #3
 800a694:	e138      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a696:	4b46      	ldr	r3, [pc, #280]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a69c:	f003 0302 	and.w	r3, r3, #2
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d0ed      	beq.n	800a680 <HAL_RCC_OscConfig+0x388>
 800a6a4:	e015      	b.n	800a6d2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a6a6:	f7fa fc5b 	bl	8004f60 <HAL_GetTick>
 800a6aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a6ac:	e00a      	b.n	800a6c4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a6ae:	f7fa fc57 	bl	8004f60 <HAL_GetTick>
 800a6b2:	4602      	mov	r2, r0
 800a6b4:	693b      	ldr	r3, [r7, #16]
 800a6b6:	1ad3      	subs	r3, r2, r3
 800a6b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d901      	bls.n	800a6c4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a6c0:	2303      	movs	r3, #3
 800a6c2:	e121      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a6c4:	4b3a      	ldr	r3, [pc, #232]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a6c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6ca:	f003 0302 	and.w	r3, r3, #2
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d1ed      	bne.n	800a6ae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a6d2:	7ffb      	ldrb	r3, [r7, #31]
 800a6d4:	2b01      	cmp	r3, #1
 800a6d6:	d105      	bne.n	800a6e4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a6d8:	4b35      	ldr	r3, [pc, #212]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a6da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6dc:	4a34      	ldr	r2, [pc, #208]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a6de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a6e2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	f003 0320 	and.w	r3, r3, #32
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d03c      	beq.n	800a76a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	699b      	ldr	r3, [r3, #24]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d01c      	beq.n	800a732 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a6f8:	4b2d      	ldr	r3, [pc, #180]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a6fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a6fe:	4a2c      	ldr	r2, [pc, #176]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a700:	f043 0301 	orr.w	r3, r3, #1
 800a704:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a708:	f7fa fc2a 	bl	8004f60 <HAL_GetTick>
 800a70c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a70e:	e008      	b.n	800a722 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a710:	f7fa fc26 	bl	8004f60 <HAL_GetTick>
 800a714:	4602      	mov	r2, r0
 800a716:	693b      	ldr	r3, [r7, #16]
 800a718:	1ad3      	subs	r3, r2, r3
 800a71a:	2b02      	cmp	r3, #2
 800a71c:	d901      	bls.n	800a722 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a71e:	2303      	movs	r3, #3
 800a720:	e0f2      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a722:	4b23      	ldr	r3, [pc, #140]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a724:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a728:	f003 0302 	and.w	r3, r3, #2
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d0ef      	beq.n	800a710 <HAL_RCC_OscConfig+0x418>
 800a730:	e01b      	b.n	800a76a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a732:	4b1f      	ldr	r3, [pc, #124]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a734:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a738:	4a1d      	ldr	r2, [pc, #116]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a73a:	f023 0301 	bic.w	r3, r3, #1
 800a73e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a742:	f7fa fc0d 	bl	8004f60 <HAL_GetTick>
 800a746:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a748:	e008      	b.n	800a75c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a74a:	f7fa fc09 	bl	8004f60 <HAL_GetTick>
 800a74e:	4602      	mov	r2, r0
 800a750:	693b      	ldr	r3, [r7, #16]
 800a752:	1ad3      	subs	r3, r2, r3
 800a754:	2b02      	cmp	r3, #2
 800a756:	d901      	bls.n	800a75c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a758:	2303      	movs	r3, #3
 800a75a:	e0d5      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a75c:	4b14      	ldr	r3, [pc, #80]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a75e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a762:	f003 0302 	and.w	r3, r3, #2
 800a766:	2b00      	cmp	r3, #0
 800a768:	d1ef      	bne.n	800a74a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	69db      	ldr	r3, [r3, #28]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	f000 80c9 	beq.w	800a906 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a774:	4b0e      	ldr	r3, [pc, #56]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a776:	689b      	ldr	r3, [r3, #8]
 800a778:	f003 030c 	and.w	r3, r3, #12
 800a77c:	2b0c      	cmp	r3, #12
 800a77e:	f000 8083 	beq.w	800a888 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	69db      	ldr	r3, [r3, #28]
 800a786:	2b02      	cmp	r3, #2
 800a788:	d15e      	bne.n	800a848 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a78a:	4b09      	ldr	r3, [pc, #36]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	4a08      	ldr	r2, [pc, #32]	@ (800a7b0 <HAL_RCC_OscConfig+0x4b8>)
 800a790:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a794:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a796:	f7fa fbe3 	bl	8004f60 <HAL_GetTick>
 800a79a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a79c:	e00c      	b.n	800a7b8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a79e:	f7fa fbdf 	bl	8004f60 <HAL_GetTick>
 800a7a2:	4602      	mov	r2, r0
 800a7a4:	693b      	ldr	r3, [r7, #16]
 800a7a6:	1ad3      	subs	r3, r2, r3
 800a7a8:	2b02      	cmp	r3, #2
 800a7aa:	d905      	bls.n	800a7b8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800a7ac:	2303      	movs	r3, #3
 800a7ae:	e0ab      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
 800a7b0:	40021000 	.word	0x40021000
 800a7b4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a7b8:	4b55      	ldr	r3, [pc, #340]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d1ec      	bne.n	800a79e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a7c4:	4b52      	ldr	r3, [pc, #328]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a7c6:	68da      	ldr	r2, [r3, #12]
 800a7c8:	4b52      	ldr	r3, [pc, #328]	@ (800a914 <HAL_RCC_OscConfig+0x61c>)
 800a7ca:	4013      	ands	r3, r2
 800a7cc:	687a      	ldr	r2, [r7, #4]
 800a7ce:	6a11      	ldr	r1, [r2, #32]
 800a7d0:	687a      	ldr	r2, [r7, #4]
 800a7d2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a7d4:	3a01      	subs	r2, #1
 800a7d6:	0112      	lsls	r2, r2, #4
 800a7d8:	4311      	orrs	r1, r2
 800a7da:	687a      	ldr	r2, [r7, #4]
 800a7dc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800a7de:	0212      	lsls	r2, r2, #8
 800a7e0:	4311      	orrs	r1, r2
 800a7e2:	687a      	ldr	r2, [r7, #4]
 800a7e4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a7e6:	0852      	lsrs	r2, r2, #1
 800a7e8:	3a01      	subs	r2, #1
 800a7ea:	0552      	lsls	r2, r2, #21
 800a7ec:	4311      	orrs	r1, r2
 800a7ee:	687a      	ldr	r2, [r7, #4]
 800a7f0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a7f2:	0852      	lsrs	r2, r2, #1
 800a7f4:	3a01      	subs	r2, #1
 800a7f6:	0652      	lsls	r2, r2, #25
 800a7f8:	4311      	orrs	r1, r2
 800a7fa:	687a      	ldr	r2, [r7, #4]
 800a7fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a7fe:	06d2      	lsls	r2, r2, #27
 800a800:	430a      	orrs	r2, r1
 800a802:	4943      	ldr	r1, [pc, #268]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a804:	4313      	orrs	r3, r2
 800a806:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a808:	4b41      	ldr	r3, [pc, #260]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	4a40      	ldr	r2, [pc, #256]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a80e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a812:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a814:	4b3e      	ldr	r3, [pc, #248]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a816:	68db      	ldr	r3, [r3, #12]
 800a818:	4a3d      	ldr	r2, [pc, #244]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a81a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a81e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a820:	f7fa fb9e 	bl	8004f60 <HAL_GetTick>
 800a824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a826:	e008      	b.n	800a83a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a828:	f7fa fb9a 	bl	8004f60 <HAL_GetTick>
 800a82c:	4602      	mov	r2, r0
 800a82e:	693b      	ldr	r3, [r7, #16]
 800a830:	1ad3      	subs	r3, r2, r3
 800a832:	2b02      	cmp	r3, #2
 800a834:	d901      	bls.n	800a83a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800a836:	2303      	movs	r3, #3
 800a838:	e066      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a83a:	4b35      	ldr	r3, [pc, #212]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a842:	2b00      	cmp	r3, #0
 800a844:	d0f0      	beq.n	800a828 <HAL_RCC_OscConfig+0x530>
 800a846:	e05e      	b.n	800a906 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a848:	4b31      	ldr	r3, [pc, #196]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	4a30      	ldr	r2, [pc, #192]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a84e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a852:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a854:	f7fa fb84 	bl	8004f60 <HAL_GetTick>
 800a858:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a85a:	e008      	b.n	800a86e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a85c:	f7fa fb80 	bl	8004f60 <HAL_GetTick>
 800a860:	4602      	mov	r2, r0
 800a862:	693b      	ldr	r3, [r7, #16]
 800a864:	1ad3      	subs	r3, r2, r3
 800a866:	2b02      	cmp	r3, #2
 800a868:	d901      	bls.n	800a86e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800a86a:	2303      	movs	r3, #3
 800a86c:	e04c      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a86e:	4b28      	ldr	r3, [pc, #160]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a876:	2b00      	cmp	r3, #0
 800a878:	d1f0      	bne.n	800a85c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800a87a:	4b25      	ldr	r3, [pc, #148]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a87c:	68da      	ldr	r2, [r3, #12]
 800a87e:	4924      	ldr	r1, [pc, #144]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a880:	4b25      	ldr	r3, [pc, #148]	@ (800a918 <HAL_RCC_OscConfig+0x620>)
 800a882:	4013      	ands	r3, r2
 800a884:	60cb      	str	r3, [r1, #12]
 800a886:	e03e      	b.n	800a906 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	69db      	ldr	r3, [r3, #28]
 800a88c:	2b01      	cmp	r3, #1
 800a88e:	d101      	bne.n	800a894 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800a890:	2301      	movs	r3, #1
 800a892:	e039      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800a894:	4b1e      	ldr	r3, [pc, #120]	@ (800a910 <HAL_RCC_OscConfig+0x618>)
 800a896:	68db      	ldr	r3, [r3, #12]
 800a898:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a89a:	697b      	ldr	r3, [r7, #20]
 800a89c:	f003 0203 	and.w	r2, r3, #3
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6a1b      	ldr	r3, [r3, #32]
 800a8a4:	429a      	cmp	r2, r3
 800a8a6:	d12c      	bne.n	800a902 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a8a8:	697b      	ldr	r3, [r7, #20]
 800a8aa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8b2:	3b01      	subs	r3, #1
 800a8b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a8b6:	429a      	cmp	r2, r3
 800a8b8:	d123      	bne.n	800a902 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a8ba:	697b      	ldr	r3, [r7, #20]
 800a8bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	d11b      	bne.n	800a902 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a8ca:	697b      	ldr	r3, [r7, #20]
 800a8cc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a8d6:	429a      	cmp	r2, r3
 800a8d8:	d113      	bne.n	800a902 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8e4:	085b      	lsrs	r3, r3, #1
 800a8e6:	3b01      	subs	r3, #1
 800a8e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a8ea:	429a      	cmp	r2, r3
 800a8ec:	d109      	bne.n	800a902 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8f8:	085b      	lsrs	r3, r3, #1
 800a8fa:	3b01      	subs	r3, #1
 800a8fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a8fe:	429a      	cmp	r2, r3
 800a900:	d001      	beq.n	800a906 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800a902:	2301      	movs	r3, #1
 800a904:	e000      	b.n	800a908 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800a906:	2300      	movs	r3, #0
}
 800a908:	4618      	mov	r0, r3
 800a90a:	3720      	adds	r7, #32
 800a90c:	46bd      	mov	sp, r7
 800a90e:	bd80      	pop	{r7, pc}
 800a910:	40021000 	.word	0x40021000
 800a914:	019f800c 	.word	0x019f800c
 800a918:	feeefffc 	.word	0xfeeefffc

0800a91c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b086      	sub	sp, #24
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
 800a924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a926:	2300      	movs	r3, #0
 800a928:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d101      	bne.n	800a934 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a930:	2301      	movs	r3, #1
 800a932:	e11e      	b.n	800ab72 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a934:	4b91      	ldr	r3, [pc, #580]	@ (800ab7c <HAL_RCC_ClockConfig+0x260>)
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	f003 030f 	and.w	r3, r3, #15
 800a93c:	683a      	ldr	r2, [r7, #0]
 800a93e:	429a      	cmp	r2, r3
 800a940:	d910      	bls.n	800a964 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a942:	4b8e      	ldr	r3, [pc, #568]	@ (800ab7c <HAL_RCC_ClockConfig+0x260>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f023 020f 	bic.w	r2, r3, #15
 800a94a:	498c      	ldr	r1, [pc, #560]	@ (800ab7c <HAL_RCC_ClockConfig+0x260>)
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	4313      	orrs	r3, r2
 800a950:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a952:	4b8a      	ldr	r3, [pc, #552]	@ (800ab7c <HAL_RCC_ClockConfig+0x260>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f003 030f 	and.w	r3, r3, #15
 800a95a:	683a      	ldr	r2, [r7, #0]
 800a95c:	429a      	cmp	r2, r3
 800a95e:	d001      	beq.n	800a964 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a960:	2301      	movs	r3, #1
 800a962:	e106      	b.n	800ab72 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f003 0301 	and.w	r3, r3, #1
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d073      	beq.n	800aa58 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	685b      	ldr	r3, [r3, #4]
 800a974:	2b03      	cmp	r3, #3
 800a976:	d129      	bne.n	800a9cc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a978:	4b81      	ldr	r3, [pc, #516]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a980:	2b00      	cmp	r3, #0
 800a982:	d101      	bne.n	800a988 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800a984:	2301      	movs	r3, #1
 800a986:	e0f4      	b.n	800ab72 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a988:	f000 f99e 	bl	800acc8 <RCC_GetSysClockFreqFromPLLSource>
 800a98c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	4a7c      	ldr	r2, [pc, #496]	@ (800ab84 <HAL_RCC_ClockConfig+0x268>)
 800a992:	4293      	cmp	r3, r2
 800a994:	d93f      	bls.n	800aa16 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a996:	4b7a      	ldr	r3, [pc, #488]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800a998:	689b      	ldr	r3, [r3, #8]
 800a99a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d009      	beq.n	800a9b6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d033      	beq.n	800aa16 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d12f      	bne.n	800aa16 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a9b6:	4b72      	ldr	r3, [pc, #456]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800a9b8:	689b      	ldr	r3, [r3, #8]
 800a9ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a9be:	4a70      	ldr	r2, [pc, #448]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800a9c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a9c6:	2380      	movs	r3, #128	@ 0x80
 800a9c8:	617b      	str	r3, [r7, #20]
 800a9ca:	e024      	b.n	800aa16 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	685b      	ldr	r3, [r3, #4]
 800a9d0:	2b02      	cmp	r3, #2
 800a9d2:	d107      	bne.n	800a9e4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a9d4:	4b6a      	ldr	r3, [pc, #424]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d109      	bne.n	800a9f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a9e0:	2301      	movs	r3, #1
 800a9e2:	e0c6      	b.n	800ab72 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a9e4:	4b66      	ldr	r3, [pc, #408]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d101      	bne.n	800a9f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	e0be      	b.n	800ab72 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a9f4:	f000 f8ce 	bl	800ab94 <HAL_RCC_GetSysClockFreq>
 800a9f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a9fa:	693b      	ldr	r3, [r7, #16]
 800a9fc:	4a61      	ldr	r2, [pc, #388]	@ (800ab84 <HAL_RCC_ClockConfig+0x268>)
 800a9fe:	4293      	cmp	r3, r2
 800aa00:	d909      	bls.n	800aa16 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800aa02:	4b5f      	ldr	r3, [pc, #380]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800aa04:	689b      	ldr	r3, [r3, #8]
 800aa06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800aa0a:	4a5d      	ldr	r2, [pc, #372]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800aa0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa10:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800aa12:	2380      	movs	r3, #128	@ 0x80
 800aa14:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800aa16:	4b5a      	ldr	r3, [pc, #360]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800aa18:	689b      	ldr	r3, [r3, #8]
 800aa1a:	f023 0203 	bic.w	r2, r3, #3
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	685b      	ldr	r3, [r3, #4]
 800aa22:	4957      	ldr	r1, [pc, #348]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800aa24:	4313      	orrs	r3, r2
 800aa26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aa28:	f7fa fa9a 	bl	8004f60 <HAL_GetTick>
 800aa2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aa2e:	e00a      	b.n	800aa46 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aa30:	f7fa fa96 	bl	8004f60 <HAL_GetTick>
 800aa34:	4602      	mov	r2, r0
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	1ad3      	subs	r3, r2, r3
 800aa3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa3e:	4293      	cmp	r3, r2
 800aa40:	d901      	bls.n	800aa46 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800aa42:	2303      	movs	r3, #3
 800aa44:	e095      	b.n	800ab72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aa46:	4b4e      	ldr	r3, [pc, #312]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800aa48:	689b      	ldr	r3, [r3, #8]
 800aa4a:	f003 020c 	and.w	r2, r3, #12
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	685b      	ldr	r3, [r3, #4]
 800aa52:	009b      	lsls	r3, r3, #2
 800aa54:	429a      	cmp	r2, r3
 800aa56:	d1eb      	bne.n	800aa30 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	f003 0302 	and.w	r3, r3, #2
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d023      	beq.n	800aaac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f003 0304 	and.w	r3, r3, #4
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d005      	beq.n	800aa7c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800aa70:	4b43      	ldr	r3, [pc, #268]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800aa72:	689b      	ldr	r3, [r3, #8]
 800aa74:	4a42      	ldr	r2, [pc, #264]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800aa76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800aa7a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f003 0308 	and.w	r3, r3, #8
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d007      	beq.n	800aa98 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800aa88:	4b3d      	ldr	r3, [pc, #244]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800aa8a:	689b      	ldr	r3, [r3, #8]
 800aa8c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800aa90:	4a3b      	ldr	r2, [pc, #236]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800aa92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800aa96:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aa98:	4b39      	ldr	r3, [pc, #228]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800aa9a:	689b      	ldr	r3, [r3, #8]
 800aa9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	689b      	ldr	r3, [r3, #8]
 800aaa4:	4936      	ldr	r1, [pc, #216]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800aaa6:	4313      	orrs	r3, r2
 800aaa8:	608b      	str	r3, [r1, #8]
 800aaaa:	e008      	b.n	800aabe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800aaac:	697b      	ldr	r3, [r7, #20]
 800aaae:	2b80      	cmp	r3, #128	@ 0x80
 800aab0:	d105      	bne.n	800aabe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800aab2:	4b33      	ldr	r3, [pc, #204]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800aab4:	689b      	ldr	r3, [r3, #8]
 800aab6:	4a32      	ldr	r2, [pc, #200]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800aab8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800aabc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800aabe:	4b2f      	ldr	r3, [pc, #188]	@ (800ab7c <HAL_RCC_ClockConfig+0x260>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f003 030f 	and.w	r3, r3, #15
 800aac6:	683a      	ldr	r2, [r7, #0]
 800aac8:	429a      	cmp	r2, r3
 800aaca:	d21d      	bcs.n	800ab08 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aacc:	4b2b      	ldr	r3, [pc, #172]	@ (800ab7c <HAL_RCC_ClockConfig+0x260>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	f023 020f 	bic.w	r2, r3, #15
 800aad4:	4929      	ldr	r1, [pc, #164]	@ (800ab7c <HAL_RCC_ClockConfig+0x260>)
 800aad6:	683b      	ldr	r3, [r7, #0]
 800aad8:	4313      	orrs	r3, r2
 800aada:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800aadc:	f7fa fa40 	bl	8004f60 <HAL_GetTick>
 800aae0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aae2:	e00a      	b.n	800aafa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aae4:	f7fa fa3c 	bl	8004f60 <HAL_GetTick>
 800aae8:	4602      	mov	r2, r0
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	1ad3      	subs	r3, r2, r3
 800aaee:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aaf2:	4293      	cmp	r3, r2
 800aaf4:	d901      	bls.n	800aafa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800aaf6:	2303      	movs	r3, #3
 800aaf8:	e03b      	b.n	800ab72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aafa:	4b20      	ldr	r3, [pc, #128]	@ (800ab7c <HAL_RCC_ClockConfig+0x260>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f003 030f 	and.w	r3, r3, #15
 800ab02:	683a      	ldr	r2, [r7, #0]
 800ab04:	429a      	cmp	r2, r3
 800ab06:	d1ed      	bne.n	800aae4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f003 0304 	and.w	r3, r3, #4
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d008      	beq.n	800ab26 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ab14:	4b1a      	ldr	r3, [pc, #104]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800ab16:	689b      	ldr	r3, [r3, #8]
 800ab18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	68db      	ldr	r3, [r3, #12]
 800ab20:	4917      	ldr	r1, [pc, #92]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800ab22:	4313      	orrs	r3, r2
 800ab24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f003 0308 	and.w	r3, r3, #8
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d009      	beq.n	800ab46 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ab32:	4b13      	ldr	r3, [pc, #76]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800ab34:	689b      	ldr	r3, [r3, #8]
 800ab36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	691b      	ldr	r3, [r3, #16]
 800ab3e:	00db      	lsls	r3, r3, #3
 800ab40:	490f      	ldr	r1, [pc, #60]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800ab42:	4313      	orrs	r3, r2
 800ab44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ab46:	f000 f825 	bl	800ab94 <HAL_RCC_GetSysClockFreq>
 800ab4a:	4602      	mov	r2, r0
 800ab4c:	4b0c      	ldr	r3, [pc, #48]	@ (800ab80 <HAL_RCC_ClockConfig+0x264>)
 800ab4e:	689b      	ldr	r3, [r3, #8]
 800ab50:	091b      	lsrs	r3, r3, #4
 800ab52:	f003 030f 	and.w	r3, r3, #15
 800ab56:	490c      	ldr	r1, [pc, #48]	@ (800ab88 <HAL_RCC_ClockConfig+0x26c>)
 800ab58:	5ccb      	ldrb	r3, [r1, r3]
 800ab5a:	f003 031f 	and.w	r3, r3, #31
 800ab5e:	fa22 f303 	lsr.w	r3, r2, r3
 800ab62:	4a0a      	ldr	r2, [pc, #40]	@ (800ab8c <HAL_RCC_ClockConfig+0x270>)
 800ab64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800ab66:	4b0a      	ldr	r3, [pc, #40]	@ (800ab90 <HAL_RCC_ClockConfig+0x274>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	f7fa f9ac 	bl	8004ec8 <HAL_InitTick>
 800ab70:	4603      	mov	r3, r0
}
 800ab72:	4618      	mov	r0, r3
 800ab74:	3718      	adds	r7, #24
 800ab76:	46bd      	mov	sp, r7
 800ab78:	bd80      	pop	{r7, pc}
 800ab7a:	bf00      	nop
 800ab7c:	40022000 	.word	0x40022000
 800ab80:	40021000 	.word	0x40021000
 800ab84:	04c4b400 	.word	0x04c4b400
 800ab88:	080157e4 	.word	0x080157e4
 800ab8c:	20000004 	.word	0x20000004
 800ab90:	20000008 	.word	0x20000008

0800ab94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b087      	sub	sp, #28
 800ab98:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800ab9a:	4b2c      	ldr	r3, [pc, #176]	@ (800ac4c <HAL_RCC_GetSysClockFreq+0xb8>)
 800ab9c:	689b      	ldr	r3, [r3, #8]
 800ab9e:	f003 030c 	and.w	r3, r3, #12
 800aba2:	2b04      	cmp	r3, #4
 800aba4:	d102      	bne.n	800abac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800aba6:	4b2a      	ldr	r3, [pc, #168]	@ (800ac50 <HAL_RCC_GetSysClockFreq+0xbc>)
 800aba8:	613b      	str	r3, [r7, #16]
 800abaa:	e047      	b.n	800ac3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800abac:	4b27      	ldr	r3, [pc, #156]	@ (800ac4c <HAL_RCC_GetSysClockFreq+0xb8>)
 800abae:	689b      	ldr	r3, [r3, #8]
 800abb0:	f003 030c 	and.w	r3, r3, #12
 800abb4:	2b08      	cmp	r3, #8
 800abb6:	d102      	bne.n	800abbe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800abb8:	4b26      	ldr	r3, [pc, #152]	@ (800ac54 <HAL_RCC_GetSysClockFreq+0xc0>)
 800abba:	613b      	str	r3, [r7, #16]
 800abbc:	e03e      	b.n	800ac3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800abbe:	4b23      	ldr	r3, [pc, #140]	@ (800ac4c <HAL_RCC_GetSysClockFreq+0xb8>)
 800abc0:	689b      	ldr	r3, [r3, #8]
 800abc2:	f003 030c 	and.w	r3, r3, #12
 800abc6:	2b0c      	cmp	r3, #12
 800abc8:	d136      	bne.n	800ac38 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800abca:	4b20      	ldr	r3, [pc, #128]	@ (800ac4c <HAL_RCC_GetSysClockFreq+0xb8>)
 800abcc:	68db      	ldr	r3, [r3, #12]
 800abce:	f003 0303 	and.w	r3, r3, #3
 800abd2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800abd4:	4b1d      	ldr	r3, [pc, #116]	@ (800ac4c <HAL_RCC_GetSysClockFreq+0xb8>)
 800abd6:	68db      	ldr	r3, [r3, #12]
 800abd8:	091b      	lsrs	r3, r3, #4
 800abda:	f003 030f 	and.w	r3, r3, #15
 800abde:	3301      	adds	r3, #1
 800abe0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	2b03      	cmp	r3, #3
 800abe6:	d10c      	bne.n	800ac02 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800abe8:	4a1a      	ldr	r2, [pc, #104]	@ (800ac54 <HAL_RCC_GetSysClockFreq+0xc0>)
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	fbb2 f3f3 	udiv	r3, r2, r3
 800abf0:	4a16      	ldr	r2, [pc, #88]	@ (800ac4c <HAL_RCC_GetSysClockFreq+0xb8>)
 800abf2:	68d2      	ldr	r2, [r2, #12]
 800abf4:	0a12      	lsrs	r2, r2, #8
 800abf6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800abfa:	fb02 f303 	mul.w	r3, r2, r3
 800abfe:	617b      	str	r3, [r7, #20]
      break;
 800ac00:	e00c      	b.n	800ac1c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ac02:	4a13      	ldr	r2, [pc, #76]	@ (800ac50 <HAL_RCC_GetSysClockFreq+0xbc>)
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac0a:	4a10      	ldr	r2, [pc, #64]	@ (800ac4c <HAL_RCC_GetSysClockFreq+0xb8>)
 800ac0c:	68d2      	ldr	r2, [r2, #12]
 800ac0e:	0a12      	lsrs	r2, r2, #8
 800ac10:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ac14:	fb02 f303 	mul.w	r3, r2, r3
 800ac18:	617b      	str	r3, [r7, #20]
      break;
 800ac1a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ac1c:	4b0b      	ldr	r3, [pc, #44]	@ (800ac4c <HAL_RCC_GetSysClockFreq+0xb8>)
 800ac1e:	68db      	ldr	r3, [r3, #12]
 800ac20:	0e5b      	lsrs	r3, r3, #25
 800ac22:	f003 0303 	and.w	r3, r3, #3
 800ac26:	3301      	adds	r3, #1
 800ac28:	005b      	lsls	r3, r3, #1
 800ac2a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800ac2c:	697a      	ldr	r2, [r7, #20]
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac34:	613b      	str	r3, [r7, #16]
 800ac36:	e001      	b.n	800ac3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800ac3c:	693b      	ldr	r3, [r7, #16]
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	371c      	adds	r7, #28
 800ac42:	46bd      	mov	sp, r7
 800ac44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac48:	4770      	bx	lr
 800ac4a:	bf00      	nop
 800ac4c:	40021000 	.word	0x40021000
 800ac50:	00f42400 	.word	0x00f42400
 800ac54:	007a1200 	.word	0x007a1200

0800ac58 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ac5c:	4b03      	ldr	r3, [pc, #12]	@ (800ac6c <HAL_RCC_GetHCLKFreq+0x14>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
}
 800ac60:	4618      	mov	r0, r3
 800ac62:	46bd      	mov	sp, r7
 800ac64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac68:	4770      	bx	lr
 800ac6a:	bf00      	nop
 800ac6c:	20000004 	.word	0x20000004

0800ac70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800ac74:	f7ff fff0 	bl	800ac58 <HAL_RCC_GetHCLKFreq>
 800ac78:	4602      	mov	r2, r0
 800ac7a:	4b06      	ldr	r3, [pc, #24]	@ (800ac94 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ac7c:	689b      	ldr	r3, [r3, #8]
 800ac7e:	0a1b      	lsrs	r3, r3, #8
 800ac80:	f003 0307 	and.w	r3, r3, #7
 800ac84:	4904      	ldr	r1, [pc, #16]	@ (800ac98 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ac86:	5ccb      	ldrb	r3, [r1, r3]
 800ac88:	f003 031f 	and.w	r3, r3, #31
 800ac8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ac90:	4618      	mov	r0, r3
 800ac92:	bd80      	pop	{r7, pc}
 800ac94:	40021000 	.word	0x40021000
 800ac98:	080157f4 	.word	0x080157f4

0800ac9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800aca0:	f7ff ffda 	bl	800ac58 <HAL_RCC_GetHCLKFreq>
 800aca4:	4602      	mov	r2, r0
 800aca6:	4b06      	ldr	r3, [pc, #24]	@ (800acc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800aca8:	689b      	ldr	r3, [r3, #8]
 800acaa:	0adb      	lsrs	r3, r3, #11
 800acac:	f003 0307 	and.w	r3, r3, #7
 800acb0:	4904      	ldr	r1, [pc, #16]	@ (800acc4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800acb2:	5ccb      	ldrb	r3, [r1, r3]
 800acb4:	f003 031f 	and.w	r3, r3, #31
 800acb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800acbc:	4618      	mov	r0, r3
 800acbe:	bd80      	pop	{r7, pc}
 800acc0:	40021000 	.word	0x40021000
 800acc4:	080157f4 	.word	0x080157f4

0800acc8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800acc8:	b480      	push	{r7}
 800acca:	b087      	sub	sp, #28
 800accc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800acce:	4b1e      	ldr	r3, [pc, #120]	@ (800ad48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800acd0:	68db      	ldr	r3, [r3, #12]
 800acd2:	f003 0303 	and.w	r3, r3, #3
 800acd6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800acd8:	4b1b      	ldr	r3, [pc, #108]	@ (800ad48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800acda:	68db      	ldr	r3, [r3, #12]
 800acdc:	091b      	lsrs	r3, r3, #4
 800acde:	f003 030f 	and.w	r3, r3, #15
 800ace2:	3301      	adds	r3, #1
 800ace4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	2b03      	cmp	r3, #3
 800acea:	d10c      	bne.n	800ad06 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800acec:	4a17      	ldr	r2, [pc, #92]	@ (800ad4c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	fbb2 f3f3 	udiv	r3, r2, r3
 800acf4:	4a14      	ldr	r2, [pc, #80]	@ (800ad48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800acf6:	68d2      	ldr	r2, [r2, #12]
 800acf8:	0a12      	lsrs	r2, r2, #8
 800acfa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800acfe:	fb02 f303 	mul.w	r3, r2, r3
 800ad02:	617b      	str	r3, [r7, #20]
    break;
 800ad04:	e00c      	b.n	800ad20 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ad06:	4a12      	ldr	r2, [pc, #72]	@ (800ad50 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad0e:	4a0e      	ldr	r2, [pc, #56]	@ (800ad48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ad10:	68d2      	ldr	r2, [r2, #12]
 800ad12:	0a12      	lsrs	r2, r2, #8
 800ad14:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ad18:	fb02 f303 	mul.w	r3, r2, r3
 800ad1c:	617b      	str	r3, [r7, #20]
    break;
 800ad1e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800ad20:	4b09      	ldr	r3, [pc, #36]	@ (800ad48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800ad22:	68db      	ldr	r3, [r3, #12]
 800ad24:	0e5b      	lsrs	r3, r3, #25
 800ad26:	f003 0303 	and.w	r3, r3, #3
 800ad2a:	3301      	adds	r3, #1
 800ad2c:	005b      	lsls	r3, r3, #1
 800ad2e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800ad30:	697a      	ldr	r2, [r7, #20]
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad38:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800ad3a:	687b      	ldr	r3, [r7, #4]
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	371c      	adds	r7, #28
 800ad40:	46bd      	mov	sp, r7
 800ad42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad46:	4770      	bx	lr
 800ad48:	40021000 	.word	0x40021000
 800ad4c:	007a1200 	.word	0x007a1200
 800ad50:	00f42400 	.word	0x00f42400

0800ad54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b086      	sub	sp, #24
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ad60:	2300      	movs	r3, #0
 800ad62:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	f000 8098 	beq.w	800aea2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ad72:	2300      	movs	r3, #0
 800ad74:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ad76:	4b43      	ldr	r3, [pc, #268]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ad78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d10d      	bne.n	800ad9e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ad82:	4b40      	ldr	r3, [pc, #256]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ad84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad86:	4a3f      	ldr	r2, [pc, #252]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ad88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ad8c:	6593      	str	r3, [r2, #88]	@ 0x58
 800ad8e:	4b3d      	ldr	r3, [pc, #244]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ad90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ad96:	60bb      	str	r3, [r7, #8]
 800ad98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ad9e:	4b3a      	ldr	r3, [pc, #232]	@ (800ae88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4a39      	ldr	r2, [pc, #228]	@ (800ae88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800ada4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ada8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800adaa:	f7fa f8d9 	bl	8004f60 <HAL_GetTick>
 800adae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800adb0:	e009      	b.n	800adc6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800adb2:	f7fa f8d5 	bl	8004f60 <HAL_GetTick>
 800adb6:	4602      	mov	r2, r0
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	1ad3      	subs	r3, r2, r3
 800adbc:	2b02      	cmp	r3, #2
 800adbe:	d902      	bls.n	800adc6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800adc0:	2303      	movs	r3, #3
 800adc2:	74fb      	strb	r3, [r7, #19]
        break;
 800adc4:	e005      	b.n	800add2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800adc6:	4b30      	ldr	r3, [pc, #192]	@ (800ae88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800adce:	2b00      	cmp	r3, #0
 800add0:	d0ef      	beq.n	800adb2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800add2:	7cfb      	ldrb	r3, [r7, #19]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d159      	bne.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800add8:	4b2a      	ldr	r3, [pc, #168]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800adda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ade2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ade4:	697b      	ldr	r3, [r7, #20]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d01e      	beq.n	800ae28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adee:	697a      	ldr	r2, [r7, #20]
 800adf0:	429a      	cmp	r2, r3
 800adf2:	d019      	beq.n	800ae28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800adf4:	4b23      	ldr	r3, [pc, #140]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800adf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800adfe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ae00:	4b20      	ldr	r3, [pc, #128]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ae02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae06:	4a1f      	ldr	r2, [pc, #124]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ae08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ae10:	4b1c      	ldr	r3, [pc, #112]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ae12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae16:	4a1b      	ldr	r2, [pc, #108]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ae18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ae1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ae20:	4a18      	ldr	r2, [pc, #96]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ae22:	697b      	ldr	r3, [r7, #20]
 800ae24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ae28:	697b      	ldr	r3, [r7, #20]
 800ae2a:	f003 0301 	and.w	r3, r3, #1
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d016      	beq.n	800ae60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae32:	f7fa f895 	bl	8004f60 <HAL_GetTick>
 800ae36:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ae38:	e00b      	b.n	800ae52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae3a:	f7fa f891 	bl	8004f60 <HAL_GetTick>
 800ae3e:	4602      	mov	r2, r0
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	1ad3      	subs	r3, r2, r3
 800ae44:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae48:	4293      	cmp	r3, r2
 800ae4a:	d902      	bls.n	800ae52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800ae4c:	2303      	movs	r3, #3
 800ae4e:	74fb      	strb	r3, [r7, #19]
            break;
 800ae50:	e006      	b.n	800ae60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ae52:	4b0c      	ldr	r3, [pc, #48]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ae54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae58:	f003 0302 	and.w	r3, r3, #2
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d0ec      	beq.n	800ae3a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800ae60:	7cfb      	ldrb	r3, [r7, #19]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d10b      	bne.n	800ae7e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ae66:	4b07      	ldr	r3, [pc, #28]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ae68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae74:	4903      	ldr	r1, [pc, #12]	@ (800ae84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800ae76:	4313      	orrs	r3, r2
 800ae78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800ae7c:	e008      	b.n	800ae90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ae7e:	7cfb      	ldrb	r3, [r7, #19]
 800ae80:	74bb      	strb	r3, [r7, #18]
 800ae82:	e005      	b.n	800ae90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800ae84:	40021000 	.word	0x40021000
 800ae88:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae8c:	7cfb      	ldrb	r3, [r7, #19]
 800ae8e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ae90:	7c7b      	ldrb	r3, [r7, #17]
 800ae92:	2b01      	cmp	r3, #1
 800ae94:	d105      	bne.n	800aea2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ae96:	4ba6      	ldr	r3, [pc, #664]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ae98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae9a:	4aa5      	ldr	r2, [pc, #660]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ae9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aea0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f003 0301 	and.w	r3, r3, #1
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d00a      	beq.n	800aec4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800aeae:	4ba0      	ldr	r3, [pc, #640]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aeb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aeb4:	f023 0203 	bic.w	r2, r3, #3
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	685b      	ldr	r3, [r3, #4]
 800aebc:	499c      	ldr	r1, [pc, #624]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aebe:	4313      	orrs	r3, r2
 800aec0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	f003 0302 	and.w	r3, r3, #2
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d00a      	beq.n	800aee6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800aed0:	4b97      	ldr	r3, [pc, #604]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aed6:	f023 020c 	bic.w	r2, r3, #12
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	689b      	ldr	r3, [r3, #8]
 800aede:	4994      	ldr	r1, [pc, #592]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aee0:	4313      	orrs	r3, r2
 800aee2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	f003 0304 	and.w	r3, r3, #4
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d00a      	beq.n	800af08 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800aef2:	4b8f      	ldr	r3, [pc, #572]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aef8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	68db      	ldr	r3, [r3, #12]
 800af00:	498b      	ldr	r1, [pc, #556]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800af02:	4313      	orrs	r3, r2
 800af04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f003 0308 	and.w	r3, r3, #8
 800af10:	2b00      	cmp	r3, #0
 800af12:	d00a      	beq.n	800af2a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800af14:	4b86      	ldr	r3, [pc, #536]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800af16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af1a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	691b      	ldr	r3, [r3, #16]
 800af22:	4983      	ldr	r1, [pc, #524]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800af24:	4313      	orrs	r3, r2
 800af26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	f003 0320 	and.w	r3, r3, #32
 800af32:	2b00      	cmp	r3, #0
 800af34:	d00a      	beq.n	800af4c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800af36:	4b7e      	ldr	r3, [pc, #504]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800af38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af3c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	695b      	ldr	r3, [r3, #20]
 800af44:	497a      	ldr	r1, [pc, #488]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800af46:	4313      	orrs	r3, r2
 800af48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af54:	2b00      	cmp	r3, #0
 800af56:	d00a      	beq.n	800af6e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800af58:	4b75      	ldr	r3, [pc, #468]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800af5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af5e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	699b      	ldr	r3, [r3, #24]
 800af66:	4972      	ldr	r1, [pc, #456]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800af68:	4313      	orrs	r3, r2
 800af6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af76:	2b00      	cmp	r3, #0
 800af78:	d00a      	beq.n	800af90 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800af7a:	4b6d      	ldr	r3, [pc, #436]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800af7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af80:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	69db      	ldr	r3, [r3, #28]
 800af88:	4969      	ldr	r1, [pc, #420]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800af8a:	4313      	orrs	r3, r2
 800af8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d00a      	beq.n	800afb2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800af9c:	4b64      	ldr	r3, [pc, #400]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800af9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800afa2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6a1b      	ldr	r3, [r3, #32]
 800afaa:	4961      	ldr	r1, [pc, #388]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800afac:	4313      	orrs	r3, r2
 800afae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d00a      	beq.n	800afd4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800afbe:	4b5c      	ldr	r3, [pc, #368]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800afc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800afc4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afcc:	4958      	ldr	r1, [pc, #352]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800afce:	4313      	orrs	r3, r2
 800afd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d015      	beq.n	800b00c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800afe0:	4b53      	ldr	r3, [pc, #332]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800afe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800afe6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afee:	4950      	ldr	r1, [pc, #320]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aff0:	4313      	orrs	r3, r2
 800aff2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800affa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800affe:	d105      	bne.n	800b00c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b000:	4b4b      	ldr	r3, [pc, #300]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b002:	68db      	ldr	r3, [r3, #12]
 800b004:	4a4a      	ldr	r2, [pc, #296]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b006:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b00a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b014:	2b00      	cmp	r3, #0
 800b016:	d015      	beq.n	800b044 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b018:	4b45      	ldr	r3, [pc, #276]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b01a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b01e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b026:	4942      	ldr	r1, [pc, #264]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b028:	4313      	orrs	r3, r2
 800b02a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b032:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b036:	d105      	bne.n	800b044 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b038:	4b3d      	ldr	r3, [pc, #244]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b03a:	68db      	ldr	r3, [r3, #12]
 800b03c:	4a3c      	ldr	r2, [pc, #240]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b03e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b042:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d015      	beq.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b050:	4b37      	ldr	r3, [pc, #220]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b056:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b05e:	4934      	ldr	r1, [pc, #208]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b060:	4313      	orrs	r3, r2
 800b062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b06a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b06e:	d105      	bne.n	800b07c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b070:	4b2f      	ldr	r3, [pc, #188]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b072:	68db      	ldr	r3, [r3, #12]
 800b074:	4a2e      	ldr	r2, [pc, #184]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b076:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b07a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b084:	2b00      	cmp	r3, #0
 800b086:	d015      	beq.n	800b0b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b088:	4b29      	ldr	r3, [pc, #164]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b08a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b08e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b096:	4926      	ldr	r1, [pc, #152]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b098:	4313      	orrs	r3, r2
 800b09a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b0a6:	d105      	bne.n	800b0b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b0a8:	4b21      	ldr	r3, [pc, #132]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b0aa:	68db      	ldr	r3, [r3, #12]
 800b0ac:	4a20      	ldr	r2, [pc, #128]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b0ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b0b2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d015      	beq.n	800b0ec <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b0c0:	4b1b      	ldr	r3, [pc, #108]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b0c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0ce:	4918      	ldr	r1, [pc, #96]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b0d0:	4313      	orrs	r3, r2
 800b0d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b0de:	d105      	bne.n	800b0ec <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b0e0:	4b13      	ldr	r3, [pc, #76]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b0e2:	68db      	ldr	r3, [r3, #12]
 800b0e4:	4a12      	ldr	r2, [pc, #72]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b0e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b0ea:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d015      	beq.n	800b124 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b0f8:	4b0d      	ldr	r3, [pc, #52]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b0fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b106:	490a      	ldr	r1, [pc, #40]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b108:	4313      	orrs	r3, r2
 800b10a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b112:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b116:	d105      	bne.n	800b124 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b118:	4b05      	ldr	r3, [pc, #20]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b11a:	68db      	ldr	r3, [r3, #12]
 800b11c:	4a04      	ldr	r2, [pc, #16]	@ (800b130 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b11e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b122:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b124:	7cbb      	ldrb	r3, [r7, #18]
}
 800b126:	4618      	mov	r0, r3
 800b128:	3718      	adds	r7, #24
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
 800b12e:	bf00      	nop
 800b130:	40021000 	.word	0x40021000

0800b134 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b084      	sub	sp, #16
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d101      	bne.n	800b146 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b142:	2301      	movs	r3, #1
 800b144:	e09d      	b.n	800b282 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d108      	bne.n	800b160 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	685b      	ldr	r3, [r3, #4]
 800b152:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b156:	d009      	beq.n	800b16c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2200      	movs	r2, #0
 800b15c:	61da      	str	r2, [r3, #28]
 800b15e:	e005      	b.n	800b16c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2200      	movs	r2, #0
 800b164:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2200      	movs	r2, #0
 800b16a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2200      	movs	r2, #0
 800b170:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b178:	b2db      	uxtb	r3, r3
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d106      	bne.n	800b18c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2200      	movs	r2, #0
 800b182:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b186:	6878      	ldr	r0, [r7, #4]
 800b188:	f7f7 fee6 	bl	8002f58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2202      	movs	r2, #2
 800b190:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	681a      	ldr	r2, [r3, #0]
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b1a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	68db      	ldr	r3, [r3, #12]
 800b1a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b1ac:	d902      	bls.n	800b1b4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	60fb      	str	r3, [r7, #12]
 800b1b2:	e002      	b.n	800b1ba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b1b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b1b8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	68db      	ldr	r3, [r3, #12]
 800b1be:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b1c2:	d007      	beq.n	800b1d4 <HAL_SPI_Init+0xa0>
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	68db      	ldr	r3, [r3, #12]
 800b1c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b1cc:	d002      	beq.n	800b1d4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	685b      	ldr	r3, [r3, #4]
 800b1d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	689b      	ldr	r3, [r3, #8]
 800b1e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b1e4:	431a      	orrs	r2, r3
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	691b      	ldr	r3, [r3, #16]
 800b1ea:	f003 0302 	and.w	r3, r3, #2
 800b1ee:	431a      	orrs	r2, r3
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	695b      	ldr	r3, [r3, #20]
 800b1f4:	f003 0301 	and.w	r3, r3, #1
 800b1f8:	431a      	orrs	r2, r3
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	699b      	ldr	r3, [r3, #24]
 800b1fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b202:	431a      	orrs	r2, r3
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	69db      	ldr	r3, [r3, #28]
 800b208:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b20c:	431a      	orrs	r2, r3
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	6a1b      	ldr	r3, [r3, #32]
 800b212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b216:	ea42 0103 	orr.w	r1, r2, r3
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b21e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	430a      	orrs	r2, r1
 800b228:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	699b      	ldr	r3, [r3, #24]
 800b22e:	0c1b      	lsrs	r3, r3, #16
 800b230:	f003 0204 	and.w	r2, r3, #4
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b238:	f003 0310 	and.w	r3, r3, #16
 800b23c:	431a      	orrs	r2, r3
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b242:	f003 0308 	and.w	r3, r3, #8
 800b246:	431a      	orrs	r2, r3
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	68db      	ldr	r3, [r3, #12]
 800b24c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b250:	ea42 0103 	orr.w	r1, r2, r3
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	430a      	orrs	r2, r1
 800b260:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	69da      	ldr	r2, [r3, #28]
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b270:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2200      	movs	r2, #0
 800b276:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2201      	movs	r2, #1
 800b27c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800b280:	2300      	movs	r3, #0
}
 800b282:	4618      	mov	r0, r3
 800b284:	3710      	adds	r7, #16
 800b286:	46bd      	mov	sp, r7
 800b288:	bd80      	pop	{r7, pc}

0800b28a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b28a:	b580      	push	{r7, lr}
 800b28c:	b082      	sub	sp, #8
 800b28e:	af00      	add	r7, sp, #0
 800b290:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d101      	bne.n	800b29c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b298:	2301      	movs	r3, #1
 800b29a:	e042      	b.n	800b322 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d106      	bne.n	800b2b4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b2ae:	6878      	ldr	r0, [r7, #4]
 800b2b0:	f7f7 feb2 	bl	8003018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	2224      	movs	r2, #36	@ 0x24
 800b2b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	681a      	ldr	r2, [r3, #0]
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f022 0201 	bic.w	r2, r2, #1
 800b2ca:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d002      	beq.n	800b2da <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f000 fedf 	bl	800c098 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f000 fc10 	bl	800bb00 <UART_SetConfig>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	2b01      	cmp	r3, #1
 800b2e4:	d101      	bne.n	800b2ea <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	e01b      	b.n	800b322 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	685a      	ldr	r2, [r3, #4]
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b2f8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	689a      	ldr	r2, [r3, #8]
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b308:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	681a      	ldr	r2, [r3, #0]
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	f042 0201 	orr.w	r2, r2, #1
 800b318:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f000 ff5e 	bl	800c1dc <UART_CheckIdleState>
 800b320:	4603      	mov	r3, r0
}
 800b322:	4618      	mov	r0, r3
 800b324:	3708      	adds	r7, #8
 800b326:	46bd      	mov	sp, r7
 800b328:	bd80      	pop	{r7, pc}
	...

0800b32c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b08a      	sub	sp, #40	@ 0x28
 800b330:	af00      	add	r7, sp, #0
 800b332:	60f8      	str	r0, [r7, #12]
 800b334:	60b9      	str	r1, [r7, #8]
 800b336:	4613      	mov	r3, r2
 800b338:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b340:	2b20      	cmp	r3, #32
 800b342:	d167      	bne.n	800b414 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d002      	beq.n	800b350 <HAL_UART_Transmit_DMA+0x24>
 800b34a:	88fb      	ldrh	r3, [r7, #6]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d101      	bne.n	800b354 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800b350:	2301      	movs	r3, #1
 800b352:	e060      	b.n	800b416 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	68ba      	ldr	r2, [r7, #8]
 800b358:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	88fa      	ldrh	r2, [r7, #6]
 800b35e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	88fa      	ldrh	r2, [r7, #6]
 800b366:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	2200      	movs	r2, #0
 800b36e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	2221      	movs	r2, #33	@ 0x21
 800b376:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d028      	beq.n	800b3d4 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b386:	4a26      	ldr	r2, [pc, #152]	@ (800b420 <HAL_UART_Transmit_DMA+0xf4>)
 800b388:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b38e:	4a25      	ldr	r2, [pc, #148]	@ (800b424 <HAL_UART_Transmit_DMA+0xf8>)
 800b390:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b396:	4a24      	ldr	r2, [pc, #144]	@ (800b428 <HAL_UART_Transmit_DMA+0xfc>)
 800b398:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b39e:	2200      	movs	r2, #0
 800b3a0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	3328      	adds	r3, #40	@ 0x28
 800b3b2:	461a      	mov	r2, r3
 800b3b4:	88fb      	ldrh	r3, [r7, #6]
 800b3b6:	f7fb fe5f 	bl	8007078 <HAL_DMA_Start_IT>
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d009      	beq.n	800b3d4 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	2210      	movs	r2, #16
 800b3c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	2220      	movs	r2, #32
 800b3cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800b3d0:	2301      	movs	r3, #1
 800b3d2:	e020      	b.n	800b416 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	2240      	movs	r2, #64	@ 0x40
 800b3da:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	3308      	adds	r3, #8
 800b3e2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3e4:	697b      	ldr	r3, [r7, #20]
 800b3e6:	e853 3f00 	ldrex	r3, [r3]
 800b3ea:	613b      	str	r3, [r7, #16]
   return(result);
 800b3ec:	693b      	ldr	r3, [r7, #16]
 800b3ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	3308      	adds	r3, #8
 800b3fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3fc:	623a      	str	r2, [r7, #32]
 800b3fe:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b400:	69f9      	ldr	r1, [r7, #28]
 800b402:	6a3a      	ldr	r2, [r7, #32]
 800b404:	e841 2300 	strex	r3, r2, [r1]
 800b408:	61bb      	str	r3, [r7, #24]
   return(result);
 800b40a:	69bb      	ldr	r3, [r7, #24]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d1e5      	bne.n	800b3dc <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800b410:	2300      	movs	r3, #0
 800b412:	e000      	b.n	800b416 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800b414:	2302      	movs	r3, #2
  }
}
 800b416:	4618      	mov	r0, r3
 800b418:	3728      	adds	r7, #40	@ 0x28
 800b41a:	46bd      	mov	sp, r7
 800b41c:	bd80      	pop	{r7, pc}
 800b41e:	bf00      	nop
 800b420:	0800c6a7 	.word	0x0800c6a7
 800b424:	0800c741 	.word	0x0800c741
 800b428:	0800c8c7 	.word	0x0800c8c7

0800b42c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b0ba      	sub	sp, #232	@ 0xe8
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	69db      	ldr	r3, [r3, #28]
 800b43a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	689b      	ldr	r3, [r3, #8]
 800b44e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b452:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800b456:	f640 030f 	movw	r3, #2063	@ 0x80f
 800b45a:	4013      	ands	r3, r2
 800b45c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800b460:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b464:	2b00      	cmp	r3, #0
 800b466:	d11b      	bne.n	800b4a0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b46c:	f003 0320 	and.w	r3, r3, #32
 800b470:	2b00      	cmp	r3, #0
 800b472:	d015      	beq.n	800b4a0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b474:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b478:	f003 0320 	and.w	r3, r3, #32
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d105      	bne.n	800b48c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b480:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b484:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d009      	beq.n	800b4a0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b490:	2b00      	cmp	r3, #0
 800b492:	f000 8300 	beq.w	800ba96 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b49a:	6878      	ldr	r0, [r7, #4]
 800b49c:	4798      	blx	r3
      }
      return;
 800b49e:	e2fa      	b.n	800ba96 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b4a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	f000 8123 	beq.w	800b6f0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b4aa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b4ae:	4b8d      	ldr	r3, [pc, #564]	@ (800b6e4 <HAL_UART_IRQHandler+0x2b8>)
 800b4b0:	4013      	ands	r3, r2
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d106      	bne.n	800b4c4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b4b6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b4ba:	4b8b      	ldr	r3, [pc, #556]	@ (800b6e8 <HAL_UART_IRQHandler+0x2bc>)
 800b4bc:	4013      	ands	r3, r2
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	f000 8116 	beq.w	800b6f0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b4c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b4c8:	f003 0301 	and.w	r3, r3, #1
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d011      	beq.n	800b4f4 <HAL_UART_IRQHandler+0xc8>
 800b4d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b4d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d00b      	beq.n	800b4f4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	2201      	movs	r2, #1
 800b4e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4ea:	f043 0201 	orr.w	r2, r3, #1
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b4f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b4f8:	f003 0302 	and.w	r3, r3, #2
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d011      	beq.n	800b524 <HAL_UART_IRQHandler+0xf8>
 800b500:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b504:	f003 0301 	and.w	r3, r3, #1
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d00b      	beq.n	800b524 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	2202      	movs	r2, #2
 800b512:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b51a:	f043 0204 	orr.w	r2, r3, #4
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b528:	f003 0304 	and.w	r3, r3, #4
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d011      	beq.n	800b554 <HAL_UART_IRQHandler+0x128>
 800b530:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b534:	f003 0301 	and.w	r3, r3, #1
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d00b      	beq.n	800b554 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	2204      	movs	r2, #4
 800b542:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b54a:	f043 0202 	orr.w	r2, r3, #2
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b558:	f003 0308 	and.w	r3, r3, #8
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d017      	beq.n	800b590 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b564:	f003 0320 	and.w	r3, r3, #32
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d105      	bne.n	800b578 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b56c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b570:	4b5c      	ldr	r3, [pc, #368]	@ (800b6e4 <HAL_UART_IRQHandler+0x2b8>)
 800b572:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b574:	2b00      	cmp	r3, #0
 800b576:	d00b      	beq.n	800b590 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	2208      	movs	r2, #8
 800b57e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b586:	f043 0208 	orr.w	r2, r3, #8
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b594:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d012      	beq.n	800b5c2 <HAL_UART_IRQHandler+0x196>
 800b59c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d00c      	beq.n	800b5c2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b5b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5b8:	f043 0220 	orr.w	r2, r3, #32
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	f000 8266 	beq.w	800ba9a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b5ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5d2:	f003 0320 	and.w	r3, r3, #32
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d013      	beq.n	800b602 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b5da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5de:	f003 0320 	and.w	r3, r3, #32
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d105      	bne.n	800b5f2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b5e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b5ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d007      	beq.n	800b602 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d003      	beq.n	800b602 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b608:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	689b      	ldr	r3, [r3, #8]
 800b612:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b616:	2b40      	cmp	r3, #64	@ 0x40
 800b618:	d005      	beq.n	800b626 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b61a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b61e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b622:	2b00      	cmp	r3, #0
 800b624:	d054      	beq.n	800b6d0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b626:	6878      	ldr	r0, [r7, #4]
 800b628:	f000 ffd7 	bl	800c5da <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	689b      	ldr	r3, [r3, #8]
 800b632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b636:	2b40      	cmp	r3, #64	@ 0x40
 800b638:	d146      	bne.n	800b6c8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	3308      	adds	r3, #8
 800b640:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b644:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b648:	e853 3f00 	ldrex	r3, [r3]
 800b64c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b650:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b654:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b658:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	3308      	adds	r3, #8
 800b662:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b666:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b66a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b66e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b672:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b676:	e841 2300 	strex	r3, r2, [r1]
 800b67a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b67e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b682:	2b00      	cmp	r3, #0
 800b684:	d1d9      	bne.n	800b63a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d017      	beq.n	800b6c0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b696:	4a15      	ldr	r2, [pc, #84]	@ (800b6ec <HAL_UART_IRQHandler+0x2c0>)
 800b698:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	f7fb fdbd 	bl	8007220 <HAL_DMA_Abort_IT>
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d019      	beq.n	800b6e0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b6b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6b4:	687a      	ldr	r2, [r7, #4]
 800b6b6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800b6ba:	4610      	mov	r0, r2
 800b6bc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6be:	e00f      	b.n	800b6e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b6c0:	6878      	ldr	r0, [r7, #4]
 800b6c2:	f7f9 fba1 	bl	8004e08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6c6:	e00b      	b.n	800b6e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f7f9 fb9d 	bl	8004e08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6ce:	e007      	b.n	800b6e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	f7f9 fb99 	bl	8004e08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	2200      	movs	r2, #0
 800b6da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800b6de:	e1dc      	b.n	800ba9a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6e0:	bf00      	nop
    return;
 800b6e2:	e1da      	b.n	800ba9a <HAL_UART_IRQHandler+0x66e>
 800b6e4:	10000001 	.word	0x10000001
 800b6e8:	04000120 	.word	0x04000120
 800b6ec:	0800c947 	.word	0x0800c947

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b6f4:	2b01      	cmp	r3, #1
 800b6f6:	f040 8170 	bne.w	800b9da <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b6fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b6fe:	f003 0310 	and.w	r3, r3, #16
 800b702:	2b00      	cmp	r3, #0
 800b704:	f000 8169 	beq.w	800b9da <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b70c:	f003 0310 	and.w	r3, r3, #16
 800b710:	2b00      	cmp	r3, #0
 800b712:	f000 8162 	beq.w	800b9da <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	2210      	movs	r2, #16
 800b71c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	689b      	ldr	r3, [r3, #8]
 800b724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b728:	2b40      	cmp	r3, #64	@ 0x40
 800b72a:	f040 80d8 	bne.w	800b8de <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	685b      	ldr	r3, [r3, #4]
 800b738:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b73c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b740:	2b00      	cmp	r3, #0
 800b742:	f000 80af 	beq.w	800b8a4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b74c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b750:	429a      	cmp	r2, r3
 800b752:	f080 80a7 	bcs.w	800b8a4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b75c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	f003 0320 	and.w	r3, r3, #32
 800b76e:	2b00      	cmp	r3, #0
 800b770:	f040 8087 	bne.w	800b882 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b77c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b780:	e853 3f00 	ldrex	r3, [r3]
 800b784:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b788:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b78c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b790:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	461a      	mov	r2, r3
 800b79a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b79e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b7a2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b7aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b7ae:	e841 2300 	strex	r3, r2, [r1]
 800b7b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b7b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d1da      	bne.n	800b774 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	3308      	adds	r3, #8
 800b7c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b7c8:	e853 3f00 	ldrex	r3, [r3]
 800b7cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b7ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b7d0:	f023 0301 	bic.w	r3, r3, #1
 800b7d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	3308      	adds	r3, #8
 800b7de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b7e2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b7e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b7ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b7ee:	e841 2300 	strex	r3, r2, [r1]
 800b7f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b7f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d1e1      	bne.n	800b7be <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	3308      	adds	r3, #8
 800b800:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b802:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b804:	e853 3f00 	ldrex	r3, [r3]
 800b808:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b80a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b80c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b810:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	3308      	adds	r3, #8
 800b81a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b81e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b820:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b822:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b824:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b826:	e841 2300 	strex	r3, r2, [r1]
 800b82a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b82c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d1e3      	bne.n	800b7fa <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	2220      	movs	r2, #32
 800b836:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2200      	movs	r2, #0
 800b83e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b846:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b848:	e853 3f00 	ldrex	r3, [r3]
 800b84c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b84e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b850:	f023 0310 	bic.w	r3, r3, #16
 800b854:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	461a      	mov	r2, r3
 800b85e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b862:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b864:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b866:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b868:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b86a:	e841 2300 	strex	r3, r2, [r1]
 800b86e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b870:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b872:	2b00      	cmp	r3, #0
 800b874:	d1e4      	bne.n	800b840 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b87c:	4618      	mov	r0, r3
 800b87e:	f7fb fc76 	bl	800716e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	2202      	movs	r2, #2
 800b886:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b894:	b29b      	uxth	r3, r3
 800b896:	1ad3      	subs	r3, r2, r3
 800b898:	b29b      	uxth	r3, r3
 800b89a:	4619      	mov	r1, r3
 800b89c:	6878      	ldr	r0, [r7, #4]
 800b89e:	f7f9 f96f 	bl	8004b80 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b8a2:	e0fc      	b.n	800ba9e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b8aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b8ae:	429a      	cmp	r2, r3
 800b8b0:	f040 80f5 	bne.w	800ba9e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f003 0320 	and.w	r3, r3, #32
 800b8c2:	2b20      	cmp	r3, #32
 800b8c4:	f040 80eb 	bne.w	800ba9e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2202      	movs	r2, #2
 800b8cc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b8d4:	4619      	mov	r1, r3
 800b8d6:	6878      	ldr	r0, [r7, #4]
 800b8d8:	f7f9 f952 	bl	8004b80 <HAL_UARTEx_RxEventCallback>
      return;
 800b8dc:	e0df      	b.n	800ba9e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b8ea:	b29b      	uxth	r3, r3
 800b8ec:	1ad3      	subs	r3, r2, r3
 800b8ee:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b8f8:	b29b      	uxth	r3, r3
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	f000 80d1 	beq.w	800baa2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800b900:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b904:	2b00      	cmp	r3, #0
 800b906:	f000 80cc 	beq.w	800baa2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b912:	e853 3f00 	ldrex	r3, [r3]
 800b916:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b91a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b91e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	461a      	mov	r2, r3
 800b928:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b92c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b92e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b930:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b932:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b934:	e841 2300 	strex	r3, r2, [r1]
 800b938:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b93a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d1e4      	bne.n	800b90a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	3308      	adds	r3, #8
 800b946:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b94a:	e853 3f00 	ldrex	r3, [r3]
 800b94e:	623b      	str	r3, [r7, #32]
   return(result);
 800b950:	6a3b      	ldr	r3, [r7, #32]
 800b952:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b956:	f023 0301 	bic.w	r3, r3, #1
 800b95a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	3308      	adds	r3, #8
 800b964:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b968:	633a      	str	r2, [r7, #48]	@ 0x30
 800b96a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b96c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b96e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b970:	e841 2300 	strex	r3, r2, [r1]
 800b974:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d1e1      	bne.n	800b940 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	2220      	movs	r2, #32
 800b980:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2200      	movs	r2, #0
 800b988:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	2200      	movs	r2, #0
 800b98e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b996:	693b      	ldr	r3, [r7, #16]
 800b998:	e853 3f00 	ldrex	r3, [r3]
 800b99c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	f023 0310 	bic.w	r3, r3, #16
 800b9a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	461a      	mov	r2, r3
 800b9ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b9b2:	61fb      	str	r3, [r7, #28]
 800b9b4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9b6:	69b9      	ldr	r1, [r7, #24]
 800b9b8:	69fa      	ldr	r2, [r7, #28]
 800b9ba:	e841 2300 	strex	r3, r2, [r1]
 800b9be:	617b      	str	r3, [r7, #20]
   return(result);
 800b9c0:	697b      	ldr	r3, [r7, #20]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d1e4      	bne.n	800b990 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2202      	movs	r2, #2
 800b9ca:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b9cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f7f9 f8d4 	bl	8004b80 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b9d8:	e063      	b.n	800baa2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b9da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d00e      	beq.n	800ba04 <HAL_UART_IRQHandler+0x5d8>
 800b9e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b9ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d008      	beq.n	800ba04 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b9fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b9fc:	6878      	ldr	r0, [r7, #4]
 800b9fe:	f000 ffdf 	bl	800c9c0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ba02:	e051      	b.n	800baa8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ba04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d014      	beq.n	800ba3a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ba10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d105      	bne.n	800ba28 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ba1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ba20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d008      	beq.n	800ba3a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d03a      	beq.n	800baa6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ba34:	6878      	ldr	r0, [r7, #4]
 800ba36:	4798      	blx	r3
    }
    return;
 800ba38:	e035      	b.n	800baa6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ba3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d009      	beq.n	800ba5a <HAL_UART_IRQHandler+0x62e>
 800ba46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d003      	beq.n	800ba5a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800ba52:	6878      	ldr	r0, [r7, #4]
 800ba54:	f000 ff89 	bl	800c96a <UART_EndTransmit_IT>
    return;
 800ba58:	e026      	b.n	800baa8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ba5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d009      	beq.n	800ba7a <HAL_UART_IRQHandler+0x64e>
 800ba66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba6a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d003      	beq.n	800ba7a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ba72:	6878      	ldr	r0, [r7, #4]
 800ba74:	f000 ffb8 	bl	800c9e8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ba78:	e016      	b.n	800baa8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ba7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba7e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d010      	beq.n	800baa8 <HAL_UART_IRQHandler+0x67c>
 800ba86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	da0c      	bge.n	800baa8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ba8e:	6878      	ldr	r0, [r7, #4]
 800ba90:	f000 ffa0 	bl	800c9d4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ba94:	e008      	b.n	800baa8 <HAL_UART_IRQHandler+0x67c>
      return;
 800ba96:	bf00      	nop
 800ba98:	e006      	b.n	800baa8 <HAL_UART_IRQHandler+0x67c>
    return;
 800ba9a:	bf00      	nop
 800ba9c:	e004      	b.n	800baa8 <HAL_UART_IRQHandler+0x67c>
      return;
 800ba9e:	bf00      	nop
 800baa0:	e002      	b.n	800baa8 <HAL_UART_IRQHandler+0x67c>
      return;
 800baa2:	bf00      	nop
 800baa4:	e000      	b.n	800baa8 <HAL_UART_IRQHandler+0x67c>
    return;
 800baa6:	bf00      	nop
  }
}
 800baa8:	37e8      	adds	r7, #232	@ 0xe8
 800baaa:	46bd      	mov	sp, r7
 800baac:	bd80      	pop	{r7, pc}
 800baae:	bf00      	nop

0800bab0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bab0:	b480      	push	{r7}
 800bab2:	b083      	sub	sp, #12
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800bab8:	bf00      	nop
 800baba:	370c      	adds	r7, #12
 800babc:	46bd      	mov	sp, r7
 800babe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac2:	4770      	bx	lr

0800bac4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bac4:	b480      	push	{r7}
 800bac6:	b083      	sub	sp, #12
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800bacc:	bf00      	nop
 800bace:	370c      	adds	r7, #12
 800bad0:	46bd      	mov	sp, r7
 800bad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad6:	4770      	bx	lr

0800bad8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800bad8:	b480      	push	{r7}
 800bada:	b083      	sub	sp, #12
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800bae0:	bf00      	nop
 800bae2:	370c      	adds	r7, #12
 800bae4:	46bd      	mov	sp, r7
 800bae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baea:	4770      	bx	lr

0800baec <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800baec:	b480      	push	{r7}
 800baee:	b083      	sub	sp, #12
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800baf4:	bf00      	nop
 800baf6:	370c      	adds	r7, #12
 800baf8:	46bd      	mov	sp, r7
 800bafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafe:	4770      	bx	lr

0800bb00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bb00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bb04:	b08c      	sub	sp, #48	@ 0x30
 800bb06:	af00      	add	r7, sp, #0
 800bb08:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bb10:	697b      	ldr	r3, [r7, #20]
 800bb12:	689a      	ldr	r2, [r3, #8]
 800bb14:	697b      	ldr	r3, [r7, #20]
 800bb16:	691b      	ldr	r3, [r3, #16]
 800bb18:	431a      	orrs	r2, r3
 800bb1a:	697b      	ldr	r3, [r7, #20]
 800bb1c:	695b      	ldr	r3, [r3, #20]
 800bb1e:	431a      	orrs	r2, r3
 800bb20:	697b      	ldr	r3, [r7, #20]
 800bb22:	69db      	ldr	r3, [r3, #28]
 800bb24:	4313      	orrs	r3, r2
 800bb26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bb28:	697b      	ldr	r3, [r7, #20]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	681a      	ldr	r2, [r3, #0]
 800bb2e:	4bab      	ldr	r3, [pc, #684]	@ (800bddc <UART_SetConfig+0x2dc>)
 800bb30:	4013      	ands	r3, r2
 800bb32:	697a      	ldr	r2, [r7, #20]
 800bb34:	6812      	ldr	r2, [r2, #0]
 800bb36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bb38:	430b      	orrs	r3, r1
 800bb3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bb3c:	697b      	ldr	r3, [r7, #20]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	685b      	ldr	r3, [r3, #4]
 800bb42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bb46:	697b      	ldr	r3, [r7, #20]
 800bb48:	68da      	ldr	r2, [r3, #12]
 800bb4a:	697b      	ldr	r3, [r7, #20]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	430a      	orrs	r2, r1
 800bb50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bb52:	697b      	ldr	r3, [r7, #20]
 800bb54:	699b      	ldr	r3, [r3, #24]
 800bb56:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bb58:	697b      	ldr	r3, [r7, #20]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	4aa0      	ldr	r2, [pc, #640]	@ (800bde0 <UART_SetConfig+0x2e0>)
 800bb5e:	4293      	cmp	r3, r2
 800bb60:	d004      	beq.n	800bb6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	6a1b      	ldr	r3, [r3, #32]
 800bb66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb68:	4313      	orrs	r3, r2
 800bb6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bb6c:	697b      	ldr	r3, [r7, #20]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	689b      	ldr	r3, [r3, #8]
 800bb72:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800bb76:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800bb7a:	697a      	ldr	r2, [r7, #20]
 800bb7c:	6812      	ldr	r2, [r2, #0]
 800bb7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bb80:	430b      	orrs	r3, r1
 800bb82:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bb84:	697b      	ldr	r3, [r7, #20]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb8a:	f023 010f 	bic.w	r1, r3, #15
 800bb8e:	697b      	ldr	r3, [r7, #20]
 800bb90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bb92:	697b      	ldr	r3, [r7, #20]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	430a      	orrs	r2, r1
 800bb98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bb9a:	697b      	ldr	r3, [r7, #20]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	4a91      	ldr	r2, [pc, #580]	@ (800bde4 <UART_SetConfig+0x2e4>)
 800bba0:	4293      	cmp	r3, r2
 800bba2:	d125      	bne.n	800bbf0 <UART_SetConfig+0xf0>
 800bba4:	4b90      	ldr	r3, [pc, #576]	@ (800bde8 <UART_SetConfig+0x2e8>)
 800bba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbaa:	f003 0303 	and.w	r3, r3, #3
 800bbae:	2b03      	cmp	r3, #3
 800bbb0:	d81a      	bhi.n	800bbe8 <UART_SetConfig+0xe8>
 800bbb2:	a201      	add	r2, pc, #4	@ (adr r2, 800bbb8 <UART_SetConfig+0xb8>)
 800bbb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbb8:	0800bbc9 	.word	0x0800bbc9
 800bbbc:	0800bbd9 	.word	0x0800bbd9
 800bbc0:	0800bbd1 	.word	0x0800bbd1
 800bbc4:	0800bbe1 	.word	0x0800bbe1
 800bbc8:	2301      	movs	r3, #1
 800bbca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbce:	e0d6      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bbd0:	2302      	movs	r3, #2
 800bbd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbd6:	e0d2      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bbd8:	2304      	movs	r3, #4
 800bbda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbde:	e0ce      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bbe0:	2308      	movs	r3, #8
 800bbe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbe6:	e0ca      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bbe8:	2310      	movs	r3, #16
 800bbea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbee:	e0c6      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	4a7d      	ldr	r2, [pc, #500]	@ (800bdec <UART_SetConfig+0x2ec>)
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	d138      	bne.n	800bc6c <UART_SetConfig+0x16c>
 800bbfa:	4b7b      	ldr	r3, [pc, #492]	@ (800bde8 <UART_SetConfig+0x2e8>)
 800bbfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc00:	f003 030c 	and.w	r3, r3, #12
 800bc04:	2b0c      	cmp	r3, #12
 800bc06:	d82d      	bhi.n	800bc64 <UART_SetConfig+0x164>
 800bc08:	a201      	add	r2, pc, #4	@ (adr r2, 800bc10 <UART_SetConfig+0x110>)
 800bc0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc0e:	bf00      	nop
 800bc10:	0800bc45 	.word	0x0800bc45
 800bc14:	0800bc65 	.word	0x0800bc65
 800bc18:	0800bc65 	.word	0x0800bc65
 800bc1c:	0800bc65 	.word	0x0800bc65
 800bc20:	0800bc55 	.word	0x0800bc55
 800bc24:	0800bc65 	.word	0x0800bc65
 800bc28:	0800bc65 	.word	0x0800bc65
 800bc2c:	0800bc65 	.word	0x0800bc65
 800bc30:	0800bc4d 	.word	0x0800bc4d
 800bc34:	0800bc65 	.word	0x0800bc65
 800bc38:	0800bc65 	.word	0x0800bc65
 800bc3c:	0800bc65 	.word	0x0800bc65
 800bc40:	0800bc5d 	.word	0x0800bc5d
 800bc44:	2300      	movs	r3, #0
 800bc46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc4a:	e098      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bc4c:	2302      	movs	r3, #2
 800bc4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc52:	e094      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bc54:	2304      	movs	r3, #4
 800bc56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc5a:	e090      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bc5c:	2308      	movs	r3, #8
 800bc5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc62:	e08c      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bc64:	2310      	movs	r3, #16
 800bc66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc6a:	e088      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bc6c:	697b      	ldr	r3, [r7, #20]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	4a5f      	ldr	r2, [pc, #380]	@ (800bdf0 <UART_SetConfig+0x2f0>)
 800bc72:	4293      	cmp	r3, r2
 800bc74:	d125      	bne.n	800bcc2 <UART_SetConfig+0x1c2>
 800bc76:	4b5c      	ldr	r3, [pc, #368]	@ (800bde8 <UART_SetConfig+0x2e8>)
 800bc78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc7c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800bc80:	2b30      	cmp	r3, #48	@ 0x30
 800bc82:	d016      	beq.n	800bcb2 <UART_SetConfig+0x1b2>
 800bc84:	2b30      	cmp	r3, #48	@ 0x30
 800bc86:	d818      	bhi.n	800bcba <UART_SetConfig+0x1ba>
 800bc88:	2b20      	cmp	r3, #32
 800bc8a:	d00a      	beq.n	800bca2 <UART_SetConfig+0x1a2>
 800bc8c:	2b20      	cmp	r3, #32
 800bc8e:	d814      	bhi.n	800bcba <UART_SetConfig+0x1ba>
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d002      	beq.n	800bc9a <UART_SetConfig+0x19a>
 800bc94:	2b10      	cmp	r3, #16
 800bc96:	d008      	beq.n	800bcaa <UART_SetConfig+0x1aa>
 800bc98:	e00f      	b.n	800bcba <UART_SetConfig+0x1ba>
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bca0:	e06d      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bca2:	2302      	movs	r3, #2
 800bca4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bca8:	e069      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bcaa:	2304      	movs	r3, #4
 800bcac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcb0:	e065      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bcb2:	2308      	movs	r3, #8
 800bcb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcb8:	e061      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bcba:	2310      	movs	r3, #16
 800bcbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcc0:	e05d      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bcc2:	697b      	ldr	r3, [r7, #20]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	4a4b      	ldr	r2, [pc, #300]	@ (800bdf4 <UART_SetConfig+0x2f4>)
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	d125      	bne.n	800bd18 <UART_SetConfig+0x218>
 800bccc:	4b46      	ldr	r3, [pc, #280]	@ (800bde8 <UART_SetConfig+0x2e8>)
 800bcce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bcd2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800bcd6:	2bc0      	cmp	r3, #192	@ 0xc0
 800bcd8:	d016      	beq.n	800bd08 <UART_SetConfig+0x208>
 800bcda:	2bc0      	cmp	r3, #192	@ 0xc0
 800bcdc:	d818      	bhi.n	800bd10 <UART_SetConfig+0x210>
 800bcde:	2b80      	cmp	r3, #128	@ 0x80
 800bce0:	d00a      	beq.n	800bcf8 <UART_SetConfig+0x1f8>
 800bce2:	2b80      	cmp	r3, #128	@ 0x80
 800bce4:	d814      	bhi.n	800bd10 <UART_SetConfig+0x210>
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d002      	beq.n	800bcf0 <UART_SetConfig+0x1f0>
 800bcea:	2b40      	cmp	r3, #64	@ 0x40
 800bcec:	d008      	beq.n	800bd00 <UART_SetConfig+0x200>
 800bcee:	e00f      	b.n	800bd10 <UART_SetConfig+0x210>
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcf6:	e042      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bcf8:	2302      	movs	r3, #2
 800bcfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcfe:	e03e      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bd00:	2304      	movs	r3, #4
 800bd02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd06:	e03a      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bd08:	2308      	movs	r3, #8
 800bd0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd0e:	e036      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bd10:	2310      	movs	r3, #16
 800bd12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd16:	e032      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bd18:	697b      	ldr	r3, [r7, #20]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	4a30      	ldr	r2, [pc, #192]	@ (800bde0 <UART_SetConfig+0x2e0>)
 800bd1e:	4293      	cmp	r3, r2
 800bd20:	d12a      	bne.n	800bd78 <UART_SetConfig+0x278>
 800bd22:	4b31      	ldr	r3, [pc, #196]	@ (800bde8 <UART_SetConfig+0x2e8>)
 800bd24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800bd2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bd30:	d01a      	beq.n	800bd68 <UART_SetConfig+0x268>
 800bd32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bd36:	d81b      	bhi.n	800bd70 <UART_SetConfig+0x270>
 800bd38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bd3c:	d00c      	beq.n	800bd58 <UART_SetConfig+0x258>
 800bd3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bd42:	d815      	bhi.n	800bd70 <UART_SetConfig+0x270>
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d003      	beq.n	800bd50 <UART_SetConfig+0x250>
 800bd48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bd4c:	d008      	beq.n	800bd60 <UART_SetConfig+0x260>
 800bd4e:	e00f      	b.n	800bd70 <UART_SetConfig+0x270>
 800bd50:	2300      	movs	r3, #0
 800bd52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd56:	e012      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bd58:	2302      	movs	r3, #2
 800bd5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd5e:	e00e      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bd60:	2304      	movs	r3, #4
 800bd62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd66:	e00a      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bd68:	2308      	movs	r3, #8
 800bd6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd6e:	e006      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bd70:	2310      	movs	r3, #16
 800bd72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd76:	e002      	b.n	800bd7e <UART_SetConfig+0x27e>
 800bd78:	2310      	movs	r3, #16
 800bd7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	4a17      	ldr	r2, [pc, #92]	@ (800bde0 <UART_SetConfig+0x2e0>)
 800bd84:	4293      	cmp	r3, r2
 800bd86:	f040 80a8 	bne.w	800beda <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bd8a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bd8e:	2b08      	cmp	r3, #8
 800bd90:	d834      	bhi.n	800bdfc <UART_SetConfig+0x2fc>
 800bd92:	a201      	add	r2, pc, #4	@ (adr r2, 800bd98 <UART_SetConfig+0x298>)
 800bd94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd98:	0800bdbd 	.word	0x0800bdbd
 800bd9c:	0800bdfd 	.word	0x0800bdfd
 800bda0:	0800bdc5 	.word	0x0800bdc5
 800bda4:	0800bdfd 	.word	0x0800bdfd
 800bda8:	0800bdcb 	.word	0x0800bdcb
 800bdac:	0800bdfd 	.word	0x0800bdfd
 800bdb0:	0800bdfd 	.word	0x0800bdfd
 800bdb4:	0800bdfd 	.word	0x0800bdfd
 800bdb8:	0800bdd3 	.word	0x0800bdd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bdbc:	f7fe ff58 	bl	800ac70 <HAL_RCC_GetPCLK1Freq>
 800bdc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bdc2:	e021      	b.n	800be08 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bdc4:	4b0c      	ldr	r3, [pc, #48]	@ (800bdf8 <UART_SetConfig+0x2f8>)
 800bdc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bdc8:	e01e      	b.n	800be08 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bdca:	f7fe fee3 	bl	800ab94 <HAL_RCC_GetSysClockFreq>
 800bdce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bdd0:	e01a      	b.n	800be08 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bdd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bdd6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bdd8:	e016      	b.n	800be08 <UART_SetConfig+0x308>
 800bdda:	bf00      	nop
 800bddc:	cfff69f3 	.word	0xcfff69f3
 800bde0:	40008000 	.word	0x40008000
 800bde4:	40013800 	.word	0x40013800
 800bde8:	40021000 	.word	0x40021000
 800bdec:	40004400 	.word	0x40004400
 800bdf0:	40004800 	.word	0x40004800
 800bdf4:	40004c00 	.word	0x40004c00
 800bdf8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800be00:	2301      	movs	r3, #1
 800be02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800be06:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800be08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	f000 812a 	beq.w	800c064 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800be10:	697b      	ldr	r3, [r7, #20]
 800be12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be14:	4a9e      	ldr	r2, [pc, #632]	@ (800c090 <UART_SetConfig+0x590>)
 800be16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800be1a:	461a      	mov	r2, r3
 800be1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be1e:	fbb3 f3f2 	udiv	r3, r3, r2
 800be22:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800be24:	697b      	ldr	r3, [r7, #20]
 800be26:	685a      	ldr	r2, [r3, #4]
 800be28:	4613      	mov	r3, r2
 800be2a:	005b      	lsls	r3, r3, #1
 800be2c:	4413      	add	r3, r2
 800be2e:	69ba      	ldr	r2, [r7, #24]
 800be30:	429a      	cmp	r2, r3
 800be32:	d305      	bcc.n	800be40 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800be34:	697b      	ldr	r3, [r7, #20]
 800be36:	685b      	ldr	r3, [r3, #4]
 800be38:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800be3a:	69ba      	ldr	r2, [r7, #24]
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d903      	bls.n	800be48 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800be40:	2301      	movs	r3, #1
 800be42:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800be46:	e10d      	b.n	800c064 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800be48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be4a:	2200      	movs	r2, #0
 800be4c:	60bb      	str	r3, [r7, #8]
 800be4e:	60fa      	str	r2, [r7, #12]
 800be50:	697b      	ldr	r3, [r7, #20]
 800be52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be54:	4a8e      	ldr	r2, [pc, #568]	@ (800c090 <UART_SetConfig+0x590>)
 800be56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800be5a:	b29b      	uxth	r3, r3
 800be5c:	2200      	movs	r2, #0
 800be5e:	603b      	str	r3, [r7, #0]
 800be60:	607a      	str	r2, [r7, #4]
 800be62:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be66:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800be6a:	f7f4 fec5 	bl	8000bf8 <__aeabi_uldivmod>
 800be6e:	4602      	mov	r2, r0
 800be70:	460b      	mov	r3, r1
 800be72:	4610      	mov	r0, r2
 800be74:	4619      	mov	r1, r3
 800be76:	f04f 0200 	mov.w	r2, #0
 800be7a:	f04f 0300 	mov.w	r3, #0
 800be7e:	020b      	lsls	r3, r1, #8
 800be80:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800be84:	0202      	lsls	r2, r0, #8
 800be86:	6979      	ldr	r1, [r7, #20]
 800be88:	6849      	ldr	r1, [r1, #4]
 800be8a:	0849      	lsrs	r1, r1, #1
 800be8c:	2000      	movs	r0, #0
 800be8e:	460c      	mov	r4, r1
 800be90:	4605      	mov	r5, r0
 800be92:	eb12 0804 	adds.w	r8, r2, r4
 800be96:	eb43 0905 	adc.w	r9, r3, r5
 800be9a:	697b      	ldr	r3, [r7, #20]
 800be9c:	685b      	ldr	r3, [r3, #4]
 800be9e:	2200      	movs	r2, #0
 800bea0:	469a      	mov	sl, r3
 800bea2:	4693      	mov	fp, r2
 800bea4:	4652      	mov	r2, sl
 800bea6:	465b      	mov	r3, fp
 800bea8:	4640      	mov	r0, r8
 800beaa:	4649      	mov	r1, r9
 800beac:	f7f4 fea4 	bl	8000bf8 <__aeabi_uldivmod>
 800beb0:	4602      	mov	r2, r0
 800beb2:	460b      	mov	r3, r1
 800beb4:	4613      	mov	r3, r2
 800beb6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800beb8:	6a3b      	ldr	r3, [r7, #32]
 800beba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bebe:	d308      	bcc.n	800bed2 <UART_SetConfig+0x3d2>
 800bec0:	6a3b      	ldr	r3, [r7, #32]
 800bec2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bec6:	d204      	bcs.n	800bed2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800bec8:	697b      	ldr	r3, [r7, #20]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	6a3a      	ldr	r2, [r7, #32]
 800bece:	60da      	str	r2, [r3, #12]
 800bed0:	e0c8      	b.n	800c064 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800bed2:	2301      	movs	r3, #1
 800bed4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bed8:	e0c4      	b.n	800c064 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800beda:	697b      	ldr	r3, [r7, #20]
 800bedc:	69db      	ldr	r3, [r3, #28]
 800bede:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bee2:	d167      	bne.n	800bfb4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800bee4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bee8:	2b08      	cmp	r3, #8
 800beea:	d828      	bhi.n	800bf3e <UART_SetConfig+0x43e>
 800beec:	a201      	add	r2, pc, #4	@ (adr r2, 800bef4 <UART_SetConfig+0x3f4>)
 800beee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bef2:	bf00      	nop
 800bef4:	0800bf19 	.word	0x0800bf19
 800bef8:	0800bf21 	.word	0x0800bf21
 800befc:	0800bf29 	.word	0x0800bf29
 800bf00:	0800bf3f 	.word	0x0800bf3f
 800bf04:	0800bf2f 	.word	0x0800bf2f
 800bf08:	0800bf3f 	.word	0x0800bf3f
 800bf0c:	0800bf3f 	.word	0x0800bf3f
 800bf10:	0800bf3f 	.word	0x0800bf3f
 800bf14:	0800bf37 	.word	0x0800bf37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bf18:	f7fe feaa 	bl	800ac70 <HAL_RCC_GetPCLK1Freq>
 800bf1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bf1e:	e014      	b.n	800bf4a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bf20:	f7fe febc 	bl	800ac9c <HAL_RCC_GetPCLK2Freq>
 800bf24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bf26:	e010      	b.n	800bf4a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bf28:	4b5a      	ldr	r3, [pc, #360]	@ (800c094 <UART_SetConfig+0x594>)
 800bf2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bf2c:	e00d      	b.n	800bf4a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bf2e:	f7fe fe31 	bl	800ab94 <HAL_RCC_GetSysClockFreq>
 800bf32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bf34:	e009      	b.n	800bf4a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bf36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bf3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bf3c:	e005      	b.n	800bf4a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bf42:	2301      	movs	r3, #1
 800bf44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bf48:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bf4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	f000 8089 	beq.w	800c064 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bf52:	697b      	ldr	r3, [r7, #20]
 800bf54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf56:	4a4e      	ldr	r2, [pc, #312]	@ (800c090 <UART_SetConfig+0x590>)
 800bf58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf5c:	461a      	mov	r2, r3
 800bf5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf60:	fbb3 f3f2 	udiv	r3, r3, r2
 800bf64:	005a      	lsls	r2, r3, #1
 800bf66:	697b      	ldr	r3, [r7, #20]
 800bf68:	685b      	ldr	r3, [r3, #4]
 800bf6a:	085b      	lsrs	r3, r3, #1
 800bf6c:	441a      	add	r2, r3
 800bf6e:	697b      	ldr	r3, [r7, #20]
 800bf70:	685b      	ldr	r3, [r3, #4]
 800bf72:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf76:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bf78:	6a3b      	ldr	r3, [r7, #32]
 800bf7a:	2b0f      	cmp	r3, #15
 800bf7c:	d916      	bls.n	800bfac <UART_SetConfig+0x4ac>
 800bf7e:	6a3b      	ldr	r3, [r7, #32]
 800bf80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf84:	d212      	bcs.n	800bfac <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bf86:	6a3b      	ldr	r3, [r7, #32]
 800bf88:	b29b      	uxth	r3, r3
 800bf8a:	f023 030f 	bic.w	r3, r3, #15
 800bf8e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bf90:	6a3b      	ldr	r3, [r7, #32]
 800bf92:	085b      	lsrs	r3, r3, #1
 800bf94:	b29b      	uxth	r3, r3
 800bf96:	f003 0307 	and.w	r3, r3, #7
 800bf9a:	b29a      	uxth	r2, r3
 800bf9c:	8bfb      	ldrh	r3, [r7, #30]
 800bf9e:	4313      	orrs	r3, r2
 800bfa0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800bfa2:	697b      	ldr	r3, [r7, #20]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	8bfa      	ldrh	r2, [r7, #30]
 800bfa8:	60da      	str	r2, [r3, #12]
 800bfaa:	e05b      	b.n	800c064 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800bfac:	2301      	movs	r3, #1
 800bfae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bfb2:	e057      	b.n	800c064 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bfb4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bfb8:	2b08      	cmp	r3, #8
 800bfba:	d828      	bhi.n	800c00e <UART_SetConfig+0x50e>
 800bfbc:	a201      	add	r2, pc, #4	@ (adr r2, 800bfc4 <UART_SetConfig+0x4c4>)
 800bfbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfc2:	bf00      	nop
 800bfc4:	0800bfe9 	.word	0x0800bfe9
 800bfc8:	0800bff1 	.word	0x0800bff1
 800bfcc:	0800bff9 	.word	0x0800bff9
 800bfd0:	0800c00f 	.word	0x0800c00f
 800bfd4:	0800bfff 	.word	0x0800bfff
 800bfd8:	0800c00f 	.word	0x0800c00f
 800bfdc:	0800c00f 	.word	0x0800c00f
 800bfe0:	0800c00f 	.word	0x0800c00f
 800bfe4:	0800c007 	.word	0x0800c007
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bfe8:	f7fe fe42 	bl	800ac70 <HAL_RCC_GetPCLK1Freq>
 800bfec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bfee:	e014      	b.n	800c01a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bff0:	f7fe fe54 	bl	800ac9c <HAL_RCC_GetPCLK2Freq>
 800bff4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bff6:	e010      	b.n	800c01a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bff8:	4b26      	ldr	r3, [pc, #152]	@ (800c094 <UART_SetConfig+0x594>)
 800bffa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bffc:	e00d      	b.n	800c01a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bffe:	f7fe fdc9 	bl	800ab94 <HAL_RCC_GetSysClockFreq>
 800c002:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c004:	e009      	b.n	800c01a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c006:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c00a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c00c:	e005      	b.n	800c01a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800c00e:	2300      	movs	r3, #0
 800c010:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c012:	2301      	movs	r3, #1
 800c014:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c018:	bf00      	nop
    }

    if (pclk != 0U)
 800c01a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d021      	beq.n	800c064 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c024:	4a1a      	ldr	r2, [pc, #104]	@ (800c090 <UART_SetConfig+0x590>)
 800c026:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c02a:	461a      	mov	r2, r3
 800c02c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c02e:	fbb3 f2f2 	udiv	r2, r3, r2
 800c032:	697b      	ldr	r3, [r7, #20]
 800c034:	685b      	ldr	r3, [r3, #4]
 800c036:	085b      	lsrs	r3, r3, #1
 800c038:	441a      	add	r2, r3
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	685b      	ldr	r3, [r3, #4]
 800c03e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c042:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c044:	6a3b      	ldr	r3, [r7, #32]
 800c046:	2b0f      	cmp	r3, #15
 800c048:	d909      	bls.n	800c05e <UART_SetConfig+0x55e>
 800c04a:	6a3b      	ldr	r3, [r7, #32]
 800c04c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c050:	d205      	bcs.n	800c05e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c052:	6a3b      	ldr	r3, [r7, #32]
 800c054:	b29a      	uxth	r2, r3
 800c056:	697b      	ldr	r3, [r7, #20]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	60da      	str	r2, [r3, #12]
 800c05c:	e002      	b.n	800c064 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800c05e:	2301      	movs	r3, #1
 800c060:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c064:	697b      	ldr	r3, [r7, #20]
 800c066:	2201      	movs	r2, #1
 800c068:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c06c:	697b      	ldr	r3, [r7, #20]
 800c06e:	2201      	movs	r2, #1
 800c070:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c074:	697b      	ldr	r3, [r7, #20]
 800c076:	2200      	movs	r2, #0
 800c078:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c07a:	697b      	ldr	r3, [r7, #20]
 800c07c:	2200      	movs	r2, #0
 800c07e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c080:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800c084:	4618      	mov	r0, r3
 800c086:	3730      	adds	r7, #48	@ 0x30
 800c088:	46bd      	mov	sp, r7
 800c08a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c08e:	bf00      	nop
 800c090:	080157fc 	.word	0x080157fc
 800c094:	00f42400 	.word	0x00f42400

0800c098 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c098:	b480      	push	{r7}
 800c09a:	b083      	sub	sp, #12
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0a4:	f003 0308 	and.w	r3, r3, #8
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d00a      	beq.n	800c0c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	685b      	ldr	r3, [r3, #4]
 800c0b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	430a      	orrs	r2, r1
 800c0c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0c6:	f003 0301 	and.w	r3, r3, #1
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d00a      	beq.n	800c0e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	685b      	ldr	r3, [r3, #4]
 800c0d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	430a      	orrs	r2, r1
 800c0e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0e8:	f003 0302 	and.w	r3, r3, #2
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d00a      	beq.n	800c106 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	685b      	ldr	r3, [r3, #4]
 800c0f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	430a      	orrs	r2, r1
 800c104:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c10a:	f003 0304 	and.w	r3, r3, #4
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d00a      	beq.n	800c128 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	685b      	ldr	r3, [r3, #4]
 800c118:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	430a      	orrs	r2, r1
 800c126:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c12c:	f003 0310 	and.w	r3, r3, #16
 800c130:	2b00      	cmp	r3, #0
 800c132:	d00a      	beq.n	800c14a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	689b      	ldr	r3, [r3, #8]
 800c13a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	430a      	orrs	r2, r1
 800c148:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c14e:	f003 0320 	and.w	r3, r3, #32
 800c152:	2b00      	cmp	r3, #0
 800c154:	d00a      	beq.n	800c16c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	689b      	ldr	r3, [r3, #8]
 800c15c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	430a      	orrs	r2, r1
 800c16a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c174:	2b00      	cmp	r3, #0
 800c176:	d01a      	beq.n	800c1ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	685b      	ldr	r3, [r3, #4]
 800c17e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	430a      	orrs	r2, r1
 800c18c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c196:	d10a      	bne.n	800c1ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	685b      	ldr	r3, [r3, #4]
 800c19e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	430a      	orrs	r2, r1
 800c1ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d00a      	beq.n	800c1d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	685b      	ldr	r3, [r3, #4]
 800c1c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	430a      	orrs	r2, r1
 800c1ce:	605a      	str	r2, [r3, #4]
  }
}
 800c1d0:	bf00      	nop
 800c1d2:	370c      	adds	r7, #12
 800c1d4:	46bd      	mov	sp, r7
 800c1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1da:	4770      	bx	lr

0800c1dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b098      	sub	sp, #96	@ 0x60
 800c1e0:	af02      	add	r7, sp, #8
 800c1e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c1ec:	f7f8 feb8 	bl	8004f60 <HAL_GetTick>
 800c1f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	f003 0308 	and.w	r3, r3, #8
 800c1fc:	2b08      	cmp	r3, #8
 800c1fe:	d12f      	bne.n	800c260 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c200:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c204:	9300      	str	r3, [sp, #0]
 800c206:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c208:	2200      	movs	r2, #0
 800c20a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c20e:	6878      	ldr	r0, [r7, #4]
 800c210:	f000 f88e 	bl	800c330 <UART_WaitOnFlagUntilTimeout>
 800c214:	4603      	mov	r3, r0
 800c216:	2b00      	cmp	r3, #0
 800c218:	d022      	beq.n	800c260 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c222:	e853 3f00 	ldrex	r3, [r3]
 800c226:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c22a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c22e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	461a      	mov	r2, r3
 800c236:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c238:	647b      	str	r3, [r7, #68]	@ 0x44
 800c23a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c23c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c23e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c240:	e841 2300 	strex	r3, r2, [r1]
 800c244:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d1e6      	bne.n	800c21a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2220      	movs	r2, #32
 800c250:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	2200      	movs	r2, #0
 800c258:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c25c:	2303      	movs	r3, #3
 800c25e:	e063      	b.n	800c328 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	f003 0304 	and.w	r3, r3, #4
 800c26a:	2b04      	cmp	r3, #4
 800c26c:	d149      	bne.n	800c302 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c26e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c272:	9300      	str	r3, [sp, #0]
 800c274:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c276:	2200      	movs	r2, #0
 800c278:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f000 f857 	bl	800c330 <UART_WaitOnFlagUntilTimeout>
 800c282:	4603      	mov	r3, r0
 800c284:	2b00      	cmp	r3, #0
 800c286:	d03c      	beq.n	800c302 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c290:	e853 3f00 	ldrex	r3, [r3]
 800c294:	623b      	str	r3, [r7, #32]
   return(result);
 800c296:	6a3b      	ldr	r3, [r7, #32]
 800c298:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c29c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	461a      	mov	r2, r3
 800c2a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c2a6:	633b      	str	r3, [r7, #48]	@ 0x30
 800c2a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c2ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c2ae:	e841 2300 	strex	r3, r2, [r1]
 800c2b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c2b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d1e6      	bne.n	800c288 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	3308      	adds	r3, #8
 800c2c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2c2:	693b      	ldr	r3, [r7, #16]
 800c2c4:	e853 3f00 	ldrex	r3, [r3]
 800c2c8:	60fb      	str	r3, [r7, #12]
   return(result);
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	f023 0301 	bic.w	r3, r3, #1
 800c2d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	3308      	adds	r3, #8
 800c2d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c2da:	61fa      	str	r2, [r7, #28]
 800c2dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2de:	69b9      	ldr	r1, [r7, #24]
 800c2e0:	69fa      	ldr	r2, [r7, #28]
 800c2e2:	e841 2300 	strex	r3, r2, [r1]
 800c2e6:	617b      	str	r3, [r7, #20]
   return(result);
 800c2e8:	697b      	ldr	r3, [r7, #20]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d1e5      	bne.n	800c2ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2220      	movs	r2, #32
 800c2f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c2fe:	2303      	movs	r3, #3
 800c300:	e012      	b.n	800c328 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	2220      	movs	r2, #32
 800c306:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	2220      	movs	r2, #32
 800c30e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2200      	movs	r2, #0
 800c316:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	2200      	movs	r2, #0
 800c31c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2200      	movs	r2, #0
 800c322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c326:	2300      	movs	r3, #0
}
 800c328:	4618      	mov	r0, r3
 800c32a:	3758      	adds	r7, #88	@ 0x58
 800c32c:	46bd      	mov	sp, r7
 800c32e:	bd80      	pop	{r7, pc}

0800c330 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c330:	b580      	push	{r7, lr}
 800c332:	b084      	sub	sp, #16
 800c334:	af00      	add	r7, sp, #0
 800c336:	60f8      	str	r0, [r7, #12]
 800c338:	60b9      	str	r1, [r7, #8]
 800c33a:	603b      	str	r3, [r7, #0]
 800c33c:	4613      	mov	r3, r2
 800c33e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c340:	e04f      	b.n	800c3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c342:	69bb      	ldr	r3, [r7, #24]
 800c344:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c348:	d04b      	beq.n	800c3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c34a:	f7f8 fe09 	bl	8004f60 <HAL_GetTick>
 800c34e:	4602      	mov	r2, r0
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	1ad3      	subs	r3, r2, r3
 800c354:	69ba      	ldr	r2, [r7, #24]
 800c356:	429a      	cmp	r2, r3
 800c358:	d302      	bcc.n	800c360 <UART_WaitOnFlagUntilTimeout+0x30>
 800c35a:	69bb      	ldr	r3, [r7, #24]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d101      	bne.n	800c364 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c360:	2303      	movs	r3, #3
 800c362:	e04e      	b.n	800c402 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	f003 0304 	and.w	r3, r3, #4
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d037      	beq.n	800c3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c372:	68bb      	ldr	r3, [r7, #8]
 800c374:	2b80      	cmp	r3, #128	@ 0x80
 800c376:	d034      	beq.n	800c3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c378:	68bb      	ldr	r3, [r7, #8]
 800c37a:	2b40      	cmp	r3, #64	@ 0x40
 800c37c:	d031      	beq.n	800c3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	69db      	ldr	r3, [r3, #28]
 800c384:	f003 0308 	and.w	r3, r3, #8
 800c388:	2b08      	cmp	r3, #8
 800c38a:	d110      	bne.n	800c3ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	2208      	movs	r2, #8
 800c392:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c394:	68f8      	ldr	r0, [r7, #12]
 800c396:	f000 f920 	bl	800c5da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	2208      	movs	r2, #8
 800c39e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	e029      	b.n	800c402 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	69db      	ldr	r3, [r3, #28]
 800c3b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c3b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c3bc:	d111      	bne.n	800c3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c3c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c3c8:	68f8      	ldr	r0, [r7, #12]
 800c3ca:	f000 f906 	bl	800c5da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	2220      	movs	r2, #32
 800c3d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	2200      	movs	r2, #0
 800c3da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c3de:	2303      	movs	r3, #3
 800c3e0:	e00f      	b.n	800c402 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	69da      	ldr	r2, [r3, #28]
 800c3e8:	68bb      	ldr	r3, [r7, #8]
 800c3ea:	4013      	ands	r3, r2
 800c3ec:	68ba      	ldr	r2, [r7, #8]
 800c3ee:	429a      	cmp	r2, r3
 800c3f0:	bf0c      	ite	eq
 800c3f2:	2301      	moveq	r3, #1
 800c3f4:	2300      	movne	r3, #0
 800c3f6:	b2db      	uxtb	r3, r3
 800c3f8:	461a      	mov	r2, r3
 800c3fa:	79fb      	ldrb	r3, [r7, #7]
 800c3fc:	429a      	cmp	r2, r3
 800c3fe:	d0a0      	beq.n	800c342 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c400:	2300      	movs	r3, #0
}
 800c402:	4618      	mov	r0, r3
 800c404:	3710      	adds	r7, #16
 800c406:	46bd      	mov	sp, r7
 800c408:	bd80      	pop	{r7, pc}
	...

0800c40c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b096      	sub	sp, #88	@ 0x58
 800c410:	af00      	add	r7, sp, #0
 800c412:	60f8      	str	r0, [r7, #12]
 800c414:	60b9      	str	r1, [r7, #8]
 800c416:	4613      	mov	r3, r2
 800c418:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	68ba      	ldr	r2, [r7, #8]
 800c41e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	88fa      	ldrh	r2, [r7, #6]
 800c424:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	2200      	movs	r2, #0
 800c42c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	2222      	movs	r2, #34	@ 0x22
 800c434:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d02d      	beq.n	800c49e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c448:	4a40      	ldr	r2, [pc, #256]	@ (800c54c <UART_Start_Receive_DMA+0x140>)
 800c44a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c452:	4a3f      	ldr	r2, [pc, #252]	@ (800c550 <UART_Start_Receive_DMA+0x144>)
 800c454:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c45c:	4a3d      	ldr	r2, [pc, #244]	@ (800c554 <UART_Start_Receive_DMA+0x148>)
 800c45e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c466:	2200      	movs	r2, #0
 800c468:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	3324      	adds	r3, #36	@ 0x24
 800c476:	4619      	mov	r1, r3
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c47c:	461a      	mov	r2, r3
 800c47e:	88fb      	ldrh	r3, [r7, #6]
 800c480:	f7fa fdfa 	bl	8007078 <HAL_DMA_Start_IT>
 800c484:	4603      	mov	r3, r0
 800c486:	2b00      	cmp	r3, #0
 800c488:	d009      	beq.n	800c49e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	2210      	movs	r2, #16
 800c48e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	2220      	movs	r2, #32
 800c496:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800c49a:	2301      	movs	r3, #1
 800c49c:	e051      	b.n	800c542 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	691b      	ldr	r3, [r3, #16]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d018      	beq.n	800c4d8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4ae:	e853 3f00 	ldrex	r3, [r3]
 800c4b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c4b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c4ba:	657b      	str	r3, [r7, #84]	@ 0x54
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c4c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c4c6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4c8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c4ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c4cc:	e841 2300 	strex	r3, r2, [r1]
 800c4d0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c4d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d1e6      	bne.n	800c4a6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	3308      	adds	r3, #8
 800c4de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4e2:	e853 3f00 	ldrex	r3, [r3]
 800c4e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c4e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ea:	f043 0301 	orr.w	r3, r3, #1
 800c4ee:	653b      	str	r3, [r7, #80]	@ 0x50
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	3308      	adds	r3, #8
 800c4f6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c4f8:	637a      	str	r2, [r7, #52]	@ 0x34
 800c4fa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c4fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c500:	e841 2300 	strex	r3, r2, [r1]
 800c504:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d1e5      	bne.n	800c4d8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	3308      	adds	r3, #8
 800c512:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c514:	697b      	ldr	r3, [r7, #20]
 800c516:	e853 3f00 	ldrex	r3, [r3]
 800c51a:	613b      	str	r3, [r7, #16]
   return(result);
 800c51c:	693b      	ldr	r3, [r7, #16]
 800c51e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c522:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	3308      	adds	r3, #8
 800c52a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c52c:	623a      	str	r2, [r7, #32]
 800c52e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c530:	69f9      	ldr	r1, [r7, #28]
 800c532:	6a3a      	ldr	r2, [r7, #32]
 800c534:	e841 2300 	strex	r3, r2, [r1]
 800c538:	61bb      	str	r3, [r7, #24]
   return(result);
 800c53a:	69bb      	ldr	r3, [r7, #24]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d1e5      	bne.n	800c50c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800c540:	2300      	movs	r3, #0
}
 800c542:	4618      	mov	r0, r3
 800c544:	3758      	adds	r7, #88	@ 0x58
 800c546:	46bd      	mov	sp, r7
 800c548:	bd80      	pop	{r7, pc}
 800c54a:	bf00      	nop
 800c54c:	0800c75d 	.word	0x0800c75d
 800c550:	0800c889 	.word	0x0800c889
 800c554:	0800c8c7 	.word	0x0800c8c7

0800c558 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c558:	b480      	push	{r7}
 800c55a:	b08f      	sub	sp, #60	@ 0x3c
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c566:	6a3b      	ldr	r3, [r7, #32]
 800c568:	e853 3f00 	ldrex	r3, [r3]
 800c56c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c56e:	69fb      	ldr	r3, [r7, #28]
 800c570:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c574:	637b      	str	r3, [r7, #52]	@ 0x34
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	461a      	mov	r2, r3
 800c57c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c57e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c580:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c582:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c584:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c586:	e841 2300 	strex	r3, r2, [r1]
 800c58a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c58c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d1e6      	bne.n	800c560 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	3308      	adds	r3, #8
 800c598:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	e853 3f00 	ldrex	r3, [r3]
 800c5a0:	60bb      	str	r3, [r7, #8]
   return(result);
 800c5a2:	68bb      	ldr	r3, [r7, #8]
 800c5a4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c5a8:	633b      	str	r3, [r7, #48]	@ 0x30
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	3308      	adds	r3, #8
 800c5b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c5b2:	61ba      	str	r2, [r7, #24]
 800c5b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5b6:	6979      	ldr	r1, [r7, #20]
 800c5b8:	69ba      	ldr	r2, [r7, #24]
 800c5ba:	e841 2300 	strex	r3, r2, [r1]
 800c5be:	613b      	str	r3, [r7, #16]
   return(result);
 800c5c0:	693b      	ldr	r3, [r7, #16]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d1e5      	bne.n	800c592 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	2220      	movs	r2, #32
 800c5ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800c5ce:	bf00      	nop
 800c5d0:	373c      	adds	r7, #60	@ 0x3c
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d8:	4770      	bx	lr

0800c5da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c5da:	b480      	push	{r7}
 800c5dc:	b095      	sub	sp, #84	@ 0x54
 800c5de:	af00      	add	r7, sp, #0
 800c5e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5ea:	e853 3f00 	ldrex	r3, [r3]
 800c5ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c5f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c5f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	461a      	mov	r2, r3
 800c5fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c600:	643b      	str	r3, [r7, #64]	@ 0x40
 800c602:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c604:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c606:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c608:	e841 2300 	strex	r3, r2, [r1]
 800c60c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c60e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c610:	2b00      	cmp	r3, #0
 800c612:	d1e6      	bne.n	800c5e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	3308      	adds	r3, #8
 800c61a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c61c:	6a3b      	ldr	r3, [r7, #32]
 800c61e:	e853 3f00 	ldrex	r3, [r3]
 800c622:	61fb      	str	r3, [r7, #28]
   return(result);
 800c624:	69fb      	ldr	r3, [r7, #28]
 800c626:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c62a:	f023 0301 	bic.w	r3, r3, #1
 800c62e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	3308      	adds	r3, #8
 800c636:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c638:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c63a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c63c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c63e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c640:	e841 2300 	strex	r3, r2, [r1]
 800c644:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d1e3      	bne.n	800c614 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c650:	2b01      	cmp	r3, #1
 800c652:	d118      	bne.n	800c686 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	e853 3f00 	ldrex	r3, [r3]
 800c660:	60bb      	str	r3, [r7, #8]
   return(result);
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	f023 0310 	bic.w	r3, r3, #16
 800c668:	647b      	str	r3, [r7, #68]	@ 0x44
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	461a      	mov	r2, r3
 800c670:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c672:	61bb      	str	r3, [r7, #24]
 800c674:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c676:	6979      	ldr	r1, [r7, #20]
 800c678:	69ba      	ldr	r2, [r7, #24]
 800c67a:	e841 2300 	strex	r3, r2, [r1]
 800c67e:	613b      	str	r3, [r7, #16]
   return(result);
 800c680:	693b      	ldr	r3, [r7, #16]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d1e6      	bne.n	800c654 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	2220      	movs	r2, #32
 800c68a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2200      	movs	r2, #0
 800c692:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2200      	movs	r2, #0
 800c698:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c69a:	bf00      	nop
 800c69c:	3754      	adds	r7, #84	@ 0x54
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a4:	4770      	bx	lr

0800c6a6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c6a6:	b580      	push	{r7, lr}
 800c6a8:	b090      	sub	sp, #64	@ 0x40
 800c6aa:	af00      	add	r7, sp, #0
 800c6ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6b2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	f003 0320 	and.w	r3, r3, #32
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d137      	bne.n	800c732 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800c6c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c6ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	3308      	adds	r3, #8
 800c6d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6d4:	e853 3f00 	ldrex	r3, [r3]
 800c6d8:	623b      	str	r3, [r7, #32]
   return(result);
 800c6da:	6a3b      	ldr	r3, [r7, #32]
 800c6dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c6e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c6e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	3308      	adds	r3, #8
 800c6e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c6ea:	633a      	str	r2, [r7, #48]	@ 0x30
 800c6ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c6f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c6f2:	e841 2300 	strex	r3, r2, [r1]
 800c6f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c6f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d1e5      	bne.n	800c6ca <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c6fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c704:	693b      	ldr	r3, [r7, #16]
 800c706:	e853 3f00 	ldrex	r3, [r3]
 800c70a:	60fb      	str	r3, [r7, #12]
   return(result);
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c712:	637b      	str	r3, [r7, #52]	@ 0x34
 800c714:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	461a      	mov	r2, r3
 800c71a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c71c:	61fb      	str	r3, [r7, #28]
 800c71e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c720:	69b9      	ldr	r1, [r7, #24]
 800c722:	69fa      	ldr	r2, [r7, #28]
 800c724:	e841 2300 	strex	r3, r2, [r1]
 800c728:	617b      	str	r3, [r7, #20]
   return(result);
 800c72a:	697b      	ldr	r3, [r7, #20]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d1e6      	bne.n	800c6fe <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c730:	e002      	b.n	800c738 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800c732:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c734:	f7ff f9bc 	bl	800bab0 <HAL_UART_TxCpltCallback>
}
 800c738:	bf00      	nop
 800c73a:	3740      	adds	r7, #64	@ 0x40
 800c73c:	46bd      	mov	sp, r7
 800c73e:	bd80      	pop	{r7, pc}

0800c740 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b084      	sub	sp, #16
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c74c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800c74e:	68f8      	ldr	r0, [r7, #12]
 800c750:	f7ff f9b8 	bl	800bac4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c754:	bf00      	nop
 800c756:	3710      	adds	r7, #16
 800c758:	46bd      	mov	sp, r7
 800c75a:	bd80      	pop	{r7, pc}

0800c75c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b09c      	sub	sp, #112	@ 0x70
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c768:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	f003 0320 	and.w	r3, r3, #32
 800c774:	2b00      	cmp	r3, #0
 800c776:	d171      	bne.n	800c85c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800c778:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c77a:	2200      	movs	r2, #0
 800c77c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c780:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c786:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c788:	e853 3f00 	ldrex	r3, [r3]
 800c78c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c78e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c790:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c794:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c796:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	461a      	mov	r2, r3
 800c79c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c79e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c7a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c7a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c7a6:	e841 2300 	strex	r3, r2, [r1]
 800c7aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c7ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d1e6      	bne.n	800c780 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c7b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	3308      	adds	r3, #8
 800c7b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7bc:	e853 3f00 	ldrex	r3, [r3]
 800c7c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c7c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7c4:	f023 0301 	bic.w	r3, r3, #1
 800c7c8:	667b      	str	r3, [r7, #100]	@ 0x64
 800c7ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	3308      	adds	r3, #8
 800c7d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c7d2:	647a      	str	r2, [r7, #68]	@ 0x44
 800c7d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c7d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c7da:	e841 2300 	strex	r3, r2, [r1]
 800c7de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c7e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d1e5      	bne.n	800c7b2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c7e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	3308      	adds	r3, #8
 800c7ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7f0:	e853 3f00 	ldrex	r3, [r3]
 800c7f4:	623b      	str	r3, [r7, #32]
   return(result);
 800c7f6:	6a3b      	ldr	r3, [r7, #32]
 800c7f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c7fc:	663b      	str	r3, [r7, #96]	@ 0x60
 800c7fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	3308      	adds	r3, #8
 800c804:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c806:	633a      	str	r2, [r7, #48]	@ 0x30
 800c808:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c80a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c80c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c80e:	e841 2300 	strex	r3, r2, [r1]
 800c812:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c816:	2b00      	cmp	r3, #0
 800c818:	d1e5      	bne.n	800c7e6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c81a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c81c:	2220      	movs	r2, #32
 800c81e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c822:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c824:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c826:	2b01      	cmp	r3, #1
 800c828:	d118      	bne.n	800c85c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c82a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c830:	693b      	ldr	r3, [r7, #16]
 800c832:	e853 3f00 	ldrex	r3, [r3]
 800c836:	60fb      	str	r3, [r7, #12]
   return(result);
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	f023 0310 	bic.w	r3, r3, #16
 800c83e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c840:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	461a      	mov	r2, r3
 800c846:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c848:	61fb      	str	r3, [r7, #28]
 800c84a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c84c:	69b9      	ldr	r1, [r7, #24]
 800c84e:	69fa      	ldr	r2, [r7, #28]
 800c850:	e841 2300 	strex	r3, r2, [r1]
 800c854:	617b      	str	r3, [r7, #20]
   return(result);
 800c856:	697b      	ldr	r3, [r7, #20]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d1e6      	bne.n	800c82a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c85c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c85e:	2200      	movs	r2, #0
 800c860:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c862:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c864:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c866:	2b01      	cmp	r3, #1
 800c868:	d107      	bne.n	800c87a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c86a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c86c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c870:	4619      	mov	r1, r3
 800c872:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c874:	f7f8 f984 	bl	8004b80 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c878:	e002      	b.n	800c880 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800c87a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c87c:	f7ff f92c 	bl	800bad8 <HAL_UART_RxCpltCallback>
}
 800c880:	bf00      	nop
 800c882:	3770      	adds	r7, #112	@ 0x70
 800c884:	46bd      	mov	sp, r7
 800c886:	bd80      	pop	{r7, pc}

0800c888 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c888:	b580      	push	{r7, lr}
 800c88a:	b084      	sub	sp, #16
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c894:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	2201      	movs	r2, #1
 800c89a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c8a0:	2b01      	cmp	r3, #1
 800c8a2:	d109      	bne.n	800c8b8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c8aa:	085b      	lsrs	r3, r3, #1
 800c8ac:	b29b      	uxth	r3, r3
 800c8ae:	4619      	mov	r1, r3
 800c8b0:	68f8      	ldr	r0, [r7, #12]
 800c8b2:	f7f8 f965 	bl	8004b80 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c8b6:	e002      	b.n	800c8be <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800c8b8:	68f8      	ldr	r0, [r7, #12]
 800c8ba:	f7ff f917 	bl	800baec <HAL_UART_RxHalfCpltCallback>
}
 800c8be:	bf00      	nop
 800c8c0:	3710      	adds	r7, #16
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	bd80      	pop	{r7, pc}

0800c8c6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c8c6:	b580      	push	{r7, lr}
 800c8c8:	b086      	sub	sp, #24
 800c8ca:	af00      	add	r7, sp, #0
 800c8cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8d2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c8d4:	697b      	ldr	r3, [r7, #20]
 800c8d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8da:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c8dc:	697b      	ldr	r3, [r7, #20]
 800c8de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c8e2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c8e4:	697b      	ldr	r3, [r7, #20]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	689b      	ldr	r3, [r3, #8]
 800c8ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8ee:	2b80      	cmp	r3, #128	@ 0x80
 800c8f0:	d109      	bne.n	800c906 <UART_DMAError+0x40>
 800c8f2:	693b      	ldr	r3, [r7, #16]
 800c8f4:	2b21      	cmp	r3, #33	@ 0x21
 800c8f6:	d106      	bne.n	800c906 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800c8f8:	697b      	ldr	r3, [r7, #20]
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800c900:	6978      	ldr	r0, [r7, #20]
 800c902:	f7ff fe29 	bl	800c558 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c906:	697b      	ldr	r3, [r7, #20]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	689b      	ldr	r3, [r3, #8]
 800c90c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c910:	2b40      	cmp	r3, #64	@ 0x40
 800c912:	d109      	bne.n	800c928 <UART_DMAError+0x62>
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	2b22      	cmp	r3, #34	@ 0x22
 800c918:	d106      	bne.n	800c928 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800c91a:	697b      	ldr	r3, [r7, #20]
 800c91c:	2200      	movs	r2, #0
 800c91e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800c922:	6978      	ldr	r0, [r7, #20]
 800c924:	f7ff fe59 	bl	800c5da <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c928:	697b      	ldr	r3, [r7, #20]
 800c92a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c92e:	f043 0210 	orr.w	r2, r3, #16
 800c932:	697b      	ldr	r3, [r7, #20]
 800c934:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c938:	6978      	ldr	r0, [r7, #20]
 800c93a:	f7f8 fa65 	bl	8004e08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c93e:	bf00      	nop
 800c940:	3718      	adds	r7, #24
 800c942:	46bd      	mov	sp, r7
 800c944:	bd80      	pop	{r7, pc}

0800c946 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c946:	b580      	push	{r7, lr}
 800c948:	b084      	sub	sp, #16
 800c94a:	af00      	add	r7, sp, #0
 800c94c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c952:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	2200      	movs	r2, #0
 800c958:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c95c:	68f8      	ldr	r0, [r7, #12]
 800c95e:	f7f8 fa53 	bl	8004e08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c962:	bf00      	nop
 800c964:	3710      	adds	r7, #16
 800c966:	46bd      	mov	sp, r7
 800c968:	bd80      	pop	{r7, pc}

0800c96a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c96a:	b580      	push	{r7, lr}
 800c96c:	b088      	sub	sp, #32
 800c96e:	af00      	add	r7, sp, #0
 800c970:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	e853 3f00 	ldrex	r3, [r3]
 800c97e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c980:	68bb      	ldr	r3, [r7, #8]
 800c982:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c986:	61fb      	str	r3, [r7, #28]
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	461a      	mov	r2, r3
 800c98e:	69fb      	ldr	r3, [r7, #28]
 800c990:	61bb      	str	r3, [r7, #24]
 800c992:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c994:	6979      	ldr	r1, [r7, #20]
 800c996:	69ba      	ldr	r2, [r7, #24]
 800c998:	e841 2300 	strex	r3, r2, [r1]
 800c99c:	613b      	str	r3, [r7, #16]
   return(result);
 800c99e:	693b      	ldr	r3, [r7, #16]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d1e6      	bne.n	800c972 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	2220      	movs	r2, #32
 800c9a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c9b2:	6878      	ldr	r0, [r7, #4]
 800c9b4:	f7ff f87c 	bl	800bab0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c9b8:	bf00      	nop
 800c9ba:	3720      	adds	r7, #32
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	bd80      	pop	{r7, pc}

0800c9c0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b083      	sub	sp, #12
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c9c8:	bf00      	nop
 800c9ca:	370c      	adds	r7, #12
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d2:	4770      	bx	lr

0800c9d4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c9d4:	b480      	push	{r7}
 800c9d6:	b083      	sub	sp, #12
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c9dc:	bf00      	nop
 800c9de:	370c      	adds	r7, #12
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e6:	4770      	bx	lr

0800c9e8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c9e8:	b480      	push	{r7}
 800c9ea:	b083      	sub	sp, #12
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c9f0:	bf00      	nop
 800c9f2:	370c      	adds	r7, #12
 800c9f4:	46bd      	mov	sp, r7
 800c9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fa:	4770      	bx	lr

0800c9fc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c9fc:	b480      	push	{r7}
 800c9fe:	b085      	sub	sp, #20
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ca0a:	2b01      	cmp	r3, #1
 800ca0c:	d101      	bne.n	800ca12 <HAL_UARTEx_DisableFifoMode+0x16>
 800ca0e:	2302      	movs	r3, #2
 800ca10:	e027      	b.n	800ca62 <HAL_UARTEx_DisableFifoMode+0x66>
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	2201      	movs	r2, #1
 800ca16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	2224      	movs	r2, #36	@ 0x24
 800ca1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	681a      	ldr	r2, [r3, #0]
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	f022 0201 	bic.w	r2, r2, #1
 800ca38:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ca40:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	2200      	movs	r2, #0
 800ca46:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	68fa      	ldr	r2, [r7, #12]
 800ca4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2220      	movs	r2, #32
 800ca54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ca60:	2300      	movs	r3, #0
}
 800ca62:	4618      	mov	r0, r3
 800ca64:	3714      	adds	r7, #20
 800ca66:	46bd      	mov	sp, r7
 800ca68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6c:	4770      	bx	lr

0800ca6e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ca6e:	b580      	push	{r7, lr}
 800ca70:	b084      	sub	sp, #16
 800ca72:	af00      	add	r7, sp, #0
 800ca74:	6078      	str	r0, [r7, #4]
 800ca76:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ca7e:	2b01      	cmp	r3, #1
 800ca80:	d101      	bne.n	800ca86 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ca82:	2302      	movs	r3, #2
 800ca84:	e02d      	b.n	800cae2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	2201      	movs	r2, #1
 800ca8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	2224      	movs	r2, #36	@ 0x24
 800ca92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	681a      	ldr	r2, [r3, #0]
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	f022 0201 	bic.w	r2, r2, #1
 800caac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	689b      	ldr	r3, [r3, #8]
 800cab4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	683a      	ldr	r2, [r7, #0]
 800cabe:	430a      	orrs	r2, r1
 800cac0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cac2:	6878      	ldr	r0, [r7, #4]
 800cac4:	f000 f8a4 	bl	800cc10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	68fa      	ldr	r2, [r7, #12]
 800cace:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	2220      	movs	r2, #32
 800cad4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	2200      	movs	r2, #0
 800cadc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cae0:	2300      	movs	r3, #0
}
 800cae2:	4618      	mov	r0, r3
 800cae4:	3710      	adds	r7, #16
 800cae6:	46bd      	mov	sp, r7
 800cae8:	bd80      	pop	{r7, pc}

0800caea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800caea:	b580      	push	{r7, lr}
 800caec:	b084      	sub	sp, #16
 800caee:	af00      	add	r7, sp, #0
 800caf0:	6078      	str	r0, [r7, #4]
 800caf2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cafa:	2b01      	cmp	r3, #1
 800cafc:	d101      	bne.n	800cb02 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800cafe:	2302      	movs	r3, #2
 800cb00:	e02d      	b.n	800cb5e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2201      	movs	r2, #1
 800cb06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	2224      	movs	r2, #36	@ 0x24
 800cb0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	681a      	ldr	r2, [r3, #0]
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	f022 0201 	bic.w	r2, r2, #1
 800cb28:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	689b      	ldr	r3, [r3, #8]
 800cb30:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	683a      	ldr	r2, [r7, #0]
 800cb3a:	430a      	orrs	r2, r1
 800cb3c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cb3e:	6878      	ldr	r0, [r7, #4]
 800cb40:	f000 f866 	bl	800cc10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	68fa      	ldr	r2, [r7, #12]
 800cb4a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	2220      	movs	r2, #32
 800cb50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	2200      	movs	r2, #0
 800cb58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cb5c:	2300      	movs	r3, #0
}
 800cb5e:	4618      	mov	r0, r3
 800cb60:	3710      	adds	r7, #16
 800cb62:	46bd      	mov	sp, r7
 800cb64:	bd80      	pop	{r7, pc}

0800cb66 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cb66:	b580      	push	{r7, lr}
 800cb68:	b08c      	sub	sp, #48	@ 0x30
 800cb6a:	af00      	add	r7, sp, #0
 800cb6c:	60f8      	str	r0, [r7, #12]
 800cb6e:	60b9      	str	r1, [r7, #8]
 800cb70:	4613      	mov	r3, r2
 800cb72:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cb7a:	2b20      	cmp	r3, #32
 800cb7c:	d142      	bne.n	800cc04 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800cb7e:	68bb      	ldr	r3, [r7, #8]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d002      	beq.n	800cb8a <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800cb84:	88fb      	ldrh	r3, [r7, #6]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d101      	bne.n	800cb8e <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800cb8a:	2301      	movs	r3, #1
 800cb8c:	e03b      	b.n	800cc06 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	2201      	movs	r2, #1
 800cb92:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	2200      	movs	r2, #0
 800cb98:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800cb9a:	88fb      	ldrh	r3, [r7, #6]
 800cb9c:	461a      	mov	r2, r3
 800cb9e:	68b9      	ldr	r1, [r7, #8]
 800cba0:	68f8      	ldr	r0, [r7, #12]
 800cba2:	f7ff fc33 	bl	800c40c <UART_Start_Receive_DMA>
 800cba6:	4603      	mov	r3, r0
 800cba8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800cbac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d124      	bne.n	800cbfe <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cbb8:	2b01      	cmp	r3, #1
 800cbba:	d11d      	bne.n	800cbf8 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	2210      	movs	r2, #16
 800cbc2:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbca:	69bb      	ldr	r3, [r7, #24]
 800cbcc:	e853 3f00 	ldrex	r3, [r3]
 800cbd0:	617b      	str	r3, [r7, #20]
   return(result);
 800cbd2:	697b      	ldr	r3, [r7, #20]
 800cbd4:	f043 0310 	orr.w	r3, r3, #16
 800cbd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	461a      	mov	r2, r3
 800cbe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbe2:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbe4:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbe6:	6a39      	ldr	r1, [r7, #32]
 800cbe8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cbea:	e841 2300 	strex	r3, r2, [r1]
 800cbee:	61fb      	str	r3, [r7, #28]
   return(result);
 800cbf0:	69fb      	ldr	r3, [r7, #28]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d1e6      	bne.n	800cbc4 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800cbf6:	e002      	b.n	800cbfe <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800cbf8:	2301      	movs	r3, #1
 800cbfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800cbfe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cc02:	e000      	b.n	800cc06 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800cc04:	2302      	movs	r3, #2
  }
}
 800cc06:	4618      	mov	r0, r3
 800cc08:	3730      	adds	r7, #48	@ 0x30
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	bd80      	pop	{r7, pc}
	...

0800cc10 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cc10:	b480      	push	{r7}
 800cc12:	b085      	sub	sp, #20
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d108      	bne.n	800cc32 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2201      	movs	r2, #1
 800cc24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2201      	movs	r2, #1
 800cc2c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800cc30:	e031      	b.n	800cc96 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800cc32:	2308      	movs	r3, #8
 800cc34:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cc36:	2308      	movs	r3, #8
 800cc38:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	689b      	ldr	r3, [r3, #8]
 800cc40:	0e5b      	lsrs	r3, r3, #25
 800cc42:	b2db      	uxtb	r3, r3
 800cc44:	f003 0307 	and.w	r3, r3, #7
 800cc48:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	689b      	ldr	r3, [r3, #8]
 800cc50:	0f5b      	lsrs	r3, r3, #29
 800cc52:	b2db      	uxtb	r3, r3
 800cc54:	f003 0307 	and.w	r3, r3, #7
 800cc58:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cc5a:	7bbb      	ldrb	r3, [r7, #14]
 800cc5c:	7b3a      	ldrb	r2, [r7, #12]
 800cc5e:	4911      	ldr	r1, [pc, #68]	@ (800cca4 <UARTEx_SetNbDataToProcess+0x94>)
 800cc60:	5c8a      	ldrb	r2, [r1, r2]
 800cc62:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800cc66:	7b3a      	ldrb	r2, [r7, #12]
 800cc68:	490f      	ldr	r1, [pc, #60]	@ (800cca8 <UARTEx_SetNbDataToProcess+0x98>)
 800cc6a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cc6c:	fb93 f3f2 	sdiv	r3, r3, r2
 800cc70:	b29a      	uxth	r2, r3
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cc78:	7bfb      	ldrb	r3, [r7, #15]
 800cc7a:	7b7a      	ldrb	r2, [r7, #13]
 800cc7c:	4909      	ldr	r1, [pc, #36]	@ (800cca4 <UARTEx_SetNbDataToProcess+0x94>)
 800cc7e:	5c8a      	ldrb	r2, [r1, r2]
 800cc80:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800cc84:	7b7a      	ldrb	r2, [r7, #13]
 800cc86:	4908      	ldr	r1, [pc, #32]	@ (800cca8 <UARTEx_SetNbDataToProcess+0x98>)
 800cc88:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cc8a:	fb93 f3f2 	sdiv	r3, r3, r2
 800cc8e:	b29a      	uxth	r2, r3
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800cc96:	bf00      	nop
 800cc98:	3714      	adds	r7, #20
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca0:	4770      	bx	lr
 800cca2:	bf00      	nop
 800cca4:	08015814 	.word	0x08015814
 800cca8:	0801581c 	.word	0x0801581c

0800ccac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800ccac:	b480      	push	{r7}
 800ccae:	b085      	sub	sp, #20
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ccbc:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800ccc0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	b29a      	uxth	r2, r3
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800cccc:	2300      	movs	r3, #0
}
 800ccce:	4618      	mov	r0, r3
 800ccd0:	3714      	adds	r7, #20
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd8:	4770      	bx	lr

0800ccda <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800ccda:	b480      	push	{r7}
 800ccdc:	b085      	sub	sp, #20
 800ccde:	af00      	add	r7, sp, #0
 800cce0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800cce2:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800cce6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800ccee:	b29a      	uxth	r2, r3
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	b29b      	uxth	r3, r3
 800ccf4:	43db      	mvns	r3, r3
 800ccf6:	b29b      	uxth	r3, r3
 800ccf8:	4013      	ands	r3, r2
 800ccfa:	b29a      	uxth	r2, r3
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800cd02:	2300      	movs	r3, #0
}
 800cd04:	4618      	mov	r0, r3
 800cd06:	3714      	adds	r7, #20
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0e:	4770      	bx	lr

0800cd10 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800cd10:	b480      	push	{r7}
 800cd12:	b085      	sub	sp, #20
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	60f8      	str	r0, [r7, #12]
 800cd18:	1d3b      	adds	r3, r7, #4
 800cd1a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	2201      	movs	r2, #1
 800cd22:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	2200      	movs	r2, #0
 800cd2a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	2200      	movs	r2, #0
 800cd32:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	2200      	movs	r2, #0
 800cd3a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800cd3e:	2300      	movs	r3, #0
}
 800cd40:	4618      	mov	r0, r3
 800cd42:	3714      	adds	r7, #20
 800cd44:	46bd      	mov	sp, r7
 800cd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4a:	4770      	bx	lr

0800cd4c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cd4c:	b480      	push	{r7}
 800cd4e:	b0a7      	sub	sp, #156	@ 0x9c
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
 800cd54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800cd56:	2300      	movs	r3, #0
 800cd58:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800cd5c:	687a      	ldr	r2, [r7, #4]
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	781b      	ldrb	r3, [r3, #0]
 800cd62:	009b      	lsls	r3, r3, #2
 800cd64:	4413      	add	r3, r2
 800cd66:	881b      	ldrh	r3, [r3, #0]
 800cd68:	b29b      	uxth	r3, r3
 800cd6a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800cd6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd72:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800cd76:	683b      	ldr	r3, [r7, #0]
 800cd78:	78db      	ldrb	r3, [r3, #3]
 800cd7a:	2b03      	cmp	r3, #3
 800cd7c:	d81f      	bhi.n	800cdbe <USB_ActivateEndpoint+0x72>
 800cd7e:	a201      	add	r2, pc, #4	@ (adr r2, 800cd84 <USB_ActivateEndpoint+0x38>)
 800cd80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd84:	0800cd95 	.word	0x0800cd95
 800cd88:	0800cdb1 	.word	0x0800cdb1
 800cd8c:	0800cdc7 	.word	0x0800cdc7
 800cd90:	0800cda3 	.word	0x0800cda3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800cd94:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800cd98:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cd9c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800cda0:	e012      	b.n	800cdc8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800cda2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800cda6:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800cdaa:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800cdae:	e00b      	b.n	800cdc8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800cdb0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800cdb4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800cdb8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800cdbc:	e004      	b.n	800cdc8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800cdbe:	2301      	movs	r3, #1
 800cdc0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800cdc4:	e000      	b.n	800cdc8 <USB_ActivateEndpoint+0x7c>
      break;
 800cdc6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800cdc8:	687a      	ldr	r2, [r7, #4]
 800cdca:	683b      	ldr	r3, [r7, #0]
 800cdcc:	781b      	ldrb	r3, [r3, #0]
 800cdce:	009b      	lsls	r3, r3, #2
 800cdd0:	441a      	add	r2, r3
 800cdd2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800cdd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cdda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cdde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cde2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cde6:	b29b      	uxth	r3, r3
 800cde8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800cdea:	687a      	ldr	r2, [r7, #4]
 800cdec:	683b      	ldr	r3, [r7, #0]
 800cdee:	781b      	ldrb	r3, [r3, #0]
 800cdf0:	009b      	lsls	r3, r3, #2
 800cdf2:	4413      	add	r3, r2
 800cdf4:	881b      	ldrh	r3, [r3, #0]
 800cdf6:	b29b      	uxth	r3, r3
 800cdf8:	b21b      	sxth	r3, r3
 800cdfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cdfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce02:	b21a      	sxth	r2, r3
 800ce04:	683b      	ldr	r3, [r7, #0]
 800ce06:	781b      	ldrb	r3, [r3, #0]
 800ce08:	b21b      	sxth	r3, r3
 800ce0a:	4313      	orrs	r3, r2
 800ce0c:	b21b      	sxth	r3, r3
 800ce0e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800ce12:	687a      	ldr	r2, [r7, #4]
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	781b      	ldrb	r3, [r3, #0]
 800ce18:	009b      	lsls	r3, r3, #2
 800ce1a:	441a      	add	r2, r3
 800ce1c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800ce20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ce2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce30:	b29b      	uxth	r3, r3
 800ce32:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800ce34:	683b      	ldr	r3, [r7, #0]
 800ce36:	7b1b      	ldrb	r3, [r3, #12]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	f040 8180 	bne.w	800d13e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800ce3e:	683b      	ldr	r3, [r7, #0]
 800ce40:	785b      	ldrb	r3, [r3, #1]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	f000 8084 	beq.w	800cf50 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	61bb      	str	r3, [r7, #24]
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce52:	b29b      	uxth	r3, r3
 800ce54:	461a      	mov	r2, r3
 800ce56:	69bb      	ldr	r3, [r7, #24]
 800ce58:	4413      	add	r3, r2
 800ce5a:	61bb      	str	r3, [r7, #24]
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	781b      	ldrb	r3, [r3, #0]
 800ce60:	00da      	lsls	r2, r3, #3
 800ce62:	69bb      	ldr	r3, [r7, #24]
 800ce64:	4413      	add	r3, r2
 800ce66:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ce6a:	617b      	str	r3, [r7, #20]
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	88db      	ldrh	r3, [r3, #6]
 800ce70:	085b      	lsrs	r3, r3, #1
 800ce72:	b29b      	uxth	r3, r3
 800ce74:	005b      	lsls	r3, r3, #1
 800ce76:	b29a      	uxth	r2, r3
 800ce78:	697b      	ldr	r3, [r7, #20]
 800ce7a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ce7c:	687a      	ldr	r2, [r7, #4]
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	781b      	ldrb	r3, [r3, #0]
 800ce82:	009b      	lsls	r3, r3, #2
 800ce84:	4413      	add	r3, r2
 800ce86:	881b      	ldrh	r3, [r3, #0]
 800ce88:	827b      	strh	r3, [r7, #18]
 800ce8a:	8a7b      	ldrh	r3, [r7, #18]
 800ce8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d01b      	beq.n	800cecc <USB_ActivateEndpoint+0x180>
 800ce94:	687a      	ldr	r2, [r7, #4]
 800ce96:	683b      	ldr	r3, [r7, #0]
 800ce98:	781b      	ldrb	r3, [r3, #0]
 800ce9a:	009b      	lsls	r3, r3, #2
 800ce9c:	4413      	add	r3, r2
 800ce9e:	881b      	ldrh	r3, [r3, #0]
 800cea0:	b29b      	uxth	r3, r3
 800cea2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cea6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ceaa:	823b      	strh	r3, [r7, #16]
 800ceac:	687a      	ldr	r2, [r7, #4]
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	781b      	ldrb	r3, [r3, #0]
 800ceb2:	009b      	lsls	r3, r3, #2
 800ceb4:	441a      	add	r2, r3
 800ceb6:	8a3b      	ldrh	r3, [r7, #16]
 800ceb8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cebc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cec0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cec4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cec8:	b29b      	uxth	r3, r3
 800ceca:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cecc:	683b      	ldr	r3, [r7, #0]
 800cece:	78db      	ldrb	r3, [r3, #3]
 800ced0:	2b01      	cmp	r3, #1
 800ced2:	d020      	beq.n	800cf16 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ced4:	687a      	ldr	r2, [r7, #4]
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	781b      	ldrb	r3, [r3, #0]
 800ceda:	009b      	lsls	r3, r3, #2
 800cedc:	4413      	add	r3, r2
 800cede:	881b      	ldrh	r3, [r3, #0]
 800cee0:	b29b      	uxth	r3, r3
 800cee2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cee6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ceea:	81bb      	strh	r3, [r7, #12]
 800ceec:	89bb      	ldrh	r3, [r7, #12]
 800ceee:	f083 0320 	eor.w	r3, r3, #32
 800cef2:	81bb      	strh	r3, [r7, #12]
 800cef4:	687a      	ldr	r2, [r7, #4]
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	781b      	ldrb	r3, [r3, #0]
 800cefa:	009b      	lsls	r3, r3, #2
 800cefc:	441a      	add	r2, r3
 800cefe:	89bb      	ldrh	r3, [r7, #12]
 800cf00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf10:	b29b      	uxth	r3, r3
 800cf12:	8013      	strh	r3, [r2, #0]
 800cf14:	e3f9      	b.n	800d70a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cf16:	687a      	ldr	r2, [r7, #4]
 800cf18:	683b      	ldr	r3, [r7, #0]
 800cf1a:	781b      	ldrb	r3, [r3, #0]
 800cf1c:	009b      	lsls	r3, r3, #2
 800cf1e:	4413      	add	r3, r2
 800cf20:	881b      	ldrh	r3, [r3, #0]
 800cf22:	b29b      	uxth	r3, r3
 800cf24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cf28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf2c:	81fb      	strh	r3, [r7, #14]
 800cf2e:	687a      	ldr	r2, [r7, #4]
 800cf30:	683b      	ldr	r3, [r7, #0]
 800cf32:	781b      	ldrb	r3, [r3, #0]
 800cf34:	009b      	lsls	r3, r3, #2
 800cf36:	441a      	add	r2, r3
 800cf38:	89fb      	ldrh	r3, [r7, #14]
 800cf3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf4a:	b29b      	uxth	r3, r3
 800cf4c:	8013      	strh	r3, [r2, #0]
 800cf4e:	e3dc      	b.n	800d70a <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	633b      	str	r3, [r7, #48]	@ 0x30
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf5a:	b29b      	uxth	r3, r3
 800cf5c:	461a      	mov	r2, r3
 800cf5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf60:	4413      	add	r3, r2
 800cf62:	633b      	str	r3, [r7, #48]	@ 0x30
 800cf64:	683b      	ldr	r3, [r7, #0]
 800cf66:	781b      	ldrb	r3, [r3, #0]
 800cf68:	00da      	lsls	r2, r3, #3
 800cf6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf6c:	4413      	add	r3, r2
 800cf6e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800cf72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cf74:	683b      	ldr	r3, [r7, #0]
 800cf76:	88db      	ldrh	r3, [r3, #6]
 800cf78:	085b      	lsrs	r3, r3, #1
 800cf7a:	b29b      	uxth	r3, r3
 800cf7c:	005b      	lsls	r3, r3, #1
 800cf7e:	b29a      	uxth	r2, r3
 800cf80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf82:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf8e:	b29b      	uxth	r3, r3
 800cf90:	461a      	mov	r2, r3
 800cf92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf94:	4413      	add	r3, r2
 800cf96:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cf98:	683b      	ldr	r3, [r7, #0]
 800cf9a:	781b      	ldrb	r3, [r3, #0]
 800cf9c:	00da      	lsls	r2, r3, #3
 800cf9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfa0:	4413      	add	r3, r2
 800cfa2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cfa6:	627b      	str	r3, [r7, #36]	@ 0x24
 800cfa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfaa:	881b      	ldrh	r3, [r3, #0]
 800cfac:	b29b      	uxth	r3, r3
 800cfae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cfb2:	b29a      	uxth	r2, r3
 800cfb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfb6:	801a      	strh	r2, [r3, #0]
 800cfb8:	683b      	ldr	r3, [r7, #0]
 800cfba:	691b      	ldr	r3, [r3, #16]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d10a      	bne.n	800cfd6 <USB_ActivateEndpoint+0x28a>
 800cfc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfc2:	881b      	ldrh	r3, [r3, #0]
 800cfc4:	b29b      	uxth	r3, r3
 800cfc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cfca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cfce:	b29a      	uxth	r2, r3
 800cfd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfd2:	801a      	strh	r2, [r3, #0]
 800cfd4:	e041      	b.n	800d05a <USB_ActivateEndpoint+0x30e>
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	691b      	ldr	r3, [r3, #16]
 800cfda:	2b3e      	cmp	r3, #62	@ 0x3e
 800cfdc:	d81c      	bhi.n	800d018 <USB_ActivateEndpoint+0x2cc>
 800cfde:	683b      	ldr	r3, [r7, #0]
 800cfe0:	691b      	ldr	r3, [r3, #16]
 800cfe2:	085b      	lsrs	r3, r3, #1
 800cfe4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cfe8:	683b      	ldr	r3, [r7, #0]
 800cfea:	691b      	ldr	r3, [r3, #16]
 800cfec:	f003 0301 	and.w	r3, r3, #1
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d004      	beq.n	800cffe <USB_ActivateEndpoint+0x2b2>
 800cff4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cff8:	3301      	adds	r3, #1
 800cffa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d000:	881b      	ldrh	r3, [r3, #0]
 800d002:	b29a      	uxth	r2, r3
 800d004:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d008:	b29b      	uxth	r3, r3
 800d00a:	029b      	lsls	r3, r3, #10
 800d00c:	b29b      	uxth	r3, r3
 800d00e:	4313      	orrs	r3, r2
 800d010:	b29a      	uxth	r2, r3
 800d012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d014:	801a      	strh	r2, [r3, #0]
 800d016:	e020      	b.n	800d05a <USB_ActivateEndpoint+0x30e>
 800d018:	683b      	ldr	r3, [r7, #0]
 800d01a:	691b      	ldr	r3, [r3, #16]
 800d01c:	095b      	lsrs	r3, r3, #5
 800d01e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d022:	683b      	ldr	r3, [r7, #0]
 800d024:	691b      	ldr	r3, [r3, #16]
 800d026:	f003 031f 	and.w	r3, r3, #31
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d104      	bne.n	800d038 <USB_ActivateEndpoint+0x2ec>
 800d02e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d032:	3b01      	subs	r3, #1
 800d034:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d03a:	881b      	ldrh	r3, [r3, #0]
 800d03c:	b29a      	uxth	r2, r3
 800d03e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d042:	b29b      	uxth	r3, r3
 800d044:	029b      	lsls	r3, r3, #10
 800d046:	b29b      	uxth	r3, r3
 800d048:	4313      	orrs	r3, r2
 800d04a:	b29b      	uxth	r3, r3
 800d04c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d050:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d054:	b29a      	uxth	r2, r3
 800d056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d058:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d05a:	687a      	ldr	r2, [r7, #4]
 800d05c:	683b      	ldr	r3, [r7, #0]
 800d05e:	781b      	ldrb	r3, [r3, #0]
 800d060:	009b      	lsls	r3, r3, #2
 800d062:	4413      	add	r3, r2
 800d064:	881b      	ldrh	r3, [r3, #0]
 800d066:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d068:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d06a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d01b      	beq.n	800d0aa <USB_ActivateEndpoint+0x35e>
 800d072:	687a      	ldr	r2, [r7, #4]
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	781b      	ldrb	r3, [r3, #0]
 800d078:	009b      	lsls	r3, r3, #2
 800d07a:	4413      	add	r3, r2
 800d07c:	881b      	ldrh	r3, [r3, #0]
 800d07e:	b29b      	uxth	r3, r3
 800d080:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d084:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d088:	843b      	strh	r3, [r7, #32]
 800d08a:	687a      	ldr	r2, [r7, #4]
 800d08c:	683b      	ldr	r3, [r7, #0]
 800d08e:	781b      	ldrb	r3, [r3, #0]
 800d090:	009b      	lsls	r3, r3, #2
 800d092:	441a      	add	r2, r3
 800d094:	8c3b      	ldrh	r3, [r7, #32]
 800d096:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d09a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d09e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d0a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0a6:	b29b      	uxth	r3, r3
 800d0a8:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	781b      	ldrb	r3, [r3, #0]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d124      	bne.n	800d0fc <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d0b2:	687a      	ldr	r2, [r7, #4]
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	781b      	ldrb	r3, [r3, #0]
 800d0b8:	009b      	lsls	r3, r3, #2
 800d0ba:	4413      	add	r3, r2
 800d0bc:	881b      	ldrh	r3, [r3, #0]
 800d0be:	b29b      	uxth	r3, r3
 800d0c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d0c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0c8:	83bb      	strh	r3, [r7, #28]
 800d0ca:	8bbb      	ldrh	r3, [r7, #28]
 800d0cc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d0d0:	83bb      	strh	r3, [r7, #28]
 800d0d2:	8bbb      	ldrh	r3, [r7, #28]
 800d0d4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d0d8:	83bb      	strh	r3, [r7, #28]
 800d0da:	687a      	ldr	r2, [r7, #4]
 800d0dc:	683b      	ldr	r3, [r7, #0]
 800d0de:	781b      	ldrb	r3, [r3, #0]
 800d0e0:	009b      	lsls	r3, r3, #2
 800d0e2:	441a      	add	r2, r3
 800d0e4:	8bbb      	ldrh	r3, [r7, #28]
 800d0e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0f6:	b29b      	uxth	r3, r3
 800d0f8:	8013      	strh	r3, [r2, #0]
 800d0fa:	e306      	b.n	800d70a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800d0fc:	687a      	ldr	r2, [r7, #4]
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	781b      	ldrb	r3, [r3, #0]
 800d102:	009b      	lsls	r3, r3, #2
 800d104:	4413      	add	r3, r2
 800d106:	881b      	ldrh	r3, [r3, #0]
 800d108:	b29b      	uxth	r3, r3
 800d10a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d10e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d112:	83fb      	strh	r3, [r7, #30]
 800d114:	8bfb      	ldrh	r3, [r7, #30]
 800d116:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d11a:	83fb      	strh	r3, [r7, #30]
 800d11c:	687a      	ldr	r2, [r7, #4]
 800d11e:	683b      	ldr	r3, [r7, #0]
 800d120:	781b      	ldrb	r3, [r3, #0]
 800d122:	009b      	lsls	r3, r3, #2
 800d124:	441a      	add	r2, r3
 800d126:	8bfb      	ldrh	r3, [r7, #30]
 800d128:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d12c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d130:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d134:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d138:	b29b      	uxth	r3, r3
 800d13a:	8013      	strh	r3, [r2, #0]
 800d13c:	e2e5      	b.n	800d70a <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800d13e:	683b      	ldr	r3, [r7, #0]
 800d140:	78db      	ldrb	r3, [r3, #3]
 800d142:	2b02      	cmp	r3, #2
 800d144:	d11e      	bne.n	800d184 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d146:	687a      	ldr	r2, [r7, #4]
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	781b      	ldrb	r3, [r3, #0]
 800d14c:	009b      	lsls	r3, r3, #2
 800d14e:	4413      	add	r3, r2
 800d150:	881b      	ldrh	r3, [r3, #0]
 800d152:	b29b      	uxth	r3, r3
 800d154:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d158:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d15c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800d160:	687a      	ldr	r2, [r7, #4]
 800d162:	683b      	ldr	r3, [r7, #0]
 800d164:	781b      	ldrb	r3, [r3, #0]
 800d166:	009b      	lsls	r3, r3, #2
 800d168:	441a      	add	r2, r3
 800d16a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800d16e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d172:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d176:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d17a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d17e:	b29b      	uxth	r3, r3
 800d180:	8013      	strh	r3, [r2, #0]
 800d182:	e01d      	b.n	800d1c0 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800d184:	687a      	ldr	r2, [r7, #4]
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	781b      	ldrb	r3, [r3, #0]
 800d18a:	009b      	lsls	r3, r3, #2
 800d18c:	4413      	add	r3, r2
 800d18e:	881b      	ldrh	r3, [r3, #0]
 800d190:	b29b      	uxth	r3, r3
 800d192:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d196:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d19a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800d19e:	687a      	ldr	r2, [r7, #4]
 800d1a0:	683b      	ldr	r3, [r7, #0]
 800d1a2:	781b      	ldrb	r3, [r3, #0]
 800d1a4:	009b      	lsls	r3, r3, #2
 800d1a6:	441a      	add	r2, r3
 800d1a8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800d1ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1bc:	b29b      	uxth	r3, r3
 800d1be:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d1ca:	b29b      	uxth	r3, r3
 800d1cc:	461a      	mov	r2, r3
 800d1ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d1d0:	4413      	add	r3, r2
 800d1d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d1d4:	683b      	ldr	r3, [r7, #0]
 800d1d6:	781b      	ldrb	r3, [r3, #0]
 800d1d8:	00da      	lsls	r2, r3, #3
 800d1da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d1dc:	4413      	add	r3, r2
 800d1de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d1e2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d1e4:	683b      	ldr	r3, [r7, #0]
 800d1e6:	891b      	ldrh	r3, [r3, #8]
 800d1e8:	085b      	lsrs	r3, r3, #1
 800d1ea:	b29b      	uxth	r3, r3
 800d1ec:	005b      	lsls	r3, r3, #1
 800d1ee:	b29a      	uxth	r2, r3
 800d1f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d1f2:	801a      	strh	r2, [r3, #0]
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	677b      	str	r3, [r7, #116]	@ 0x74
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d1fe:	b29b      	uxth	r3, r3
 800d200:	461a      	mov	r2, r3
 800d202:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d204:	4413      	add	r3, r2
 800d206:	677b      	str	r3, [r7, #116]	@ 0x74
 800d208:	683b      	ldr	r3, [r7, #0]
 800d20a:	781b      	ldrb	r3, [r3, #0]
 800d20c:	00da      	lsls	r2, r3, #3
 800d20e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d210:	4413      	add	r3, r2
 800d212:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800d216:	673b      	str	r3, [r7, #112]	@ 0x70
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	895b      	ldrh	r3, [r3, #10]
 800d21c:	085b      	lsrs	r3, r3, #1
 800d21e:	b29b      	uxth	r3, r3
 800d220:	005b      	lsls	r3, r3, #1
 800d222:	b29a      	uxth	r2, r3
 800d224:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d226:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800d228:	683b      	ldr	r3, [r7, #0]
 800d22a:	785b      	ldrb	r3, [r3, #1]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	f040 81af 	bne.w	800d590 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d232:	687a      	ldr	r2, [r7, #4]
 800d234:	683b      	ldr	r3, [r7, #0]
 800d236:	781b      	ldrb	r3, [r3, #0]
 800d238:	009b      	lsls	r3, r3, #2
 800d23a:	4413      	add	r3, r2
 800d23c:	881b      	ldrh	r3, [r3, #0]
 800d23e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800d242:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800d246:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d01d      	beq.n	800d28a <USB_ActivateEndpoint+0x53e>
 800d24e:	687a      	ldr	r2, [r7, #4]
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	781b      	ldrb	r3, [r3, #0]
 800d254:	009b      	lsls	r3, r3, #2
 800d256:	4413      	add	r3, r2
 800d258:	881b      	ldrh	r3, [r3, #0]
 800d25a:	b29b      	uxth	r3, r3
 800d25c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d260:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d264:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800d268:	687a      	ldr	r2, [r7, #4]
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	781b      	ldrb	r3, [r3, #0]
 800d26e:	009b      	lsls	r3, r3, #2
 800d270:	441a      	add	r2, r3
 800d272:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800d276:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d27a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d27e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d282:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d286:	b29b      	uxth	r3, r3
 800d288:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d28a:	687a      	ldr	r2, [r7, #4]
 800d28c:	683b      	ldr	r3, [r7, #0]
 800d28e:	781b      	ldrb	r3, [r3, #0]
 800d290:	009b      	lsls	r3, r3, #2
 800d292:	4413      	add	r3, r2
 800d294:	881b      	ldrh	r3, [r3, #0]
 800d296:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800d29a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800d29e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d01d      	beq.n	800d2e2 <USB_ActivateEndpoint+0x596>
 800d2a6:	687a      	ldr	r2, [r7, #4]
 800d2a8:	683b      	ldr	r3, [r7, #0]
 800d2aa:	781b      	ldrb	r3, [r3, #0]
 800d2ac:	009b      	lsls	r3, r3, #2
 800d2ae:	4413      	add	r3, r2
 800d2b0:	881b      	ldrh	r3, [r3, #0]
 800d2b2:	b29b      	uxth	r3, r3
 800d2b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d2b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2bc:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800d2c0:	687a      	ldr	r2, [r7, #4]
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	781b      	ldrb	r3, [r3, #0]
 800d2c6:	009b      	lsls	r3, r3, #2
 800d2c8:	441a      	add	r2, r3
 800d2ca:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800d2ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2da:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d2de:	b29b      	uxth	r3, r3
 800d2e0:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d2e2:	683b      	ldr	r3, [r7, #0]
 800d2e4:	785b      	ldrb	r3, [r3, #1]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d16b      	bne.n	800d3c2 <USB_ActivateEndpoint+0x676>
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d2f4:	b29b      	uxth	r3, r3
 800d2f6:	461a      	mov	r2, r3
 800d2f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d2fa:	4413      	add	r3, r2
 800d2fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d2fe:	683b      	ldr	r3, [r7, #0]
 800d300:	781b      	ldrb	r3, [r3, #0]
 800d302:	00da      	lsls	r2, r3, #3
 800d304:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d306:	4413      	add	r3, r2
 800d308:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d30c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d30e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d310:	881b      	ldrh	r3, [r3, #0]
 800d312:	b29b      	uxth	r3, r3
 800d314:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d318:	b29a      	uxth	r2, r3
 800d31a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d31c:	801a      	strh	r2, [r3, #0]
 800d31e:	683b      	ldr	r3, [r7, #0]
 800d320:	691b      	ldr	r3, [r3, #16]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d10a      	bne.n	800d33c <USB_ActivateEndpoint+0x5f0>
 800d326:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d328:	881b      	ldrh	r3, [r3, #0]
 800d32a:	b29b      	uxth	r3, r3
 800d32c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d330:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d334:	b29a      	uxth	r2, r3
 800d336:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d338:	801a      	strh	r2, [r3, #0]
 800d33a:	e05d      	b.n	800d3f8 <USB_ActivateEndpoint+0x6ac>
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	691b      	ldr	r3, [r3, #16]
 800d340:	2b3e      	cmp	r3, #62	@ 0x3e
 800d342:	d81c      	bhi.n	800d37e <USB_ActivateEndpoint+0x632>
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	691b      	ldr	r3, [r3, #16]
 800d348:	085b      	lsrs	r3, r3, #1
 800d34a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	691b      	ldr	r3, [r3, #16]
 800d352:	f003 0301 	and.w	r3, r3, #1
 800d356:	2b00      	cmp	r3, #0
 800d358:	d004      	beq.n	800d364 <USB_ActivateEndpoint+0x618>
 800d35a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d35e:	3301      	adds	r3, #1
 800d360:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d364:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d366:	881b      	ldrh	r3, [r3, #0]
 800d368:	b29a      	uxth	r2, r3
 800d36a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d36e:	b29b      	uxth	r3, r3
 800d370:	029b      	lsls	r3, r3, #10
 800d372:	b29b      	uxth	r3, r3
 800d374:	4313      	orrs	r3, r2
 800d376:	b29a      	uxth	r2, r3
 800d378:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d37a:	801a      	strh	r2, [r3, #0]
 800d37c:	e03c      	b.n	800d3f8 <USB_ActivateEndpoint+0x6ac>
 800d37e:	683b      	ldr	r3, [r7, #0]
 800d380:	691b      	ldr	r3, [r3, #16]
 800d382:	095b      	lsrs	r3, r3, #5
 800d384:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d388:	683b      	ldr	r3, [r7, #0]
 800d38a:	691b      	ldr	r3, [r3, #16]
 800d38c:	f003 031f 	and.w	r3, r3, #31
 800d390:	2b00      	cmp	r3, #0
 800d392:	d104      	bne.n	800d39e <USB_ActivateEndpoint+0x652>
 800d394:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d398:	3b01      	subs	r3, #1
 800d39a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d39e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d3a0:	881b      	ldrh	r3, [r3, #0]
 800d3a2:	b29a      	uxth	r2, r3
 800d3a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d3a8:	b29b      	uxth	r3, r3
 800d3aa:	029b      	lsls	r3, r3, #10
 800d3ac:	b29b      	uxth	r3, r3
 800d3ae:	4313      	orrs	r3, r2
 800d3b0:	b29b      	uxth	r3, r3
 800d3b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d3b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d3ba:	b29a      	uxth	r2, r3
 800d3bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d3be:	801a      	strh	r2, [r3, #0]
 800d3c0:	e01a      	b.n	800d3f8 <USB_ActivateEndpoint+0x6ac>
 800d3c2:	683b      	ldr	r3, [r7, #0]
 800d3c4:	785b      	ldrb	r3, [r3, #1]
 800d3c6:	2b01      	cmp	r3, #1
 800d3c8:	d116      	bne.n	800d3f8 <USB_ActivateEndpoint+0x6ac>
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	657b      	str	r3, [r7, #84]	@ 0x54
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d3d4:	b29b      	uxth	r3, r3
 800d3d6:	461a      	mov	r2, r3
 800d3d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3da:	4413      	add	r3, r2
 800d3dc:	657b      	str	r3, [r7, #84]	@ 0x54
 800d3de:	683b      	ldr	r3, [r7, #0]
 800d3e0:	781b      	ldrb	r3, [r3, #0]
 800d3e2:	00da      	lsls	r2, r3, #3
 800d3e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d3e6:	4413      	add	r3, r2
 800d3e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d3ec:	653b      	str	r3, [r7, #80]	@ 0x50
 800d3ee:	683b      	ldr	r3, [r7, #0]
 800d3f0:	691b      	ldr	r3, [r3, #16]
 800d3f2:	b29a      	uxth	r2, r3
 800d3f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3f6:	801a      	strh	r2, [r3, #0]
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	647b      	str	r3, [r7, #68]	@ 0x44
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	785b      	ldrb	r3, [r3, #1]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d16b      	bne.n	800d4dc <USB_ActivateEndpoint+0x790>
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d40e:	b29b      	uxth	r3, r3
 800d410:	461a      	mov	r2, r3
 800d412:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d414:	4413      	add	r3, r2
 800d416:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d418:	683b      	ldr	r3, [r7, #0]
 800d41a:	781b      	ldrb	r3, [r3, #0]
 800d41c:	00da      	lsls	r2, r3, #3
 800d41e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d420:	4413      	add	r3, r2
 800d422:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d426:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d42a:	881b      	ldrh	r3, [r3, #0]
 800d42c:	b29b      	uxth	r3, r3
 800d42e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d432:	b29a      	uxth	r2, r3
 800d434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d436:	801a      	strh	r2, [r3, #0]
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	691b      	ldr	r3, [r3, #16]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d10a      	bne.n	800d456 <USB_ActivateEndpoint+0x70a>
 800d440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d442:	881b      	ldrh	r3, [r3, #0]
 800d444:	b29b      	uxth	r3, r3
 800d446:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d44a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d44e:	b29a      	uxth	r2, r3
 800d450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d452:	801a      	strh	r2, [r3, #0]
 800d454:	e05b      	b.n	800d50e <USB_ActivateEndpoint+0x7c2>
 800d456:	683b      	ldr	r3, [r7, #0]
 800d458:	691b      	ldr	r3, [r3, #16]
 800d45a:	2b3e      	cmp	r3, #62	@ 0x3e
 800d45c:	d81c      	bhi.n	800d498 <USB_ActivateEndpoint+0x74c>
 800d45e:	683b      	ldr	r3, [r7, #0]
 800d460:	691b      	ldr	r3, [r3, #16]
 800d462:	085b      	lsrs	r3, r3, #1
 800d464:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	691b      	ldr	r3, [r3, #16]
 800d46c:	f003 0301 	and.w	r3, r3, #1
 800d470:	2b00      	cmp	r3, #0
 800d472:	d004      	beq.n	800d47e <USB_ActivateEndpoint+0x732>
 800d474:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d478:	3301      	adds	r3, #1
 800d47a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d47e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d480:	881b      	ldrh	r3, [r3, #0]
 800d482:	b29a      	uxth	r2, r3
 800d484:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d488:	b29b      	uxth	r3, r3
 800d48a:	029b      	lsls	r3, r3, #10
 800d48c:	b29b      	uxth	r3, r3
 800d48e:	4313      	orrs	r3, r2
 800d490:	b29a      	uxth	r2, r3
 800d492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d494:	801a      	strh	r2, [r3, #0]
 800d496:	e03a      	b.n	800d50e <USB_ActivateEndpoint+0x7c2>
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	691b      	ldr	r3, [r3, #16]
 800d49c:	095b      	lsrs	r3, r3, #5
 800d49e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	691b      	ldr	r3, [r3, #16]
 800d4a6:	f003 031f 	and.w	r3, r3, #31
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d104      	bne.n	800d4b8 <USB_ActivateEndpoint+0x76c>
 800d4ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d4b2:	3b01      	subs	r3, #1
 800d4b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d4b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4ba:	881b      	ldrh	r3, [r3, #0]
 800d4bc:	b29a      	uxth	r2, r3
 800d4be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d4c2:	b29b      	uxth	r3, r3
 800d4c4:	029b      	lsls	r3, r3, #10
 800d4c6:	b29b      	uxth	r3, r3
 800d4c8:	4313      	orrs	r3, r2
 800d4ca:	b29b      	uxth	r3, r3
 800d4cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d4d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d4d4:	b29a      	uxth	r2, r3
 800d4d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4d8:	801a      	strh	r2, [r3, #0]
 800d4da:	e018      	b.n	800d50e <USB_ActivateEndpoint+0x7c2>
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	785b      	ldrb	r3, [r3, #1]
 800d4e0:	2b01      	cmp	r3, #1
 800d4e2:	d114      	bne.n	800d50e <USB_ActivateEndpoint+0x7c2>
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d4ea:	b29b      	uxth	r3, r3
 800d4ec:	461a      	mov	r2, r3
 800d4ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d4f0:	4413      	add	r3, r2
 800d4f2:	647b      	str	r3, [r7, #68]	@ 0x44
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	781b      	ldrb	r3, [r3, #0]
 800d4f8:	00da      	lsls	r2, r3, #3
 800d4fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d4fc:	4413      	add	r3, r2
 800d4fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d502:	643b      	str	r3, [r7, #64]	@ 0x40
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	691b      	ldr	r3, [r3, #16]
 800d508:	b29a      	uxth	r2, r3
 800d50a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d50c:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d50e:	687a      	ldr	r2, [r7, #4]
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	781b      	ldrb	r3, [r3, #0]
 800d514:	009b      	lsls	r3, r3, #2
 800d516:	4413      	add	r3, r2
 800d518:	881b      	ldrh	r3, [r3, #0]
 800d51a:	b29b      	uxth	r3, r3
 800d51c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d520:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d524:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d526:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d528:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d52c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d52e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d530:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d534:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d536:	687a      	ldr	r2, [r7, #4]
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	781b      	ldrb	r3, [r3, #0]
 800d53c:	009b      	lsls	r3, r3, #2
 800d53e:	441a      	add	r2, r3
 800d540:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d542:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d546:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d54a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d54e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d552:	b29b      	uxth	r3, r3
 800d554:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d556:	687a      	ldr	r2, [r7, #4]
 800d558:	683b      	ldr	r3, [r7, #0]
 800d55a:	781b      	ldrb	r3, [r3, #0]
 800d55c:	009b      	lsls	r3, r3, #2
 800d55e:	4413      	add	r3, r2
 800d560:	881b      	ldrh	r3, [r3, #0]
 800d562:	b29b      	uxth	r3, r3
 800d564:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d568:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d56c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800d56e:	687a      	ldr	r2, [r7, #4]
 800d570:	683b      	ldr	r3, [r7, #0]
 800d572:	781b      	ldrb	r3, [r3, #0]
 800d574:	009b      	lsls	r3, r3, #2
 800d576:	441a      	add	r2, r3
 800d578:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800d57a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d57e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d582:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d586:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d58a:	b29b      	uxth	r3, r3
 800d58c:	8013      	strh	r3, [r2, #0]
 800d58e:	e0bc      	b.n	800d70a <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d590:	687a      	ldr	r2, [r7, #4]
 800d592:	683b      	ldr	r3, [r7, #0]
 800d594:	781b      	ldrb	r3, [r3, #0]
 800d596:	009b      	lsls	r3, r3, #2
 800d598:	4413      	add	r3, r2
 800d59a:	881b      	ldrh	r3, [r3, #0]
 800d59c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800d5a0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d5a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d01d      	beq.n	800d5e8 <USB_ActivateEndpoint+0x89c>
 800d5ac:	687a      	ldr	r2, [r7, #4]
 800d5ae:	683b      	ldr	r3, [r7, #0]
 800d5b0:	781b      	ldrb	r3, [r3, #0]
 800d5b2:	009b      	lsls	r3, r3, #2
 800d5b4:	4413      	add	r3, r2
 800d5b6:	881b      	ldrh	r3, [r3, #0]
 800d5b8:	b29b      	uxth	r3, r3
 800d5ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d5be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d5c2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800d5c6:	687a      	ldr	r2, [r7, #4]
 800d5c8:	683b      	ldr	r3, [r7, #0]
 800d5ca:	781b      	ldrb	r3, [r3, #0]
 800d5cc:	009b      	lsls	r3, r3, #2
 800d5ce:	441a      	add	r2, r3
 800d5d0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d5d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d5e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5e4:	b29b      	uxth	r3, r3
 800d5e6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d5e8:	687a      	ldr	r2, [r7, #4]
 800d5ea:	683b      	ldr	r3, [r7, #0]
 800d5ec:	781b      	ldrb	r3, [r3, #0]
 800d5ee:	009b      	lsls	r3, r3, #2
 800d5f0:	4413      	add	r3, r2
 800d5f2:	881b      	ldrh	r3, [r3, #0]
 800d5f4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800d5f8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800d5fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d600:	2b00      	cmp	r3, #0
 800d602:	d01d      	beq.n	800d640 <USB_ActivateEndpoint+0x8f4>
 800d604:	687a      	ldr	r2, [r7, #4]
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	781b      	ldrb	r3, [r3, #0]
 800d60a:	009b      	lsls	r3, r3, #2
 800d60c:	4413      	add	r3, r2
 800d60e:	881b      	ldrh	r3, [r3, #0]
 800d610:	b29b      	uxth	r3, r3
 800d612:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d616:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d61a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800d61e:	687a      	ldr	r2, [r7, #4]
 800d620:	683b      	ldr	r3, [r7, #0]
 800d622:	781b      	ldrb	r3, [r3, #0]
 800d624:	009b      	lsls	r3, r3, #2
 800d626:	441a      	add	r2, r3
 800d628:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800d62c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d630:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d634:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d638:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d63c:	b29b      	uxth	r3, r3
 800d63e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	78db      	ldrb	r3, [r3, #3]
 800d644:	2b01      	cmp	r3, #1
 800d646:	d024      	beq.n	800d692 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d648:	687a      	ldr	r2, [r7, #4]
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	781b      	ldrb	r3, [r3, #0]
 800d64e:	009b      	lsls	r3, r3, #2
 800d650:	4413      	add	r3, r2
 800d652:	881b      	ldrh	r3, [r3, #0]
 800d654:	b29b      	uxth	r3, r3
 800d656:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d65a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d65e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d662:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d666:	f083 0320 	eor.w	r3, r3, #32
 800d66a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d66e:	687a      	ldr	r2, [r7, #4]
 800d670:	683b      	ldr	r3, [r7, #0]
 800d672:	781b      	ldrb	r3, [r3, #0]
 800d674:	009b      	lsls	r3, r3, #2
 800d676:	441a      	add	r2, r3
 800d678:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d67c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d680:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d684:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d688:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d68c:	b29b      	uxth	r3, r3
 800d68e:	8013      	strh	r3, [r2, #0]
 800d690:	e01d      	b.n	800d6ce <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d692:	687a      	ldr	r2, [r7, #4]
 800d694:	683b      	ldr	r3, [r7, #0]
 800d696:	781b      	ldrb	r3, [r3, #0]
 800d698:	009b      	lsls	r3, r3, #2
 800d69a:	4413      	add	r3, r2
 800d69c:	881b      	ldrh	r3, [r3, #0]
 800d69e:	b29b      	uxth	r3, r3
 800d6a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d6a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d6a8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800d6ac:	687a      	ldr	r2, [r7, #4]
 800d6ae:	683b      	ldr	r3, [r7, #0]
 800d6b0:	781b      	ldrb	r3, [r3, #0]
 800d6b2:	009b      	lsls	r3, r3, #2
 800d6b4:	441a      	add	r2, r3
 800d6b6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800d6ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d6be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d6c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d6c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6ca:	b29b      	uxth	r3, r3
 800d6cc:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d6ce:	687a      	ldr	r2, [r7, #4]
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	781b      	ldrb	r3, [r3, #0]
 800d6d4:	009b      	lsls	r3, r3, #2
 800d6d6:	4413      	add	r3, r2
 800d6d8:	881b      	ldrh	r3, [r3, #0]
 800d6da:	b29b      	uxth	r3, r3
 800d6dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d6e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d6e4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800d6e8:	687a      	ldr	r2, [r7, #4]
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	781b      	ldrb	r3, [r3, #0]
 800d6ee:	009b      	lsls	r3, r3, #2
 800d6f0:	441a      	add	r2, r3
 800d6f2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800d6f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d6fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d6fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d706:	b29b      	uxth	r3, r3
 800d708:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800d70a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800d70e:	4618      	mov	r0, r3
 800d710:	379c      	adds	r7, #156	@ 0x9c
 800d712:	46bd      	mov	sp, r7
 800d714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d718:	4770      	bx	lr
 800d71a:	bf00      	nop

0800d71c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d71c:	b480      	push	{r7}
 800d71e:	b08d      	sub	sp, #52	@ 0x34
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
 800d724:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800d726:	683b      	ldr	r3, [r7, #0]
 800d728:	7b1b      	ldrb	r3, [r3, #12]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	f040 808e 	bne.w	800d84c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	785b      	ldrb	r3, [r3, #1]
 800d734:	2b00      	cmp	r3, #0
 800d736:	d044      	beq.n	800d7c2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d738:	687a      	ldr	r2, [r7, #4]
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	781b      	ldrb	r3, [r3, #0]
 800d73e:	009b      	lsls	r3, r3, #2
 800d740:	4413      	add	r3, r2
 800d742:	881b      	ldrh	r3, [r3, #0]
 800d744:	81bb      	strh	r3, [r7, #12]
 800d746:	89bb      	ldrh	r3, [r7, #12]
 800d748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d01b      	beq.n	800d788 <USB_DeactivateEndpoint+0x6c>
 800d750:	687a      	ldr	r2, [r7, #4]
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	781b      	ldrb	r3, [r3, #0]
 800d756:	009b      	lsls	r3, r3, #2
 800d758:	4413      	add	r3, r2
 800d75a:	881b      	ldrh	r3, [r3, #0]
 800d75c:	b29b      	uxth	r3, r3
 800d75e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d762:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d766:	817b      	strh	r3, [r7, #10]
 800d768:	687a      	ldr	r2, [r7, #4]
 800d76a:	683b      	ldr	r3, [r7, #0]
 800d76c:	781b      	ldrb	r3, [r3, #0]
 800d76e:	009b      	lsls	r3, r3, #2
 800d770:	441a      	add	r2, r3
 800d772:	897b      	ldrh	r3, [r7, #10]
 800d774:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d778:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d77c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d780:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d784:	b29b      	uxth	r3, r3
 800d786:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d788:	687a      	ldr	r2, [r7, #4]
 800d78a:	683b      	ldr	r3, [r7, #0]
 800d78c:	781b      	ldrb	r3, [r3, #0]
 800d78e:	009b      	lsls	r3, r3, #2
 800d790:	4413      	add	r3, r2
 800d792:	881b      	ldrh	r3, [r3, #0]
 800d794:	b29b      	uxth	r3, r3
 800d796:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d79a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d79e:	813b      	strh	r3, [r7, #8]
 800d7a0:	687a      	ldr	r2, [r7, #4]
 800d7a2:	683b      	ldr	r3, [r7, #0]
 800d7a4:	781b      	ldrb	r3, [r3, #0]
 800d7a6:	009b      	lsls	r3, r3, #2
 800d7a8:	441a      	add	r2, r3
 800d7aa:	893b      	ldrh	r3, [r7, #8]
 800d7ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d7b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d7b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d7b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7bc:	b29b      	uxth	r3, r3
 800d7be:	8013      	strh	r3, [r2, #0]
 800d7c0:	e192      	b.n	800dae8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d7c2:	687a      	ldr	r2, [r7, #4]
 800d7c4:	683b      	ldr	r3, [r7, #0]
 800d7c6:	781b      	ldrb	r3, [r3, #0]
 800d7c8:	009b      	lsls	r3, r3, #2
 800d7ca:	4413      	add	r3, r2
 800d7cc:	881b      	ldrh	r3, [r3, #0]
 800d7ce:	827b      	strh	r3, [r7, #18]
 800d7d0:	8a7b      	ldrh	r3, [r7, #18]
 800d7d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d01b      	beq.n	800d812 <USB_DeactivateEndpoint+0xf6>
 800d7da:	687a      	ldr	r2, [r7, #4]
 800d7dc:	683b      	ldr	r3, [r7, #0]
 800d7de:	781b      	ldrb	r3, [r3, #0]
 800d7e0:	009b      	lsls	r3, r3, #2
 800d7e2:	4413      	add	r3, r2
 800d7e4:	881b      	ldrh	r3, [r3, #0]
 800d7e6:	b29b      	uxth	r3, r3
 800d7e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d7ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d7f0:	823b      	strh	r3, [r7, #16]
 800d7f2:	687a      	ldr	r2, [r7, #4]
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	781b      	ldrb	r3, [r3, #0]
 800d7f8:	009b      	lsls	r3, r3, #2
 800d7fa:	441a      	add	r2, r3
 800d7fc:	8a3b      	ldrh	r3, [r7, #16]
 800d7fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d802:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d806:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d80a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d80e:	b29b      	uxth	r3, r3
 800d810:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d812:	687a      	ldr	r2, [r7, #4]
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	781b      	ldrb	r3, [r3, #0]
 800d818:	009b      	lsls	r3, r3, #2
 800d81a:	4413      	add	r3, r2
 800d81c:	881b      	ldrh	r3, [r3, #0]
 800d81e:	b29b      	uxth	r3, r3
 800d820:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d824:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d828:	81fb      	strh	r3, [r7, #14]
 800d82a:	687a      	ldr	r2, [r7, #4]
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	781b      	ldrb	r3, [r3, #0]
 800d830:	009b      	lsls	r3, r3, #2
 800d832:	441a      	add	r2, r3
 800d834:	89fb      	ldrh	r3, [r7, #14]
 800d836:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d83a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d83e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d842:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d846:	b29b      	uxth	r3, r3
 800d848:	8013      	strh	r3, [r2, #0]
 800d84a:	e14d      	b.n	800dae8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	785b      	ldrb	r3, [r3, #1]
 800d850:	2b00      	cmp	r3, #0
 800d852:	f040 80a5 	bne.w	800d9a0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d856:	687a      	ldr	r2, [r7, #4]
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	781b      	ldrb	r3, [r3, #0]
 800d85c:	009b      	lsls	r3, r3, #2
 800d85e:	4413      	add	r3, r2
 800d860:	881b      	ldrh	r3, [r3, #0]
 800d862:	843b      	strh	r3, [r7, #32]
 800d864:	8c3b      	ldrh	r3, [r7, #32]
 800d866:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d01b      	beq.n	800d8a6 <USB_DeactivateEndpoint+0x18a>
 800d86e:	687a      	ldr	r2, [r7, #4]
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	781b      	ldrb	r3, [r3, #0]
 800d874:	009b      	lsls	r3, r3, #2
 800d876:	4413      	add	r3, r2
 800d878:	881b      	ldrh	r3, [r3, #0]
 800d87a:	b29b      	uxth	r3, r3
 800d87c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d880:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d884:	83fb      	strh	r3, [r7, #30]
 800d886:	687a      	ldr	r2, [r7, #4]
 800d888:	683b      	ldr	r3, [r7, #0]
 800d88a:	781b      	ldrb	r3, [r3, #0]
 800d88c:	009b      	lsls	r3, r3, #2
 800d88e:	441a      	add	r2, r3
 800d890:	8bfb      	ldrh	r3, [r7, #30]
 800d892:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d896:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d89a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d89e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d8a2:	b29b      	uxth	r3, r3
 800d8a4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d8a6:	687a      	ldr	r2, [r7, #4]
 800d8a8:	683b      	ldr	r3, [r7, #0]
 800d8aa:	781b      	ldrb	r3, [r3, #0]
 800d8ac:	009b      	lsls	r3, r3, #2
 800d8ae:	4413      	add	r3, r2
 800d8b0:	881b      	ldrh	r3, [r3, #0]
 800d8b2:	83bb      	strh	r3, [r7, #28]
 800d8b4:	8bbb      	ldrh	r3, [r7, #28]
 800d8b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d01b      	beq.n	800d8f6 <USB_DeactivateEndpoint+0x1da>
 800d8be:	687a      	ldr	r2, [r7, #4]
 800d8c0:	683b      	ldr	r3, [r7, #0]
 800d8c2:	781b      	ldrb	r3, [r3, #0]
 800d8c4:	009b      	lsls	r3, r3, #2
 800d8c6:	4413      	add	r3, r2
 800d8c8:	881b      	ldrh	r3, [r3, #0]
 800d8ca:	b29b      	uxth	r3, r3
 800d8cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d8d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d8d4:	837b      	strh	r3, [r7, #26]
 800d8d6:	687a      	ldr	r2, [r7, #4]
 800d8d8:	683b      	ldr	r3, [r7, #0]
 800d8da:	781b      	ldrb	r3, [r3, #0]
 800d8dc:	009b      	lsls	r3, r3, #2
 800d8de:	441a      	add	r2, r3
 800d8e0:	8b7b      	ldrh	r3, [r7, #26]
 800d8e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d8e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d8ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d8ee:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d8f2:	b29b      	uxth	r3, r3
 800d8f4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800d8f6:	687a      	ldr	r2, [r7, #4]
 800d8f8:	683b      	ldr	r3, [r7, #0]
 800d8fa:	781b      	ldrb	r3, [r3, #0]
 800d8fc:	009b      	lsls	r3, r3, #2
 800d8fe:	4413      	add	r3, r2
 800d900:	881b      	ldrh	r3, [r3, #0]
 800d902:	b29b      	uxth	r3, r3
 800d904:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d908:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d90c:	833b      	strh	r3, [r7, #24]
 800d90e:	687a      	ldr	r2, [r7, #4]
 800d910:	683b      	ldr	r3, [r7, #0]
 800d912:	781b      	ldrb	r3, [r3, #0]
 800d914:	009b      	lsls	r3, r3, #2
 800d916:	441a      	add	r2, r3
 800d918:	8b3b      	ldrh	r3, [r7, #24]
 800d91a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d91e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d922:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d926:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d92a:	b29b      	uxth	r3, r3
 800d92c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	781b      	ldrb	r3, [r3, #0]
 800d934:	009b      	lsls	r3, r3, #2
 800d936:	4413      	add	r3, r2
 800d938:	881b      	ldrh	r3, [r3, #0]
 800d93a:	b29b      	uxth	r3, r3
 800d93c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d940:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d944:	82fb      	strh	r3, [r7, #22]
 800d946:	687a      	ldr	r2, [r7, #4]
 800d948:	683b      	ldr	r3, [r7, #0]
 800d94a:	781b      	ldrb	r3, [r3, #0]
 800d94c:	009b      	lsls	r3, r3, #2
 800d94e:	441a      	add	r2, r3
 800d950:	8afb      	ldrh	r3, [r7, #22]
 800d952:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d956:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d95a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d95e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d962:	b29b      	uxth	r3, r3
 800d964:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d966:	687a      	ldr	r2, [r7, #4]
 800d968:	683b      	ldr	r3, [r7, #0]
 800d96a:	781b      	ldrb	r3, [r3, #0]
 800d96c:	009b      	lsls	r3, r3, #2
 800d96e:	4413      	add	r3, r2
 800d970:	881b      	ldrh	r3, [r3, #0]
 800d972:	b29b      	uxth	r3, r3
 800d974:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d978:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d97c:	82bb      	strh	r3, [r7, #20]
 800d97e:	687a      	ldr	r2, [r7, #4]
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	781b      	ldrb	r3, [r3, #0]
 800d984:	009b      	lsls	r3, r3, #2
 800d986:	441a      	add	r2, r3
 800d988:	8abb      	ldrh	r3, [r7, #20]
 800d98a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d98e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d992:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d99a:	b29b      	uxth	r3, r3
 800d99c:	8013      	strh	r3, [r2, #0]
 800d99e:	e0a3      	b.n	800dae8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d9a0:	687a      	ldr	r2, [r7, #4]
 800d9a2:	683b      	ldr	r3, [r7, #0]
 800d9a4:	781b      	ldrb	r3, [r3, #0]
 800d9a6:	009b      	lsls	r3, r3, #2
 800d9a8:	4413      	add	r3, r2
 800d9aa:	881b      	ldrh	r3, [r3, #0]
 800d9ac:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d9ae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d9b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d01b      	beq.n	800d9f0 <USB_DeactivateEndpoint+0x2d4>
 800d9b8:	687a      	ldr	r2, [r7, #4]
 800d9ba:	683b      	ldr	r3, [r7, #0]
 800d9bc:	781b      	ldrb	r3, [r3, #0]
 800d9be:	009b      	lsls	r3, r3, #2
 800d9c0:	4413      	add	r3, r2
 800d9c2:	881b      	ldrh	r3, [r3, #0]
 800d9c4:	b29b      	uxth	r3, r3
 800d9c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d9ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d9ce:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800d9d0:	687a      	ldr	r2, [r7, #4]
 800d9d2:	683b      	ldr	r3, [r7, #0]
 800d9d4:	781b      	ldrb	r3, [r3, #0]
 800d9d6:	009b      	lsls	r3, r3, #2
 800d9d8:	441a      	add	r2, r3
 800d9da:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800d9dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d9e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d9e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d9e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9ec:	b29b      	uxth	r3, r3
 800d9ee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d9f0:	687a      	ldr	r2, [r7, #4]
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	781b      	ldrb	r3, [r3, #0]
 800d9f6:	009b      	lsls	r3, r3, #2
 800d9f8:	4413      	add	r3, r2
 800d9fa:	881b      	ldrh	r3, [r3, #0]
 800d9fc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800d9fe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800da00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da04:	2b00      	cmp	r3, #0
 800da06:	d01b      	beq.n	800da40 <USB_DeactivateEndpoint+0x324>
 800da08:	687a      	ldr	r2, [r7, #4]
 800da0a:	683b      	ldr	r3, [r7, #0]
 800da0c:	781b      	ldrb	r3, [r3, #0]
 800da0e:	009b      	lsls	r3, r3, #2
 800da10:	4413      	add	r3, r2
 800da12:	881b      	ldrh	r3, [r3, #0]
 800da14:	b29b      	uxth	r3, r3
 800da16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800da1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da1e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800da20:	687a      	ldr	r2, [r7, #4]
 800da22:	683b      	ldr	r3, [r7, #0]
 800da24:	781b      	ldrb	r3, [r3, #0]
 800da26:	009b      	lsls	r3, r3, #2
 800da28:	441a      	add	r2, r3
 800da2a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800da2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800da30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800da34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800da38:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800da3c:	b29b      	uxth	r3, r3
 800da3e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800da40:	687a      	ldr	r2, [r7, #4]
 800da42:	683b      	ldr	r3, [r7, #0]
 800da44:	781b      	ldrb	r3, [r3, #0]
 800da46:	009b      	lsls	r3, r3, #2
 800da48:	4413      	add	r3, r2
 800da4a:	881b      	ldrh	r3, [r3, #0]
 800da4c:	b29b      	uxth	r3, r3
 800da4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800da52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da56:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800da58:	687a      	ldr	r2, [r7, #4]
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	781b      	ldrb	r3, [r3, #0]
 800da5e:	009b      	lsls	r3, r3, #2
 800da60:	441a      	add	r2, r3
 800da62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800da64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800da68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800da6c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800da70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da74:	b29b      	uxth	r3, r3
 800da76:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800da78:	687a      	ldr	r2, [r7, #4]
 800da7a:	683b      	ldr	r3, [r7, #0]
 800da7c:	781b      	ldrb	r3, [r3, #0]
 800da7e:	009b      	lsls	r3, r3, #2
 800da80:	4413      	add	r3, r2
 800da82:	881b      	ldrh	r3, [r3, #0]
 800da84:	b29b      	uxth	r3, r3
 800da86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800da8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800da8e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800da90:	687a      	ldr	r2, [r7, #4]
 800da92:	683b      	ldr	r3, [r7, #0]
 800da94:	781b      	ldrb	r3, [r3, #0]
 800da96:	009b      	lsls	r3, r3, #2
 800da98:	441a      	add	r2, r3
 800da9a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800da9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800daa0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800daa4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800daa8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800daac:	b29b      	uxth	r3, r3
 800daae:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dab0:	687a      	ldr	r2, [r7, #4]
 800dab2:	683b      	ldr	r3, [r7, #0]
 800dab4:	781b      	ldrb	r3, [r3, #0]
 800dab6:	009b      	lsls	r3, r3, #2
 800dab8:	4413      	add	r3, r2
 800daba:	881b      	ldrh	r3, [r3, #0]
 800dabc:	b29b      	uxth	r3, r3
 800dabe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dac2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dac6:	847b      	strh	r3, [r7, #34]	@ 0x22
 800dac8:	687a      	ldr	r2, [r7, #4]
 800daca:	683b      	ldr	r3, [r7, #0]
 800dacc:	781b      	ldrb	r3, [r3, #0]
 800dace:	009b      	lsls	r3, r3, #2
 800dad0:	441a      	add	r2, r3
 800dad2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dad4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dad8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dadc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dae0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dae4:	b29b      	uxth	r3, r3
 800dae6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800dae8:	2300      	movs	r3, #0
}
 800daea:	4618      	mov	r0, r3
 800daec:	3734      	adds	r7, #52	@ 0x34
 800daee:	46bd      	mov	sp, r7
 800daf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf4:	4770      	bx	lr

0800daf6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800daf6:	b580      	push	{r7, lr}
 800daf8:	b0ac      	sub	sp, #176	@ 0xb0
 800dafa:	af00      	add	r7, sp, #0
 800dafc:	6078      	str	r0, [r7, #4]
 800dafe:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	785b      	ldrb	r3, [r3, #1]
 800db04:	2b01      	cmp	r3, #1
 800db06:	f040 84ca 	bne.w	800e49e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	699a      	ldr	r2, [r3, #24]
 800db0e:	683b      	ldr	r3, [r7, #0]
 800db10:	691b      	ldr	r3, [r3, #16]
 800db12:	429a      	cmp	r2, r3
 800db14:	d904      	bls.n	800db20 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800db16:	683b      	ldr	r3, [r7, #0]
 800db18:	691b      	ldr	r3, [r3, #16]
 800db1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800db1e:	e003      	b.n	800db28 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800db20:	683b      	ldr	r3, [r7, #0]
 800db22:	699b      	ldr	r3, [r3, #24]
 800db24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800db28:	683b      	ldr	r3, [r7, #0]
 800db2a:	7b1b      	ldrb	r3, [r3, #12]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d122      	bne.n	800db76 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800db30:	683b      	ldr	r3, [r7, #0]
 800db32:	6959      	ldr	r1, [r3, #20]
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	88da      	ldrh	r2, [r3, #6]
 800db38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db3c:	b29b      	uxth	r3, r3
 800db3e:	6878      	ldr	r0, [r7, #4]
 800db40:	f000 febd 	bl	800e8be <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	613b      	str	r3, [r7, #16]
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db4e:	b29b      	uxth	r3, r3
 800db50:	461a      	mov	r2, r3
 800db52:	693b      	ldr	r3, [r7, #16]
 800db54:	4413      	add	r3, r2
 800db56:	613b      	str	r3, [r7, #16]
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	781b      	ldrb	r3, [r3, #0]
 800db5c:	00da      	lsls	r2, r3, #3
 800db5e:	693b      	ldr	r3, [r7, #16]
 800db60:	4413      	add	r3, r2
 800db62:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800db66:	60fb      	str	r3, [r7, #12]
 800db68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db6c:	b29a      	uxth	r2, r3
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	801a      	strh	r2, [r3, #0]
 800db72:	f000 bc6f 	b.w	800e454 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800db76:	683b      	ldr	r3, [r7, #0]
 800db78:	78db      	ldrb	r3, [r3, #3]
 800db7a:	2b02      	cmp	r3, #2
 800db7c:	f040 831e 	bne.w	800e1bc <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800db80:	683b      	ldr	r3, [r7, #0]
 800db82:	6a1a      	ldr	r2, [r3, #32]
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	691b      	ldr	r3, [r3, #16]
 800db88:	429a      	cmp	r2, r3
 800db8a:	f240 82cf 	bls.w	800e12c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800db8e:	687a      	ldr	r2, [r7, #4]
 800db90:	683b      	ldr	r3, [r7, #0]
 800db92:	781b      	ldrb	r3, [r3, #0]
 800db94:	009b      	lsls	r3, r3, #2
 800db96:	4413      	add	r3, r2
 800db98:	881b      	ldrh	r3, [r3, #0]
 800db9a:	b29b      	uxth	r3, r3
 800db9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dba0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dba4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800dba8:	687a      	ldr	r2, [r7, #4]
 800dbaa:	683b      	ldr	r3, [r7, #0]
 800dbac:	781b      	ldrb	r3, [r3, #0]
 800dbae:	009b      	lsls	r3, r3, #2
 800dbb0:	441a      	add	r2, r3
 800dbb2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800dbb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbbe:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800dbc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbc6:	b29b      	uxth	r3, r3
 800dbc8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800dbca:	683b      	ldr	r3, [r7, #0]
 800dbcc:	6a1a      	ldr	r2, [r3, #32]
 800dbce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dbd2:	1ad2      	subs	r2, r2, r3
 800dbd4:	683b      	ldr	r3, [r7, #0]
 800dbd6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dbd8:	687a      	ldr	r2, [r7, #4]
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	781b      	ldrb	r3, [r3, #0]
 800dbde:	009b      	lsls	r3, r3, #2
 800dbe0:	4413      	add	r3, r2
 800dbe2:	881b      	ldrh	r3, [r3, #0]
 800dbe4:	b29b      	uxth	r3, r3
 800dbe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	f000 814f 	beq.w	800de8e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	633b      	str	r3, [r7, #48]	@ 0x30
 800dbf4:	683b      	ldr	r3, [r7, #0]
 800dbf6:	785b      	ldrb	r3, [r3, #1]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d16b      	bne.n	800dcd4 <USB_EPStartXfer+0x1de>
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dc06:	b29b      	uxth	r3, r3
 800dc08:	461a      	mov	r2, r3
 800dc0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc0c:	4413      	add	r3, r2
 800dc0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	781b      	ldrb	r3, [r3, #0]
 800dc14:	00da      	lsls	r2, r3, #3
 800dc16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc18:	4413      	add	r3, r2
 800dc1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dc1e:	627b      	str	r3, [r7, #36]	@ 0x24
 800dc20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc22:	881b      	ldrh	r3, [r3, #0]
 800dc24:	b29b      	uxth	r3, r3
 800dc26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dc2a:	b29a      	uxth	r2, r3
 800dc2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc2e:	801a      	strh	r2, [r3, #0]
 800dc30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d10a      	bne.n	800dc4e <USB_EPStartXfer+0x158>
 800dc38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc3a:	881b      	ldrh	r3, [r3, #0]
 800dc3c:	b29b      	uxth	r3, r3
 800dc3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dc42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dc46:	b29a      	uxth	r2, r3
 800dc48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc4a:	801a      	strh	r2, [r3, #0]
 800dc4c:	e05b      	b.n	800dd06 <USB_EPStartXfer+0x210>
 800dc4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc52:	2b3e      	cmp	r3, #62	@ 0x3e
 800dc54:	d81c      	bhi.n	800dc90 <USB_EPStartXfer+0x19a>
 800dc56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc5a:	085b      	lsrs	r3, r3, #1
 800dc5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800dc60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc64:	f003 0301 	and.w	r3, r3, #1
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d004      	beq.n	800dc76 <USB_EPStartXfer+0x180>
 800dc6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dc70:	3301      	adds	r3, #1
 800dc72:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800dc76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc78:	881b      	ldrh	r3, [r3, #0]
 800dc7a:	b29a      	uxth	r2, r3
 800dc7c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dc80:	b29b      	uxth	r3, r3
 800dc82:	029b      	lsls	r3, r3, #10
 800dc84:	b29b      	uxth	r3, r3
 800dc86:	4313      	orrs	r3, r2
 800dc88:	b29a      	uxth	r2, r3
 800dc8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc8c:	801a      	strh	r2, [r3, #0]
 800dc8e:	e03a      	b.n	800dd06 <USB_EPStartXfer+0x210>
 800dc90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc94:	095b      	lsrs	r3, r3, #5
 800dc96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800dc9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc9e:	f003 031f 	and.w	r3, r3, #31
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d104      	bne.n	800dcb0 <USB_EPStartXfer+0x1ba>
 800dca6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dcaa:	3b01      	subs	r3, #1
 800dcac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800dcb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcb2:	881b      	ldrh	r3, [r3, #0]
 800dcb4:	b29a      	uxth	r2, r3
 800dcb6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dcba:	b29b      	uxth	r3, r3
 800dcbc:	029b      	lsls	r3, r3, #10
 800dcbe:	b29b      	uxth	r3, r3
 800dcc0:	4313      	orrs	r3, r2
 800dcc2:	b29b      	uxth	r3, r3
 800dcc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dcc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dccc:	b29a      	uxth	r2, r3
 800dcce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcd0:	801a      	strh	r2, [r3, #0]
 800dcd2:	e018      	b.n	800dd06 <USB_EPStartXfer+0x210>
 800dcd4:	683b      	ldr	r3, [r7, #0]
 800dcd6:	785b      	ldrb	r3, [r3, #1]
 800dcd8:	2b01      	cmp	r3, #1
 800dcda:	d114      	bne.n	800dd06 <USB_EPStartXfer+0x210>
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dce2:	b29b      	uxth	r3, r3
 800dce4:	461a      	mov	r2, r3
 800dce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dce8:	4413      	add	r3, r2
 800dcea:	633b      	str	r3, [r7, #48]	@ 0x30
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	781b      	ldrb	r3, [r3, #0]
 800dcf0:	00da      	lsls	r2, r3, #3
 800dcf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcf4:	4413      	add	r3, r2
 800dcf6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dcfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dcfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd00:	b29a      	uxth	r2, r3
 800dd02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd04:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800dd06:	683b      	ldr	r3, [r7, #0]
 800dd08:	895b      	ldrh	r3, [r3, #10]
 800dd0a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dd0e:	683b      	ldr	r3, [r7, #0]
 800dd10:	6959      	ldr	r1, [r3, #20]
 800dd12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd16:	b29b      	uxth	r3, r3
 800dd18:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dd1c:	6878      	ldr	r0, [r7, #4]
 800dd1e:	f000 fdce 	bl	800e8be <USB_WritePMA>
            ep->xfer_buff += len;
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	695a      	ldr	r2, [r3, #20]
 800dd26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd2a:	441a      	add	r2, r3
 800dd2c:	683b      	ldr	r3, [r7, #0]
 800dd2e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800dd30:	683b      	ldr	r3, [r7, #0]
 800dd32:	6a1a      	ldr	r2, [r3, #32]
 800dd34:	683b      	ldr	r3, [r7, #0]
 800dd36:	691b      	ldr	r3, [r3, #16]
 800dd38:	429a      	cmp	r2, r3
 800dd3a:	d907      	bls.n	800dd4c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	6a1a      	ldr	r2, [r3, #32]
 800dd40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd44:	1ad2      	subs	r2, r2, r3
 800dd46:	683b      	ldr	r3, [r7, #0]
 800dd48:	621a      	str	r2, [r3, #32]
 800dd4a:	e006      	b.n	800dd5a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800dd4c:	683b      	ldr	r3, [r7, #0]
 800dd4e:	6a1b      	ldr	r3, [r3, #32]
 800dd50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800dd54:	683b      	ldr	r3, [r7, #0]
 800dd56:	2200      	movs	r2, #0
 800dd58:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800dd5a:	683b      	ldr	r3, [r7, #0]
 800dd5c:	785b      	ldrb	r3, [r3, #1]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d16b      	bne.n	800de3a <USB_EPStartXfer+0x344>
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	61bb      	str	r3, [r7, #24]
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd6c:	b29b      	uxth	r3, r3
 800dd6e:	461a      	mov	r2, r3
 800dd70:	69bb      	ldr	r3, [r7, #24]
 800dd72:	4413      	add	r3, r2
 800dd74:	61bb      	str	r3, [r7, #24]
 800dd76:	683b      	ldr	r3, [r7, #0]
 800dd78:	781b      	ldrb	r3, [r3, #0]
 800dd7a:	00da      	lsls	r2, r3, #3
 800dd7c:	69bb      	ldr	r3, [r7, #24]
 800dd7e:	4413      	add	r3, r2
 800dd80:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dd84:	617b      	str	r3, [r7, #20]
 800dd86:	697b      	ldr	r3, [r7, #20]
 800dd88:	881b      	ldrh	r3, [r3, #0]
 800dd8a:	b29b      	uxth	r3, r3
 800dd8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd90:	b29a      	uxth	r2, r3
 800dd92:	697b      	ldr	r3, [r7, #20]
 800dd94:	801a      	strh	r2, [r3, #0]
 800dd96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d10a      	bne.n	800ddb4 <USB_EPStartXfer+0x2be>
 800dd9e:	697b      	ldr	r3, [r7, #20]
 800dda0:	881b      	ldrh	r3, [r3, #0]
 800dda2:	b29b      	uxth	r3, r3
 800dda4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dda8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ddac:	b29a      	uxth	r2, r3
 800ddae:	697b      	ldr	r3, [r7, #20]
 800ddb0:	801a      	strh	r2, [r3, #0]
 800ddb2:	e05d      	b.n	800de70 <USB_EPStartXfer+0x37a>
 800ddb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddb8:	2b3e      	cmp	r3, #62	@ 0x3e
 800ddba:	d81c      	bhi.n	800ddf6 <USB_EPStartXfer+0x300>
 800ddbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddc0:	085b      	lsrs	r3, r3, #1
 800ddc2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ddc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddca:	f003 0301 	and.w	r3, r3, #1
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d004      	beq.n	800dddc <USB_EPStartXfer+0x2e6>
 800ddd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ddd6:	3301      	adds	r3, #1
 800ddd8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800dddc:	697b      	ldr	r3, [r7, #20]
 800ddde:	881b      	ldrh	r3, [r3, #0]
 800dde0:	b29a      	uxth	r2, r3
 800dde2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800dde6:	b29b      	uxth	r3, r3
 800dde8:	029b      	lsls	r3, r3, #10
 800ddea:	b29b      	uxth	r3, r3
 800ddec:	4313      	orrs	r3, r2
 800ddee:	b29a      	uxth	r2, r3
 800ddf0:	697b      	ldr	r3, [r7, #20]
 800ddf2:	801a      	strh	r2, [r3, #0]
 800ddf4:	e03c      	b.n	800de70 <USB_EPStartXfer+0x37a>
 800ddf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ddfa:	095b      	lsrs	r3, r3, #5
 800ddfc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800de00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de04:	f003 031f 	and.w	r3, r3, #31
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d104      	bne.n	800de16 <USB_EPStartXfer+0x320>
 800de0c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800de10:	3b01      	subs	r3, #1
 800de12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800de16:	697b      	ldr	r3, [r7, #20]
 800de18:	881b      	ldrh	r3, [r3, #0]
 800de1a:	b29a      	uxth	r2, r3
 800de1c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800de20:	b29b      	uxth	r3, r3
 800de22:	029b      	lsls	r3, r3, #10
 800de24:	b29b      	uxth	r3, r3
 800de26:	4313      	orrs	r3, r2
 800de28:	b29b      	uxth	r3, r3
 800de2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de32:	b29a      	uxth	r2, r3
 800de34:	697b      	ldr	r3, [r7, #20]
 800de36:	801a      	strh	r2, [r3, #0]
 800de38:	e01a      	b.n	800de70 <USB_EPStartXfer+0x37a>
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	785b      	ldrb	r3, [r3, #1]
 800de3e:	2b01      	cmp	r3, #1
 800de40:	d116      	bne.n	800de70 <USB_EPStartXfer+0x37a>
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	623b      	str	r3, [r7, #32]
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de4c:	b29b      	uxth	r3, r3
 800de4e:	461a      	mov	r2, r3
 800de50:	6a3b      	ldr	r3, [r7, #32]
 800de52:	4413      	add	r3, r2
 800de54:	623b      	str	r3, [r7, #32]
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	781b      	ldrb	r3, [r3, #0]
 800de5a:	00da      	lsls	r2, r3, #3
 800de5c:	6a3b      	ldr	r3, [r7, #32]
 800de5e:	4413      	add	r3, r2
 800de60:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800de64:	61fb      	str	r3, [r7, #28]
 800de66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de6a:	b29a      	uxth	r2, r3
 800de6c:	69fb      	ldr	r3, [r7, #28]
 800de6e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800de70:	683b      	ldr	r3, [r7, #0]
 800de72:	891b      	ldrh	r3, [r3, #8]
 800de74:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800de78:	683b      	ldr	r3, [r7, #0]
 800de7a:	6959      	ldr	r1, [r3, #20]
 800de7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de80:	b29b      	uxth	r3, r3
 800de82:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800de86:	6878      	ldr	r0, [r7, #4]
 800de88:	f000 fd19 	bl	800e8be <USB_WritePMA>
 800de8c:	e2e2      	b.n	800e454 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800de8e:	683b      	ldr	r3, [r7, #0]
 800de90:	785b      	ldrb	r3, [r3, #1]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d16b      	bne.n	800df6e <USB_EPStartXfer+0x478>
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	64bb      	str	r3, [r7, #72]	@ 0x48
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dea0:	b29b      	uxth	r3, r3
 800dea2:	461a      	mov	r2, r3
 800dea4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dea6:	4413      	add	r3, r2
 800dea8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800deaa:	683b      	ldr	r3, [r7, #0]
 800deac:	781b      	ldrb	r3, [r3, #0]
 800deae:	00da      	lsls	r2, r3, #3
 800deb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800deb2:	4413      	add	r3, r2
 800deb4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800deb8:	647b      	str	r3, [r7, #68]	@ 0x44
 800deba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800debc:	881b      	ldrh	r3, [r3, #0]
 800debe:	b29b      	uxth	r3, r3
 800dec0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dec4:	b29a      	uxth	r2, r3
 800dec6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dec8:	801a      	strh	r2, [r3, #0]
 800deca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d10a      	bne.n	800dee8 <USB_EPStartXfer+0x3f2>
 800ded2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ded4:	881b      	ldrh	r3, [r3, #0]
 800ded6:	b29b      	uxth	r3, r3
 800ded8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dedc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dee0:	b29a      	uxth	r2, r3
 800dee2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dee4:	801a      	strh	r2, [r3, #0]
 800dee6:	e05d      	b.n	800dfa4 <USB_EPStartXfer+0x4ae>
 800dee8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800deec:	2b3e      	cmp	r3, #62	@ 0x3e
 800deee:	d81c      	bhi.n	800df2a <USB_EPStartXfer+0x434>
 800def0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800def4:	085b      	lsrs	r3, r3, #1
 800def6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800defa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800defe:	f003 0301 	and.w	r3, r3, #1
 800df02:	2b00      	cmp	r3, #0
 800df04:	d004      	beq.n	800df10 <USB_EPStartXfer+0x41a>
 800df06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800df0a:	3301      	adds	r3, #1
 800df0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800df10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800df12:	881b      	ldrh	r3, [r3, #0]
 800df14:	b29a      	uxth	r2, r3
 800df16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800df1a:	b29b      	uxth	r3, r3
 800df1c:	029b      	lsls	r3, r3, #10
 800df1e:	b29b      	uxth	r3, r3
 800df20:	4313      	orrs	r3, r2
 800df22:	b29a      	uxth	r2, r3
 800df24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800df26:	801a      	strh	r2, [r3, #0]
 800df28:	e03c      	b.n	800dfa4 <USB_EPStartXfer+0x4ae>
 800df2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df2e:	095b      	lsrs	r3, r3, #5
 800df30:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800df34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df38:	f003 031f 	and.w	r3, r3, #31
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d104      	bne.n	800df4a <USB_EPStartXfer+0x454>
 800df40:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800df44:	3b01      	subs	r3, #1
 800df46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800df4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800df4c:	881b      	ldrh	r3, [r3, #0]
 800df4e:	b29a      	uxth	r2, r3
 800df50:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800df54:	b29b      	uxth	r3, r3
 800df56:	029b      	lsls	r3, r3, #10
 800df58:	b29b      	uxth	r3, r3
 800df5a:	4313      	orrs	r3, r2
 800df5c:	b29b      	uxth	r3, r3
 800df5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800df62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800df66:	b29a      	uxth	r2, r3
 800df68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800df6a:	801a      	strh	r2, [r3, #0]
 800df6c:	e01a      	b.n	800dfa4 <USB_EPStartXfer+0x4ae>
 800df6e:	683b      	ldr	r3, [r7, #0]
 800df70:	785b      	ldrb	r3, [r3, #1]
 800df72:	2b01      	cmp	r3, #1
 800df74:	d116      	bne.n	800dfa4 <USB_EPStartXfer+0x4ae>
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	653b      	str	r3, [r7, #80]	@ 0x50
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800df80:	b29b      	uxth	r3, r3
 800df82:	461a      	mov	r2, r3
 800df84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800df86:	4413      	add	r3, r2
 800df88:	653b      	str	r3, [r7, #80]	@ 0x50
 800df8a:	683b      	ldr	r3, [r7, #0]
 800df8c:	781b      	ldrb	r3, [r3, #0]
 800df8e:	00da      	lsls	r2, r3, #3
 800df90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800df92:	4413      	add	r3, r2
 800df94:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800df98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800df9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df9e:	b29a      	uxth	r2, r3
 800dfa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfa2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	891b      	ldrh	r3, [r3, #8]
 800dfa8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dfac:	683b      	ldr	r3, [r7, #0]
 800dfae:	6959      	ldr	r1, [r3, #20]
 800dfb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfb4:	b29b      	uxth	r3, r3
 800dfb6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dfba:	6878      	ldr	r0, [r7, #4]
 800dfbc:	f000 fc7f 	bl	800e8be <USB_WritePMA>
            ep->xfer_buff += len;
 800dfc0:	683b      	ldr	r3, [r7, #0]
 800dfc2:	695a      	ldr	r2, [r3, #20]
 800dfc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfc8:	441a      	add	r2, r3
 800dfca:	683b      	ldr	r3, [r7, #0]
 800dfcc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800dfce:	683b      	ldr	r3, [r7, #0]
 800dfd0:	6a1a      	ldr	r2, [r3, #32]
 800dfd2:	683b      	ldr	r3, [r7, #0]
 800dfd4:	691b      	ldr	r3, [r3, #16]
 800dfd6:	429a      	cmp	r2, r3
 800dfd8:	d907      	bls.n	800dfea <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800dfda:	683b      	ldr	r3, [r7, #0]
 800dfdc:	6a1a      	ldr	r2, [r3, #32]
 800dfde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfe2:	1ad2      	subs	r2, r2, r3
 800dfe4:	683b      	ldr	r3, [r7, #0]
 800dfe6:	621a      	str	r2, [r3, #32]
 800dfe8:	e006      	b.n	800dff8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	6a1b      	ldr	r3, [r3, #32]
 800dfee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800dff2:	683b      	ldr	r3, [r7, #0]
 800dff4:	2200      	movs	r2, #0
 800dff6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	643b      	str	r3, [r7, #64]	@ 0x40
 800dffc:	683b      	ldr	r3, [r7, #0]
 800dffe:	785b      	ldrb	r3, [r3, #1]
 800e000:	2b00      	cmp	r3, #0
 800e002:	d16b      	bne.n	800e0dc <USB_EPStartXfer+0x5e6>
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e00e:	b29b      	uxth	r3, r3
 800e010:	461a      	mov	r2, r3
 800e012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e014:	4413      	add	r3, r2
 800e016:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	781b      	ldrb	r3, [r3, #0]
 800e01c:	00da      	lsls	r2, r3, #3
 800e01e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e020:	4413      	add	r3, r2
 800e022:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e026:	637b      	str	r3, [r7, #52]	@ 0x34
 800e028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e02a:	881b      	ldrh	r3, [r3, #0]
 800e02c:	b29b      	uxth	r3, r3
 800e02e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e032:	b29a      	uxth	r2, r3
 800e034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e036:	801a      	strh	r2, [r3, #0]
 800e038:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d10a      	bne.n	800e056 <USB_EPStartXfer+0x560>
 800e040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e042:	881b      	ldrh	r3, [r3, #0]
 800e044:	b29b      	uxth	r3, r3
 800e046:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e04a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e04e:	b29a      	uxth	r2, r3
 800e050:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e052:	801a      	strh	r2, [r3, #0]
 800e054:	e05b      	b.n	800e10e <USB_EPStartXfer+0x618>
 800e056:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e05a:	2b3e      	cmp	r3, #62	@ 0x3e
 800e05c:	d81c      	bhi.n	800e098 <USB_EPStartXfer+0x5a2>
 800e05e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e062:	085b      	lsrs	r3, r3, #1
 800e064:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e068:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e06c:	f003 0301 	and.w	r3, r3, #1
 800e070:	2b00      	cmp	r3, #0
 800e072:	d004      	beq.n	800e07e <USB_EPStartXfer+0x588>
 800e074:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e078:	3301      	adds	r3, #1
 800e07a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e07e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e080:	881b      	ldrh	r3, [r3, #0]
 800e082:	b29a      	uxth	r2, r3
 800e084:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e088:	b29b      	uxth	r3, r3
 800e08a:	029b      	lsls	r3, r3, #10
 800e08c:	b29b      	uxth	r3, r3
 800e08e:	4313      	orrs	r3, r2
 800e090:	b29a      	uxth	r2, r3
 800e092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e094:	801a      	strh	r2, [r3, #0]
 800e096:	e03a      	b.n	800e10e <USB_EPStartXfer+0x618>
 800e098:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e09c:	095b      	lsrs	r3, r3, #5
 800e09e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e0a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0a6:	f003 031f 	and.w	r3, r3, #31
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d104      	bne.n	800e0b8 <USB_EPStartXfer+0x5c2>
 800e0ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e0b2:	3b01      	subs	r3, #1
 800e0b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e0b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0ba:	881b      	ldrh	r3, [r3, #0]
 800e0bc:	b29a      	uxth	r2, r3
 800e0be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e0c2:	b29b      	uxth	r3, r3
 800e0c4:	029b      	lsls	r3, r3, #10
 800e0c6:	b29b      	uxth	r3, r3
 800e0c8:	4313      	orrs	r3, r2
 800e0ca:	b29b      	uxth	r3, r3
 800e0cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e0d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e0d4:	b29a      	uxth	r2, r3
 800e0d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0d8:	801a      	strh	r2, [r3, #0]
 800e0da:	e018      	b.n	800e10e <USB_EPStartXfer+0x618>
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	785b      	ldrb	r3, [r3, #1]
 800e0e0:	2b01      	cmp	r3, #1
 800e0e2:	d114      	bne.n	800e10e <USB_EPStartXfer+0x618>
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e0ea:	b29b      	uxth	r3, r3
 800e0ec:	461a      	mov	r2, r3
 800e0ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0f0:	4413      	add	r3, r2
 800e0f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	781b      	ldrb	r3, [r3, #0]
 800e0f8:	00da      	lsls	r2, r3, #3
 800e0fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0fc:	4413      	add	r3, r2
 800e0fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e102:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e104:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e108:	b29a      	uxth	r2, r3
 800e10a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e10c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800e10e:	683b      	ldr	r3, [r7, #0]
 800e110:	895b      	ldrh	r3, [r3, #10]
 800e112:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e116:	683b      	ldr	r3, [r7, #0]
 800e118:	6959      	ldr	r1, [r3, #20]
 800e11a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e11e:	b29b      	uxth	r3, r3
 800e120:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e124:	6878      	ldr	r0, [r7, #4]
 800e126:	f000 fbca 	bl	800e8be <USB_WritePMA>
 800e12a:	e193      	b.n	800e454 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	6a1b      	ldr	r3, [r3, #32]
 800e130:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800e134:	687a      	ldr	r2, [r7, #4]
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	781b      	ldrb	r3, [r3, #0]
 800e13a:	009b      	lsls	r3, r3, #2
 800e13c:	4413      	add	r3, r2
 800e13e:	881b      	ldrh	r3, [r3, #0]
 800e140:	b29b      	uxth	r3, r3
 800e142:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e146:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e14a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800e14e:	687a      	ldr	r2, [r7, #4]
 800e150:	683b      	ldr	r3, [r7, #0]
 800e152:	781b      	ldrb	r3, [r3, #0]
 800e154:	009b      	lsls	r3, r3, #2
 800e156:	441a      	add	r2, r3
 800e158:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800e15c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e160:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e164:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e168:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e16c:	b29b      	uxth	r3, r3
 800e16e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e17a:	b29b      	uxth	r3, r3
 800e17c:	461a      	mov	r2, r3
 800e17e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e180:	4413      	add	r3, r2
 800e182:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e184:	683b      	ldr	r3, [r7, #0]
 800e186:	781b      	ldrb	r3, [r3, #0]
 800e188:	00da      	lsls	r2, r3, #3
 800e18a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e18c:	4413      	add	r3, r2
 800e18e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e192:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e194:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e198:	b29a      	uxth	r2, r3
 800e19a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e19c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e19e:	683b      	ldr	r3, [r7, #0]
 800e1a0:	891b      	ldrh	r3, [r3, #8]
 800e1a2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e1a6:	683b      	ldr	r3, [r7, #0]
 800e1a8:	6959      	ldr	r1, [r3, #20]
 800e1aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e1ae:	b29b      	uxth	r3, r3
 800e1b0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e1b4:	6878      	ldr	r0, [r7, #4]
 800e1b6:	f000 fb82 	bl	800e8be <USB_WritePMA>
 800e1ba:	e14b      	b.n	800e454 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	6a1a      	ldr	r2, [r3, #32]
 800e1c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e1c4:	1ad2      	subs	r2, r2, r3
 800e1c6:	683b      	ldr	r3, [r7, #0]
 800e1c8:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e1ca:	687a      	ldr	r2, [r7, #4]
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	781b      	ldrb	r3, [r3, #0]
 800e1d0:	009b      	lsls	r3, r3, #2
 800e1d2:	4413      	add	r3, r2
 800e1d4:	881b      	ldrh	r3, [r3, #0]
 800e1d6:	b29b      	uxth	r3, r3
 800e1d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	f000 809a 	beq.w	800e316 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	673b      	str	r3, [r7, #112]	@ 0x70
 800e1e6:	683b      	ldr	r3, [r7, #0]
 800e1e8:	785b      	ldrb	r3, [r3, #1]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d16b      	bne.n	800e2c6 <USB_EPStartXfer+0x7d0>
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e1f8:	b29b      	uxth	r3, r3
 800e1fa:	461a      	mov	r2, r3
 800e1fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e1fe:	4413      	add	r3, r2
 800e200:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	781b      	ldrb	r3, [r3, #0]
 800e206:	00da      	lsls	r2, r3, #3
 800e208:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e20a:	4413      	add	r3, r2
 800e20c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e210:	667b      	str	r3, [r7, #100]	@ 0x64
 800e212:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e214:	881b      	ldrh	r3, [r3, #0]
 800e216:	b29b      	uxth	r3, r3
 800e218:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e21c:	b29a      	uxth	r2, r3
 800e21e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e220:	801a      	strh	r2, [r3, #0]
 800e222:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e226:	2b00      	cmp	r3, #0
 800e228:	d10a      	bne.n	800e240 <USB_EPStartXfer+0x74a>
 800e22a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e22c:	881b      	ldrh	r3, [r3, #0]
 800e22e:	b29b      	uxth	r3, r3
 800e230:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e234:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e238:	b29a      	uxth	r2, r3
 800e23a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e23c:	801a      	strh	r2, [r3, #0]
 800e23e:	e05b      	b.n	800e2f8 <USB_EPStartXfer+0x802>
 800e240:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e244:	2b3e      	cmp	r3, #62	@ 0x3e
 800e246:	d81c      	bhi.n	800e282 <USB_EPStartXfer+0x78c>
 800e248:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e24c:	085b      	lsrs	r3, r3, #1
 800e24e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e252:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e256:	f003 0301 	and.w	r3, r3, #1
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d004      	beq.n	800e268 <USB_EPStartXfer+0x772>
 800e25e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e262:	3301      	adds	r3, #1
 800e264:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e268:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e26a:	881b      	ldrh	r3, [r3, #0]
 800e26c:	b29a      	uxth	r2, r3
 800e26e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e272:	b29b      	uxth	r3, r3
 800e274:	029b      	lsls	r3, r3, #10
 800e276:	b29b      	uxth	r3, r3
 800e278:	4313      	orrs	r3, r2
 800e27a:	b29a      	uxth	r2, r3
 800e27c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e27e:	801a      	strh	r2, [r3, #0]
 800e280:	e03a      	b.n	800e2f8 <USB_EPStartXfer+0x802>
 800e282:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e286:	095b      	lsrs	r3, r3, #5
 800e288:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e28c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e290:	f003 031f 	and.w	r3, r3, #31
 800e294:	2b00      	cmp	r3, #0
 800e296:	d104      	bne.n	800e2a2 <USB_EPStartXfer+0x7ac>
 800e298:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e29c:	3b01      	subs	r3, #1
 800e29e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e2a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e2a4:	881b      	ldrh	r3, [r3, #0]
 800e2a6:	b29a      	uxth	r2, r3
 800e2a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e2ac:	b29b      	uxth	r3, r3
 800e2ae:	029b      	lsls	r3, r3, #10
 800e2b0:	b29b      	uxth	r3, r3
 800e2b2:	4313      	orrs	r3, r2
 800e2b4:	b29b      	uxth	r3, r3
 800e2b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e2ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e2be:	b29a      	uxth	r2, r3
 800e2c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e2c2:	801a      	strh	r2, [r3, #0]
 800e2c4:	e018      	b.n	800e2f8 <USB_EPStartXfer+0x802>
 800e2c6:	683b      	ldr	r3, [r7, #0]
 800e2c8:	785b      	ldrb	r3, [r3, #1]
 800e2ca:	2b01      	cmp	r3, #1
 800e2cc:	d114      	bne.n	800e2f8 <USB_EPStartXfer+0x802>
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e2d4:	b29b      	uxth	r3, r3
 800e2d6:	461a      	mov	r2, r3
 800e2d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e2da:	4413      	add	r3, r2
 800e2dc:	673b      	str	r3, [r7, #112]	@ 0x70
 800e2de:	683b      	ldr	r3, [r7, #0]
 800e2e0:	781b      	ldrb	r3, [r3, #0]
 800e2e2:	00da      	lsls	r2, r3, #3
 800e2e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e2e6:	4413      	add	r3, r2
 800e2e8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e2ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e2ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2f2:	b29a      	uxth	r2, r3
 800e2f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2f6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800e2f8:	683b      	ldr	r3, [r7, #0]
 800e2fa:	895b      	ldrh	r3, [r3, #10]
 800e2fc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e300:	683b      	ldr	r3, [r7, #0]
 800e302:	6959      	ldr	r1, [r3, #20]
 800e304:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e308:	b29b      	uxth	r3, r3
 800e30a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e30e:	6878      	ldr	r0, [r7, #4]
 800e310:	f000 fad5 	bl	800e8be <USB_WritePMA>
 800e314:	e09e      	b.n	800e454 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e316:	683b      	ldr	r3, [r7, #0]
 800e318:	785b      	ldrb	r3, [r3, #1]
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d16b      	bne.n	800e3f6 <USB_EPStartXfer+0x900>
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e328:	b29b      	uxth	r3, r3
 800e32a:	461a      	mov	r2, r3
 800e32c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e32e:	4413      	add	r3, r2
 800e330:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e332:	683b      	ldr	r3, [r7, #0]
 800e334:	781b      	ldrb	r3, [r3, #0]
 800e336:	00da      	lsls	r2, r3, #3
 800e338:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e33a:	4413      	add	r3, r2
 800e33c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e340:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e342:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e344:	881b      	ldrh	r3, [r3, #0]
 800e346:	b29b      	uxth	r3, r3
 800e348:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e34c:	b29a      	uxth	r2, r3
 800e34e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e350:	801a      	strh	r2, [r3, #0]
 800e352:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e356:	2b00      	cmp	r3, #0
 800e358:	d10a      	bne.n	800e370 <USB_EPStartXfer+0x87a>
 800e35a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e35c:	881b      	ldrh	r3, [r3, #0]
 800e35e:	b29b      	uxth	r3, r3
 800e360:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e364:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e368:	b29a      	uxth	r2, r3
 800e36a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e36c:	801a      	strh	r2, [r3, #0]
 800e36e:	e063      	b.n	800e438 <USB_EPStartXfer+0x942>
 800e370:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e374:	2b3e      	cmp	r3, #62	@ 0x3e
 800e376:	d81c      	bhi.n	800e3b2 <USB_EPStartXfer+0x8bc>
 800e378:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e37c:	085b      	lsrs	r3, r3, #1
 800e37e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e382:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e386:	f003 0301 	and.w	r3, r3, #1
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d004      	beq.n	800e398 <USB_EPStartXfer+0x8a2>
 800e38e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e392:	3301      	adds	r3, #1
 800e394:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e398:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e39a:	881b      	ldrh	r3, [r3, #0]
 800e39c:	b29a      	uxth	r2, r3
 800e39e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e3a2:	b29b      	uxth	r3, r3
 800e3a4:	029b      	lsls	r3, r3, #10
 800e3a6:	b29b      	uxth	r3, r3
 800e3a8:	4313      	orrs	r3, r2
 800e3aa:	b29a      	uxth	r2, r3
 800e3ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e3ae:	801a      	strh	r2, [r3, #0]
 800e3b0:	e042      	b.n	800e438 <USB_EPStartXfer+0x942>
 800e3b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3b6:	095b      	lsrs	r3, r3, #5
 800e3b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e3bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3c0:	f003 031f 	and.w	r3, r3, #31
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d104      	bne.n	800e3d2 <USB_EPStartXfer+0x8dc>
 800e3c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e3cc:	3b01      	subs	r3, #1
 800e3ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e3d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e3d4:	881b      	ldrh	r3, [r3, #0]
 800e3d6:	b29a      	uxth	r2, r3
 800e3d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e3dc:	b29b      	uxth	r3, r3
 800e3de:	029b      	lsls	r3, r3, #10
 800e3e0:	b29b      	uxth	r3, r3
 800e3e2:	4313      	orrs	r3, r2
 800e3e4:	b29b      	uxth	r3, r3
 800e3e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e3ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e3ee:	b29a      	uxth	r2, r3
 800e3f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e3f2:	801a      	strh	r2, [r3, #0]
 800e3f4:	e020      	b.n	800e438 <USB_EPStartXfer+0x942>
 800e3f6:	683b      	ldr	r3, [r7, #0]
 800e3f8:	785b      	ldrb	r3, [r3, #1]
 800e3fa:	2b01      	cmp	r3, #1
 800e3fc:	d11c      	bne.n	800e438 <USB_EPStartXfer+0x942>
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e40a:	b29b      	uxth	r3, r3
 800e40c:	461a      	mov	r2, r3
 800e40e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e412:	4413      	add	r3, r2
 800e414:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e418:	683b      	ldr	r3, [r7, #0]
 800e41a:	781b      	ldrb	r3, [r3, #0]
 800e41c:	00da      	lsls	r2, r3, #3
 800e41e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e422:	4413      	add	r3, r2
 800e424:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e428:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e42c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e430:	b29a      	uxth	r2, r3
 800e432:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e436:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e438:	683b      	ldr	r3, [r7, #0]
 800e43a:	891b      	ldrh	r3, [r3, #8]
 800e43c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e440:	683b      	ldr	r3, [r7, #0]
 800e442:	6959      	ldr	r1, [r3, #20]
 800e444:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e448:	b29b      	uxth	r3, r3
 800e44a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e44e:	6878      	ldr	r0, [r7, #4]
 800e450:	f000 fa35 	bl	800e8be <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800e454:	687a      	ldr	r2, [r7, #4]
 800e456:	683b      	ldr	r3, [r7, #0]
 800e458:	781b      	ldrb	r3, [r3, #0]
 800e45a:	009b      	lsls	r3, r3, #2
 800e45c:	4413      	add	r3, r2
 800e45e:	881b      	ldrh	r3, [r3, #0]
 800e460:	b29b      	uxth	r3, r3
 800e462:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e466:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e46a:	817b      	strh	r3, [r7, #10]
 800e46c:	897b      	ldrh	r3, [r7, #10]
 800e46e:	f083 0310 	eor.w	r3, r3, #16
 800e472:	817b      	strh	r3, [r7, #10]
 800e474:	897b      	ldrh	r3, [r7, #10]
 800e476:	f083 0320 	eor.w	r3, r3, #32
 800e47a:	817b      	strh	r3, [r7, #10]
 800e47c:	687a      	ldr	r2, [r7, #4]
 800e47e:	683b      	ldr	r3, [r7, #0]
 800e480:	781b      	ldrb	r3, [r3, #0]
 800e482:	009b      	lsls	r3, r3, #2
 800e484:	441a      	add	r2, r3
 800e486:	897b      	ldrh	r3, [r7, #10]
 800e488:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e48c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e490:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e494:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e498:	b29b      	uxth	r3, r3
 800e49a:	8013      	strh	r3, [r2, #0]
 800e49c:	e0d5      	b.n	800e64a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800e49e:	683b      	ldr	r3, [r7, #0]
 800e4a0:	7b1b      	ldrb	r3, [r3, #12]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d156      	bne.n	800e554 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800e4a6:	683b      	ldr	r3, [r7, #0]
 800e4a8:	699b      	ldr	r3, [r3, #24]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d122      	bne.n	800e4f4 <USB_EPStartXfer+0x9fe>
 800e4ae:	683b      	ldr	r3, [r7, #0]
 800e4b0:	78db      	ldrb	r3, [r3, #3]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d11e      	bne.n	800e4f4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800e4b6:	687a      	ldr	r2, [r7, #4]
 800e4b8:	683b      	ldr	r3, [r7, #0]
 800e4ba:	781b      	ldrb	r3, [r3, #0]
 800e4bc:	009b      	lsls	r3, r3, #2
 800e4be:	4413      	add	r3, r2
 800e4c0:	881b      	ldrh	r3, [r3, #0]
 800e4c2:	b29b      	uxth	r3, r3
 800e4c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e4c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e4cc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800e4d0:	687a      	ldr	r2, [r7, #4]
 800e4d2:	683b      	ldr	r3, [r7, #0]
 800e4d4:	781b      	ldrb	r3, [r3, #0]
 800e4d6:	009b      	lsls	r3, r3, #2
 800e4d8:	441a      	add	r2, r3
 800e4da:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e4de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e4e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e4e6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e4ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4ee:	b29b      	uxth	r3, r3
 800e4f0:	8013      	strh	r3, [r2, #0]
 800e4f2:	e01d      	b.n	800e530 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800e4f4:	687a      	ldr	r2, [r7, #4]
 800e4f6:	683b      	ldr	r3, [r7, #0]
 800e4f8:	781b      	ldrb	r3, [r3, #0]
 800e4fa:	009b      	lsls	r3, r3, #2
 800e4fc:	4413      	add	r3, r2
 800e4fe:	881b      	ldrh	r3, [r3, #0]
 800e500:	b29b      	uxth	r3, r3
 800e502:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e50a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800e50e:	687a      	ldr	r2, [r7, #4]
 800e510:	683b      	ldr	r3, [r7, #0]
 800e512:	781b      	ldrb	r3, [r3, #0]
 800e514:	009b      	lsls	r3, r3, #2
 800e516:	441a      	add	r2, r3
 800e518:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800e51c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e520:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e524:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e528:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e52c:	b29b      	uxth	r3, r3
 800e52e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	699a      	ldr	r2, [r3, #24]
 800e534:	683b      	ldr	r3, [r7, #0]
 800e536:	691b      	ldr	r3, [r3, #16]
 800e538:	429a      	cmp	r2, r3
 800e53a:	d907      	bls.n	800e54c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800e53c:	683b      	ldr	r3, [r7, #0]
 800e53e:	699a      	ldr	r2, [r3, #24]
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	691b      	ldr	r3, [r3, #16]
 800e544:	1ad2      	subs	r2, r2, r3
 800e546:	683b      	ldr	r3, [r7, #0]
 800e548:	619a      	str	r2, [r3, #24]
 800e54a:	e054      	b.n	800e5f6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800e54c:	683b      	ldr	r3, [r7, #0]
 800e54e:	2200      	movs	r2, #0
 800e550:	619a      	str	r2, [r3, #24]
 800e552:	e050      	b.n	800e5f6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800e554:	683b      	ldr	r3, [r7, #0]
 800e556:	78db      	ldrb	r3, [r3, #3]
 800e558:	2b02      	cmp	r3, #2
 800e55a:	d142      	bne.n	800e5e2 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800e55c:	683b      	ldr	r3, [r7, #0]
 800e55e:	69db      	ldr	r3, [r3, #28]
 800e560:	2b00      	cmp	r3, #0
 800e562:	d048      	beq.n	800e5f6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800e564:	687a      	ldr	r2, [r7, #4]
 800e566:	683b      	ldr	r3, [r7, #0]
 800e568:	781b      	ldrb	r3, [r3, #0]
 800e56a:	009b      	lsls	r3, r3, #2
 800e56c:	4413      	add	r3, r2
 800e56e:	881b      	ldrh	r3, [r3, #0]
 800e570:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e574:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e578:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d005      	beq.n	800e58c <USB_EPStartXfer+0xa96>
 800e580:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d10b      	bne.n	800e5a4 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e58c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e590:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e594:	2b00      	cmp	r3, #0
 800e596:	d12e      	bne.n	800e5f6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e598:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e59c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d128      	bne.n	800e5f6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800e5a4:	687a      	ldr	r2, [r7, #4]
 800e5a6:	683b      	ldr	r3, [r7, #0]
 800e5a8:	781b      	ldrb	r3, [r3, #0]
 800e5aa:	009b      	lsls	r3, r3, #2
 800e5ac:	4413      	add	r3, r2
 800e5ae:	881b      	ldrh	r3, [r3, #0]
 800e5b0:	b29b      	uxth	r3, r3
 800e5b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e5b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e5ba:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800e5be:	687a      	ldr	r2, [r7, #4]
 800e5c0:	683b      	ldr	r3, [r7, #0]
 800e5c2:	781b      	ldrb	r3, [r3, #0]
 800e5c4:	009b      	lsls	r3, r3, #2
 800e5c6:	441a      	add	r2, r3
 800e5c8:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800e5cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e5d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e5d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e5d8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e5dc:	b29b      	uxth	r3, r3
 800e5de:	8013      	strh	r3, [r2, #0]
 800e5e0:	e009      	b.n	800e5f6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800e5e2:	683b      	ldr	r3, [r7, #0]
 800e5e4:	78db      	ldrb	r3, [r3, #3]
 800e5e6:	2b01      	cmp	r3, #1
 800e5e8:	d103      	bne.n	800e5f2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800e5ea:	683b      	ldr	r3, [r7, #0]
 800e5ec:	2200      	movs	r2, #0
 800e5ee:	619a      	str	r2, [r3, #24]
 800e5f0:	e001      	b.n	800e5f6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	e02a      	b.n	800e64c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e5f6:	687a      	ldr	r2, [r7, #4]
 800e5f8:	683b      	ldr	r3, [r7, #0]
 800e5fa:	781b      	ldrb	r3, [r3, #0]
 800e5fc:	009b      	lsls	r3, r3, #2
 800e5fe:	4413      	add	r3, r2
 800e600:	881b      	ldrh	r3, [r3, #0]
 800e602:	b29b      	uxth	r3, r3
 800e604:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e608:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e60c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e610:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e614:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e618:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e61c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e620:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e624:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e628:	687a      	ldr	r2, [r7, #4]
 800e62a:	683b      	ldr	r3, [r7, #0]
 800e62c:	781b      	ldrb	r3, [r3, #0]
 800e62e:	009b      	lsls	r3, r3, #2
 800e630:	441a      	add	r2, r3
 800e632:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e636:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e63a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e63e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e642:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e646:	b29b      	uxth	r3, r3
 800e648:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e64a:	2300      	movs	r3, #0
}
 800e64c:	4618      	mov	r0, r3
 800e64e:	37b0      	adds	r7, #176	@ 0xb0
 800e650:	46bd      	mov	sp, r7
 800e652:	bd80      	pop	{r7, pc}

0800e654 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e654:	b480      	push	{r7}
 800e656:	b085      	sub	sp, #20
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
 800e65c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	785b      	ldrb	r3, [r3, #1]
 800e662:	2b00      	cmp	r3, #0
 800e664:	d020      	beq.n	800e6a8 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800e666:	687a      	ldr	r2, [r7, #4]
 800e668:	683b      	ldr	r3, [r7, #0]
 800e66a:	781b      	ldrb	r3, [r3, #0]
 800e66c:	009b      	lsls	r3, r3, #2
 800e66e:	4413      	add	r3, r2
 800e670:	881b      	ldrh	r3, [r3, #0]
 800e672:	b29b      	uxth	r3, r3
 800e674:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e678:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e67c:	81bb      	strh	r3, [r7, #12]
 800e67e:	89bb      	ldrh	r3, [r7, #12]
 800e680:	f083 0310 	eor.w	r3, r3, #16
 800e684:	81bb      	strh	r3, [r7, #12]
 800e686:	687a      	ldr	r2, [r7, #4]
 800e688:	683b      	ldr	r3, [r7, #0]
 800e68a:	781b      	ldrb	r3, [r3, #0]
 800e68c:	009b      	lsls	r3, r3, #2
 800e68e:	441a      	add	r2, r3
 800e690:	89bb      	ldrh	r3, [r7, #12]
 800e692:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e696:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e69a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e69e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6a2:	b29b      	uxth	r3, r3
 800e6a4:	8013      	strh	r3, [r2, #0]
 800e6a6:	e01f      	b.n	800e6e8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800e6a8:	687a      	ldr	r2, [r7, #4]
 800e6aa:	683b      	ldr	r3, [r7, #0]
 800e6ac:	781b      	ldrb	r3, [r3, #0]
 800e6ae:	009b      	lsls	r3, r3, #2
 800e6b0:	4413      	add	r3, r2
 800e6b2:	881b      	ldrh	r3, [r3, #0]
 800e6b4:	b29b      	uxth	r3, r3
 800e6b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e6ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e6be:	81fb      	strh	r3, [r7, #14]
 800e6c0:	89fb      	ldrh	r3, [r7, #14]
 800e6c2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e6c6:	81fb      	strh	r3, [r7, #14]
 800e6c8:	687a      	ldr	r2, [r7, #4]
 800e6ca:	683b      	ldr	r3, [r7, #0]
 800e6cc:	781b      	ldrb	r3, [r3, #0]
 800e6ce:	009b      	lsls	r3, r3, #2
 800e6d0:	441a      	add	r2, r3
 800e6d2:	89fb      	ldrh	r3, [r7, #14]
 800e6d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e6d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e6dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e6e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6e4:	b29b      	uxth	r3, r3
 800e6e6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e6e8:	2300      	movs	r3, #0
}
 800e6ea:	4618      	mov	r0, r3
 800e6ec:	3714      	adds	r7, #20
 800e6ee:	46bd      	mov	sp, r7
 800e6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f4:	4770      	bx	lr

0800e6f6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e6f6:	b480      	push	{r7}
 800e6f8:	b087      	sub	sp, #28
 800e6fa:	af00      	add	r7, sp, #0
 800e6fc:	6078      	str	r0, [r7, #4]
 800e6fe:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e700:	683b      	ldr	r3, [r7, #0]
 800e702:	785b      	ldrb	r3, [r3, #1]
 800e704:	2b00      	cmp	r3, #0
 800e706:	d04c      	beq.n	800e7a2 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e708:	687a      	ldr	r2, [r7, #4]
 800e70a:	683b      	ldr	r3, [r7, #0]
 800e70c:	781b      	ldrb	r3, [r3, #0]
 800e70e:	009b      	lsls	r3, r3, #2
 800e710:	4413      	add	r3, r2
 800e712:	881b      	ldrh	r3, [r3, #0]
 800e714:	823b      	strh	r3, [r7, #16]
 800e716:	8a3b      	ldrh	r3, [r7, #16]
 800e718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d01b      	beq.n	800e758 <USB_EPClearStall+0x62>
 800e720:	687a      	ldr	r2, [r7, #4]
 800e722:	683b      	ldr	r3, [r7, #0]
 800e724:	781b      	ldrb	r3, [r3, #0]
 800e726:	009b      	lsls	r3, r3, #2
 800e728:	4413      	add	r3, r2
 800e72a:	881b      	ldrh	r3, [r3, #0]
 800e72c:	b29b      	uxth	r3, r3
 800e72e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e732:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e736:	81fb      	strh	r3, [r7, #14]
 800e738:	687a      	ldr	r2, [r7, #4]
 800e73a:	683b      	ldr	r3, [r7, #0]
 800e73c:	781b      	ldrb	r3, [r3, #0]
 800e73e:	009b      	lsls	r3, r3, #2
 800e740:	441a      	add	r2, r3
 800e742:	89fb      	ldrh	r3, [r7, #14]
 800e744:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e748:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e74c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e750:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e754:	b29b      	uxth	r3, r3
 800e756:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800e758:	683b      	ldr	r3, [r7, #0]
 800e75a:	78db      	ldrb	r3, [r3, #3]
 800e75c:	2b01      	cmp	r3, #1
 800e75e:	d06c      	beq.n	800e83a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e760:	687a      	ldr	r2, [r7, #4]
 800e762:	683b      	ldr	r3, [r7, #0]
 800e764:	781b      	ldrb	r3, [r3, #0]
 800e766:	009b      	lsls	r3, r3, #2
 800e768:	4413      	add	r3, r2
 800e76a:	881b      	ldrh	r3, [r3, #0]
 800e76c:	b29b      	uxth	r3, r3
 800e76e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e772:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e776:	81bb      	strh	r3, [r7, #12]
 800e778:	89bb      	ldrh	r3, [r7, #12]
 800e77a:	f083 0320 	eor.w	r3, r3, #32
 800e77e:	81bb      	strh	r3, [r7, #12]
 800e780:	687a      	ldr	r2, [r7, #4]
 800e782:	683b      	ldr	r3, [r7, #0]
 800e784:	781b      	ldrb	r3, [r3, #0]
 800e786:	009b      	lsls	r3, r3, #2
 800e788:	441a      	add	r2, r3
 800e78a:	89bb      	ldrh	r3, [r7, #12]
 800e78c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e790:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e794:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e798:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e79c:	b29b      	uxth	r3, r3
 800e79e:	8013      	strh	r3, [r2, #0]
 800e7a0:	e04b      	b.n	800e83a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e7a2:	687a      	ldr	r2, [r7, #4]
 800e7a4:	683b      	ldr	r3, [r7, #0]
 800e7a6:	781b      	ldrb	r3, [r3, #0]
 800e7a8:	009b      	lsls	r3, r3, #2
 800e7aa:	4413      	add	r3, r2
 800e7ac:	881b      	ldrh	r3, [r3, #0]
 800e7ae:	82fb      	strh	r3, [r7, #22]
 800e7b0:	8afb      	ldrh	r3, [r7, #22]
 800e7b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d01b      	beq.n	800e7f2 <USB_EPClearStall+0xfc>
 800e7ba:	687a      	ldr	r2, [r7, #4]
 800e7bc:	683b      	ldr	r3, [r7, #0]
 800e7be:	781b      	ldrb	r3, [r3, #0]
 800e7c0:	009b      	lsls	r3, r3, #2
 800e7c2:	4413      	add	r3, r2
 800e7c4:	881b      	ldrh	r3, [r3, #0]
 800e7c6:	b29b      	uxth	r3, r3
 800e7c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e7cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7d0:	82bb      	strh	r3, [r7, #20]
 800e7d2:	687a      	ldr	r2, [r7, #4]
 800e7d4:	683b      	ldr	r3, [r7, #0]
 800e7d6:	781b      	ldrb	r3, [r3, #0]
 800e7d8:	009b      	lsls	r3, r3, #2
 800e7da:	441a      	add	r2, r3
 800e7dc:	8abb      	ldrh	r3, [r7, #20]
 800e7de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e7e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e7e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e7ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7ee:	b29b      	uxth	r3, r3
 800e7f0:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e7f2:	687a      	ldr	r2, [r7, #4]
 800e7f4:	683b      	ldr	r3, [r7, #0]
 800e7f6:	781b      	ldrb	r3, [r3, #0]
 800e7f8:	009b      	lsls	r3, r3, #2
 800e7fa:	4413      	add	r3, r2
 800e7fc:	881b      	ldrh	r3, [r3, #0]
 800e7fe:	b29b      	uxth	r3, r3
 800e800:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e804:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e808:	827b      	strh	r3, [r7, #18]
 800e80a:	8a7b      	ldrh	r3, [r7, #18]
 800e80c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e810:	827b      	strh	r3, [r7, #18]
 800e812:	8a7b      	ldrh	r3, [r7, #18]
 800e814:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e818:	827b      	strh	r3, [r7, #18]
 800e81a:	687a      	ldr	r2, [r7, #4]
 800e81c:	683b      	ldr	r3, [r7, #0]
 800e81e:	781b      	ldrb	r3, [r3, #0]
 800e820:	009b      	lsls	r3, r3, #2
 800e822:	441a      	add	r2, r3
 800e824:	8a7b      	ldrh	r3, [r7, #18]
 800e826:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e82a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e82e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e832:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e836:	b29b      	uxth	r3, r3
 800e838:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e83a:	2300      	movs	r3, #0
}
 800e83c:	4618      	mov	r0, r3
 800e83e:	371c      	adds	r7, #28
 800e840:	46bd      	mov	sp, r7
 800e842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e846:	4770      	bx	lr

0800e848 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800e848:	b480      	push	{r7}
 800e84a:	b083      	sub	sp, #12
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
 800e850:	460b      	mov	r3, r1
 800e852:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800e854:	78fb      	ldrb	r3, [r7, #3]
 800e856:	2b00      	cmp	r3, #0
 800e858:	d103      	bne.n	800e862 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	2280      	movs	r2, #128	@ 0x80
 800e85e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800e862:	2300      	movs	r3, #0
}
 800e864:	4618      	mov	r0, r3
 800e866:	370c      	adds	r7, #12
 800e868:	46bd      	mov	sp, r7
 800e86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e86e:	4770      	bx	lr

0800e870 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800e870:	b480      	push	{r7}
 800e872:	b083      	sub	sp, #12
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e87e:	b29b      	uxth	r3, r3
 800e880:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e884:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e888:	b29a      	uxth	r2, r3
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800e890:	2300      	movs	r3, #0
}
 800e892:	4618      	mov	r0, r3
 800e894:	370c      	adds	r7, #12
 800e896:	46bd      	mov	sp, r7
 800e898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e89c:	4770      	bx	lr

0800e89e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800e89e:	b480      	push	{r7}
 800e8a0:	b085      	sub	sp, #20
 800e8a2:	af00      	add	r7, sp, #0
 800e8a4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e8ac:	b29b      	uxth	r3, r3
 800e8ae:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800e8b0:	68fb      	ldr	r3, [r7, #12]
}
 800e8b2:	4618      	mov	r0, r3
 800e8b4:	3714      	adds	r7, #20
 800e8b6:	46bd      	mov	sp, r7
 800e8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8bc:	4770      	bx	lr

0800e8be <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e8be:	b480      	push	{r7}
 800e8c0:	b08b      	sub	sp, #44	@ 0x2c
 800e8c2:	af00      	add	r7, sp, #0
 800e8c4:	60f8      	str	r0, [r7, #12]
 800e8c6:	60b9      	str	r1, [r7, #8]
 800e8c8:	4611      	mov	r1, r2
 800e8ca:	461a      	mov	r2, r3
 800e8cc:	460b      	mov	r3, r1
 800e8ce:	80fb      	strh	r3, [r7, #6]
 800e8d0:	4613      	mov	r3, r2
 800e8d2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800e8d4:	88bb      	ldrh	r3, [r7, #4]
 800e8d6:	3301      	adds	r3, #1
 800e8d8:	085b      	lsrs	r3, r3, #1
 800e8da:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e8e0:	68bb      	ldr	r3, [r7, #8]
 800e8e2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e8e4:	88fa      	ldrh	r2, [r7, #6]
 800e8e6:	697b      	ldr	r3, [r7, #20]
 800e8e8:	4413      	add	r3, r2
 800e8ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e8ee:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e8f0:	69bb      	ldr	r3, [r7, #24]
 800e8f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800e8f4:	e01c      	b.n	800e930 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800e8f6:	69fb      	ldr	r3, [r7, #28]
 800e8f8:	781b      	ldrb	r3, [r3, #0]
 800e8fa:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800e8fc:	69fb      	ldr	r3, [r7, #28]
 800e8fe:	3301      	adds	r3, #1
 800e900:	781b      	ldrb	r3, [r3, #0]
 800e902:	b21b      	sxth	r3, r3
 800e904:	021b      	lsls	r3, r3, #8
 800e906:	b21a      	sxth	r2, r3
 800e908:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e90c:	4313      	orrs	r3, r2
 800e90e:	b21b      	sxth	r3, r3
 800e910:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800e912:	6a3b      	ldr	r3, [r7, #32]
 800e914:	8a7a      	ldrh	r2, [r7, #18]
 800e916:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800e918:	6a3b      	ldr	r3, [r7, #32]
 800e91a:	3302      	adds	r3, #2
 800e91c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800e91e:	69fb      	ldr	r3, [r7, #28]
 800e920:	3301      	adds	r3, #1
 800e922:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800e924:	69fb      	ldr	r3, [r7, #28]
 800e926:	3301      	adds	r3, #1
 800e928:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e92a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e92c:	3b01      	subs	r3, #1
 800e92e:	627b      	str	r3, [r7, #36]	@ 0x24
 800e930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e932:	2b00      	cmp	r3, #0
 800e934:	d1df      	bne.n	800e8f6 <USB_WritePMA+0x38>
  }
}
 800e936:	bf00      	nop
 800e938:	bf00      	nop
 800e93a:	372c      	adds	r7, #44	@ 0x2c
 800e93c:	46bd      	mov	sp, r7
 800e93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e942:	4770      	bx	lr

0800e944 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800e944:	b480      	push	{r7}
 800e946:	b08b      	sub	sp, #44	@ 0x2c
 800e948:	af00      	add	r7, sp, #0
 800e94a:	60f8      	str	r0, [r7, #12]
 800e94c:	60b9      	str	r1, [r7, #8]
 800e94e:	4611      	mov	r1, r2
 800e950:	461a      	mov	r2, r3
 800e952:	460b      	mov	r3, r1
 800e954:	80fb      	strh	r3, [r7, #6]
 800e956:	4613      	mov	r3, r2
 800e958:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800e95a:	88bb      	ldrh	r3, [r7, #4]
 800e95c:	085b      	lsrs	r3, r3, #1
 800e95e:	b29b      	uxth	r3, r3
 800e960:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800e966:	68bb      	ldr	r3, [r7, #8]
 800e968:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800e96a:	88fa      	ldrh	r2, [r7, #6]
 800e96c:	697b      	ldr	r3, [r7, #20]
 800e96e:	4413      	add	r3, r2
 800e970:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e974:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800e976:	69bb      	ldr	r3, [r7, #24]
 800e978:	627b      	str	r3, [r7, #36]	@ 0x24
 800e97a:	e018      	b.n	800e9ae <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800e97c:	6a3b      	ldr	r3, [r7, #32]
 800e97e:	881b      	ldrh	r3, [r3, #0]
 800e980:	b29b      	uxth	r3, r3
 800e982:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800e984:	6a3b      	ldr	r3, [r7, #32]
 800e986:	3302      	adds	r3, #2
 800e988:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e98a:	693b      	ldr	r3, [r7, #16]
 800e98c:	b2da      	uxtb	r2, r3
 800e98e:	69fb      	ldr	r3, [r7, #28]
 800e990:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e992:	69fb      	ldr	r3, [r7, #28]
 800e994:	3301      	adds	r3, #1
 800e996:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800e998:	693b      	ldr	r3, [r7, #16]
 800e99a:	0a1b      	lsrs	r3, r3, #8
 800e99c:	b2da      	uxtb	r2, r3
 800e99e:	69fb      	ldr	r3, [r7, #28]
 800e9a0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800e9a2:	69fb      	ldr	r3, [r7, #28]
 800e9a4:	3301      	adds	r3, #1
 800e9a6:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800e9a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9aa:	3b01      	subs	r3, #1
 800e9ac:	627b      	str	r3, [r7, #36]	@ 0x24
 800e9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d1e3      	bne.n	800e97c <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800e9b4:	88bb      	ldrh	r3, [r7, #4]
 800e9b6:	f003 0301 	and.w	r3, r3, #1
 800e9ba:	b29b      	uxth	r3, r3
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d007      	beq.n	800e9d0 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800e9c0:	6a3b      	ldr	r3, [r7, #32]
 800e9c2:	881b      	ldrh	r3, [r3, #0]
 800e9c4:	b29b      	uxth	r3, r3
 800e9c6:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800e9c8:	693b      	ldr	r3, [r7, #16]
 800e9ca:	b2da      	uxtb	r2, r3
 800e9cc:	69fb      	ldr	r3, [r7, #28]
 800e9ce:	701a      	strb	r2, [r3, #0]
  }
}
 800e9d0:	bf00      	nop
 800e9d2:	372c      	adds	r7, #44	@ 0x2c
 800e9d4:	46bd      	mov	sp, r7
 800e9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9da:	4770      	bx	lr

0800e9dc <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800e9dc:	b580      	push	{r7, lr}
 800e9de:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800e9e0:	4907      	ldr	r1, [pc, #28]	@ (800ea00 <MX_FATFS_Init+0x24>)
 800e9e2:	4808      	ldr	r0, [pc, #32]	@ (800ea04 <MX_FATFS_Init+0x28>)
 800e9e4:	f001 fcfa 	bl	80103dc <FATFS_LinkDriver>
 800e9e8:	4603      	mov	r3, r0
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d002      	beq.n	800e9f4 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800e9ee:	f04f 33ff 	mov.w	r3, #4294967295
 800e9f2:	e003      	b.n	800e9fc <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800e9f4:	4b04      	ldr	r3, [pc, #16]	@ (800ea08 <MX_FATFS_Init+0x2c>)
 800e9f6:	2201      	movs	r2, #1
 800e9f8:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800e9fa:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	bd80      	pop	{r7, pc}
 800ea00:	200022a0 	.word	0x200022a0
 800ea04:	20000014 	.word	0x20000014
 800ea08:	200022a4 	.word	0x200022a4

0800ea0c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	b083      	sub	sp, #12
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	4603      	mov	r3, r0
 800ea14:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800ea16:	4b06      	ldr	r3, [pc, #24]	@ (800ea30 <USER_initialize+0x24>)
 800ea18:	2201      	movs	r2, #1
 800ea1a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800ea1c:	4b04      	ldr	r3, [pc, #16]	@ (800ea30 <USER_initialize+0x24>)
 800ea1e:	781b      	ldrb	r3, [r3, #0]
 800ea20:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800ea22:	4618      	mov	r0, r3
 800ea24:	370c      	adds	r7, #12
 800ea26:	46bd      	mov	sp, r7
 800ea28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2c:	4770      	bx	lr
 800ea2e:	bf00      	nop
 800ea30:	20000010 	.word	0x20000010

0800ea34 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800ea34:	b480      	push	{r7}
 800ea36:	b083      	sub	sp, #12
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	4603      	mov	r3, r0
 800ea3c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800ea3e:	4b06      	ldr	r3, [pc, #24]	@ (800ea58 <USER_status+0x24>)
 800ea40:	2201      	movs	r2, #1
 800ea42:	701a      	strb	r2, [r3, #0]
    return Stat;
 800ea44:	4b04      	ldr	r3, [pc, #16]	@ (800ea58 <USER_status+0x24>)
 800ea46:	781b      	ldrb	r3, [r3, #0]
 800ea48:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	370c      	adds	r7, #12
 800ea4e:	46bd      	mov	sp, r7
 800ea50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea54:	4770      	bx	lr
 800ea56:	bf00      	nop
 800ea58:	20000010 	.word	0x20000010

0800ea5c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800ea5c:	b480      	push	{r7}
 800ea5e:	b085      	sub	sp, #20
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	60b9      	str	r1, [r7, #8]
 800ea64:	607a      	str	r2, [r7, #4]
 800ea66:	603b      	str	r3, [r7, #0]
 800ea68:	4603      	mov	r3, r0
 800ea6a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800ea6c:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800ea6e:	4618      	mov	r0, r3
 800ea70:	3714      	adds	r7, #20
 800ea72:	46bd      	mov	sp, r7
 800ea74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea78:	4770      	bx	lr

0800ea7a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ea7a:	b480      	push	{r7}
 800ea7c:	b085      	sub	sp, #20
 800ea7e:	af00      	add	r7, sp, #0
 800ea80:	60b9      	str	r1, [r7, #8]
 800ea82:	607a      	str	r2, [r7, #4]
 800ea84:	603b      	str	r3, [r7, #0]
 800ea86:	4603      	mov	r3, r0
 800ea88:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800ea8a:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	3714      	adds	r7, #20
 800ea90:	46bd      	mov	sp, r7
 800ea92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea96:	4770      	bx	lr

0800ea98 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ea98:	b480      	push	{r7}
 800ea9a:	b085      	sub	sp, #20
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	4603      	mov	r3, r0
 800eaa0:	603a      	str	r2, [r7, #0]
 800eaa2:	71fb      	strb	r3, [r7, #7]
 800eaa4:	460b      	mov	r3, r1
 800eaa6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800eaa8:	2301      	movs	r3, #1
 800eaaa:	73fb      	strb	r3, [r7, #15]
    return res;
 800eaac:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800eaae:	4618      	mov	r0, r3
 800eab0:	3714      	adds	r7, #20
 800eab2:	46bd      	mov	sp, r7
 800eab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab8:	4770      	bx	lr

0800eaba <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800eaba:	b580      	push	{r7, lr}
 800eabc:	b084      	sub	sp, #16
 800eabe:	af00      	add	r7, sp, #0
 800eac0:	6078      	str	r0, [r7, #4]
 800eac2:	460b      	mov	r3, r1
 800eac4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800eac6:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800eaca:	f002 f957 	bl	8010d7c <USBD_static_malloc>
 800eace:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d105      	bne.n	800eae2 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	2200      	movs	r2, #0
 800eada:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800eade:	2302      	movs	r3, #2
 800eae0:	e066      	b.n	800ebb0 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	68fa      	ldr	r2, [r7, #12]
 800eae6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	7c1b      	ldrb	r3, [r3, #16]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d119      	bne.n	800eb26 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800eaf2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800eaf6:	2202      	movs	r2, #2
 800eaf8:	2181      	movs	r1, #129	@ 0x81
 800eafa:	6878      	ldr	r0, [r7, #4]
 800eafc:	f001 ffe5 	bl	8010aca <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	2201      	movs	r2, #1
 800eb04:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800eb06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800eb0a:	2202      	movs	r2, #2
 800eb0c:	2101      	movs	r1, #1
 800eb0e:	6878      	ldr	r0, [r7, #4]
 800eb10:	f001 ffdb 	bl	8010aca <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	2201      	movs	r2, #1
 800eb18:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	2210      	movs	r2, #16
 800eb20:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800eb24:	e016      	b.n	800eb54 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800eb26:	2340      	movs	r3, #64	@ 0x40
 800eb28:	2202      	movs	r2, #2
 800eb2a:	2181      	movs	r1, #129	@ 0x81
 800eb2c:	6878      	ldr	r0, [r7, #4]
 800eb2e:	f001 ffcc 	bl	8010aca <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	2201      	movs	r2, #1
 800eb36:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800eb38:	2340      	movs	r3, #64	@ 0x40
 800eb3a:	2202      	movs	r2, #2
 800eb3c:	2101      	movs	r1, #1
 800eb3e:	6878      	ldr	r0, [r7, #4]
 800eb40:	f001 ffc3 	bl	8010aca <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	2201      	movs	r2, #1
 800eb48:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	2210      	movs	r2, #16
 800eb50:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800eb54:	2308      	movs	r3, #8
 800eb56:	2203      	movs	r2, #3
 800eb58:	2182      	movs	r1, #130	@ 0x82
 800eb5a:	6878      	ldr	r0, [r7, #4]
 800eb5c:	f001 ffb5 	bl	8010aca <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	2201      	movs	r2, #1
 800eb64:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	2200      	movs	r2, #0
 800eb76:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	2200      	movs	r2, #0
 800eb7e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	7c1b      	ldrb	r3, [r3, #16]
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d109      	bne.n	800eb9e <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800eb90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800eb94:	2101      	movs	r1, #1
 800eb96:	6878      	ldr	r0, [r7, #4]
 800eb98:	f002 f886 	bl	8010ca8 <USBD_LL_PrepareReceive>
 800eb9c:	e007      	b.n	800ebae <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800eba4:	2340      	movs	r3, #64	@ 0x40
 800eba6:	2101      	movs	r1, #1
 800eba8:	6878      	ldr	r0, [r7, #4]
 800ebaa:	f002 f87d 	bl	8010ca8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ebae:	2300      	movs	r3, #0
}
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	3710      	adds	r7, #16
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	bd80      	pop	{r7, pc}

0800ebb8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b082      	sub	sp, #8
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	6078      	str	r0, [r7, #4]
 800ebc0:	460b      	mov	r3, r1
 800ebc2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ebc4:	2181      	movs	r1, #129	@ 0x81
 800ebc6:	6878      	ldr	r0, [r7, #4]
 800ebc8:	f001 ffa5 	bl	8010b16 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	2200      	movs	r2, #0
 800ebd0:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ebd2:	2101      	movs	r1, #1
 800ebd4:	6878      	ldr	r0, [r7, #4]
 800ebd6:	f001 ff9e 	bl	8010b16 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	2200      	movs	r2, #0
 800ebde:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ebe2:	2182      	movs	r1, #130	@ 0x82
 800ebe4:	6878      	ldr	r0, [r7, #4]
 800ebe6:	f001 ff96 	bl	8010b16 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	2200      	movs	r2, #0
 800ebee:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	2200      	movs	r2, #0
 800ebf6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d00e      	beq.n	800ec22 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ec0a:	685b      	ldr	r3, [r3, #4]
 800ec0c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ec14:	4618      	mov	r0, r3
 800ec16:	f002 f8bf 	bl	8010d98 <USBD_static_free>
    pdev->pClassData = NULL;
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	2200      	movs	r2, #0
 800ec1e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ec22:	2300      	movs	r3, #0
}
 800ec24:	4618      	mov	r0, r3
 800ec26:	3708      	adds	r7, #8
 800ec28:	46bd      	mov	sp, r7
 800ec2a:	bd80      	pop	{r7, pc}

0800ec2c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ec2c:	b580      	push	{r7, lr}
 800ec2e:	b086      	sub	sp, #24
 800ec30:	af00      	add	r7, sp, #0
 800ec32:	6078      	str	r0, [r7, #4]
 800ec34:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ec3c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ec3e:	2300      	movs	r3, #0
 800ec40:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ec42:	2300      	movs	r3, #0
 800ec44:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ec46:	2300      	movs	r3, #0
 800ec48:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ec4a:	693b      	ldr	r3, [r7, #16]
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d101      	bne.n	800ec54 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800ec50:	2303      	movs	r3, #3
 800ec52:	e0af      	b.n	800edb4 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	781b      	ldrb	r3, [r3, #0]
 800ec58:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d03f      	beq.n	800ece0 <USBD_CDC_Setup+0xb4>
 800ec60:	2b20      	cmp	r3, #32
 800ec62:	f040 809f 	bne.w	800eda4 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ec66:	683b      	ldr	r3, [r7, #0]
 800ec68:	88db      	ldrh	r3, [r3, #6]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d02e      	beq.n	800eccc <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ec6e:	683b      	ldr	r3, [r7, #0]
 800ec70:	781b      	ldrb	r3, [r3, #0]
 800ec72:	b25b      	sxtb	r3, r3
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	da16      	bge.n	800eca6 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ec7e:	689b      	ldr	r3, [r3, #8]
 800ec80:	683a      	ldr	r2, [r7, #0]
 800ec82:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800ec84:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ec86:	683a      	ldr	r2, [r7, #0]
 800ec88:	88d2      	ldrh	r2, [r2, #6]
 800ec8a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ec8c:	683b      	ldr	r3, [r7, #0]
 800ec8e:	88db      	ldrh	r3, [r3, #6]
 800ec90:	2b07      	cmp	r3, #7
 800ec92:	bf28      	it	cs
 800ec94:	2307      	movcs	r3, #7
 800ec96:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ec98:	693b      	ldr	r3, [r7, #16]
 800ec9a:	89fa      	ldrh	r2, [r7, #14]
 800ec9c:	4619      	mov	r1, r3
 800ec9e:	6878      	ldr	r0, [r7, #4]
 800eca0:	f001 facf 	bl	8010242 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800eca4:	e085      	b.n	800edb2 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800eca6:	683b      	ldr	r3, [r7, #0]
 800eca8:	785a      	ldrb	r2, [r3, #1]
 800ecaa:	693b      	ldr	r3, [r7, #16]
 800ecac:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ecb0:	683b      	ldr	r3, [r7, #0]
 800ecb2:	88db      	ldrh	r3, [r3, #6]
 800ecb4:	b2da      	uxtb	r2, r3
 800ecb6:	693b      	ldr	r3, [r7, #16]
 800ecb8:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ecbc:	6939      	ldr	r1, [r7, #16]
 800ecbe:	683b      	ldr	r3, [r7, #0]
 800ecc0:	88db      	ldrh	r3, [r3, #6]
 800ecc2:	461a      	mov	r2, r3
 800ecc4:	6878      	ldr	r0, [r7, #4]
 800ecc6:	f001 fae8 	bl	801029a <USBD_CtlPrepareRx>
      break;
 800ecca:	e072      	b.n	800edb2 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ecd2:	689b      	ldr	r3, [r3, #8]
 800ecd4:	683a      	ldr	r2, [r7, #0]
 800ecd6:	7850      	ldrb	r0, [r2, #1]
 800ecd8:	2200      	movs	r2, #0
 800ecda:	6839      	ldr	r1, [r7, #0]
 800ecdc:	4798      	blx	r3
      break;
 800ecde:	e068      	b.n	800edb2 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ece0:	683b      	ldr	r3, [r7, #0]
 800ece2:	785b      	ldrb	r3, [r3, #1]
 800ece4:	2b0b      	cmp	r3, #11
 800ece6:	d852      	bhi.n	800ed8e <USBD_CDC_Setup+0x162>
 800ece8:	a201      	add	r2, pc, #4	@ (adr r2, 800ecf0 <USBD_CDC_Setup+0xc4>)
 800ecea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecee:	bf00      	nop
 800ecf0:	0800ed21 	.word	0x0800ed21
 800ecf4:	0800ed9d 	.word	0x0800ed9d
 800ecf8:	0800ed8f 	.word	0x0800ed8f
 800ecfc:	0800ed8f 	.word	0x0800ed8f
 800ed00:	0800ed8f 	.word	0x0800ed8f
 800ed04:	0800ed8f 	.word	0x0800ed8f
 800ed08:	0800ed8f 	.word	0x0800ed8f
 800ed0c:	0800ed8f 	.word	0x0800ed8f
 800ed10:	0800ed8f 	.word	0x0800ed8f
 800ed14:	0800ed8f 	.word	0x0800ed8f
 800ed18:	0800ed4b 	.word	0x0800ed4b
 800ed1c:	0800ed75 	.word	0x0800ed75
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed26:	b2db      	uxtb	r3, r3
 800ed28:	2b03      	cmp	r3, #3
 800ed2a:	d107      	bne.n	800ed3c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ed2c:	f107 030a 	add.w	r3, r7, #10
 800ed30:	2202      	movs	r2, #2
 800ed32:	4619      	mov	r1, r3
 800ed34:	6878      	ldr	r0, [r7, #4]
 800ed36:	f001 fa84 	bl	8010242 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ed3a:	e032      	b.n	800eda2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800ed3c:	6839      	ldr	r1, [r7, #0]
 800ed3e:	6878      	ldr	r0, [r7, #4]
 800ed40:	f001 fa0e 	bl	8010160 <USBD_CtlError>
            ret = USBD_FAIL;
 800ed44:	2303      	movs	r3, #3
 800ed46:	75fb      	strb	r3, [r7, #23]
          break;
 800ed48:	e02b      	b.n	800eda2 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed50:	b2db      	uxtb	r3, r3
 800ed52:	2b03      	cmp	r3, #3
 800ed54:	d107      	bne.n	800ed66 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ed56:	f107 030d 	add.w	r3, r7, #13
 800ed5a:	2201      	movs	r2, #1
 800ed5c:	4619      	mov	r1, r3
 800ed5e:	6878      	ldr	r0, [r7, #4]
 800ed60:	f001 fa6f 	bl	8010242 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ed64:	e01d      	b.n	800eda2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800ed66:	6839      	ldr	r1, [r7, #0]
 800ed68:	6878      	ldr	r0, [r7, #4]
 800ed6a:	f001 f9f9 	bl	8010160 <USBD_CtlError>
            ret = USBD_FAIL;
 800ed6e:	2303      	movs	r3, #3
 800ed70:	75fb      	strb	r3, [r7, #23]
          break;
 800ed72:	e016      	b.n	800eda2 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed7a:	b2db      	uxtb	r3, r3
 800ed7c:	2b03      	cmp	r3, #3
 800ed7e:	d00f      	beq.n	800eda0 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800ed80:	6839      	ldr	r1, [r7, #0]
 800ed82:	6878      	ldr	r0, [r7, #4]
 800ed84:	f001 f9ec 	bl	8010160 <USBD_CtlError>
            ret = USBD_FAIL;
 800ed88:	2303      	movs	r3, #3
 800ed8a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800ed8c:	e008      	b.n	800eda0 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800ed8e:	6839      	ldr	r1, [r7, #0]
 800ed90:	6878      	ldr	r0, [r7, #4]
 800ed92:	f001 f9e5 	bl	8010160 <USBD_CtlError>
          ret = USBD_FAIL;
 800ed96:	2303      	movs	r3, #3
 800ed98:	75fb      	strb	r3, [r7, #23]
          break;
 800ed9a:	e002      	b.n	800eda2 <USBD_CDC_Setup+0x176>
          break;
 800ed9c:	bf00      	nop
 800ed9e:	e008      	b.n	800edb2 <USBD_CDC_Setup+0x186>
          break;
 800eda0:	bf00      	nop
      }
      break;
 800eda2:	e006      	b.n	800edb2 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800eda4:	6839      	ldr	r1, [r7, #0]
 800eda6:	6878      	ldr	r0, [r7, #4]
 800eda8:	f001 f9da 	bl	8010160 <USBD_CtlError>
      ret = USBD_FAIL;
 800edac:	2303      	movs	r3, #3
 800edae:	75fb      	strb	r3, [r7, #23]
      break;
 800edb0:	bf00      	nop
  }

  return (uint8_t)ret;
 800edb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3718      	adds	r7, #24
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}

0800edbc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800edbc:	b580      	push	{r7, lr}
 800edbe:	b084      	sub	sp, #16
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	6078      	str	r0, [r7, #4]
 800edc4:	460b      	mov	r3, r1
 800edc6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800edce:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d101      	bne.n	800edde <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800edda:	2303      	movs	r3, #3
 800eddc:	e04f      	b.n	800ee7e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ede4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ede6:	78fa      	ldrb	r2, [r7, #3]
 800ede8:	6879      	ldr	r1, [r7, #4]
 800edea:	4613      	mov	r3, r2
 800edec:	009b      	lsls	r3, r3, #2
 800edee:	4413      	add	r3, r2
 800edf0:	009b      	lsls	r3, r3, #2
 800edf2:	440b      	add	r3, r1
 800edf4:	3318      	adds	r3, #24
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d029      	beq.n	800ee50 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800edfc:	78fa      	ldrb	r2, [r7, #3]
 800edfe:	6879      	ldr	r1, [r7, #4]
 800ee00:	4613      	mov	r3, r2
 800ee02:	009b      	lsls	r3, r3, #2
 800ee04:	4413      	add	r3, r2
 800ee06:	009b      	lsls	r3, r3, #2
 800ee08:	440b      	add	r3, r1
 800ee0a:	3318      	adds	r3, #24
 800ee0c:	681a      	ldr	r2, [r3, #0]
 800ee0e:	78f9      	ldrb	r1, [r7, #3]
 800ee10:	68f8      	ldr	r0, [r7, #12]
 800ee12:	460b      	mov	r3, r1
 800ee14:	009b      	lsls	r3, r3, #2
 800ee16:	440b      	add	r3, r1
 800ee18:	00db      	lsls	r3, r3, #3
 800ee1a:	4403      	add	r3, r0
 800ee1c:	3320      	adds	r3, #32
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	fbb2 f1f3 	udiv	r1, r2, r3
 800ee24:	fb01 f303 	mul.w	r3, r1, r3
 800ee28:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d110      	bne.n	800ee50 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800ee2e:	78fa      	ldrb	r2, [r7, #3]
 800ee30:	6879      	ldr	r1, [r7, #4]
 800ee32:	4613      	mov	r3, r2
 800ee34:	009b      	lsls	r3, r3, #2
 800ee36:	4413      	add	r3, r2
 800ee38:	009b      	lsls	r3, r3, #2
 800ee3a:	440b      	add	r3, r1
 800ee3c:	3318      	adds	r3, #24
 800ee3e:	2200      	movs	r2, #0
 800ee40:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ee42:	78f9      	ldrb	r1, [r7, #3]
 800ee44:	2300      	movs	r3, #0
 800ee46:	2200      	movs	r2, #0
 800ee48:	6878      	ldr	r0, [r7, #4]
 800ee4a:	f001 ff0c 	bl	8010c66 <USBD_LL_Transmit>
 800ee4e:	e015      	b.n	800ee7c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800ee50:	68bb      	ldr	r3, [r7, #8]
 800ee52:	2200      	movs	r2, #0
 800ee54:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ee5e:	691b      	ldr	r3, [r3, #16]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d00b      	beq.n	800ee7c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ee6a:	691b      	ldr	r3, [r3, #16]
 800ee6c:	68ba      	ldr	r2, [r7, #8]
 800ee6e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800ee72:	68ba      	ldr	r2, [r7, #8]
 800ee74:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800ee78:	78fa      	ldrb	r2, [r7, #3]
 800ee7a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800ee7c:	2300      	movs	r3, #0
}
 800ee7e:	4618      	mov	r0, r3
 800ee80:	3710      	adds	r7, #16
 800ee82:	46bd      	mov	sp, r7
 800ee84:	bd80      	pop	{r7, pc}

0800ee86 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ee86:	b580      	push	{r7, lr}
 800ee88:	b084      	sub	sp, #16
 800ee8a:	af00      	add	r7, sp, #0
 800ee8c:	6078      	str	r0, [r7, #4]
 800ee8e:	460b      	mov	r3, r1
 800ee90:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ee98:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d101      	bne.n	800eea8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800eea4:	2303      	movs	r3, #3
 800eea6:	e015      	b.n	800eed4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800eea8:	78fb      	ldrb	r3, [r7, #3]
 800eeaa:	4619      	mov	r1, r3
 800eeac:	6878      	ldr	r0, [r7, #4]
 800eeae:	f001 ff1c 	bl	8010cea <USBD_LL_GetRxDataSize>
 800eeb2:	4602      	mov	r2, r0
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800eec0:	68db      	ldr	r3, [r3, #12]
 800eec2:	68fa      	ldr	r2, [r7, #12]
 800eec4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800eec8:	68fa      	ldr	r2, [r7, #12]
 800eeca:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800eece:	4611      	mov	r1, r2
 800eed0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800eed2:	2300      	movs	r3, #0
}
 800eed4:	4618      	mov	r0, r3
 800eed6:	3710      	adds	r7, #16
 800eed8:	46bd      	mov	sp, r7
 800eeda:	bd80      	pop	{r7, pc}

0800eedc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800eedc:	b580      	push	{r7, lr}
 800eede:	b084      	sub	sp, #16
 800eee0:	af00      	add	r7, sp, #0
 800eee2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eeea:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d101      	bne.n	800eef6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800eef2:	2303      	movs	r3, #3
 800eef4:	e01a      	b.n	800ef2c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d014      	beq.n	800ef2a <USBD_CDC_EP0_RxReady+0x4e>
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800ef06:	2bff      	cmp	r3, #255	@ 0xff
 800ef08:	d00f      	beq.n	800ef2a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ef10:	689b      	ldr	r3, [r3, #8]
 800ef12:	68fa      	ldr	r2, [r7, #12]
 800ef14:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800ef18:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800ef1a:	68fa      	ldr	r2, [r7, #12]
 800ef1c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ef20:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	22ff      	movs	r2, #255	@ 0xff
 800ef26:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800ef2a:	2300      	movs	r3, #0
}
 800ef2c:	4618      	mov	r0, r3
 800ef2e:	3710      	adds	r7, #16
 800ef30:	46bd      	mov	sp, r7
 800ef32:	bd80      	pop	{r7, pc}

0800ef34 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ef34:	b480      	push	{r7}
 800ef36:	b083      	sub	sp, #12
 800ef38:	af00      	add	r7, sp, #0
 800ef3a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	2243      	movs	r2, #67	@ 0x43
 800ef40:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800ef42:	4b03      	ldr	r3, [pc, #12]	@ (800ef50 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ef44:	4618      	mov	r0, r3
 800ef46:	370c      	adds	r7, #12
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef4e:	4770      	bx	lr
 800ef50:	200000b0 	.word	0x200000b0

0800ef54 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ef54:	b480      	push	{r7}
 800ef56:	b083      	sub	sp, #12
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	2243      	movs	r2, #67	@ 0x43
 800ef60:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800ef62:	4b03      	ldr	r3, [pc, #12]	@ (800ef70 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ef64:	4618      	mov	r0, r3
 800ef66:	370c      	adds	r7, #12
 800ef68:	46bd      	mov	sp, r7
 800ef6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef6e:	4770      	bx	lr
 800ef70:	2000006c 	.word	0x2000006c

0800ef74 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ef74:	b480      	push	{r7}
 800ef76:	b083      	sub	sp, #12
 800ef78:	af00      	add	r7, sp, #0
 800ef7a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	2243      	movs	r2, #67	@ 0x43
 800ef80:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800ef82:	4b03      	ldr	r3, [pc, #12]	@ (800ef90 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800ef84:	4618      	mov	r0, r3
 800ef86:	370c      	adds	r7, #12
 800ef88:	46bd      	mov	sp, r7
 800ef8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef8e:	4770      	bx	lr
 800ef90:	200000f4 	.word	0x200000f4

0800ef94 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ef94:	b480      	push	{r7}
 800ef96:	b083      	sub	sp, #12
 800ef98:	af00      	add	r7, sp, #0
 800ef9a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	220a      	movs	r2, #10
 800efa0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800efa2:	4b03      	ldr	r3, [pc, #12]	@ (800efb0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800efa4:	4618      	mov	r0, r3
 800efa6:	370c      	adds	r7, #12
 800efa8:	46bd      	mov	sp, r7
 800efaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efae:	4770      	bx	lr
 800efb0:	20000028 	.word	0x20000028

0800efb4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800efb4:	b480      	push	{r7}
 800efb6:	b083      	sub	sp, #12
 800efb8:	af00      	add	r7, sp, #0
 800efba:	6078      	str	r0, [r7, #4]
 800efbc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800efbe:	683b      	ldr	r3, [r7, #0]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d101      	bne.n	800efc8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800efc4:	2303      	movs	r3, #3
 800efc6:	e004      	b.n	800efd2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	683a      	ldr	r2, [r7, #0]
 800efcc:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800efd0:	2300      	movs	r3, #0
}
 800efd2:	4618      	mov	r0, r3
 800efd4:	370c      	adds	r7, #12
 800efd6:	46bd      	mov	sp, r7
 800efd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efdc:	4770      	bx	lr

0800efde <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800efde:	b480      	push	{r7}
 800efe0:	b087      	sub	sp, #28
 800efe2:	af00      	add	r7, sp, #0
 800efe4:	60f8      	str	r0, [r7, #12]
 800efe6:	60b9      	str	r1, [r7, #8]
 800efe8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eff0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800eff2:	697b      	ldr	r3, [r7, #20]
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d101      	bne.n	800effc <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800eff8:	2303      	movs	r3, #3
 800effa:	e008      	b.n	800f00e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800effc:	697b      	ldr	r3, [r7, #20]
 800effe:	68ba      	ldr	r2, [r7, #8]
 800f000:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800f004:	697b      	ldr	r3, [r7, #20]
 800f006:	687a      	ldr	r2, [r7, #4]
 800f008:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800f00c:	2300      	movs	r3, #0
}
 800f00e:	4618      	mov	r0, r3
 800f010:	371c      	adds	r7, #28
 800f012:	46bd      	mov	sp, r7
 800f014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f018:	4770      	bx	lr

0800f01a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800f01a:	b480      	push	{r7}
 800f01c:	b085      	sub	sp, #20
 800f01e:	af00      	add	r7, sp, #0
 800f020:	6078      	str	r0, [r7, #4]
 800f022:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f02a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d101      	bne.n	800f036 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800f032:	2303      	movs	r3, #3
 800f034:	e004      	b.n	800f040 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	683a      	ldr	r2, [r7, #0]
 800f03a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800f03e:	2300      	movs	r3, #0
}
 800f040:	4618      	mov	r0, r3
 800f042:	3714      	adds	r7, #20
 800f044:	46bd      	mov	sp, r7
 800f046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f04a:	4770      	bx	lr

0800f04c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800f04c:	b580      	push	{r7, lr}
 800f04e:	b084      	sub	sp, #16
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f05a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800f05c:	2301      	movs	r3, #1
 800f05e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f066:	2b00      	cmp	r3, #0
 800f068:	d101      	bne.n	800f06e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f06a:	2303      	movs	r3, #3
 800f06c:	e01a      	b.n	800f0a4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800f06e:	68bb      	ldr	r3, [r7, #8]
 800f070:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f074:	2b00      	cmp	r3, #0
 800f076:	d114      	bne.n	800f0a2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800f078:	68bb      	ldr	r3, [r7, #8]
 800f07a:	2201      	movs	r2, #1
 800f07c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800f080:	68bb      	ldr	r3, [r7, #8]
 800f082:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800f08a:	68bb      	ldr	r3, [r7, #8]
 800f08c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800f090:	68bb      	ldr	r3, [r7, #8]
 800f092:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800f096:	2181      	movs	r1, #129	@ 0x81
 800f098:	6878      	ldr	r0, [r7, #4]
 800f09a:	f001 fde4 	bl	8010c66 <USBD_LL_Transmit>

    ret = USBD_OK;
 800f09e:	2300      	movs	r3, #0
 800f0a0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800f0a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	3710      	adds	r7, #16
 800f0a8:	46bd      	mov	sp, r7
 800f0aa:	bd80      	pop	{r7, pc}

0800f0ac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	b084      	sub	sp, #16
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f0ba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d101      	bne.n	800f0ca <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f0c6:	2303      	movs	r3, #3
 800f0c8:	e016      	b.n	800f0f8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	7c1b      	ldrb	r3, [r3, #16]
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d109      	bne.n	800f0e6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f0d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f0dc:	2101      	movs	r1, #1
 800f0de:	6878      	ldr	r0, [r7, #4]
 800f0e0:	f001 fde2 	bl	8010ca8 <USBD_LL_PrepareReceive>
 800f0e4:	e007      	b.n	800f0f6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f0ec:	2340      	movs	r3, #64	@ 0x40
 800f0ee:	2101      	movs	r1, #1
 800f0f0:	6878      	ldr	r0, [r7, #4]
 800f0f2:	f001 fdd9 	bl	8010ca8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f0f6:	2300      	movs	r3, #0
}
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	3710      	adds	r7, #16
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	bd80      	pop	{r7, pc}

0800f100 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f100:	b580      	push	{r7, lr}
 800f102:	b086      	sub	sp, #24
 800f104:	af00      	add	r7, sp, #0
 800f106:	60f8      	str	r0, [r7, #12]
 800f108:	60b9      	str	r1, [r7, #8]
 800f10a:	4613      	mov	r3, r2
 800f10c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	2b00      	cmp	r3, #0
 800f112:	d101      	bne.n	800f118 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800f114:	2303      	movs	r3, #3
 800f116:	e01f      	b.n	800f158 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	2200      	movs	r2, #0
 800f11c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	2200      	movs	r2, #0
 800f124:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	2200      	movs	r2, #0
 800f12c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800f130:	68bb      	ldr	r3, [r7, #8]
 800f132:	2b00      	cmp	r3, #0
 800f134:	d003      	beq.n	800f13e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	68ba      	ldr	r2, [r7, #8]
 800f13a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	2201      	movs	r2, #1
 800f142:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	79fa      	ldrb	r2, [r7, #7]
 800f14a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800f14c:	68f8      	ldr	r0, [r7, #12]
 800f14e:	f001 fc41 	bl	80109d4 <USBD_LL_Init>
 800f152:	4603      	mov	r3, r0
 800f154:	75fb      	strb	r3, [r7, #23]

  return ret;
 800f156:	7dfb      	ldrb	r3, [r7, #23]
}
 800f158:	4618      	mov	r0, r3
 800f15a:	3718      	adds	r7, #24
 800f15c:	46bd      	mov	sp, r7
 800f15e:	bd80      	pop	{r7, pc}

0800f160 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800f160:	b580      	push	{r7, lr}
 800f162:	b084      	sub	sp, #16
 800f164:	af00      	add	r7, sp, #0
 800f166:	6078      	str	r0, [r7, #4]
 800f168:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f16a:	2300      	movs	r3, #0
 800f16c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800f16e:	683b      	ldr	r3, [r7, #0]
 800f170:	2b00      	cmp	r3, #0
 800f172:	d101      	bne.n	800f178 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800f174:	2303      	movs	r3, #3
 800f176:	e016      	b.n	800f1a6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	683a      	ldr	r2, [r7, #0]
 800f17c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d00b      	beq.n	800f1a4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f194:	f107 020e 	add.w	r2, r7, #14
 800f198:	4610      	mov	r0, r2
 800f19a:	4798      	blx	r3
 800f19c:	4602      	mov	r2, r0
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800f1a4:	2300      	movs	r3, #0
}
 800f1a6:	4618      	mov	r0, r3
 800f1a8:	3710      	adds	r7, #16
 800f1aa:	46bd      	mov	sp, r7
 800f1ac:	bd80      	pop	{r7, pc}

0800f1ae <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800f1ae:	b580      	push	{r7, lr}
 800f1b0:	b082      	sub	sp, #8
 800f1b2:	af00      	add	r7, sp, #0
 800f1b4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800f1b6:	6878      	ldr	r0, [r7, #4]
 800f1b8:	f001 fc6c 	bl	8010a94 <USBD_LL_Start>
 800f1bc:	4603      	mov	r3, r0
}
 800f1be:	4618      	mov	r0, r3
 800f1c0:	3708      	adds	r7, #8
 800f1c2:	46bd      	mov	sp, r7
 800f1c4:	bd80      	pop	{r7, pc}

0800f1c6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800f1c6:	b480      	push	{r7}
 800f1c8:	b083      	sub	sp, #12
 800f1ca:	af00      	add	r7, sp, #0
 800f1cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f1ce:	2300      	movs	r3, #0
}
 800f1d0:	4618      	mov	r0, r3
 800f1d2:	370c      	adds	r7, #12
 800f1d4:	46bd      	mov	sp, r7
 800f1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1da:	4770      	bx	lr

0800f1dc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f1dc:	b580      	push	{r7, lr}
 800f1de:	b084      	sub	sp, #16
 800f1e0:	af00      	add	r7, sp, #0
 800f1e2:	6078      	str	r0, [r7, #4]
 800f1e4:	460b      	mov	r3, r1
 800f1e6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800f1e8:	2303      	movs	r3, #3
 800f1ea:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d009      	beq.n	800f20a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	78fa      	ldrb	r2, [r7, #3]
 800f200:	4611      	mov	r1, r2
 800f202:	6878      	ldr	r0, [r7, #4]
 800f204:	4798      	blx	r3
 800f206:	4603      	mov	r3, r0
 800f208:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800f20a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f20c:	4618      	mov	r0, r3
 800f20e:	3710      	adds	r7, #16
 800f210:	46bd      	mov	sp, r7
 800f212:	bd80      	pop	{r7, pc}

0800f214 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f214:	b580      	push	{r7, lr}
 800f216:	b082      	sub	sp, #8
 800f218:	af00      	add	r7, sp, #0
 800f21a:	6078      	str	r0, [r7, #4]
 800f21c:	460b      	mov	r3, r1
 800f21e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f226:	2b00      	cmp	r3, #0
 800f228:	d007      	beq.n	800f23a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f230:	685b      	ldr	r3, [r3, #4]
 800f232:	78fa      	ldrb	r2, [r7, #3]
 800f234:	4611      	mov	r1, r2
 800f236:	6878      	ldr	r0, [r7, #4]
 800f238:	4798      	blx	r3
  }

  return USBD_OK;
 800f23a:	2300      	movs	r3, #0
}
 800f23c:	4618      	mov	r0, r3
 800f23e:	3708      	adds	r7, #8
 800f240:	46bd      	mov	sp, r7
 800f242:	bd80      	pop	{r7, pc}

0800f244 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800f244:	b580      	push	{r7, lr}
 800f246:	b084      	sub	sp, #16
 800f248:	af00      	add	r7, sp, #0
 800f24a:	6078      	str	r0, [r7, #4]
 800f24c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f254:	6839      	ldr	r1, [r7, #0]
 800f256:	4618      	mov	r0, r3
 800f258:	f000 ff48 	bl	80100ec <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	2201      	movs	r2, #1
 800f260:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800f26a:	461a      	mov	r2, r3
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800f278:	f003 031f 	and.w	r3, r3, #31
 800f27c:	2b02      	cmp	r3, #2
 800f27e:	d01a      	beq.n	800f2b6 <USBD_LL_SetupStage+0x72>
 800f280:	2b02      	cmp	r3, #2
 800f282:	d822      	bhi.n	800f2ca <USBD_LL_SetupStage+0x86>
 800f284:	2b00      	cmp	r3, #0
 800f286:	d002      	beq.n	800f28e <USBD_LL_SetupStage+0x4a>
 800f288:	2b01      	cmp	r3, #1
 800f28a:	d00a      	beq.n	800f2a2 <USBD_LL_SetupStage+0x5e>
 800f28c:	e01d      	b.n	800f2ca <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f294:	4619      	mov	r1, r3
 800f296:	6878      	ldr	r0, [r7, #4]
 800f298:	f000 f9f0 	bl	800f67c <USBD_StdDevReq>
 800f29c:	4603      	mov	r3, r0
 800f29e:	73fb      	strb	r3, [r7, #15]
      break;
 800f2a0:	e020      	b.n	800f2e4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f2a8:	4619      	mov	r1, r3
 800f2aa:	6878      	ldr	r0, [r7, #4]
 800f2ac:	f000 fa54 	bl	800f758 <USBD_StdItfReq>
 800f2b0:	4603      	mov	r3, r0
 800f2b2:	73fb      	strb	r3, [r7, #15]
      break;
 800f2b4:	e016      	b.n	800f2e4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f2bc:	4619      	mov	r1, r3
 800f2be:	6878      	ldr	r0, [r7, #4]
 800f2c0:	f000 fa93 	bl	800f7ea <USBD_StdEPReq>
 800f2c4:	4603      	mov	r3, r0
 800f2c6:	73fb      	strb	r3, [r7, #15]
      break;
 800f2c8:	e00c      	b.n	800f2e4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800f2d0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f2d4:	b2db      	uxtb	r3, r3
 800f2d6:	4619      	mov	r1, r3
 800f2d8:	6878      	ldr	r0, [r7, #4]
 800f2da:	f001 fc3b 	bl	8010b54 <USBD_LL_StallEP>
 800f2de:	4603      	mov	r3, r0
 800f2e0:	73fb      	strb	r3, [r7, #15]
      break;
 800f2e2:	bf00      	nop
  }

  return ret;
 800f2e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	3710      	adds	r7, #16
 800f2ea:	46bd      	mov	sp, r7
 800f2ec:	bd80      	pop	{r7, pc}

0800f2ee <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800f2ee:	b580      	push	{r7, lr}
 800f2f0:	b086      	sub	sp, #24
 800f2f2:	af00      	add	r7, sp, #0
 800f2f4:	60f8      	str	r0, [r7, #12]
 800f2f6:	460b      	mov	r3, r1
 800f2f8:	607a      	str	r2, [r7, #4]
 800f2fa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f2fc:	7afb      	ldrb	r3, [r7, #11]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d138      	bne.n	800f374 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800f308:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800f310:	2b03      	cmp	r3, #3
 800f312:	d14a      	bne.n	800f3aa <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800f314:	693b      	ldr	r3, [r7, #16]
 800f316:	689a      	ldr	r2, [r3, #8]
 800f318:	693b      	ldr	r3, [r7, #16]
 800f31a:	68db      	ldr	r3, [r3, #12]
 800f31c:	429a      	cmp	r2, r3
 800f31e:	d913      	bls.n	800f348 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f320:	693b      	ldr	r3, [r7, #16]
 800f322:	689a      	ldr	r2, [r3, #8]
 800f324:	693b      	ldr	r3, [r7, #16]
 800f326:	68db      	ldr	r3, [r3, #12]
 800f328:	1ad2      	subs	r2, r2, r3
 800f32a:	693b      	ldr	r3, [r7, #16]
 800f32c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800f32e:	693b      	ldr	r3, [r7, #16]
 800f330:	68da      	ldr	r2, [r3, #12]
 800f332:	693b      	ldr	r3, [r7, #16]
 800f334:	689b      	ldr	r3, [r3, #8]
 800f336:	4293      	cmp	r3, r2
 800f338:	bf28      	it	cs
 800f33a:	4613      	movcs	r3, r2
 800f33c:	461a      	mov	r2, r3
 800f33e:	6879      	ldr	r1, [r7, #4]
 800f340:	68f8      	ldr	r0, [r7, #12]
 800f342:	f000 ffc7 	bl	80102d4 <USBD_CtlContinueRx>
 800f346:	e030      	b.n	800f3aa <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f34e:	b2db      	uxtb	r3, r3
 800f350:	2b03      	cmp	r3, #3
 800f352:	d10b      	bne.n	800f36c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f35a:	691b      	ldr	r3, [r3, #16]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d005      	beq.n	800f36c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f366:	691b      	ldr	r3, [r3, #16]
 800f368:	68f8      	ldr	r0, [r7, #12]
 800f36a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800f36c:	68f8      	ldr	r0, [r7, #12]
 800f36e:	f000 ffc2 	bl	80102f6 <USBD_CtlSendStatus>
 800f372:	e01a      	b.n	800f3aa <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f37a:	b2db      	uxtb	r3, r3
 800f37c:	2b03      	cmp	r3, #3
 800f37e:	d114      	bne.n	800f3aa <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800f380:	68fb      	ldr	r3, [r7, #12]
 800f382:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f386:	699b      	ldr	r3, [r3, #24]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d00e      	beq.n	800f3aa <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f392:	699b      	ldr	r3, [r3, #24]
 800f394:	7afa      	ldrb	r2, [r7, #11]
 800f396:	4611      	mov	r1, r2
 800f398:	68f8      	ldr	r0, [r7, #12]
 800f39a:	4798      	blx	r3
 800f39c:	4603      	mov	r3, r0
 800f39e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800f3a0:	7dfb      	ldrb	r3, [r7, #23]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d001      	beq.n	800f3aa <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800f3a6:	7dfb      	ldrb	r3, [r7, #23]
 800f3a8:	e000      	b.n	800f3ac <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800f3aa:	2300      	movs	r3, #0
}
 800f3ac:	4618      	mov	r0, r3
 800f3ae:	3718      	adds	r7, #24
 800f3b0:	46bd      	mov	sp, r7
 800f3b2:	bd80      	pop	{r7, pc}

0800f3b4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800f3b4:	b580      	push	{r7, lr}
 800f3b6:	b086      	sub	sp, #24
 800f3b8:	af00      	add	r7, sp, #0
 800f3ba:	60f8      	str	r0, [r7, #12]
 800f3bc:	460b      	mov	r3, r1
 800f3be:	607a      	str	r2, [r7, #4]
 800f3c0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f3c2:	7afb      	ldrb	r3, [r7, #11]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d16b      	bne.n	800f4a0 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	3314      	adds	r3, #20
 800f3cc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800f3d4:	2b02      	cmp	r3, #2
 800f3d6:	d156      	bne.n	800f486 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800f3d8:	693b      	ldr	r3, [r7, #16]
 800f3da:	689a      	ldr	r2, [r3, #8]
 800f3dc:	693b      	ldr	r3, [r7, #16]
 800f3de:	68db      	ldr	r3, [r3, #12]
 800f3e0:	429a      	cmp	r2, r3
 800f3e2:	d914      	bls.n	800f40e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f3e4:	693b      	ldr	r3, [r7, #16]
 800f3e6:	689a      	ldr	r2, [r3, #8]
 800f3e8:	693b      	ldr	r3, [r7, #16]
 800f3ea:	68db      	ldr	r3, [r3, #12]
 800f3ec:	1ad2      	subs	r2, r2, r3
 800f3ee:	693b      	ldr	r3, [r7, #16]
 800f3f0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800f3f2:	693b      	ldr	r3, [r7, #16]
 800f3f4:	689b      	ldr	r3, [r3, #8]
 800f3f6:	461a      	mov	r2, r3
 800f3f8:	6879      	ldr	r1, [r7, #4]
 800f3fa:	68f8      	ldr	r0, [r7, #12]
 800f3fc:	f000 ff3c 	bl	8010278 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f400:	2300      	movs	r3, #0
 800f402:	2200      	movs	r2, #0
 800f404:	2100      	movs	r1, #0
 800f406:	68f8      	ldr	r0, [r7, #12]
 800f408:	f001 fc4e 	bl	8010ca8 <USBD_LL_PrepareReceive>
 800f40c:	e03b      	b.n	800f486 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800f40e:	693b      	ldr	r3, [r7, #16]
 800f410:	68da      	ldr	r2, [r3, #12]
 800f412:	693b      	ldr	r3, [r7, #16]
 800f414:	689b      	ldr	r3, [r3, #8]
 800f416:	429a      	cmp	r2, r3
 800f418:	d11c      	bne.n	800f454 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800f41a:	693b      	ldr	r3, [r7, #16]
 800f41c:	685a      	ldr	r2, [r3, #4]
 800f41e:	693b      	ldr	r3, [r7, #16]
 800f420:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800f422:	429a      	cmp	r2, r3
 800f424:	d316      	bcc.n	800f454 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800f426:	693b      	ldr	r3, [r7, #16]
 800f428:	685a      	ldr	r2, [r3, #4]
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800f430:	429a      	cmp	r2, r3
 800f432:	d20f      	bcs.n	800f454 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800f434:	2200      	movs	r2, #0
 800f436:	2100      	movs	r1, #0
 800f438:	68f8      	ldr	r0, [r7, #12]
 800f43a:	f000 ff1d 	bl	8010278 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	2200      	movs	r2, #0
 800f442:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f446:	2300      	movs	r3, #0
 800f448:	2200      	movs	r2, #0
 800f44a:	2100      	movs	r1, #0
 800f44c:	68f8      	ldr	r0, [r7, #12]
 800f44e:	f001 fc2b 	bl	8010ca8 <USBD_LL_PrepareReceive>
 800f452:	e018      	b.n	800f486 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f45a:	b2db      	uxtb	r3, r3
 800f45c:	2b03      	cmp	r3, #3
 800f45e:	d10b      	bne.n	800f478 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f466:	68db      	ldr	r3, [r3, #12]
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d005      	beq.n	800f478 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f472:	68db      	ldr	r3, [r3, #12]
 800f474:	68f8      	ldr	r0, [r7, #12]
 800f476:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f478:	2180      	movs	r1, #128	@ 0x80
 800f47a:	68f8      	ldr	r0, [r7, #12]
 800f47c:	f001 fb6a 	bl	8010b54 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800f480:	68f8      	ldr	r0, [r7, #12]
 800f482:	f000 ff4b 	bl	801031c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800f48c:	2b01      	cmp	r3, #1
 800f48e:	d122      	bne.n	800f4d6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800f490:	68f8      	ldr	r0, [r7, #12]
 800f492:	f7ff fe98 	bl	800f1c6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	2200      	movs	r2, #0
 800f49a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800f49e:	e01a      	b.n	800f4d6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f4a6:	b2db      	uxtb	r3, r3
 800f4a8:	2b03      	cmp	r3, #3
 800f4aa:	d114      	bne.n	800f4d6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f4b2:	695b      	ldr	r3, [r3, #20]
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	d00e      	beq.n	800f4d6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f4be:	695b      	ldr	r3, [r3, #20]
 800f4c0:	7afa      	ldrb	r2, [r7, #11]
 800f4c2:	4611      	mov	r1, r2
 800f4c4:	68f8      	ldr	r0, [r7, #12]
 800f4c6:	4798      	blx	r3
 800f4c8:	4603      	mov	r3, r0
 800f4ca:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800f4cc:	7dfb      	ldrb	r3, [r7, #23]
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d001      	beq.n	800f4d6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800f4d2:	7dfb      	ldrb	r3, [r7, #23]
 800f4d4:	e000      	b.n	800f4d8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800f4d6:	2300      	movs	r3, #0
}
 800f4d8:	4618      	mov	r0, r3
 800f4da:	3718      	adds	r7, #24
 800f4dc:	46bd      	mov	sp, r7
 800f4de:	bd80      	pop	{r7, pc}

0800f4e0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f4e0:	b580      	push	{r7, lr}
 800f4e2:	b082      	sub	sp, #8
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	2201      	movs	r2, #1
 800f4ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	2200      	movs	r2, #0
 800f4fc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	2200      	movs	r2, #0
 800f502:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d101      	bne.n	800f514 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800f510:	2303      	movs	r3, #3
 800f512:	e02f      	b.n	800f574 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d00f      	beq.n	800f53e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f524:	685b      	ldr	r3, [r3, #4]
 800f526:	2b00      	cmp	r3, #0
 800f528:	d009      	beq.n	800f53e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f530:	685b      	ldr	r3, [r3, #4]
 800f532:	687a      	ldr	r2, [r7, #4]
 800f534:	6852      	ldr	r2, [r2, #4]
 800f536:	b2d2      	uxtb	r2, r2
 800f538:	4611      	mov	r1, r2
 800f53a:	6878      	ldr	r0, [r7, #4]
 800f53c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f53e:	2340      	movs	r3, #64	@ 0x40
 800f540:	2200      	movs	r2, #0
 800f542:	2100      	movs	r1, #0
 800f544:	6878      	ldr	r0, [r7, #4]
 800f546:	f001 fac0 	bl	8010aca <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	2201      	movs	r2, #1
 800f54e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	2240      	movs	r2, #64	@ 0x40
 800f556:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f55a:	2340      	movs	r3, #64	@ 0x40
 800f55c:	2200      	movs	r2, #0
 800f55e:	2180      	movs	r1, #128	@ 0x80
 800f560:	6878      	ldr	r0, [r7, #4]
 800f562:	f001 fab2 	bl	8010aca <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	2201      	movs	r2, #1
 800f56a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	2240      	movs	r2, #64	@ 0x40
 800f570:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800f572:	2300      	movs	r3, #0
}
 800f574:	4618      	mov	r0, r3
 800f576:	3708      	adds	r7, #8
 800f578:	46bd      	mov	sp, r7
 800f57a:	bd80      	pop	{r7, pc}

0800f57c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f57c:	b480      	push	{r7}
 800f57e:	b083      	sub	sp, #12
 800f580:	af00      	add	r7, sp, #0
 800f582:	6078      	str	r0, [r7, #4]
 800f584:	460b      	mov	r3, r1
 800f586:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	78fa      	ldrb	r2, [r7, #3]
 800f58c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f58e:	2300      	movs	r3, #0
}
 800f590:	4618      	mov	r0, r3
 800f592:	370c      	adds	r7, #12
 800f594:	46bd      	mov	sp, r7
 800f596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f59a:	4770      	bx	lr

0800f59c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f59c:	b480      	push	{r7}
 800f59e:	b083      	sub	sp, #12
 800f5a0:	af00      	add	r7, sp, #0
 800f5a2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f5aa:	b2da      	uxtb	r2, r3
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	2204      	movs	r2, #4
 800f5b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800f5ba:	2300      	movs	r3, #0
}
 800f5bc:	4618      	mov	r0, r3
 800f5be:	370c      	adds	r7, #12
 800f5c0:	46bd      	mov	sp, r7
 800f5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c6:	4770      	bx	lr

0800f5c8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f5c8:	b480      	push	{r7}
 800f5ca:	b083      	sub	sp, #12
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f5d6:	b2db      	uxtb	r3, r3
 800f5d8:	2b04      	cmp	r3, #4
 800f5da:	d106      	bne.n	800f5ea <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800f5e2:	b2da      	uxtb	r2, r3
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800f5ea:	2300      	movs	r3, #0
}
 800f5ec:	4618      	mov	r0, r3
 800f5ee:	370c      	adds	r7, #12
 800f5f0:	46bd      	mov	sp, r7
 800f5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f6:	4770      	bx	lr

0800f5f8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f5f8:	b580      	push	{r7, lr}
 800f5fa:	b082      	sub	sp, #8
 800f5fc:	af00      	add	r7, sp, #0
 800f5fe:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f606:	2b00      	cmp	r3, #0
 800f608:	d101      	bne.n	800f60e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800f60a:	2303      	movs	r3, #3
 800f60c:	e012      	b.n	800f634 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f614:	b2db      	uxtb	r3, r3
 800f616:	2b03      	cmp	r3, #3
 800f618:	d10b      	bne.n	800f632 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f620:	69db      	ldr	r3, [r3, #28]
 800f622:	2b00      	cmp	r3, #0
 800f624:	d005      	beq.n	800f632 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f62c:	69db      	ldr	r3, [r3, #28]
 800f62e:	6878      	ldr	r0, [r7, #4]
 800f630:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f632:	2300      	movs	r3, #0
}
 800f634:	4618      	mov	r0, r3
 800f636:	3708      	adds	r7, #8
 800f638:	46bd      	mov	sp, r7
 800f63a:	bd80      	pop	{r7, pc}

0800f63c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f63c:	b480      	push	{r7}
 800f63e:	b087      	sub	sp, #28
 800f640:	af00      	add	r7, sp, #0
 800f642:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f648:	697b      	ldr	r3, [r7, #20]
 800f64a:	781b      	ldrb	r3, [r3, #0]
 800f64c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f64e:	697b      	ldr	r3, [r7, #20]
 800f650:	3301      	adds	r3, #1
 800f652:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f654:	697b      	ldr	r3, [r7, #20]
 800f656:	781b      	ldrb	r3, [r3, #0]
 800f658:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f65a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800f65e:	021b      	lsls	r3, r3, #8
 800f660:	b21a      	sxth	r2, r3
 800f662:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f666:	4313      	orrs	r3, r2
 800f668:	b21b      	sxth	r3, r3
 800f66a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f66c:	89fb      	ldrh	r3, [r7, #14]
}
 800f66e:	4618      	mov	r0, r3
 800f670:	371c      	adds	r7, #28
 800f672:	46bd      	mov	sp, r7
 800f674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f678:	4770      	bx	lr
	...

0800f67c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f67c:	b580      	push	{r7, lr}
 800f67e:	b084      	sub	sp, #16
 800f680:	af00      	add	r7, sp, #0
 800f682:	6078      	str	r0, [r7, #4]
 800f684:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f686:	2300      	movs	r3, #0
 800f688:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f68a:	683b      	ldr	r3, [r7, #0]
 800f68c:	781b      	ldrb	r3, [r3, #0]
 800f68e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f692:	2b40      	cmp	r3, #64	@ 0x40
 800f694:	d005      	beq.n	800f6a2 <USBD_StdDevReq+0x26>
 800f696:	2b40      	cmp	r3, #64	@ 0x40
 800f698:	d853      	bhi.n	800f742 <USBD_StdDevReq+0xc6>
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d00b      	beq.n	800f6b6 <USBD_StdDevReq+0x3a>
 800f69e:	2b20      	cmp	r3, #32
 800f6a0:	d14f      	bne.n	800f742 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6a8:	689b      	ldr	r3, [r3, #8]
 800f6aa:	6839      	ldr	r1, [r7, #0]
 800f6ac:	6878      	ldr	r0, [r7, #4]
 800f6ae:	4798      	blx	r3
 800f6b0:	4603      	mov	r3, r0
 800f6b2:	73fb      	strb	r3, [r7, #15]
      break;
 800f6b4:	e04a      	b.n	800f74c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f6b6:	683b      	ldr	r3, [r7, #0]
 800f6b8:	785b      	ldrb	r3, [r3, #1]
 800f6ba:	2b09      	cmp	r3, #9
 800f6bc:	d83b      	bhi.n	800f736 <USBD_StdDevReq+0xba>
 800f6be:	a201      	add	r2, pc, #4	@ (adr r2, 800f6c4 <USBD_StdDevReq+0x48>)
 800f6c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6c4:	0800f719 	.word	0x0800f719
 800f6c8:	0800f72d 	.word	0x0800f72d
 800f6cc:	0800f737 	.word	0x0800f737
 800f6d0:	0800f723 	.word	0x0800f723
 800f6d4:	0800f737 	.word	0x0800f737
 800f6d8:	0800f6f7 	.word	0x0800f6f7
 800f6dc:	0800f6ed 	.word	0x0800f6ed
 800f6e0:	0800f737 	.word	0x0800f737
 800f6e4:	0800f70f 	.word	0x0800f70f
 800f6e8:	0800f701 	.word	0x0800f701
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f6ec:	6839      	ldr	r1, [r7, #0]
 800f6ee:	6878      	ldr	r0, [r7, #4]
 800f6f0:	f000 f9de 	bl	800fab0 <USBD_GetDescriptor>
          break;
 800f6f4:	e024      	b.n	800f740 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f6f6:	6839      	ldr	r1, [r7, #0]
 800f6f8:	6878      	ldr	r0, [r7, #4]
 800f6fa:	f000 fb6d 	bl	800fdd8 <USBD_SetAddress>
          break;
 800f6fe:	e01f      	b.n	800f740 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f700:	6839      	ldr	r1, [r7, #0]
 800f702:	6878      	ldr	r0, [r7, #4]
 800f704:	f000 fbac 	bl	800fe60 <USBD_SetConfig>
 800f708:	4603      	mov	r3, r0
 800f70a:	73fb      	strb	r3, [r7, #15]
          break;
 800f70c:	e018      	b.n	800f740 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f70e:	6839      	ldr	r1, [r7, #0]
 800f710:	6878      	ldr	r0, [r7, #4]
 800f712:	f000 fc4b 	bl	800ffac <USBD_GetConfig>
          break;
 800f716:	e013      	b.n	800f740 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f718:	6839      	ldr	r1, [r7, #0]
 800f71a:	6878      	ldr	r0, [r7, #4]
 800f71c:	f000 fc7c 	bl	8010018 <USBD_GetStatus>
          break;
 800f720:	e00e      	b.n	800f740 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f722:	6839      	ldr	r1, [r7, #0]
 800f724:	6878      	ldr	r0, [r7, #4]
 800f726:	f000 fcab 	bl	8010080 <USBD_SetFeature>
          break;
 800f72a:	e009      	b.n	800f740 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f72c:	6839      	ldr	r1, [r7, #0]
 800f72e:	6878      	ldr	r0, [r7, #4]
 800f730:	f000 fcba 	bl	80100a8 <USBD_ClrFeature>
          break;
 800f734:	e004      	b.n	800f740 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f736:	6839      	ldr	r1, [r7, #0]
 800f738:	6878      	ldr	r0, [r7, #4]
 800f73a:	f000 fd11 	bl	8010160 <USBD_CtlError>
          break;
 800f73e:	bf00      	nop
      }
      break;
 800f740:	e004      	b.n	800f74c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f742:	6839      	ldr	r1, [r7, #0]
 800f744:	6878      	ldr	r0, [r7, #4]
 800f746:	f000 fd0b 	bl	8010160 <USBD_CtlError>
      break;
 800f74a:	bf00      	nop
  }

  return ret;
 800f74c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f74e:	4618      	mov	r0, r3
 800f750:	3710      	adds	r7, #16
 800f752:	46bd      	mov	sp, r7
 800f754:	bd80      	pop	{r7, pc}
 800f756:	bf00      	nop

0800f758 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f758:	b580      	push	{r7, lr}
 800f75a:	b084      	sub	sp, #16
 800f75c:	af00      	add	r7, sp, #0
 800f75e:	6078      	str	r0, [r7, #4]
 800f760:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f762:	2300      	movs	r3, #0
 800f764:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f766:	683b      	ldr	r3, [r7, #0]
 800f768:	781b      	ldrb	r3, [r3, #0]
 800f76a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f76e:	2b40      	cmp	r3, #64	@ 0x40
 800f770:	d005      	beq.n	800f77e <USBD_StdItfReq+0x26>
 800f772:	2b40      	cmp	r3, #64	@ 0x40
 800f774:	d82f      	bhi.n	800f7d6 <USBD_StdItfReq+0x7e>
 800f776:	2b00      	cmp	r3, #0
 800f778:	d001      	beq.n	800f77e <USBD_StdItfReq+0x26>
 800f77a:	2b20      	cmp	r3, #32
 800f77c:	d12b      	bne.n	800f7d6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f784:	b2db      	uxtb	r3, r3
 800f786:	3b01      	subs	r3, #1
 800f788:	2b02      	cmp	r3, #2
 800f78a:	d81d      	bhi.n	800f7c8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f78c:	683b      	ldr	r3, [r7, #0]
 800f78e:	889b      	ldrh	r3, [r3, #4]
 800f790:	b2db      	uxtb	r3, r3
 800f792:	2b01      	cmp	r3, #1
 800f794:	d813      	bhi.n	800f7be <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f79c:	689b      	ldr	r3, [r3, #8]
 800f79e:	6839      	ldr	r1, [r7, #0]
 800f7a0:	6878      	ldr	r0, [r7, #4]
 800f7a2:	4798      	blx	r3
 800f7a4:	4603      	mov	r3, r0
 800f7a6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f7a8:	683b      	ldr	r3, [r7, #0]
 800f7aa:	88db      	ldrh	r3, [r3, #6]
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d110      	bne.n	800f7d2 <USBD_StdItfReq+0x7a>
 800f7b0:	7bfb      	ldrb	r3, [r7, #15]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d10d      	bne.n	800f7d2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f7b6:	6878      	ldr	r0, [r7, #4]
 800f7b8:	f000 fd9d 	bl	80102f6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f7bc:	e009      	b.n	800f7d2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800f7be:	6839      	ldr	r1, [r7, #0]
 800f7c0:	6878      	ldr	r0, [r7, #4]
 800f7c2:	f000 fccd 	bl	8010160 <USBD_CtlError>
          break;
 800f7c6:	e004      	b.n	800f7d2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800f7c8:	6839      	ldr	r1, [r7, #0]
 800f7ca:	6878      	ldr	r0, [r7, #4]
 800f7cc:	f000 fcc8 	bl	8010160 <USBD_CtlError>
          break;
 800f7d0:	e000      	b.n	800f7d4 <USBD_StdItfReq+0x7c>
          break;
 800f7d2:	bf00      	nop
      }
      break;
 800f7d4:	e004      	b.n	800f7e0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800f7d6:	6839      	ldr	r1, [r7, #0]
 800f7d8:	6878      	ldr	r0, [r7, #4]
 800f7da:	f000 fcc1 	bl	8010160 <USBD_CtlError>
      break;
 800f7de:	bf00      	nop
  }

  return ret;
 800f7e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	3710      	adds	r7, #16
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	bd80      	pop	{r7, pc}

0800f7ea <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f7ea:	b580      	push	{r7, lr}
 800f7ec:	b084      	sub	sp, #16
 800f7ee:	af00      	add	r7, sp, #0
 800f7f0:	6078      	str	r0, [r7, #4]
 800f7f2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f7f4:	2300      	movs	r3, #0
 800f7f6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800f7f8:	683b      	ldr	r3, [r7, #0]
 800f7fa:	889b      	ldrh	r3, [r3, #4]
 800f7fc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f7fe:	683b      	ldr	r3, [r7, #0]
 800f800:	781b      	ldrb	r3, [r3, #0]
 800f802:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f806:	2b40      	cmp	r3, #64	@ 0x40
 800f808:	d007      	beq.n	800f81a <USBD_StdEPReq+0x30>
 800f80a:	2b40      	cmp	r3, #64	@ 0x40
 800f80c:	f200 8145 	bhi.w	800fa9a <USBD_StdEPReq+0x2b0>
 800f810:	2b00      	cmp	r3, #0
 800f812:	d00c      	beq.n	800f82e <USBD_StdEPReq+0x44>
 800f814:	2b20      	cmp	r3, #32
 800f816:	f040 8140 	bne.w	800fa9a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f820:	689b      	ldr	r3, [r3, #8]
 800f822:	6839      	ldr	r1, [r7, #0]
 800f824:	6878      	ldr	r0, [r7, #4]
 800f826:	4798      	blx	r3
 800f828:	4603      	mov	r3, r0
 800f82a:	73fb      	strb	r3, [r7, #15]
      break;
 800f82c:	e13a      	b.n	800faa4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f82e:	683b      	ldr	r3, [r7, #0]
 800f830:	785b      	ldrb	r3, [r3, #1]
 800f832:	2b03      	cmp	r3, #3
 800f834:	d007      	beq.n	800f846 <USBD_StdEPReq+0x5c>
 800f836:	2b03      	cmp	r3, #3
 800f838:	f300 8129 	bgt.w	800fa8e <USBD_StdEPReq+0x2a4>
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d07f      	beq.n	800f940 <USBD_StdEPReq+0x156>
 800f840:	2b01      	cmp	r3, #1
 800f842:	d03c      	beq.n	800f8be <USBD_StdEPReq+0xd4>
 800f844:	e123      	b.n	800fa8e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f84c:	b2db      	uxtb	r3, r3
 800f84e:	2b02      	cmp	r3, #2
 800f850:	d002      	beq.n	800f858 <USBD_StdEPReq+0x6e>
 800f852:	2b03      	cmp	r3, #3
 800f854:	d016      	beq.n	800f884 <USBD_StdEPReq+0x9a>
 800f856:	e02c      	b.n	800f8b2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f858:	7bbb      	ldrb	r3, [r7, #14]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d00d      	beq.n	800f87a <USBD_StdEPReq+0x90>
 800f85e:	7bbb      	ldrb	r3, [r7, #14]
 800f860:	2b80      	cmp	r3, #128	@ 0x80
 800f862:	d00a      	beq.n	800f87a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f864:	7bbb      	ldrb	r3, [r7, #14]
 800f866:	4619      	mov	r1, r3
 800f868:	6878      	ldr	r0, [r7, #4]
 800f86a:	f001 f973 	bl	8010b54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f86e:	2180      	movs	r1, #128	@ 0x80
 800f870:	6878      	ldr	r0, [r7, #4]
 800f872:	f001 f96f 	bl	8010b54 <USBD_LL_StallEP>
 800f876:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f878:	e020      	b.n	800f8bc <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800f87a:	6839      	ldr	r1, [r7, #0]
 800f87c:	6878      	ldr	r0, [r7, #4]
 800f87e:	f000 fc6f 	bl	8010160 <USBD_CtlError>
              break;
 800f882:	e01b      	b.n	800f8bc <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f884:	683b      	ldr	r3, [r7, #0]
 800f886:	885b      	ldrh	r3, [r3, #2]
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d10e      	bne.n	800f8aa <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f88c:	7bbb      	ldrb	r3, [r7, #14]
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d00b      	beq.n	800f8aa <USBD_StdEPReq+0xc0>
 800f892:	7bbb      	ldrb	r3, [r7, #14]
 800f894:	2b80      	cmp	r3, #128	@ 0x80
 800f896:	d008      	beq.n	800f8aa <USBD_StdEPReq+0xc0>
 800f898:	683b      	ldr	r3, [r7, #0]
 800f89a:	88db      	ldrh	r3, [r3, #6]
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d104      	bne.n	800f8aa <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f8a0:	7bbb      	ldrb	r3, [r7, #14]
 800f8a2:	4619      	mov	r1, r3
 800f8a4:	6878      	ldr	r0, [r7, #4]
 800f8a6:	f001 f955 	bl	8010b54 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f8aa:	6878      	ldr	r0, [r7, #4]
 800f8ac:	f000 fd23 	bl	80102f6 <USBD_CtlSendStatus>

              break;
 800f8b0:	e004      	b.n	800f8bc <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800f8b2:	6839      	ldr	r1, [r7, #0]
 800f8b4:	6878      	ldr	r0, [r7, #4]
 800f8b6:	f000 fc53 	bl	8010160 <USBD_CtlError>
              break;
 800f8ba:	bf00      	nop
          }
          break;
 800f8bc:	e0ec      	b.n	800fa98 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f8c4:	b2db      	uxtb	r3, r3
 800f8c6:	2b02      	cmp	r3, #2
 800f8c8:	d002      	beq.n	800f8d0 <USBD_StdEPReq+0xe6>
 800f8ca:	2b03      	cmp	r3, #3
 800f8cc:	d016      	beq.n	800f8fc <USBD_StdEPReq+0x112>
 800f8ce:	e030      	b.n	800f932 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f8d0:	7bbb      	ldrb	r3, [r7, #14]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d00d      	beq.n	800f8f2 <USBD_StdEPReq+0x108>
 800f8d6:	7bbb      	ldrb	r3, [r7, #14]
 800f8d8:	2b80      	cmp	r3, #128	@ 0x80
 800f8da:	d00a      	beq.n	800f8f2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f8dc:	7bbb      	ldrb	r3, [r7, #14]
 800f8de:	4619      	mov	r1, r3
 800f8e0:	6878      	ldr	r0, [r7, #4]
 800f8e2:	f001 f937 	bl	8010b54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f8e6:	2180      	movs	r1, #128	@ 0x80
 800f8e8:	6878      	ldr	r0, [r7, #4]
 800f8ea:	f001 f933 	bl	8010b54 <USBD_LL_StallEP>
 800f8ee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f8f0:	e025      	b.n	800f93e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800f8f2:	6839      	ldr	r1, [r7, #0]
 800f8f4:	6878      	ldr	r0, [r7, #4]
 800f8f6:	f000 fc33 	bl	8010160 <USBD_CtlError>
              break;
 800f8fa:	e020      	b.n	800f93e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f8fc:	683b      	ldr	r3, [r7, #0]
 800f8fe:	885b      	ldrh	r3, [r3, #2]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d11b      	bne.n	800f93c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f904:	7bbb      	ldrb	r3, [r7, #14]
 800f906:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d004      	beq.n	800f918 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f90e:	7bbb      	ldrb	r3, [r7, #14]
 800f910:	4619      	mov	r1, r3
 800f912:	6878      	ldr	r0, [r7, #4]
 800f914:	f001 f93d 	bl	8010b92 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f918:	6878      	ldr	r0, [r7, #4]
 800f91a:	f000 fcec 	bl	80102f6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f924:	689b      	ldr	r3, [r3, #8]
 800f926:	6839      	ldr	r1, [r7, #0]
 800f928:	6878      	ldr	r0, [r7, #4]
 800f92a:	4798      	blx	r3
 800f92c:	4603      	mov	r3, r0
 800f92e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800f930:	e004      	b.n	800f93c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800f932:	6839      	ldr	r1, [r7, #0]
 800f934:	6878      	ldr	r0, [r7, #4]
 800f936:	f000 fc13 	bl	8010160 <USBD_CtlError>
              break;
 800f93a:	e000      	b.n	800f93e <USBD_StdEPReq+0x154>
              break;
 800f93c:	bf00      	nop
          }
          break;
 800f93e:	e0ab      	b.n	800fa98 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f946:	b2db      	uxtb	r3, r3
 800f948:	2b02      	cmp	r3, #2
 800f94a:	d002      	beq.n	800f952 <USBD_StdEPReq+0x168>
 800f94c:	2b03      	cmp	r3, #3
 800f94e:	d032      	beq.n	800f9b6 <USBD_StdEPReq+0x1cc>
 800f950:	e097      	b.n	800fa82 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f952:	7bbb      	ldrb	r3, [r7, #14]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d007      	beq.n	800f968 <USBD_StdEPReq+0x17e>
 800f958:	7bbb      	ldrb	r3, [r7, #14]
 800f95a:	2b80      	cmp	r3, #128	@ 0x80
 800f95c:	d004      	beq.n	800f968 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800f95e:	6839      	ldr	r1, [r7, #0]
 800f960:	6878      	ldr	r0, [r7, #4]
 800f962:	f000 fbfd 	bl	8010160 <USBD_CtlError>
                break;
 800f966:	e091      	b.n	800fa8c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f968:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	da0b      	bge.n	800f988 <USBD_StdEPReq+0x19e>
 800f970:	7bbb      	ldrb	r3, [r7, #14]
 800f972:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f976:	4613      	mov	r3, r2
 800f978:	009b      	lsls	r3, r3, #2
 800f97a:	4413      	add	r3, r2
 800f97c:	009b      	lsls	r3, r3, #2
 800f97e:	3310      	adds	r3, #16
 800f980:	687a      	ldr	r2, [r7, #4]
 800f982:	4413      	add	r3, r2
 800f984:	3304      	adds	r3, #4
 800f986:	e00b      	b.n	800f9a0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f988:	7bbb      	ldrb	r3, [r7, #14]
 800f98a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f98e:	4613      	mov	r3, r2
 800f990:	009b      	lsls	r3, r3, #2
 800f992:	4413      	add	r3, r2
 800f994:	009b      	lsls	r3, r3, #2
 800f996:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f99a:	687a      	ldr	r2, [r7, #4]
 800f99c:	4413      	add	r3, r2
 800f99e:	3304      	adds	r3, #4
 800f9a0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f9a2:	68bb      	ldr	r3, [r7, #8]
 800f9a4:	2200      	movs	r2, #0
 800f9a6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f9a8:	68bb      	ldr	r3, [r7, #8]
 800f9aa:	2202      	movs	r2, #2
 800f9ac:	4619      	mov	r1, r3
 800f9ae:	6878      	ldr	r0, [r7, #4]
 800f9b0:	f000 fc47 	bl	8010242 <USBD_CtlSendData>
              break;
 800f9b4:	e06a      	b.n	800fa8c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f9b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	da11      	bge.n	800f9e2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f9be:	7bbb      	ldrb	r3, [r7, #14]
 800f9c0:	f003 020f 	and.w	r2, r3, #15
 800f9c4:	6879      	ldr	r1, [r7, #4]
 800f9c6:	4613      	mov	r3, r2
 800f9c8:	009b      	lsls	r3, r3, #2
 800f9ca:	4413      	add	r3, r2
 800f9cc:	009b      	lsls	r3, r3, #2
 800f9ce:	440b      	add	r3, r1
 800f9d0:	3324      	adds	r3, #36	@ 0x24
 800f9d2:	881b      	ldrh	r3, [r3, #0]
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d117      	bne.n	800fa08 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f9d8:	6839      	ldr	r1, [r7, #0]
 800f9da:	6878      	ldr	r0, [r7, #4]
 800f9dc:	f000 fbc0 	bl	8010160 <USBD_CtlError>
                  break;
 800f9e0:	e054      	b.n	800fa8c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f9e2:	7bbb      	ldrb	r3, [r7, #14]
 800f9e4:	f003 020f 	and.w	r2, r3, #15
 800f9e8:	6879      	ldr	r1, [r7, #4]
 800f9ea:	4613      	mov	r3, r2
 800f9ec:	009b      	lsls	r3, r3, #2
 800f9ee:	4413      	add	r3, r2
 800f9f0:	009b      	lsls	r3, r3, #2
 800f9f2:	440b      	add	r3, r1
 800f9f4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f9f8:	881b      	ldrh	r3, [r3, #0]
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d104      	bne.n	800fa08 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f9fe:	6839      	ldr	r1, [r7, #0]
 800fa00:	6878      	ldr	r0, [r7, #4]
 800fa02:	f000 fbad 	bl	8010160 <USBD_CtlError>
                  break;
 800fa06:	e041      	b.n	800fa8c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fa08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	da0b      	bge.n	800fa28 <USBD_StdEPReq+0x23e>
 800fa10:	7bbb      	ldrb	r3, [r7, #14]
 800fa12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fa16:	4613      	mov	r3, r2
 800fa18:	009b      	lsls	r3, r3, #2
 800fa1a:	4413      	add	r3, r2
 800fa1c:	009b      	lsls	r3, r3, #2
 800fa1e:	3310      	adds	r3, #16
 800fa20:	687a      	ldr	r2, [r7, #4]
 800fa22:	4413      	add	r3, r2
 800fa24:	3304      	adds	r3, #4
 800fa26:	e00b      	b.n	800fa40 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800fa28:	7bbb      	ldrb	r3, [r7, #14]
 800fa2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fa2e:	4613      	mov	r3, r2
 800fa30:	009b      	lsls	r3, r3, #2
 800fa32:	4413      	add	r3, r2
 800fa34:	009b      	lsls	r3, r3, #2
 800fa36:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800fa3a:	687a      	ldr	r2, [r7, #4]
 800fa3c:	4413      	add	r3, r2
 800fa3e:	3304      	adds	r3, #4
 800fa40:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800fa42:	7bbb      	ldrb	r3, [r7, #14]
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d002      	beq.n	800fa4e <USBD_StdEPReq+0x264>
 800fa48:	7bbb      	ldrb	r3, [r7, #14]
 800fa4a:	2b80      	cmp	r3, #128	@ 0x80
 800fa4c:	d103      	bne.n	800fa56 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800fa4e:	68bb      	ldr	r3, [r7, #8]
 800fa50:	2200      	movs	r2, #0
 800fa52:	601a      	str	r2, [r3, #0]
 800fa54:	e00e      	b.n	800fa74 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800fa56:	7bbb      	ldrb	r3, [r7, #14]
 800fa58:	4619      	mov	r1, r3
 800fa5a:	6878      	ldr	r0, [r7, #4]
 800fa5c:	f001 f8b8 	bl	8010bd0 <USBD_LL_IsStallEP>
 800fa60:	4603      	mov	r3, r0
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d003      	beq.n	800fa6e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800fa66:	68bb      	ldr	r3, [r7, #8]
 800fa68:	2201      	movs	r2, #1
 800fa6a:	601a      	str	r2, [r3, #0]
 800fa6c:	e002      	b.n	800fa74 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800fa6e:	68bb      	ldr	r3, [r7, #8]
 800fa70:	2200      	movs	r2, #0
 800fa72:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800fa74:	68bb      	ldr	r3, [r7, #8]
 800fa76:	2202      	movs	r2, #2
 800fa78:	4619      	mov	r1, r3
 800fa7a:	6878      	ldr	r0, [r7, #4]
 800fa7c:	f000 fbe1 	bl	8010242 <USBD_CtlSendData>
              break;
 800fa80:	e004      	b.n	800fa8c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800fa82:	6839      	ldr	r1, [r7, #0]
 800fa84:	6878      	ldr	r0, [r7, #4]
 800fa86:	f000 fb6b 	bl	8010160 <USBD_CtlError>
              break;
 800fa8a:	bf00      	nop
          }
          break;
 800fa8c:	e004      	b.n	800fa98 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800fa8e:	6839      	ldr	r1, [r7, #0]
 800fa90:	6878      	ldr	r0, [r7, #4]
 800fa92:	f000 fb65 	bl	8010160 <USBD_CtlError>
          break;
 800fa96:	bf00      	nop
      }
      break;
 800fa98:	e004      	b.n	800faa4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800fa9a:	6839      	ldr	r1, [r7, #0]
 800fa9c:	6878      	ldr	r0, [r7, #4]
 800fa9e:	f000 fb5f 	bl	8010160 <USBD_CtlError>
      break;
 800faa2:	bf00      	nop
  }

  return ret;
 800faa4:	7bfb      	ldrb	r3, [r7, #15]
}
 800faa6:	4618      	mov	r0, r3
 800faa8:	3710      	adds	r7, #16
 800faaa:	46bd      	mov	sp, r7
 800faac:	bd80      	pop	{r7, pc}
	...

0800fab0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fab0:	b580      	push	{r7, lr}
 800fab2:	b084      	sub	sp, #16
 800fab4:	af00      	add	r7, sp, #0
 800fab6:	6078      	str	r0, [r7, #4]
 800fab8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800faba:	2300      	movs	r3, #0
 800fabc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800fabe:	2300      	movs	r3, #0
 800fac0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800fac2:	2300      	movs	r3, #0
 800fac4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800fac6:	683b      	ldr	r3, [r7, #0]
 800fac8:	885b      	ldrh	r3, [r3, #2]
 800faca:	0a1b      	lsrs	r3, r3, #8
 800facc:	b29b      	uxth	r3, r3
 800face:	3b01      	subs	r3, #1
 800fad0:	2b0e      	cmp	r3, #14
 800fad2:	f200 8152 	bhi.w	800fd7a <USBD_GetDescriptor+0x2ca>
 800fad6:	a201      	add	r2, pc, #4	@ (adr r2, 800fadc <USBD_GetDescriptor+0x2c>)
 800fad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fadc:	0800fb4d 	.word	0x0800fb4d
 800fae0:	0800fb65 	.word	0x0800fb65
 800fae4:	0800fba5 	.word	0x0800fba5
 800fae8:	0800fd7b 	.word	0x0800fd7b
 800faec:	0800fd7b 	.word	0x0800fd7b
 800faf0:	0800fd1b 	.word	0x0800fd1b
 800faf4:	0800fd47 	.word	0x0800fd47
 800faf8:	0800fd7b 	.word	0x0800fd7b
 800fafc:	0800fd7b 	.word	0x0800fd7b
 800fb00:	0800fd7b 	.word	0x0800fd7b
 800fb04:	0800fd7b 	.word	0x0800fd7b
 800fb08:	0800fd7b 	.word	0x0800fd7b
 800fb0c:	0800fd7b 	.word	0x0800fd7b
 800fb10:	0800fd7b 	.word	0x0800fd7b
 800fb14:	0800fb19 	.word	0x0800fb19
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fb1e:	69db      	ldr	r3, [r3, #28]
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d00b      	beq.n	800fb3c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fb2a:	69db      	ldr	r3, [r3, #28]
 800fb2c:	687a      	ldr	r2, [r7, #4]
 800fb2e:	7c12      	ldrb	r2, [r2, #16]
 800fb30:	f107 0108 	add.w	r1, r7, #8
 800fb34:	4610      	mov	r0, r2
 800fb36:	4798      	blx	r3
 800fb38:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fb3a:	e126      	b.n	800fd8a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800fb3c:	6839      	ldr	r1, [r7, #0]
 800fb3e:	6878      	ldr	r0, [r7, #4]
 800fb40:	f000 fb0e 	bl	8010160 <USBD_CtlError>
        err++;
 800fb44:	7afb      	ldrb	r3, [r7, #11]
 800fb46:	3301      	adds	r3, #1
 800fb48:	72fb      	strb	r3, [r7, #11]
      break;
 800fb4a:	e11e      	b.n	800fd8a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	687a      	ldr	r2, [r7, #4]
 800fb56:	7c12      	ldrb	r2, [r2, #16]
 800fb58:	f107 0108 	add.w	r1, r7, #8
 800fb5c:	4610      	mov	r0, r2
 800fb5e:	4798      	blx	r3
 800fb60:	60f8      	str	r0, [r7, #12]
      break;
 800fb62:	e112      	b.n	800fd8a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	7c1b      	ldrb	r3, [r3, #16]
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d10d      	bne.n	800fb88 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fb72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb74:	f107 0208 	add.w	r2, r7, #8
 800fb78:	4610      	mov	r0, r2
 800fb7a:	4798      	blx	r3
 800fb7c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	3301      	adds	r3, #1
 800fb82:	2202      	movs	r2, #2
 800fb84:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800fb86:	e100      	b.n	800fd8a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fb8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb90:	f107 0208 	add.w	r2, r7, #8
 800fb94:	4610      	mov	r0, r2
 800fb96:	4798      	blx	r3
 800fb98:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	3301      	adds	r3, #1
 800fb9e:	2202      	movs	r2, #2
 800fba0:	701a      	strb	r2, [r3, #0]
      break;
 800fba2:	e0f2      	b.n	800fd8a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800fba4:	683b      	ldr	r3, [r7, #0]
 800fba6:	885b      	ldrh	r3, [r3, #2]
 800fba8:	b2db      	uxtb	r3, r3
 800fbaa:	2b05      	cmp	r3, #5
 800fbac:	f200 80ac 	bhi.w	800fd08 <USBD_GetDescriptor+0x258>
 800fbb0:	a201      	add	r2, pc, #4	@ (adr r2, 800fbb8 <USBD_GetDescriptor+0x108>)
 800fbb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbb6:	bf00      	nop
 800fbb8:	0800fbd1 	.word	0x0800fbd1
 800fbbc:	0800fc05 	.word	0x0800fc05
 800fbc0:	0800fc39 	.word	0x0800fc39
 800fbc4:	0800fc6d 	.word	0x0800fc6d
 800fbc8:	0800fca1 	.word	0x0800fca1
 800fbcc:	0800fcd5 	.word	0x0800fcd5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fbd6:	685b      	ldr	r3, [r3, #4]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d00b      	beq.n	800fbf4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fbe2:	685b      	ldr	r3, [r3, #4]
 800fbe4:	687a      	ldr	r2, [r7, #4]
 800fbe6:	7c12      	ldrb	r2, [r2, #16]
 800fbe8:	f107 0108 	add.w	r1, r7, #8
 800fbec:	4610      	mov	r0, r2
 800fbee:	4798      	blx	r3
 800fbf0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fbf2:	e091      	b.n	800fd18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fbf4:	6839      	ldr	r1, [r7, #0]
 800fbf6:	6878      	ldr	r0, [r7, #4]
 800fbf8:	f000 fab2 	bl	8010160 <USBD_CtlError>
            err++;
 800fbfc:	7afb      	ldrb	r3, [r7, #11]
 800fbfe:	3301      	adds	r3, #1
 800fc00:	72fb      	strb	r3, [r7, #11]
          break;
 800fc02:	e089      	b.n	800fd18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fc0a:	689b      	ldr	r3, [r3, #8]
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d00b      	beq.n	800fc28 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fc16:	689b      	ldr	r3, [r3, #8]
 800fc18:	687a      	ldr	r2, [r7, #4]
 800fc1a:	7c12      	ldrb	r2, [r2, #16]
 800fc1c:	f107 0108 	add.w	r1, r7, #8
 800fc20:	4610      	mov	r0, r2
 800fc22:	4798      	blx	r3
 800fc24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fc26:	e077      	b.n	800fd18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fc28:	6839      	ldr	r1, [r7, #0]
 800fc2a:	6878      	ldr	r0, [r7, #4]
 800fc2c:	f000 fa98 	bl	8010160 <USBD_CtlError>
            err++;
 800fc30:	7afb      	ldrb	r3, [r7, #11]
 800fc32:	3301      	adds	r3, #1
 800fc34:	72fb      	strb	r3, [r7, #11]
          break;
 800fc36:	e06f      	b.n	800fd18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fc3e:	68db      	ldr	r3, [r3, #12]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d00b      	beq.n	800fc5c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fc4a:	68db      	ldr	r3, [r3, #12]
 800fc4c:	687a      	ldr	r2, [r7, #4]
 800fc4e:	7c12      	ldrb	r2, [r2, #16]
 800fc50:	f107 0108 	add.w	r1, r7, #8
 800fc54:	4610      	mov	r0, r2
 800fc56:	4798      	blx	r3
 800fc58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fc5a:	e05d      	b.n	800fd18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fc5c:	6839      	ldr	r1, [r7, #0]
 800fc5e:	6878      	ldr	r0, [r7, #4]
 800fc60:	f000 fa7e 	bl	8010160 <USBD_CtlError>
            err++;
 800fc64:	7afb      	ldrb	r3, [r7, #11]
 800fc66:	3301      	adds	r3, #1
 800fc68:	72fb      	strb	r3, [r7, #11]
          break;
 800fc6a:	e055      	b.n	800fd18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fc72:	691b      	ldr	r3, [r3, #16]
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d00b      	beq.n	800fc90 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fc7e:	691b      	ldr	r3, [r3, #16]
 800fc80:	687a      	ldr	r2, [r7, #4]
 800fc82:	7c12      	ldrb	r2, [r2, #16]
 800fc84:	f107 0108 	add.w	r1, r7, #8
 800fc88:	4610      	mov	r0, r2
 800fc8a:	4798      	blx	r3
 800fc8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fc8e:	e043      	b.n	800fd18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fc90:	6839      	ldr	r1, [r7, #0]
 800fc92:	6878      	ldr	r0, [r7, #4]
 800fc94:	f000 fa64 	bl	8010160 <USBD_CtlError>
            err++;
 800fc98:	7afb      	ldrb	r3, [r7, #11]
 800fc9a:	3301      	adds	r3, #1
 800fc9c:	72fb      	strb	r3, [r7, #11]
          break;
 800fc9e:	e03b      	b.n	800fd18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fca6:	695b      	ldr	r3, [r3, #20]
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d00b      	beq.n	800fcc4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fcb2:	695b      	ldr	r3, [r3, #20]
 800fcb4:	687a      	ldr	r2, [r7, #4]
 800fcb6:	7c12      	ldrb	r2, [r2, #16]
 800fcb8:	f107 0108 	add.w	r1, r7, #8
 800fcbc:	4610      	mov	r0, r2
 800fcbe:	4798      	blx	r3
 800fcc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fcc2:	e029      	b.n	800fd18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fcc4:	6839      	ldr	r1, [r7, #0]
 800fcc6:	6878      	ldr	r0, [r7, #4]
 800fcc8:	f000 fa4a 	bl	8010160 <USBD_CtlError>
            err++;
 800fccc:	7afb      	ldrb	r3, [r7, #11]
 800fcce:	3301      	adds	r3, #1
 800fcd0:	72fb      	strb	r3, [r7, #11]
          break;
 800fcd2:	e021      	b.n	800fd18 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fcda:	699b      	ldr	r3, [r3, #24]
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d00b      	beq.n	800fcf8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fce6:	699b      	ldr	r3, [r3, #24]
 800fce8:	687a      	ldr	r2, [r7, #4]
 800fcea:	7c12      	ldrb	r2, [r2, #16]
 800fcec:	f107 0108 	add.w	r1, r7, #8
 800fcf0:	4610      	mov	r0, r2
 800fcf2:	4798      	blx	r3
 800fcf4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fcf6:	e00f      	b.n	800fd18 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fcf8:	6839      	ldr	r1, [r7, #0]
 800fcfa:	6878      	ldr	r0, [r7, #4]
 800fcfc:	f000 fa30 	bl	8010160 <USBD_CtlError>
            err++;
 800fd00:	7afb      	ldrb	r3, [r7, #11]
 800fd02:	3301      	adds	r3, #1
 800fd04:	72fb      	strb	r3, [r7, #11]
          break;
 800fd06:	e007      	b.n	800fd18 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800fd08:	6839      	ldr	r1, [r7, #0]
 800fd0a:	6878      	ldr	r0, [r7, #4]
 800fd0c:	f000 fa28 	bl	8010160 <USBD_CtlError>
          err++;
 800fd10:	7afb      	ldrb	r3, [r7, #11]
 800fd12:	3301      	adds	r3, #1
 800fd14:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800fd16:	bf00      	nop
      }
      break;
 800fd18:	e037      	b.n	800fd8a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	7c1b      	ldrb	r3, [r3, #16]
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d109      	bne.n	800fd36 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fd28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fd2a:	f107 0208 	add.w	r2, r7, #8
 800fd2e:	4610      	mov	r0, r2
 800fd30:	4798      	blx	r3
 800fd32:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fd34:	e029      	b.n	800fd8a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800fd36:	6839      	ldr	r1, [r7, #0]
 800fd38:	6878      	ldr	r0, [r7, #4]
 800fd3a:	f000 fa11 	bl	8010160 <USBD_CtlError>
        err++;
 800fd3e:	7afb      	ldrb	r3, [r7, #11]
 800fd40:	3301      	adds	r3, #1
 800fd42:	72fb      	strb	r3, [r7, #11]
      break;
 800fd44:	e021      	b.n	800fd8a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	7c1b      	ldrb	r3, [r3, #16]
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d10d      	bne.n	800fd6a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fd54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd56:	f107 0208 	add.w	r2, r7, #8
 800fd5a:	4610      	mov	r0, r2
 800fd5c:	4798      	blx	r3
 800fd5e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	3301      	adds	r3, #1
 800fd64:	2207      	movs	r2, #7
 800fd66:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fd68:	e00f      	b.n	800fd8a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800fd6a:	6839      	ldr	r1, [r7, #0]
 800fd6c:	6878      	ldr	r0, [r7, #4]
 800fd6e:	f000 f9f7 	bl	8010160 <USBD_CtlError>
        err++;
 800fd72:	7afb      	ldrb	r3, [r7, #11]
 800fd74:	3301      	adds	r3, #1
 800fd76:	72fb      	strb	r3, [r7, #11]
      break;
 800fd78:	e007      	b.n	800fd8a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800fd7a:	6839      	ldr	r1, [r7, #0]
 800fd7c:	6878      	ldr	r0, [r7, #4]
 800fd7e:	f000 f9ef 	bl	8010160 <USBD_CtlError>
      err++;
 800fd82:	7afb      	ldrb	r3, [r7, #11]
 800fd84:	3301      	adds	r3, #1
 800fd86:	72fb      	strb	r3, [r7, #11]
      break;
 800fd88:	bf00      	nop
  }

  if (err != 0U)
 800fd8a:	7afb      	ldrb	r3, [r7, #11]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d11e      	bne.n	800fdce <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800fd90:	683b      	ldr	r3, [r7, #0]
 800fd92:	88db      	ldrh	r3, [r3, #6]
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d016      	beq.n	800fdc6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800fd98:	893b      	ldrh	r3, [r7, #8]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d00e      	beq.n	800fdbc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800fd9e:	683b      	ldr	r3, [r7, #0]
 800fda0:	88da      	ldrh	r2, [r3, #6]
 800fda2:	893b      	ldrh	r3, [r7, #8]
 800fda4:	4293      	cmp	r3, r2
 800fda6:	bf28      	it	cs
 800fda8:	4613      	movcs	r3, r2
 800fdaa:	b29b      	uxth	r3, r3
 800fdac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800fdae:	893b      	ldrh	r3, [r7, #8]
 800fdb0:	461a      	mov	r2, r3
 800fdb2:	68f9      	ldr	r1, [r7, #12]
 800fdb4:	6878      	ldr	r0, [r7, #4]
 800fdb6:	f000 fa44 	bl	8010242 <USBD_CtlSendData>
 800fdba:	e009      	b.n	800fdd0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800fdbc:	6839      	ldr	r1, [r7, #0]
 800fdbe:	6878      	ldr	r0, [r7, #4]
 800fdc0:	f000 f9ce 	bl	8010160 <USBD_CtlError>
 800fdc4:	e004      	b.n	800fdd0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800fdc6:	6878      	ldr	r0, [r7, #4]
 800fdc8:	f000 fa95 	bl	80102f6 <USBD_CtlSendStatus>
 800fdcc:	e000      	b.n	800fdd0 <USBD_GetDescriptor+0x320>
    return;
 800fdce:	bf00      	nop
  }
}
 800fdd0:	3710      	adds	r7, #16
 800fdd2:	46bd      	mov	sp, r7
 800fdd4:	bd80      	pop	{r7, pc}
 800fdd6:	bf00      	nop

0800fdd8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	b084      	sub	sp, #16
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	6078      	str	r0, [r7, #4]
 800fde0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800fde2:	683b      	ldr	r3, [r7, #0]
 800fde4:	889b      	ldrh	r3, [r3, #4]
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d131      	bne.n	800fe4e <USBD_SetAddress+0x76>
 800fdea:	683b      	ldr	r3, [r7, #0]
 800fdec:	88db      	ldrh	r3, [r3, #6]
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d12d      	bne.n	800fe4e <USBD_SetAddress+0x76>
 800fdf2:	683b      	ldr	r3, [r7, #0]
 800fdf4:	885b      	ldrh	r3, [r3, #2]
 800fdf6:	2b7f      	cmp	r3, #127	@ 0x7f
 800fdf8:	d829      	bhi.n	800fe4e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800fdfa:	683b      	ldr	r3, [r7, #0]
 800fdfc:	885b      	ldrh	r3, [r3, #2]
 800fdfe:	b2db      	uxtb	r3, r3
 800fe00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fe04:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fe0c:	b2db      	uxtb	r3, r3
 800fe0e:	2b03      	cmp	r3, #3
 800fe10:	d104      	bne.n	800fe1c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800fe12:	6839      	ldr	r1, [r7, #0]
 800fe14:	6878      	ldr	r0, [r7, #4]
 800fe16:	f000 f9a3 	bl	8010160 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fe1a:	e01d      	b.n	800fe58 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	7bfa      	ldrb	r2, [r7, #15]
 800fe20:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800fe24:	7bfb      	ldrb	r3, [r7, #15]
 800fe26:	4619      	mov	r1, r3
 800fe28:	6878      	ldr	r0, [r7, #4]
 800fe2a:	f000 fefd 	bl	8010c28 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800fe2e:	6878      	ldr	r0, [r7, #4]
 800fe30:	f000 fa61 	bl	80102f6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800fe34:	7bfb      	ldrb	r3, [r7, #15]
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d004      	beq.n	800fe44 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	2202      	movs	r2, #2
 800fe3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fe42:	e009      	b.n	800fe58 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	2201      	movs	r2, #1
 800fe48:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fe4c:	e004      	b.n	800fe58 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800fe4e:	6839      	ldr	r1, [r7, #0]
 800fe50:	6878      	ldr	r0, [r7, #4]
 800fe52:	f000 f985 	bl	8010160 <USBD_CtlError>
  }
}
 800fe56:	bf00      	nop
 800fe58:	bf00      	nop
 800fe5a:	3710      	adds	r7, #16
 800fe5c:	46bd      	mov	sp, r7
 800fe5e:	bd80      	pop	{r7, pc}

0800fe60 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b084      	sub	sp, #16
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	6078      	str	r0, [r7, #4]
 800fe68:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800fe6e:	683b      	ldr	r3, [r7, #0]
 800fe70:	885b      	ldrh	r3, [r3, #2]
 800fe72:	b2da      	uxtb	r2, r3
 800fe74:	4b4c      	ldr	r3, [pc, #304]	@ (800ffa8 <USBD_SetConfig+0x148>)
 800fe76:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800fe78:	4b4b      	ldr	r3, [pc, #300]	@ (800ffa8 <USBD_SetConfig+0x148>)
 800fe7a:	781b      	ldrb	r3, [r3, #0]
 800fe7c:	2b01      	cmp	r3, #1
 800fe7e:	d905      	bls.n	800fe8c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800fe80:	6839      	ldr	r1, [r7, #0]
 800fe82:	6878      	ldr	r0, [r7, #4]
 800fe84:	f000 f96c 	bl	8010160 <USBD_CtlError>
    return USBD_FAIL;
 800fe88:	2303      	movs	r3, #3
 800fe8a:	e088      	b.n	800ff9e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fe92:	b2db      	uxtb	r3, r3
 800fe94:	2b02      	cmp	r3, #2
 800fe96:	d002      	beq.n	800fe9e <USBD_SetConfig+0x3e>
 800fe98:	2b03      	cmp	r3, #3
 800fe9a:	d025      	beq.n	800fee8 <USBD_SetConfig+0x88>
 800fe9c:	e071      	b.n	800ff82 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800fe9e:	4b42      	ldr	r3, [pc, #264]	@ (800ffa8 <USBD_SetConfig+0x148>)
 800fea0:	781b      	ldrb	r3, [r3, #0]
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d01c      	beq.n	800fee0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800fea6:	4b40      	ldr	r3, [pc, #256]	@ (800ffa8 <USBD_SetConfig+0x148>)
 800fea8:	781b      	ldrb	r3, [r3, #0]
 800feaa:	461a      	mov	r2, r3
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800feb0:	4b3d      	ldr	r3, [pc, #244]	@ (800ffa8 <USBD_SetConfig+0x148>)
 800feb2:	781b      	ldrb	r3, [r3, #0]
 800feb4:	4619      	mov	r1, r3
 800feb6:	6878      	ldr	r0, [r7, #4]
 800feb8:	f7ff f990 	bl	800f1dc <USBD_SetClassConfig>
 800febc:	4603      	mov	r3, r0
 800febe:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800fec0:	7bfb      	ldrb	r3, [r7, #15]
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d004      	beq.n	800fed0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800fec6:	6839      	ldr	r1, [r7, #0]
 800fec8:	6878      	ldr	r0, [r7, #4]
 800feca:	f000 f949 	bl	8010160 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fece:	e065      	b.n	800ff9c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800fed0:	6878      	ldr	r0, [r7, #4]
 800fed2:	f000 fa10 	bl	80102f6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	2203      	movs	r2, #3
 800feda:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800fede:	e05d      	b.n	800ff9c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800fee0:	6878      	ldr	r0, [r7, #4]
 800fee2:	f000 fa08 	bl	80102f6 <USBD_CtlSendStatus>
      break;
 800fee6:	e059      	b.n	800ff9c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800fee8:	4b2f      	ldr	r3, [pc, #188]	@ (800ffa8 <USBD_SetConfig+0x148>)
 800feea:	781b      	ldrb	r3, [r3, #0]
 800feec:	2b00      	cmp	r3, #0
 800feee:	d112      	bne.n	800ff16 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	2202      	movs	r2, #2
 800fef4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800fef8:	4b2b      	ldr	r3, [pc, #172]	@ (800ffa8 <USBD_SetConfig+0x148>)
 800fefa:	781b      	ldrb	r3, [r3, #0]
 800fefc:	461a      	mov	r2, r3
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ff02:	4b29      	ldr	r3, [pc, #164]	@ (800ffa8 <USBD_SetConfig+0x148>)
 800ff04:	781b      	ldrb	r3, [r3, #0]
 800ff06:	4619      	mov	r1, r3
 800ff08:	6878      	ldr	r0, [r7, #4]
 800ff0a:	f7ff f983 	bl	800f214 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ff0e:	6878      	ldr	r0, [r7, #4]
 800ff10:	f000 f9f1 	bl	80102f6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ff14:	e042      	b.n	800ff9c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800ff16:	4b24      	ldr	r3, [pc, #144]	@ (800ffa8 <USBD_SetConfig+0x148>)
 800ff18:	781b      	ldrb	r3, [r3, #0]
 800ff1a:	461a      	mov	r2, r3
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	685b      	ldr	r3, [r3, #4]
 800ff20:	429a      	cmp	r2, r3
 800ff22:	d02a      	beq.n	800ff7a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	685b      	ldr	r3, [r3, #4]
 800ff28:	b2db      	uxtb	r3, r3
 800ff2a:	4619      	mov	r1, r3
 800ff2c:	6878      	ldr	r0, [r7, #4]
 800ff2e:	f7ff f971 	bl	800f214 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ff32:	4b1d      	ldr	r3, [pc, #116]	@ (800ffa8 <USBD_SetConfig+0x148>)
 800ff34:	781b      	ldrb	r3, [r3, #0]
 800ff36:	461a      	mov	r2, r3
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ff3c:	4b1a      	ldr	r3, [pc, #104]	@ (800ffa8 <USBD_SetConfig+0x148>)
 800ff3e:	781b      	ldrb	r3, [r3, #0]
 800ff40:	4619      	mov	r1, r3
 800ff42:	6878      	ldr	r0, [r7, #4]
 800ff44:	f7ff f94a 	bl	800f1dc <USBD_SetClassConfig>
 800ff48:	4603      	mov	r3, r0
 800ff4a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ff4c:	7bfb      	ldrb	r3, [r7, #15]
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d00f      	beq.n	800ff72 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800ff52:	6839      	ldr	r1, [r7, #0]
 800ff54:	6878      	ldr	r0, [r7, #4]
 800ff56:	f000 f903 	bl	8010160 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	685b      	ldr	r3, [r3, #4]
 800ff5e:	b2db      	uxtb	r3, r3
 800ff60:	4619      	mov	r1, r3
 800ff62:	6878      	ldr	r0, [r7, #4]
 800ff64:	f7ff f956 	bl	800f214 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	2202      	movs	r2, #2
 800ff6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ff70:	e014      	b.n	800ff9c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800ff72:	6878      	ldr	r0, [r7, #4]
 800ff74:	f000 f9bf 	bl	80102f6 <USBD_CtlSendStatus>
      break;
 800ff78:	e010      	b.n	800ff9c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800ff7a:	6878      	ldr	r0, [r7, #4]
 800ff7c:	f000 f9bb 	bl	80102f6 <USBD_CtlSendStatus>
      break;
 800ff80:	e00c      	b.n	800ff9c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800ff82:	6839      	ldr	r1, [r7, #0]
 800ff84:	6878      	ldr	r0, [r7, #4]
 800ff86:	f000 f8eb 	bl	8010160 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ff8a:	4b07      	ldr	r3, [pc, #28]	@ (800ffa8 <USBD_SetConfig+0x148>)
 800ff8c:	781b      	ldrb	r3, [r3, #0]
 800ff8e:	4619      	mov	r1, r3
 800ff90:	6878      	ldr	r0, [r7, #4]
 800ff92:	f7ff f93f 	bl	800f214 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ff96:	2303      	movs	r3, #3
 800ff98:	73fb      	strb	r3, [r7, #15]
      break;
 800ff9a:	bf00      	nop
  }

  return ret;
 800ff9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff9e:	4618      	mov	r0, r3
 800ffa0:	3710      	adds	r7, #16
 800ffa2:	46bd      	mov	sp, r7
 800ffa4:	bd80      	pop	{r7, pc}
 800ffa6:	bf00      	nop
 800ffa8:	200022a5 	.word	0x200022a5

0800ffac <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ffac:	b580      	push	{r7, lr}
 800ffae:	b082      	sub	sp, #8
 800ffb0:	af00      	add	r7, sp, #0
 800ffb2:	6078      	str	r0, [r7, #4]
 800ffb4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ffb6:	683b      	ldr	r3, [r7, #0]
 800ffb8:	88db      	ldrh	r3, [r3, #6]
 800ffba:	2b01      	cmp	r3, #1
 800ffbc:	d004      	beq.n	800ffc8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ffbe:	6839      	ldr	r1, [r7, #0]
 800ffc0:	6878      	ldr	r0, [r7, #4]
 800ffc2:	f000 f8cd 	bl	8010160 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ffc6:	e023      	b.n	8010010 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ffce:	b2db      	uxtb	r3, r3
 800ffd0:	2b02      	cmp	r3, #2
 800ffd2:	dc02      	bgt.n	800ffda <USBD_GetConfig+0x2e>
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	dc03      	bgt.n	800ffe0 <USBD_GetConfig+0x34>
 800ffd8:	e015      	b.n	8010006 <USBD_GetConfig+0x5a>
 800ffda:	2b03      	cmp	r3, #3
 800ffdc:	d00b      	beq.n	800fff6 <USBD_GetConfig+0x4a>
 800ffde:	e012      	b.n	8010006 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	2200      	movs	r2, #0
 800ffe4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	3308      	adds	r3, #8
 800ffea:	2201      	movs	r2, #1
 800ffec:	4619      	mov	r1, r3
 800ffee:	6878      	ldr	r0, [r7, #4]
 800fff0:	f000 f927 	bl	8010242 <USBD_CtlSendData>
        break;
 800fff4:	e00c      	b.n	8010010 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	3304      	adds	r3, #4
 800fffa:	2201      	movs	r2, #1
 800fffc:	4619      	mov	r1, r3
 800fffe:	6878      	ldr	r0, [r7, #4]
 8010000:	f000 f91f 	bl	8010242 <USBD_CtlSendData>
        break;
 8010004:	e004      	b.n	8010010 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8010006:	6839      	ldr	r1, [r7, #0]
 8010008:	6878      	ldr	r0, [r7, #4]
 801000a:	f000 f8a9 	bl	8010160 <USBD_CtlError>
        break;
 801000e:	bf00      	nop
}
 8010010:	bf00      	nop
 8010012:	3708      	adds	r7, #8
 8010014:	46bd      	mov	sp, r7
 8010016:	bd80      	pop	{r7, pc}

08010018 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010018:	b580      	push	{r7, lr}
 801001a:	b082      	sub	sp, #8
 801001c:	af00      	add	r7, sp, #0
 801001e:	6078      	str	r0, [r7, #4]
 8010020:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010028:	b2db      	uxtb	r3, r3
 801002a:	3b01      	subs	r3, #1
 801002c:	2b02      	cmp	r3, #2
 801002e:	d81e      	bhi.n	801006e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8010030:	683b      	ldr	r3, [r7, #0]
 8010032:	88db      	ldrh	r3, [r3, #6]
 8010034:	2b02      	cmp	r3, #2
 8010036:	d004      	beq.n	8010042 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8010038:	6839      	ldr	r1, [r7, #0]
 801003a:	6878      	ldr	r0, [r7, #4]
 801003c:	f000 f890 	bl	8010160 <USBD_CtlError>
        break;
 8010040:	e01a      	b.n	8010078 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	2201      	movs	r2, #1
 8010046:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801004e:	2b00      	cmp	r3, #0
 8010050:	d005      	beq.n	801005e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	68db      	ldr	r3, [r3, #12]
 8010056:	f043 0202 	orr.w	r2, r3, #2
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	330c      	adds	r3, #12
 8010062:	2202      	movs	r2, #2
 8010064:	4619      	mov	r1, r3
 8010066:	6878      	ldr	r0, [r7, #4]
 8010068:	f000 f8eb 	bl	8010242 <USBD_CtlSendData>
      break;
 801006c:	e004      	b.n	8010078 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801006e:	6839      	ldr	r1, [r7, #0]
 8010070:	6878      	ldr	r0, [r7, #4]
 8010072:	f000 f875 	bl	8010160 <USBD_CtlError>
      break;
 8010076:	bf00      	nop
  }
}
 8010078:	bf00      	nop
 801007a:	3708      	adds	r7, #8
 801007c:	46bd      	mov	sp, r7
 801007e:	bd80      	pop	{r7, pc}

08010080 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010080:	b580      	push	{r7, lr}
 8010082:	b082      	sub	sp, #8
 8010084:	af00      	add	r7, sp, #0
 8010086:	6078      	str	r0, [r7, #4]
 8010088:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801008a:	683b      	ldr	r3, [r7, #0]
 801008c:	885b      	ldrh	r3, [r3, #2]
 801008e:	2b01      	cmp	r3, #1
 8010090:	d106      	bne.n	80100a0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	2201      	movs	r2, #1
 8010096:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801009a:	6878      	ldr	r0, [r7, #4]
 801009c:	f000 f92b 	bl	80102f6 <USBD_CtlSendStatus>
  }
}
 80100a0:	bf00      	nop
 80100a2:	3708      	adds	r7, #8
 80100a4:	46bd      	mov	sp, r7
 80100a6:	bd80      	pop	{r7, pc}

080100a8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80100a8:	b580      	push	{r7, lr}
 80100aa:	b082      	sub	sp, #8
 80100ac:	af00      	add	r7, sp, #0
 80100ae:	6078      	str	r0, [r7, #4]
 80100b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80100b2:	687b      	ldr	r3, [r7, #4]
 80100b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80100b8:	b2db      	uxtb	r3, r3
 80100ba:	3b01      	subs	r3, #1
 80100bc:	2b02      	cmp	r3, #2
 80100be:	d80b      	bhi.n	80100d8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80100c0:	683b      	ldr	r3, [r7, #0]
 80100c2:	885b      	ldrh	r3, [r3, #2]
 80100c4:	2b01      	cmp	r3, #1
 80100c6:	d10c      	bne.n	80100e2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	2200      	movs	r2, #0
 80100cc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80100d0:	6878      	ldr	r0, [r7, #4]
 80100d2:	f000 f910 	bl	80102f6 <USBD_CtlSendStatus>
      }
      break;
 80100d6:	e004      	b.n	80100e2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80100d8:	6839      	ldr	r1, [r7, #0]
 80100da:	6878      	ldr	r0, [r7, #4]
 80100dc:	f000 f840 	bl	8010160 <USBD_CtlError>
      break;
 80100e0:	e000      	b.n	80100e4 <USBD_ClrFeature+0x3c>
      break;
 80100e2:	bf00      	nop
  }
}
 80100e4:	bf00      	nop
 80100e6:	3708      	adds	r7, #8
 80100e8:	46bd      	mov	sp, r7
 80100ea:	bd80      	pop	{r7, pc}

080100ec <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80100ec:	b580      	push	{r7, lr}
 80100ee:	b084      	sub	sp, #16
 80100f0:	af00      	add	r7, sp, #0
 80100f2:	6078      	str	r0, [r7, #4]
 80100f4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80100f6:	683b      	ldr	r3, [r7, #0]
 80100f8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	781a      	ldrb	r2, [r3, #0]
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	3301      	adds	r3, #1
 8010106:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	781a      	ldrb	r2, [r3, #0]
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	3301      	adds	r3, #1
 8010114:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8010116:	68f8      	ldr	r0, [r7, #12]
 8010118:	f7ff fa90 	bl	800f63c <SWAPBYTE>
 801011c:	4603      	mov	r3, r0
 801011e:	461a      	mov	r2, r3
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8010124:	68fb      	ldr	r3, [r7, #12]
 8010126:	3301      	adds	r3, #1
 8010128:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	3301      	adds	r3, #1
 801012e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8010130:	68f8      	ldr	r0, [r7, #12]
 8010132:	f7ff fa83 	bl	800f63c <SWAPBYTE>
 8010136:	4603      	mov	r3, r0
 8010138:	461a      	mov	r2, r3
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	3301      	adds	r3, #1
 8010142:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010144:	68fb      	ldr	r3, [r7, #12]
 8010146:	3301      	adds	r3, #1
 8010148:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801014a:	68f8      	ldr	r0, [r7, #12]
 801014c:	f7ff fa76 	bl	800f63c <SWAPBYTE>
 8010150:	4603      	mov	r3, r0
 8010152:	461a      	mov	r2, r3
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	80da      	strh	r2, [r3, #6]
}
 8010158:	bf00      	nop
 801015a:	3710      	adds	r7, #16
 801015c:	46bd      	mov	sp, r7
 801015e:	bd80      	pop	{r7, pc}

08010160 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010160:	b580      	push	{r7, lr}
 8010162:	b082      	sub	sp, #8
 8010164:	af00      	add	r7, sp, #0
 8010166:	6078      	str	r0, [r7, #4]
 8010168:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801016a:	2180      	movs	r1, #128	@ 0x80
 801016c:	6878      	ldr	r0, [r7, #4]
 801016e:	f000 fcf1 	bl	8010b54 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010172:	2100      	movs	r1, #0
 8010174:	6878      	ldr	r0, [r7, #4]
 8010176:	f000 fced 	bl	8010b54 <USBD_LL_StallEP>
}
 801017a:	bf00      	nop
 801017c:	3708      	adds	r7, #8
 801017e:	46bd      	mov	sp, r7
 8010180:	bd80      	pop	{r7, pc}

08010182 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010182:	b580      	push	{r7, lr}
 8010184:	b086      	sub	sp, #24
 8010186:	af00      	add	r7, sp, #0
 8010188:	60f8      	str	r0, [r7, #12]
 801018a:	60b9      	str	r1, [r7, #8]
 801018c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801018e:	2300      	movs	r3, #0
 8010190:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	2b00      	cmp	r3, #0
 8010196:	d036      	beq.n	8010206 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801019c:	6938      	ldr	r0, [r7, #16]
 801019e:	f000 f836 	bl	801020e <USBD_GetLen>
 80101a2:	4603      	mov	r3, r0
 80101a4:	3301      	adds	r3, #1
 80101a6:	b29b      	uxth	r3, r3
 80101a8:	005b      	lsls	r3, r3, #1
 80101aa:	b29a      	uxth	r2, r3
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80101b0:	7dfb      	ldrb	r3, [r7, #23]
 80101b2:	68ba      	ldr	r2, [r7, #8]
 80101b4:	4413      	add	r3, r2
 80101b6:	687a      	ldr	r2, [r7, #4]
 80101b8:	7812      	ldrb	r2, [r2, #0]
 80101ba:	701a      	strb	r2, [r3, #0]
  idx++;
 80101bc:	7dfb      	ldrb	r3, [r7, #23]
 80101be:	3301      	adds	r3, #1
 80101c0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80101c2:	7dfb      	ldrb	r3, [r7, #23]
 80101c4:	68ba      	ldr	r2, [r7, #8]
 80101c6:	4413      	add	r3, r2
 80101c8:	2203      	movs	r2, #3
 80101ca:	701a      	strb	r2, [r3, #0]
  idx++;
 80101cc:	7dfb      	ldrb	r3, [r7, #23]
 80101ce:	3301      	adds	r3, #1
 80101d0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80101d2:	e013      	b.n	80101fc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80101d4:	7dfb      	ldrb	r3, [r7, #23]
 80101d6:	68ba      	ldr	r2, [r7, #8]
 80101d8:	4413      	add	r3, r2
 80101da:	693a      	ldr	r2, [r7, #16]
 80101dc:	7812      	ldrb	r2, [r2, #0]
 80101de:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80101e0:	693b      	ldr	r3, [r7, #16]
 80101e2:	3301      	adds	r3, #1
 80101e4:	613b      	str	r3, [r7, #16]
    idx++;
 80101e6:	7dfb      	ldrb	r3, [r7, #23]
 80101e8:	3301      	adds	r3, #1
 80101ea:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80101ec:	7dfb      	ldrb	r3, [r7, #23]
 80101ee:	68ba      	ldr	r2, [r7, #8]
 80101f0:	4413      	add	r3, r2
 80101f2:	2200      	movs	r2, #0
 80101f4:	701a      	strb	r2, [r3, #0]
    idx++;
 80101f6:	7dfb      	ldrb	r3, [r7, #23]
 80101f8:	3301      	adds	r3, #1
 80101fa:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80101fc:	693b      	ldr	r3, [r7, #16]
 80101fe:	781b      	ldrb	r3, [r3, #0]
 8010200:	2b00      	cmp	r3, #0
 8010202:	d1e7      	bne.n	80101d4 <USBD_GetString+0x52>
 8010204:	e000      	b.n	8010208 <USBD_GetString+0x86>
    return;
 8010206:	bf00      	nop
  }
}
 8010208:	3718      	adds	r7, #24
 801020a:	46bd      	mov	sp, r7
 801020c:	bd80      	pop	{r7, pc}

0801020e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801020e:	b480      	push	{r7}
 8010210:	b085      	sub	sp, #20
 8010212:	af00      	add	r7, sp, #0
 8010214:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8010216:	2300      	movs	r3, #0
 8010218:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801021e:	e005      	b.n	801022c <USBD_GetLen+0x1e>
  {
    len++;
 8010220:	7bfb      	ldrb	r3, [r7, #15]
 8010222:	3301      	adds	r3, #1
 8010224:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8010226:	68bb      	ldr	r3, [r7, #8]
 8010228:	3301      	adds	r3, #1
 801022a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801022c:	68bb      	ldr	r3, [r7, #8]
 801022e:	781b      	ldrb	r3, [r3, #0]
 8010230:	2b00      	cmp	r3, #0
 8010232:	d1f5      	bne.n	8010220 <USBD_GetLen+0x12>
  }

  return len;
 8010234:	7bfb      	ldrb	r3, [r7, #15]
}
 8010236:	4618      	mov	r0, r3
 8010238:	3714      	adds	r7, #20
 801023a:	46bd      	mov	sp, r7
 801023c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010240:	4770      	bx	lr

08010242 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8010242:	b580      	push	{r7, lr}
 8010244:	b084      	sub	sp, #16
 8010246:	af00      	add	r7, sp, #0
 8010248:	60f8      	str	r0, [r7, #12]
 801024a:	60b9      	str	r1, [r7, #8]
 801024c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	2202      	movs	r2, #2
 8010252:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	687a      	ldr	r2, [r7, #4]
 801025a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801025c:	68fb      	ldr	r3, [r7, #12]
 801025e:	687a      	ldr	r2, [r7, #4]
 8010260:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	68ba      	ldr	r2, [r7, #8]
 8010266:	2100      	movs	r1, #0
 8010268:	68f8      	ldr	r0, [r7, #12]
 801026a:	f000 fcfc 	bl	8010c66 <USBD_LL_Transmit>

  return USBD_OK;
 801026e:	2300      	movs	r3, #0
}
 8010270:	4618      	mov	r0, r3
 8010272:	3710      	adds	r7, #16
 8010274:	46bd      	mov	sp, r7
 8010276:	bd80      	pop	{r7, pc}

08010278 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010278:	b580      	push	{r7, lr}
 801027a:	b084      	sub	sp, #16
 801027c:	af00      	add	r7, sp, #0
 801027e:	60f8      	str	r0, [r7, #12]
 8010280:	60b9      	str	r1, [r7, #8]
 8010282:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	68ba      	ldr	r2, [r7, #8]
 8010288:	2100      	movs	r1, #0
 801028a:	68f8      	ldr	r0, [r7, #12]
 801028c:	f000 fceb 	bl	8010c66 <USBD_LL_Transmit>

  return USBD_OK;
 8010290:	2300      	movs	r3, #0
}
 8010292:	4618      	mov	r0, r3
 8010294:	3710      	adds	r7, #16
 8010296:	46bd      	mov	sp, r7
 8010298:	bd80      	pop	{r7, pc}

0801029a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801029a:	b580      	push	{r7, lr}
 801029c:	b084      	sub	sp, #16
 801029e:	af00      	add	r7, sp, #0
 80102a0:	60f8      	str	r0, [r7, #12]
 80102a2:	60b9      	str	r1, [r7, #8]
 80102a4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80102a6:	68fb      	ldr	r3, [r7, #12]
 80102a8:	2203      	movs	r2, #3
 80102aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80102ae:	68fb      	ldr	r3, [r7, #12]
 80102b0:	687a      	ldr	r2, [r7, #4]
 80102b2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	687a      	ldr	r2, [r7, #4]
 80102ba:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	68ba      	ldr	r2, [r7, #8]
 80102c2:	2100      	movs	r1, #0
 80102c4:	68f8      	ldr	r0, [r7, #12]
 80102c6:	f000 fcef 	bl	8010ca8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80102ca:	2300      	movs	r3, #0
}
 80102cc:	4618      	mov	r0, r3
 80102ce:	3710      	adds	r7, #16
 80102d0:	46bd      	mov	sp, r7
 80102d2:	bd80      	pop	{r7, pc}

080102d4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80102d4:	b580      	push	{r7, lr}
 80102d6:	b084      	sub	sp, #16
 80102d8:	af00      	add	r7, sp, #0
 80102da:	60f8      	str	r0, [r7, #12]
 80102dc:	60b9      	str	r1, [r7, #8]
 80102de:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	68ba      	ldr	r2, [r7, #8]
 80102e4:	2100      	movs	r1, #0
 80102e6:	68f8      	ldr	r0, [r7, #12]
 80102e8:	f000 fcde 	bl	8010ca8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80102ec:	2300      	movs	r3, #0
}
 80102ee:	4618      	mov	r0, r3
 80102f0:	3710      	adds	r7, #16
 80102f2:	46bd      	mov	sp, r7
 80102f4:	bd80      	pop	{r7, pc}

080102f6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80102f6:	b580      	push	{r7, lr}
 80102f8:	b082      	sub	sp, #8
 80102fa:	af00      	add	r7, sp, #0
 80102fc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	2204      	movs	r2, #4
 8010302:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010306:	2300      	movs	r3, #0
 8010308:	2200      	movs	r2, #0
 801030a:	2100      	movs	r1, #0
 801030c:	6878      	ldr	r0, [r7, #4]
 801030e:	f000 fcaa 	bl	8010c66 <USBD_LL_Transmit>

  return USBD_OK;
 8010312:	2300      	movs	r3, #0
}
 8010314:	4618      	mov	r0, r3
 8010316:	3708      	adds	r7, #8
 8010318:	46bd      	mov	sp, r7
 801031a:	bd80      	pop	{r7, pc}

0801031c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801031c:	b580      	push	{r7, lr}
 801031e:	b082      	sub	sp, #8
 8010320:	af00      	add	r7, sp, #0
 8010322:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	2205      	movs	r2, #5
 8010328:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801032c:	2300      	movs	r3, #0
 801032e:	2200      	movs	r2, #0
 8010330:	2100      	movs	r1, #0
 8010332:	6878      	ldr	r0, [r7, #4]
 8010334:	f000 fcb8 	bl	8010ca8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010338:	2300      	movs	r3, #0
}
 801033a:	4618      	mov	r0, r3
 801033c:	3708      	adds	r7, #8
 801033e:	46bd      	mov	sp, r7
 8010340:	bd80      	pop	{r7, pc}
	...

08010344 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8010344:	b480      	push	{r7}
 8010346:	b087      	sub	sp, #28
 8010348:	af00      	add	r7, sp, #0
 801034a:	60f8      	str	r0, [r7, #12]
 801034c:	60b9      	str	r1, [r7, #8]
 801034e:	4613      	mov	r3, r2
 8010350:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8010352:	2301      	movs	r3, #1
 8010354:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8010356:	2300      	movs	r3, #0
 8010358:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801035a:	4b1f      	ldr	r3, [pc, #124]	@ (80103d8 <FATFS_LinkDriverEx+0x94>)
 801035c:	7a5b      	ldrb	r3, [r3, #9]
 801035e:	b2db      	uxtb	r3, r3
 8010360:	2b00      	cmp	r3, #0
 8010362:	d131      	bne.n	80103c8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8010364:	4b1c      	ldr	r3, [pc, #112]	@ (80103d8 <FATFS_LinkDriverEx+0x94>)
 8010366:	7a5b      	ldrb	r3, [r3, #9]
 8010368:	b2db      	uxtb	r3, r3
 801036a:	461a      	mov	r2, r3
 801036c:	4b1a      	ldr	r3, [pc, #104]	@ (80103d8 <FATFS_LinkDriverEx+0x94>)
 801036e:	2100      	movs	r1, #0
 8010370:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8010372:	4b19      	ldr	r3, [pc, #100]	@ (80103d8 <FATFS_LinkDriverEx+0x94>)
 8010374:	7a5b      	ldrb	r3, [r3, #9]
 8010376:	b2db      	uxtb	r3, r3
 8010378:	4a17      	ldr	r2, [pc, #92]	@ (80103d8 <FATFS_LinkDriverEx+0x94>)
 801037a:	009b      	lsls	r3, r3, #2
 801037c:	4413      	add	r3, r2
 801037e:	68fa      	ldr	r2, [r7, #12]
 8010380:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8010382:	4b15      	ldr	r3, [pc, #84]	@ (80103d8 <FATFS_LinkDriverEx+0x94>)
 8010384:	7a5b      	ldrb	r3, [r3, #9]
 8010386:	b2db      	uxtb	r3, r3
 8010388:	461a      	mov	r2, r3
 801038a:	4b13      	ldr	r3, [pc, #76]	@ (80103d8 <FATFS_LinkDriverEx+0x94>)
 801038c:	4413      	add	r3, r2
 801038e:	79fa      	ldrb	r2, [r7, #7]
 8010390:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8010392:	4b11      	ldr	r3, [pc, #68]	@ (80103d8 <FATFS_LinkDriverEx+0x94>)
 8010394:	7a5b      	ldrb	r3, [r3, #9]
 8010396:	b2db      	uxtb	r3, r3
 8010398:	1c5a      	adds	r2, r3, #1
 801039a:	b2d1      	uxtb	r1, r2
 801039c:	4a0e      	ldr	r2, [pc, #56]	@ (80103d8 <FATFS_LinkDriverEx+0x94>)
 801039e:	7251      	strb	r1, [r2, #9]
 80103a0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80103a2:	7dbb      	ldrb	r3, [r7, #22]
 80103a4:	3330      	adds	r3, #48	@ 0x30
 80103a6:	b2da      	uxtb	r2, r3
 80103a8:	68bb      	ldr	r3, [r7, #8]
 80103aa:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80103ac:	68bb      	ldr	r3, [r7, #8]
 80103ae:	3301      	adds	r3, #1
 80103b0:	223a      	movs	r2, #58	@ 0x3a
 80103b2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80103b4:	68bb      	ldr	r3, [r7, #8]
 80103b6:	3302      	adds	r3, #2
 80103b8:	222f      	movs	r2, #47	@ 0x2f
 80103ba:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80103bc:	68bb      	ldr	r3, [r7, #8]
 80103be:	3303      	adds	r3, #3
 80103c0:	2200      	movs	r2, #0
 80103c2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80103c4:	2300      	movs	r3, #0
 80103c6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80103c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80103ca:	4618      	mov	r0, r3
 80103cc:	371c      	adds	r7, #28
 80103ce:	46bd      	mov	sp, r7
 80103d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d4:	4770      	bx	lr
 80103d6:	bf00      	nop
 80103d8:	200022a8 	.word	0x200022a8

080103dc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80103dc:	b580      	push	{r7, lr}
 80103de:	b082      	sub	sp, #8
 80103e0:	af00      	add	r7, sp, #0
 80103e2:	6078      	str	r0, [r7, #4]
 80103e4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80103e6:	2200      	movs	r2, #0
 80103e8:	6839      	ldr	r1, [r7, #0]
 80103ea:	6878      	ldr	r0, [r7, #4]
 80103ec:	f7ff ffaa 	bl	8010344 <FATFS_LinkDriverEx>
 80103f0:	4603      	mov	r3, r0
}
 80103f2:	4618      	mov	r0, r3
 80103f4:	3708      	adds	r7, #8
 80103f6:	46bd      	mov	sp, r7
 80103f8:	bd80      	pop	{r7, pc}
	...

080103fc <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80103fc:	b580      	push	{r7, lr}
 80103fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8010400:	2200      	movs	r2, #0
 8010402:	4912      	ldr	r1, [pc, #72]	@ (801044c <MX_USB_Device_Init+0x50>)
 8010404:	4812      	ldr	r0, [pc, #72]	@ (8010450 <MX_USB_Device_Init+0x54>)
 8010406:	f7fe fe7b 	bl	800f100 <USBD_Init>
 801040a:	4603      	mov	r3, r0
 801040c:	2b00      	cmp	r3, #0
 801040e:	d001      	beq.n	8010414 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8010410:	f7f2 fc56 	bl	8002cc0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8010414:	490f      	ldr	r1, [pc, #60]	@ (8010454 <MX_USB_Device_Init+0x58>)
 8010416:	480e      	ldr	r0, [pc, #56]	@ (8010450 <MX_USB_Device_Init+0x54>)
 8010418:	f7fe fea2 	bl	800f160 <USBD_RegisterClass>
 801041c:	4603      	mov	r3, r0
 801041e:	2b00      	cmp	r3, #0
 8010420:	d001      	beq.n	8010426 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8010422:	f7f2 fc4d 	bl	8002cc0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8010426:	490c      	ldr	r1, [pc, #48]	@ (8010458 <MX_USB_Device_Init+0x5c>)
 8010428:	4809      	ldr	r0, [pc, #36]	@ (8010450 <MX_USB_Device_Init+0x54>)
 801042a:	f7fe fdc3 	bl	800efb4 <USBD_CDC_RegisterInterface>
 801042e:	4603      	mov	r3, r0
 8010430:	2b00      	cmp	r3, #0
 8010432:	d001      	beq.n	8010438 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8010434:	f7f2 fc44 	bl	8002cc0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8010438:	4805      	ldr	r0, [pc, #20]	@ (8010450 <MX_USB_Device_Init+0x54>)
 801043a:	f7fe feb8 	bl	800f1ae <USBD_Start>
 801043e:	4603      	mov	r3, r0
 8010440:	2b00      	cmp	r3, #0
 8010442:	d001      	beq.n	8010448 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8010444:	f7f2 fc3c 	bl	8002cc0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8010448:	bf00      	nop
 801044a:	bd80      	pop	{r7, pc}
 801044c:	2000014c 	.word	0x2000014c
 8010450:	200022b4 	.word	0x200022b4
 8010454:	20000034 	.word	0x20000034
 8010458:	20000138 	.word	0x20000138

0801045c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801045c:	b580      	push	{r7, lr}
 801045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010460:	2200      	movs	r2, #0
 8010462:	4905      	ldr	r1, [pc, #20]	@ (8010478 <CDC_Init_FS+0x1c>)
 8010464:	4805      	ldr	r0, [pc, #20]	@ (801047c <CDC_Init_FS+0x20>)
 8010466:	f7fe fdba 	bl	800efde <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801046a:	4905      	ldr	r1, [pc, #20]	@ (8010480 <CDC_Init_FS+0x24>)
 801046c:	4803      	ldr	r0, [pc, #12]	@ (801047c <CDC_Init_FS+0x20>)
 801046e:	f7fe fdd4 	bl	800f01a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8010472:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010474:	4618      	mov	r0, r3
 8010476:	bd80      	pop	{r7, pc}
 8010478:	20002984 	.word	0x20002984
 801047c:	200022b4 	.word	0x200022b4
 8010480:	20002584 	.word	0x20002584

08010484 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010484:	b480      	push	{r7}
 8010486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8010488:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801048a:	4618      	mov	r0, r3
 801048c:	46bd      	mov	sp, r7
 801048e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010492:	4770      	bx	lr

08010494 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010494:	b480      	push	{r7}
 8010496:	b083      	sub	sp, #12
 8010498:	af00      	add	r7, sp, #0
 801049a:	4603      	mov	r3, r0
 801049c:	6039      	str	r1, [r7, #0]
 801049e:	71fb      	strb	r3, [r7, #7]
 80104a0:	4613      	mov	r3, r2
 80104a2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80104a4:	79fb      	ldrb	r3, [r7, #7]
 80104a6:	2b23      	cmp	r3, #35	@ 0x23
 80104a8:	d84a      	bhi.n	8010540 <CDC_Control_FS+0xac>
 80104aa:	a201      	add	r2, pc, #4	@ (adr r2, 80104b0 <CDC_Control_FS+0x1c>)
 80104ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104b0:	08010541 	.word	0x08010541
 80104b4:	08010541 	.word	0x08010541
 80104b8:	08010541 	.word	0x08010541
 80104bc:	08010541 	.word	0x08010541
 80104c0:	08010541 	.word	0x08010541
 80104c4:	08010541 	.word	0x08010541
 80104c8:	08010541 	.word	0x08010541
 80104cc:	08010541 	.word	0x08010541
 80104d0:	08010541 	.word	0x08010541
 80104d4:	08010541 	.word	0x08010541
 80104d8:	08010541 	.word	0x08010541
 80104dc:	08010541 	.word	0x08010541
 80104e0:	08010541 	.word	0x08010541
 80104e4:	08010541 	.word	0x08010541
 80104e8:	08010541 	.word	0x08010541
 80104ec:	08010541 	.word	0x08010541
 80104f0:	08010541 	.word	0x08010541
 80104f4:	08010541 	.word	0x08010541
 80104f8:	08010541 	.word	0x08010541
 80104fc:	08010541 	.word	0x08010541
 8010500:	08010541 	.word	0x08010541
 8010504:	08010541 	.word	0x08010541
 8010508:	08010541 	.word	0x08010541
 801050c:	08010541 	.word	0x08010541
 8010510:	08010541 	.word	0x08010541
 8010514:	08010541 	.word	0x08010541
 8010518:	08010541 	.word	0x08010541
 801051c:	08010541 	.word	0x08010541
 8010520:	08010541 	.word	0x08010541
 8010524:	08010541 	.word	0x08010541
 8010528:	08010541 	.word	0x08010541
 801052c:	08010541 	.word	0x08010541
 8010530:	08010541 	.word	0x08010541
 8010534:	08010541 	.word	0x08010541
 8010538:	08010541 	.word	0x08010541
 801053c:	08010541 	.word	0x08010541
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010540:	bf00      	nop
  }

  return (USBD_OK);
 8010542:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010544:	4618      	mov	r0, r3
 8010546:	370c      	adds	r7, #12
 8010548:	46bd      	mov	sp, r7
 801054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801054e:	4770      	bx	lr

08010550 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010550:	b580      	push	{r7, lr}
 8010552:	b082      	sub	sp, #8
 8010554:	af00      	add	r7, sp, #0
 8010556:	6078      	str	r0, [r7, #4]
 8010558:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801055a:	6879      	ldr	r1, [r7, #4]
 801055c:	4805      	ldr	r0, [pc, #20]	@ (8010574 <CDC_Receive_FS+0x24>)
 801055e:	f7fe fd5c 	bl	800f01a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010562:	4804      	ldr	r0, [pc, #16]	@ (8010574 <CDC_Receive_FS+0x24>)
 8010564:	f7fe fda2 	bl	800f0ac <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8010568:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801056a:	4618      	mov	r0, r3
 801056c:	3708      	adds	r7, #8
 801056e:	46bd      	mov	sp, r7
 8010570:	bd80      	pop	{r7, pc}
 8010572:	bf00      	nop
 8010574:	200022b4 	.word	0x200022b4

08010578 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010578:	b580      	push	{r7, lr}
 801057a:	b084      	sub	sp, #16
 801057c:	af00      	add	r7, sp, #0
 801057e:	6078      	str	r0, [r7, #4]
 8010580:	460b      	mov	r3, r1
 8010582:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010584:	2300      	movs	r3, #0
 8010586:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010588:	4b0d      	ldr	r3, [pc, #52]	@ (80105c0 <CDC_Transmit_FS+0x48>)
 801058a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801058e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8010590:	68bb      	ldr	r3, [r7, #8]
 8010592:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010596:	2b00      	cmp	r3, #0
 8010598:	d001      	beq.n	801059e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801059a:	2301      	movs	r3, #1
 801059c:	e00b      	b.n	80105b6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801059e:	887b      	ldrh	r3, [r7, #2]
 80105a0:	461a      	mov	r2, r3
 80105a2:	6879      	ldr	r1, [r7, #4]
 80105a4:	4806      	ldr	r0, [pc, #24]	@ (80105c0 <CDC_Transmit_FS+0x48>)
 80105a6:	f7fe fd1a 	bl	800efde <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80105aa:	4805      	ldr	r0, [pc, #20]	@ (80105c0 <CDC_Transmit_FS+0x48>)
 80105ac:	f7fe fd4e 	bl	800f04c <USBD_CDC_TransmitPacket>
 80105b0:	4603      	mov	r3, r0
 80105b2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80105b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80105b6:	4618      	mov	r0, r3
 80105b8:	3710      	adds	r7, #16
 80105ba:	46bd      	mov	sp, r7
 80105bc:	bd80      	pop	{r7, pc}
 80105be:	bf00      	nop
 80105c0:	200022b4 	.word	0x200022b4

080105c4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80105c4:	b480      	push	{r7}
 80105c6:	b087      	sub	sp, #28
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	60f8      	str	r0, [r7, #12]
 80105cc:	60b9      	str	r1, [r7, #8]
 80105ce:	4613      	mov	r3, r2
 80105d0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80105d2:	2300      	movs	r3, #0
 80105d4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80105d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80105da:	4618      	mov	r0, r3
 80105dc:	371c      	adds	r7, #28
 80105de:	46bd      	mov	sp, r7
 80105e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105e4:	4770      	bx	lr
	...

080105e8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80105e8:	b480      	push	{r7}
 80105ea:	b083      	sub	sp, #12
 80105ec:	af00      	add	r7, sp, #0
 80105ee:	4603      	mov	r3, r0
 80105f0:	6039      	str	r1, [r7, #0]
 80105f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 80105f4:	683b      	ldr	r3, [r7, #0]
 80105f6:	2212      	movs	r2, #18
 80105f8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 80105fa:	4b03      	ldr	r3, [pc, #12]	@ (8010608 <USBD_CDC_DeviceDescriptor+0x20>)
}
 80105fc:	4618      	mov	r0, r3
 80105fe:	370c      	adds	r7, #12
 8010600:	46bd      	mov	sp, r7
 8010602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010606:	4770      	bx	lr
 8010608:	2000016c 	.word	0x2000016c

0801060c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801060c:	b480      	push	{r7}
 801060e:	b083      	sub	sp, #12
 8010610:	af00      	add	r7, sp, #0
 8010612:	4603      	mov	r3, r0
 8010614:	6039      	str	r1, [r7, #0]
 8010616:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010618:	683b      	ldr	r3, [r7, #0]
 801061a:	2204      	movs	r2, #4
 801061c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801061e:	4b03      	ldr	r3, [pc, #12]	@ (801062c <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8010620:	4618      	mov	r0, r3
 8010622:	370c      	adds	r7, #12
 8010624:	46bd      	mov	sp, r7
 8010626:	f85d 7b04 	ldr.w	r7, [sp], #4
 801062a:	4770      	bx	lr
 801062c:	20000180 	.word	0x20000180

08010630 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010630:	b580      	push	{r7, lr}
 8010632:	b082      	sub	sp, #8
 8010634:	af00      	add	r7, sp, #0
 8010636:	4603      	mov	r3, r0
 8010638:	6039      	str	r1, [r7, #0]
 801063a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801063c:	79fb      	ldrb	r3, [r7, #7]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d105      	bne.n	801064e <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8010642:	683a      	ldr	r2, [r7, #0]
 8010644:	4907      	ldr	r1, [pc, #28]	@ (8010664 <USBD_CDC_ProductStrDescriptor+0x34>)
 8010646:	4808      	ldr	r0, [pc, #32]	@ (8010668 <USBD_CDC_ProductStrDescriptor+0x38>)
 8010648:	f7ff fd9b 	bl	8010182 <USBD_GetString>
 801064c:	e004      	b.n	8010658 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801064e:	683a      	ldr	r2, [r7, #0]
 8010650:	4904      	ldr	r1, [pc, #16]	@ (8010664 <USBD_CDC_ProductStrDescriptor+0x34>)
 8010652:	4805      	ldr	r0, [pc, #20]	@ (8010668 <USBD_CDC_ProductStrDescriptor+0x38>)
 8010654:	f7ff fd95 	bl	8010182 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010658:	4b02      	ldr	r3, [pc, #8]	@ (8010664 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 801065a:	4618      	mov	r0, r3
 801065c:	3708      	adds	r7, #8
 801065e:	46bd      	mov	sp, r7
 8010660:	bd80      	pop	{r7, pc}
 8010662:	bf00      	nop
 8010664:	20002d84 	.word	0x20002d84
 8010668:	08013cc0 	.word	0x08013cc0

0801066c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801066c:	b580      	push	{r7, lr}
 801066e:	b082      	sub	sp, #8
 8010670:	af00      	add	r7, sp, #0
 8010672:	4603      	mov	r3, r0
 8010674:	6039      	str	r1, [r7, #0]
 8010676:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010678:	683a      	ldr	r2, [r7, #0]
 801067a:	4904      	ldr	r1, [pc, #16]	@ (801068c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 801067c:	4804      	ldr	r0, [pc, #16]	@ (8010690 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 801067e:	f7ff fd80 	bl	8010182 <USBD_GetString>
  return USBD_StrDesc;
 8010682:	4b02      	ldr	r3, [pc, #8]	@ (801068c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8010684:	4618      	mov	r0, r3
 8010686:	3708      	adds	r7, #8
 8010688:	46bd      	mov	sp, r7
 801068a:	bd80      	pop	{r7, pc}
 801068c:	20002d84 	.word	0x20002d84
 8010690:	08013cd8 	.word	0x08013cd8

08010694 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010694:	b580      	push	{r7, lr}
 8010696:	b082      	sub	sp, #8
 8010698:	af00      	add	r7, sp, #0
 801069a:	4603      	mov	r3, r0
 801069c:	6039      	str	r1, [r7, #0]
 801069e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80106a0:	683b      	ldr	r3, [r7, #0]
 80106a2:	221a      	movs	r2, #26
 80106a4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80106a6:	f000 f843 	bl	8010730 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80106aa:	4b02      	ldr	r3, [pc, #8]	@ (80106b4 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80106ac:	4618      	mov	r0, r3
 80106ae:	3708      	adds	r7, #8
 80106b0:	46bd      	mov	sp, r7
 80106b2:	bd80      	pop	{r7, pc}
 80106b4:	20000184 	.word	0x20000184

080106b8 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80106b8:	b580      	push	{r7, lr}
 80106ba:	b082      	sub	sp, #8
 80106bc:	af00      	add	r7, sp, #0
 80106be:	4603      	mov	r3, r0
 80106c0:	6039      	str	r1, [r7, #0]
 80106c2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80106c4:	79fb      	ldrb	r3, [r7, #7]
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d105      	bne.n	80106d6 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80106ca:	683a      	ldr	r2, [r7, #0]
 80106cc:	4907      	ldr	r1, [pc, #28]	@ (80106ec <USBD_CDC_ConfigStrDescriptor+0x34>)
 80106ce:	4808      	ldr	r0, [pc, #32]	@ (80106f0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80106d0:	f7ff fd57 	bl	8010182 <USBD_GetString>
 80106d4:	e004      	b.n	80106e0 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80106d6:	683a      	ldr	r2, [r7, #0]
 80106d8:	4904      	ldr	r1, [pc, #16]	@ (80106ec <USBD_CDC_ConfigStrDescriptor+0x34>)
 80106da:	4805      	ldr	r0, [pc, #20]	@ (80106f0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80106dc:	f7ff fd51 	bl	8010182 <USBD_GetString>
  }
  return USBD_StrDesc;
 80106e0:	4b02      	ldr	r3, [pc, #8]	@ (80106ec <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 80106e2:	4618      	mov	r0, r3
 80106e4:	3708      	adds	r7, #8
 80106e6:	46bd      	mov	sp, r7
 80106e8:	bd80      	pop	{r7, pc}
 80106ea:	bf00      	nop
 80106ec:	20002d84 	.word	0x20002d84
 80106f0:	08013cec 	.word	0x08013cec

080106f4 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80106f4:	b580      	push	{r7, lr}
 80106f6:	b082      	sub	sp, #8
 80106f8:	af00      	add	r7, sp, #0
 80106fa:	4603      	mov	r3, r0
 80106fc:	6039      	str	r1, [r7, #0]
 80106fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010700:	79fb      	ldrb	r3, [r7, #7]
 8010702:	2b00      	cmp	r3, #0
 8010704:	d105      	bne.n	8010712 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8010706:	683a      	ldr	r2, [r7, #0]
 8010708:	4907      	ldr	r1, [pc, #28]	@ (8010728 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801070a:	4808      	ldr	r0, [pc, #32]	@ (801072c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 801070c:	f7ff fd39 	bl	8010182 <USBD_GetString>
 8010710:	e004      	b.n	801071c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8010712:	683a      	ldr	r2, [r7, #0]
 8010714:	4904      	ldr	r1, [pc, #16]	@ (8010728 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8010716:	4805      	ldr	r0, [pc, #20]	@ (801072c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8010718:	f7ff fd33 	bl	8010182 <USBD_GetString>
  }
  return USBD_StrDesc;
 801071c:	4b02      	ldr	r3, [pc, #8]	@ (8010728 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 801071e:	4618      	mov	r0, r3
 8010720:	3708      	adds	r7, #8
 8010722:	46bd      	mov	sp, r7
 8010724:	bd80      	pop	{r7, pc}
 8010726:	bf00      	nop
 8010728:	20002d84 	.word	0x20002d84
 801072c:	08013cf8 	.word	0x08013cf8

08010730 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010730:	b580      	push	{r7, lr}
 8010732:	b084      	sub	sp, #16
 8010734:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010736:	4b0f      	ldr	r3, [pc, #60]	@ (8010774 <Get_SerialNum+0x44>)
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801073c:	4b0e      	ldr	r3, [pc, #56]	@ (8010778 <Get_SerialNum+0x48>)
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010742:	4b0e      	ldr	r3, [pc, #56]	@ (801077c <Get_SerialNum+0x4c>)
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010748:	68fa      	ldr	r2, [r7, #12]
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	4413      	add	r3, r2
 801074e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	2b00      	cmp	r3, #0
 8010754:	d009      	beq.n	801076a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010756:	2208      	movs	r2, #8
 8010758:	4909      	ldr	r1, [pc, #36]	@ (8010780 <Get_SerialNum+0x50>)
 801075a:	68f8      	ldr	r0, [r7, #12]
 801075c:	f000 f814 	bl	8010788 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010760:	2204      	movs	r2, #4
 8010762:	4908      	ldr	r1, [pc, #32]	@ (8010784 <Get_SerialNum+0x54>)
 8010764:	68b8      	ldr	r0, [r7, #8]
 8010766:	f000 f80f 	bl	8010788 <IntToUnicode>
  }
}
 801076a:	bf00      	nop
 801076c:	3710      	adds	r7, #16
 801076e:	46bd      	mov	sp, r7
 8010770:	bd80      	pop	{r7, pc}
 8010772:	bf00      	nop
 8010774:	1fff7590 	.word	0x1fff7590
 8010778:	1fff7594 	.word	0x1fff7594
 801077c:	1fff7598 	.word	0x1fff7598
 8010780:	20000186 	.word	0x20000186
 8010784:	20000196 	.word	0x20000196

08010788 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010788:	b480      	push	{r7}
 801078a:	b087      	sub	sp, #28
 801078c:	af00      	add	r7, sp, #0
 801078e:	60f8      	str	r0, [r7, #12]
 8010790:	60b9      	str	r1, [r7, #8]
 8010792:	4613      	mov	r3, r2
 8010794:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010796:	2300      	movs	r3, #0
 8010798:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801079a:	2300      	movs	r3, #0
 801079c:	75fb      	strb	r3, [r7, #23]
 801079e:	e027      	b.n	80107f0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80107a0:	68fb      	ldr	r3, [r7, #12]
 80107a2:	0f1b      	lsrs	r3, r3, #28
 80107a4:	2b09      	cmp	r3, #9
 80107a6:	d80b      	bhi.n	80107c0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80107a8:	68fb      	ldr	r3, [r7, #12]
 80107aa:	0f1b      	lsrs	r3, r3, #28
 80107ac:	b2da      	uxtb	r2, r3
 80107ae:	7dfb      	ldrb	r3, [r7, #23]
 80107b0:	005b      	lsls	r3, r3, #1
 80107b2:	4619      	mov	r1, r3
 80107b4:	68bb      	ldr	r3, [r7, #8]
 80107b6:	440b      	add	r3, r1
 80107b8:	3230      	adds	r2, #48	@ 0x30
 80107ba:	b2d2      	uxtb	r2, r2
 80107bc:	701a      	strb	r2, [r3, #0]
 80107be:	e00a      	b.n	80107d6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80107c0:	68fb      	ldr	r3, [r7, #12]
 80107c2:	0f1b      	lsrs	r3, r3, #28
 80107c4:	b2da      	uxtb	r2, r3
 80107c6:	7dfb      	ldrb	r3, [r7, #23]
 80107c8:	005b      	lsls	r3, r3, #1
 80107ca:	4619      	mov	r1, r3
 80107cc:	68bb      	ldr	r3, [r7, #8]
 80107ce:	440b      	add	r3, r1
 80107d0:	3237      	adds	r2, #55	@ 0x37
 80107d2:	b2d2      	uxtb	r2, r2
 80107d4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80107d6:	68fb      	ldr	r3, [r7, #12]
 80107d8:	011b      	lsls	r3, r3, #4
 80107da:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80107dc:	7dfb      	ldrb	r3, [r7, #23]
 80107de:	005b      	lsls	r3, r3, #1
 80107e0:	3301      	adds	r3, #1
 80107e2:	68ba      	ldr	r2, [r7, #8]
 80107e4:	4413      	add	r3, r2
 80107e6:	2200      	movs	r2, #0
 80107e8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80107ea:	7dfb      	ldrb	r3, [r7, #23]
 80107ec:	3301      	adds	r3, #1
 80107ee:	75fb      	strb	r3, [r7, #23]
 80107f0:	7dfa      	ldrb	r2, [r7, #23]
 80107f2:	79fb      	ldrb	r3, [r7, #7]
 80107f4:	429a      	cmp	r2, r3
 80107f6:	d3d3      	bcc.n	80107a0 <IntToUnicode+0x18>
  }
}
 80107f8:	bf00      	nop
 80107fa:	bf00      	nop
 80107fc:	371c      	adds	r7, #28
 80107fe:	46bd      	mov	sp, r7
 8010800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010804:	4770      	bx	lr
	...

08010808 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010808:	b580      	push	{r7, lr}
 801080a:	b094      	sub	sp, #80	@ 0x50
 801080c:	af00      	add	r7, sp, #0
 801080e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8010810:	f107 030c 	add.w	r3, r7, #12
 8010814:	2244      	movs	r2, #68	@ 0x44
 8010816:	2100      	movs	r1, #0
 8010818:	4618      	mov	r0, r3
 801081a:	f001 f8c6 	bl	80119aa <memset>
  if(pcdHandle->Instance==USB)
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	4a15      	ldr	r2, [pc, #84]	@ (8010878 <HAL_PCD_MspInit+0x70>)
 8010824:	4293      	cmp	r3, r2
 8010826:	d123      	bne.n	8010870 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8010828:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801082c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 801082e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010832:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8010834:	f107 030c 	add.w	r3, r7, #12
 8010838:	4618      	mov	r0, r3
 801083a:	f7fa fa8b 	bl	800ad54 <HAL_RCCEx_PeriphCLKConfig>
 801083e:	4603      	mov	r3, r0
 8010840:	2b00      	cmp	r3, #0
 8010842:	d001      	beq.n	8010848 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8010844:	f7f2 fa3c 	bl	8002cc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8010848:	4b0c      	ldr	r3, [pc, #48]	@ (801087c <HAL_PCD_MspInit+0x74>)
 801084a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801084c:	4a0b      	ldr	r2, [pc, #44]	@ (801087c <HAL_PCD_MspInit+0x74>)
 801084e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8010852:	6593      	str	r3, [r2, #88]	@ 0x58
 8010854:	4b09      	ldr	r3, [pc, #36]	@ (801087c <HAL_PCD_MspInit+0x74>)
 8010856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010858:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801085c:	60bb      	str	r3, [r7, #8]
 801085e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8010860:	2200      	movs	r2, #0
 8010862:	2100      	movs	r1, #0
 8010864:	2014      	movs	r0, #20
 8010866:	f7f6 f8b4 	bl	80069d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 801086a:	2014      	movs	r0, #20
 801086c:	f7f6 f8cb 	bl	8006a06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8010870:	bf00      	nop
 8010872:	3750      	adds	r7, #80	@ 0x50
 8010874:	46bd      	mov	sp, r7
 8010876:	bd80      	pop	{r7, pc}
 8010878:	40005c00 	.word	0x40005c00
 801087c:	40021000 	.word	0x40021000

08010880 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010880:	b580      	push	{r7, lr}
 8010882:	b082      	sub	sp, #8
 8010884:	af00      	add	r7, sp, #0
 8010886:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8010894:	4619      	mov	r1, r3
 8010896:	4610      	mov	r0, r2
 8010898:	f7fe fcd4 	bl	800f244 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 801089c:	bf00      	nop
 801089e:	3708      	adds	r7, #8
 80108a0:	46bd      	mov	sp, r7
 80108a2:	bd80      	pop	{r7, pc}

080108a4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80108a4:	b580      	push	{r7, lr}
 80108a6:	b082      	sub	sp, #8
 80108a8:	af00      	add	r7, sp, #0
 80108aa:	6078      	str	r0, [r7, #4]
 80108ac:	460b      	mov	r3, r1
 80108ae:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80108b6:	78fa      	ldrb	r2, [r7, #3]
 80108b8:	6879      	ldr	r1, [r7, #4]
 80108ba:	4613      	mov	r3, r2
 80108bc:	009b      	lsls	r3, r3, #2
 80108be:	4413      	add	r3, r2
 80108c0:	00db      	lsls	r3, r3, #3
 80108c2:	440b      	add	r3, r1
 80108c4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80108c8:	681a      	ldr	r2, [r3, #0]
 80108ca:	78fb      	ldrb	r3, [r7, #3]
 80108cc:	4619      	mov	r1, r3
 80108ce:	f7fe fd0e 	bl	800f2ee <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 80108d2:	bf00      	nop
 80108d4:	3708      	adds	r7, #8
 80108d6:	46bd      	mov	sp, r7
 80108d8:	bd80      	pop	{r7, pc}

080108da <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80108da:	b580      	push	{r7, lr}
 80108dc:	b082      	sub	sp, #8
 80108de:	af00      	add	r7, sp, #0
 80108e0:	6078      	str	r0, [r7, #4]
 80108e2:	460b      	mov	r3, r1
 80108e4:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80108ec:	78fa      	ldrb	r2, [r7, #3]
 80108ee:	6879      	ldr	r1, [r7, #4]
 80108f0:	4613      	mov	r3, r2
 80108f2:	009b      	lsls	r3, r3, #2
 80108f4:	4413      	add	r3, r2
 80108f6:	00db      	lsls	r3, r3, #3
 80108f8:	440b      	add	r3, r1
 80108fa:	3324      	adds	r3, #36	@ 0x24
 80108fc:	681a      	ldr	r2, [r3, #0]
 80108fe:	78fb      	ldrb	r3, [r7, #3]
 8010900:	4619      	mov	r1, r3
 8010902:	f7fe fd57 	bl	800f3b4 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8010906:	bf00      	nop
 8010908:	3708      	adds	r7, #8
 801090a:	46bd      	mov	sp, r7
 801090c:	bd80      	pop	{r7, pc}

0801090e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801090e:	b580      	push	{r7, lr}
 8010910:	b082      	sub	sp, #8
 8010912:	af00      	add	r7, sp, #0
 8010914:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801091c:	4618      	mov	r0, r3
 801091e:	f7fe fe6b 	bl	800f5f8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8010922:	bf00      	nop
 8010924:	3708      	adds	r7, #8
 8010926:	46bd      	mov	sp, r7
 8010928:	bd80      	pop	{r7, pc}

0801092a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801092a:	b580      	push	{r7, lr}
 801092c:	b084      	sub	sp, #16
 801092e:	af00      	add	r7, sp, #0
 8010930:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010932:	2301      	movs	r3, #1
 8010934:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	795b      	ldrb	r3, [r3, #5]
 801093a:	2b02      	cmp	r3, #2
 801093c:	d001      	beq.n	8010942 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801093e:	f7f2 f9bf 	bl	8002cc0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010948:	7bfa      	ldrb	r2, [r7, #15]
 801094a:	4611      	mov	r1, r2
 801094c:	4618      	mov	r0, r3
 801094e:	f7fe fe15 	bl	800f57c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010958:	4618      	mov	r0, r3
 801095a:	f7fe fdc1 	bl	800f4e0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 801095e:	bf00      	nop
 8010960:	3710      	adds	r7, #16
 8010962:	46bd      	mov	sp, r7
 8010964:	bd80      	pop	{r7, pc}
	...

08010968 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010968:	b580      	push	{r7, lr}
 801096a:	b082      	sub	sp, #8
 801096c:	af00      	add	r7, sp, #0
 801096e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010976:	4618      	mov	r0, r3
 8010978:	f7fe fe10 	bl	800f59c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	7a5b      	ldrb	r3, [r3, #9]
 8010980:	2b00      	cmp	r3, #0
 8010982:	d005      	beq.n	8010990 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010984:	4b04      	ldr	r3, [pc, #16]	@ (8010998 <HAL_PCD_SuspendCallback+0x30>)
 8010986:	691b      	ldr	r3, [r3, #16]
 8010988:	4a03      	ldr	r2, [pc, #12]	@ (8010998 <HAL_PCD_SuspendCallback+0x30>)
 801098a:	f043 0306 	orr.w	r3, r3, #6
 801098e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8010990:	bf00      	nop
 8010992:	3708      	adds	r7, #8
 8010994:	46bd      	mov	sp, r7
 8010996:	bd80      	pop	{r7, pc}
 8010998:	e000ed00 	.word	0xe000ed00

0801099c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801099c:	b580      	push	{r7, lr}
 801099e:	b082      	sub	sp, #8
 80109a0:	af00      	add	r7, sp, #0
 80109a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	7a5b      	ldrb	r3, [r3, #9]
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d007      	beq.n	80109bc <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80109ac:	4b08      	ldr	r3, [pc, #32]	@ (80109d0 <HAL_PCD_ResumeCallback+0x34>)
 80109ae:	691b      	ldr	r3, [r3, #16]
 80109b0:	4a07      	ldr	r2, [pc, #28]	@ (80109d0 <HAL_PCD_ResumeCallback+0x34>)
 80109b2:	f023 0306 	bic.w	r3, r3, #6
 80109b6:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80109b8:	f000 f9f8 	bl	8010dac <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80109c2:	4618      	mov	r0, r3
 80109c4:	f7fe fe00 	bl	800f5c8 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 80109c8:	bf00      	nop
 80109ca:	3708      	adds	r7, #8
 80109cc:	46bd      	mov	sp, r7
 80109ce:	bd80      	pop	{r7, pc}
 80109d0:	e000ed00 	.word	0xe000ed00

080109d4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80109d4:	b580      	push	{r7, lr}
 80109d6:	b082      	sub	sp, #8
 80109d8:	af00      	add	r7, sp, #0
 80109da:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 80109dc:	4a2b      	ldr	r2, [pc, #172]	@ (8010a8c <USBD_LL_Init+0xb8>)
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	4a29      	ldr	r2, [pc, #164]	@ (8010a8c <USBD_LL_Init+0xb8>)
 80109e8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 80109ec:	4b27      	ldr	r3, [pc, #156]	@ (8010a8c <USBD_LL_Init+0xb8>)
 80109ee:	4a28      	ldr	r2, [pc, #160]	@ (8010a90 <USBD_LL_Init+0xbc>)
 80109f0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80109f2:	4b26      	ldr	r3, [pc, #152]	@ (8010a8c <USBD_LL_Init+0xb8>)
 80109f4:	2208      	movs	r2, #8
 80109f6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80109f8:	4b24      	ldr	r3, [pc, #144]	@ (8010a8c <USBD_LL_Init+0xb8>)
 80109fa:	2202      	movs	r2, #2
 80109fc:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80109fe:	4b23      	ldr	r3, [pc, #140]	@ (8010a8c <USBD_LL_Init+0xb8>)
 8010a00:	2202      	movs	r2, #2
 8010a02:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8010a04:	4b21      	ldr	r3, [pc, #132]	@ (8010a8c <USBD_LL_Init+0xb8>)
 8010a06:	2200      	movs	r2, #0
 8010a08:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8010a0a:	4b20      	ldr	r3, [pc, #128]	@ (8010a8c <USBD_LL_Init+0xb8>)
 8010a0c:	2200      	movs	r2, #0
 8010a0e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8010a10:	4b1e      	ldr	r3, [pc, #120]	@ (8010a8c <USBD_LL_Init+0xb8>)
 8010a12:	2200      	movs	r2, #0
 8010a14:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8010a16:	4b1d      	ldr	r3, [pc, #116]	@ (8010a8c <USBD_LL_Init+0xb8>)
 8010a18:	2200      	movs	r2, #0
 8010a1a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8010a1c:	481b      	ldr	r0, [pc, #108]	@ (8010a8c <USBD_LL_Init+0xb8>)
 8010a1e:	f7f7 feb6 	bl	800878e <HAL_PCD_Init>
 8010a22:	4603      	mov	r3, r0
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d001      	beq.n	8010a2c <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8010a28:	f7f2 f94a 	bl	8002cc0 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010a32:	2318      	movs	r3, #24
 8010a34:	2200      	movs	r2, #0
 8010a36:	2100      	movs	r1, #0
 8010a38:	f7f9 fb3d 	bl	800a0b6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010a42:	2358      	movs	r3, #88	@ 0x58
 8010a44:	2200      	movs	r2, #0
 8010a46:	2180      	movs	r1, #128	@ 0x80
 8010a48:	f7f9 fb35 	bl	800a0b6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010a52:	23c0      	movs	r3, #192	@ 0xc0
 8010a54:	2200      	movs	r2, #0
 8010a56:	2181      	movs	r1, #129	@ 0x81
 8010a58:	f7f9 fb2d 	bl	800a0b6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010a62:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8010a66:	2200      	movs	r2, #0
 8010a68:	2101      	movs	r1, #1
 8010a6a:	f7f9 fb24 	bl	800a0b6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010a74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010a78:	2200      	movs	r2, #0
 8010a7a:	2182      	movs	r1, #130	@ 0x82
 8010a7c:	f7f9 fb1b 	bl	800a0b6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8010a80:	2300      	movs	r3, #0
}
 8010a82:	4618      	mov	r0, r3
 8010a84:	3708      	adds	r7, #8
 8010a86:	46bd      	mov	sp, r7
 8010a88:	bd80      	pop	{r7, pc}
 8010a8a:	bf00      	nop
 8010a8c:	20002f84 	.word	0x20002f84
 8010a90:	40005c00 	.word	0x40005c00

08010a94 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010a94:	b580      	push	{r7, lr}
 8010a96:	b084      	sub	sp, #16
 8010a98:	af00      	add	r7, sp, #0
 8010a9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a9c:	2300      	movs	r3, #0
 8010a9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010aa0:	2300      	movs	r3, #0
 8010aa2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010aaa:	4618      	mov	r0, r3
 8010aac:	f7f7 ff3d 	bl	800892a <HAL_PCD_Start>
 8010ab0:	4603      	mov	r3, r0
 8010ab2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010ab4:	7bfb      	ldrb	r3, [r7, #15]
 8010ab6:	4618      	mov	r0, r3
 8010ab8:	f000 f97e 	bl	8010db8 <USBD_Get_USB_Status>
 8010abc:	4603      	mov	r3, r0
 8010abe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010ac0:	7bbb      	ldrb	r3, [r7, #14]
}
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	3710      	adds	r7, #16
 8010ac6:	46bd      	mov	sp, r7
 8010ac8:	bd80      	pop	{r7, pc}

08010aca <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010aca:	b580      	push	{r7, lr}
 8010acc:	b084      	sub	sp, #16
 8010ace:	af00      	add	r7, sp, #0
 8010ad0:	6078      	str	r0, [r7, #4]
 8010ad2:	4608      	mov	r0, r1
 8010ad4:	4611      	mov	r1, r2
 8010ad6:	461a      	mov	r2, r3
 8010ad8:	4603      	mov	r3, r0
 8010ada:	70fb      	strb	r3, [r7, #3]
 8010adc:	460b      	mov	r3, r1
 8010ade:	70bb      	strb	r3, [r7, #2]
 8010ae0:	4613      	mov	r3, r2
 8010ae2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010ae4:	2300      	movs	r3, #0
 8010ae6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ae8:	2300      	movs	r3, #0
 8010aea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010af2:	78bb      	ldrb	r3, [r7, #2]
 8010af4:	883a      	ldrh	r2, [r7, #0]
 8010af6:	78f9      	ldrb	r1, [r7, #3]
 8010af8:	f7f8 f884 	bl	8008c04 <HAL_PCD_EP_Open>
 8010afc:	4603      	mov	r3, r0
 8010afe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010b00:	7bfb      	ldrb	r3, [r7, #15]
 8010b02:	4618      	mov	r0, r3
 8010b04:	f000 f958 	bl	8010db8 <USBD_Get_USB_Status>
 8010b08:	4603      	mov	r3, r0
 8010b0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010b0c:	7bbb      	ldrb	r3, [r7, #14]
}
 8010b0e:	4618      	mov	r0, r3
 8010b10:	3710      	adds	r7, #16
 8010b12:	46bd      	mov	sp, r7
 8010b14:	bd80      	pop	{r7, pc}

08010b16 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010b16:	b580      	push	{r7, lr}
 8010b18:	b084      	sub	sp, #16
 8010b1a:	af00      	add	r7, sp, #0
 8010b1c:	6078      	str	r0, [r7, #4]
 8010b1e:	460b      	mov	r3, r1
 8010b20:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b22:	2300      	movs	r3, #0
 8010b24:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010b26:	2300      	movs	r3, #0
 8010b28:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010b30:	78fa      	ldrb	r2, [r7, #3]
 8010b32:	4611      	mov	r1, r2
 8010b34:	4618      	mov	r0, r3
 8010b36:	f7f8 f8c4 	bl	8008cc2 <HAL_PCD_EP_Close>
 8010b3a:	4603      	mov	r3, r0
 8010b3c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010b3e:	7bfb      	ldrb	r3, [r7, #15]
 8010b40:	4618      	mov	r0, r3
 8010b42:	f000 f939 	bl	8010db8 <USBD_Get_USB_Status>
 8010b46:	4603      	mov	r3, r0
 8010b48:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010b4a:	7bbb      	ldrb	r3, [r7, #14]
}
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	3710      	adds	r7, #16
 8010b50:	46bd      	mov	sp, r7
 8010b52:	bd80      	pop	{r7, pc}

08010b54 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b084      	sub	sp, #16
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	6078      	str	r0, [r7, #4]
 8010b5c:	460b      	mov	r3, r1
 8010b5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b60:	2300      	movs	r3, #0
 8010b62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010b64:	2300      	movs	r3, #0
 8010b66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010b6e:	78fa      	ldrb	r2, [r7, #3]
 8010b70:	4611      	mov	r1, r2
 8010b72:	4618      	mov	r0, r3
 8010b74:	f7f8 f96d 	bl	8008e52 <HAL_PCD_EP_SetStall>
 8010b78:	4603      	mov	r3, r0
 8010b7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010b7c:	7bfb      	ldrb	r3, [r7, #15]
 8010b7e:	4618      	mov	r0, r3
 8010b80:	f000 f91a 	bl	8010db8 <USBD_Get_USB_Status>
 8010b84:	4603      	mov	r3, r0
 8010b86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010b88:	7bbb      	ldrb	r3, [r7, #14]
}
 8010b8a:	4618      	mov	r0, r3
 8010b8c:	3710      	adds	r7, #16
 8010b8e:	46bd      	mov	sp, r7
 8010b90:	bd80      	pop	{r7, pc}

08010b92 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010b92:	b580      	push	{r7, lr}
 8010b94:	b084      	sub	sp, #16
 8010b96:	af00      	add	r7, sp, #0
 8010b98:	6078      	str	r0, [r7, #4]
 8010b9a:	460b      	mov	r3, r1
 8010b9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b9e:	2300      	movs	r3, #0
 8010ba0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ba2:	2300      	movs	r3, #0
 8010ba4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010bac:	78fa      	ldrb	r2, [r7, #3]
 8010bae:	4611      	mov	r1, r2
 8010bb0:	4618      	mov	r0, r3
 8010bb2:	f7f8 f9a0 	bl	8008ef6 <HAL_PCD_EP_ClrStall>
 8010bb6:	4603      	mov	r3, r0
 8010bb8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010bba:	7bfb      	ldrb	r3, [r7, #15]
 8010bbc:	4618      	mov	r0, r3
 8010bbe:	f000 f8fb 	bl	8010db8 <USBD_Get_USB_Status>
 8010bc2:	4603      	mov	r3, r0
 8010bc4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010bc6:	7bbb      	ldrb	r3, [r7, #14]
}
 8010bc8:	4618      	mov	r0, r3
 8010bca:	3710      	adds	r7, #16
 8010bcc:	46bd      	mov	sp, r7
 8010bce:	bd80      	pop	{r7, pc}

08010bd0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010bd0:	b480      	push	{r7}
 8010bd2:	b085      	sub	sp, #20
 8010bd4:	af00      	add	r7, sp, #0
 8010bd6:	6078      	str	r0, [r7, #4]
 8010bd8:	460b      	mov	r3, r1
 8010bda:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010be2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010be4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	da0b      	bge.n	8010c04 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010bec:	78fb      	ldrb	r3, [r7, #3]
 8010bee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010bf2:	68f9      	ldr	r1, [r7, #12]
 8010bf4:	4613      	mov	r3, r2
 8010bf6:	009b      	lsls	r3, r3, #2
 8010bf8:	4413      	add	r3, r2
 8010bfa:	00db      	lsls	r3, r3, #3
 8010bfc:	440b      	add	r3, r1
 8010bfe:	3312      	adds	r3, #18
 8010c00:	781b      	ldrb	r3, [r3, #0]
 8010c02:	e00b      	b.n	8010c1c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010c04:	78fb      	ldrb	r3, [r7, #3]
 8010c06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010c0a:	68f9      	ldr	r1, [r7, #12]
 8010c0c:	4613      	mov	r3, r2
 8010c0e:	009b      	lsls	r3, r3, #2
 8010c10:	4413      	add	r3, r2
 8010c12:	00db      	lsls	r3, r3, #3
 8010c14:	440b      	add	r3, r1
 8010c16:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8010c1a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010c1c:	4618      	mov	r0, r3
 8010c1e:	3714      	adds	r7, #20
 8010c20:	46bd      	mov	sp, r7
 8010c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c26:	4770      	bx	lr

08010c28 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010c28:	b580      	push	{r7, lr}
 8010c2a:	b084      	sub	sp, #16
 8010c2c:	af00      	add	r7, sp, #0
 8010c2e:	6078      	str	r0, [r7, #4]
 8010c30:	460b      	mov	r3, r1
 8010c32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c34:	2300      	movs	r3, #0
 8010c36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c38:	2300      	movs	r3, #0
 8010c3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010c42:	78fa      	ldrb	r2, [r7, #3]
 8010c44:	4611      	mov	r1, r2
 8010c46:	4618      	mov	r0, r3
 8010c48:	f7f7 ffb8 	bl	8008bbc <HAL_PCD_SetAddress>
 8010c4c:	4603      	mov	r3, r0
 8010c4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c50:	7bfb      	ldrb	r3, [r7, #15]
 8010c52:	4618      	mov	r0, r3
 8010c54:	f000 f8b0 	bl	8010db8 <USBD_Get_USB_Status>
 8010c58:	4603      	mov	r3, r0
 8010c5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010c5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8010c5e:	4618      	mov	r0, r3
 8010c60:	3710      	adds	r7, #16
 8010c62:	46bd      	mov	sp, r7
 8010c64:	bd80      	pop	{r7, pc}

08010c66 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010c66:	b580      	push	{r7, lr}
 8010c68:	b086      	sub	sp, #24
 8010c6a:	af00      	add	r7, sp, #0
 8010c6c:	60f8      	str	r0, [r7, #12]
 8010c6e:	607a      	str	r2, [r7, #4]
 8010c70:	603b      	str	r3, [r7, #0]
 8010c72:	460b      	mov	r3, r1
 8010c74:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c76:	2300      	movs	r3, #0
 8010c78:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010c84:	7af9      	ldrb	r1, [r7, #11]
 8010c86:	683b      	ldr	r3, [r7, #0]
 8010c88:	687a      	ldr	r2, [r7, #4]
 8010c8a:	f7f8 f8ab 	bl	8008de4 <HAL_PCD_EP_Transmit>
 8010c8e:	4603      	mov	r3, r0
 8010c90:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c92:	7dfb      	ldrb	r3, [r7, #23]
 8010c94:	4618      	mov	r0, r3
 8010c96:	f000 f88f 	bl	8010db8 <USBD_Get_USB_Status>
 8010c9a:	4603      	mov	r3, r0
 8010c9c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010c9e:	7dbb      	ldrb	r3, [r7, #22]
}
 8010ca0:	4618      	mov	r0, r3
 8010ca2:	3718      	adds	r7, #24
 8010ca4:	46bd      	mov	sp, r7
 8010ca6:	bd80      	pop	{r7, pc}

08010ca8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010ca8:	b580      	push	{r7, lr}
 8010caa:	b086      	sub	sp, #24
 8010cac:	af00      	add	r7, sp, #0
 8010cae:	60f8      	str	r0, [r7, #12]
 8010cb0:	607a      	str	r2, [r7, #4]
 8010cb2:	603b      	str	r3, [r7, #0]
 8010cb4:	460b      	mov	r3, r1
 8010cb6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010cb8:	2300      	movs	r3, #0
 8010cba:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010cc6:	7af9      	ldrb	r1, [r7, #11]
 8010cc8:	683b      	ldr	r3, [r7, #0]
 8010cca:	687a      	ldr	r2, [r7, #4]
 8010ccc:	f7f8 f841 	bl	8008d52 <HAL_PCD_EP_Receive>
 8010cd0:	4603      	mov	r3, r0
 8010cd2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010cd4:	7dfb      	ldrb	r3, [r7, #23]
 8010cd6:	4618      	mov	r0, r3
 8010cd8:	f000 f86e 	bl	8010db8 <USBD_Get_USB_Status>
 8010cdc:	4603      	mov	r3, r0
 8010cde:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010ce0:	7dbb      	ldrb	r3, [r7, #22]
}
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	3718      	adds	r7, #24
 8010ce6:	46bd      	mov	sp, r7
 8010ce8:	bd80      	pop	{r7, pc}

08010cea <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010cea:	b580      	push	{r7, lr}
 8010cec:	b082      	sub	sp, #8
 8010cee:	af00      	add	r7, sp, #0
 8010cf0:	6078      	str	r0, [r7, #4]
 8010cf2:	460b      	mov	r3, r1
 8010cf4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010cfc:	78fa      	ldrb	r2, [r7, #3]
 8010cfe:	4611      	mov	r1, r2
 8010d00:	4618      	mov	r0, r3
 8010d02:	f7f8 f857 	bl	8008db4 <HAL_PCD_EP_GetRxCount>
 8010d06:	4603      	mov	r3, r0
}
 8010d08:	4618      	mov	r0, r3
 8010d0a:	3708      	adds	r7, #8
 8010d0c:	46bd      	mov	sp, r7
 8010d0e:	bd80      	pop	{r7, pc}

08010d10 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010d10:	b580      	push	{r7, lr}
 8010d12:	b082      	sub	sp, #8
 8010d14:	af00      	add	r7, sp, #0
 8010d16:	6078      	str	r0, [r7, #4]
 8010d18:	460b      	mov	r3, r1
 8010d1a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8010d1c:	78fb      	ldrb	r3, [r7, #3]
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d002      	beq.n	8010d28 <HAL_PCDEx_LPM_Callback+0x18>
 8010d22:	2b01      	cmp	r3, #1
 8010d24:	d013      	beq.n	8010d4e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8010d26:	e023      	b.n	8010d70 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	7a5b      	ldrb	r3, [r3, #9]
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d007      	beq.n	8010d40 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8010d30:	f000 f83c 	bl	8010dac <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010d34:	4b10      	ldr	r3, [pc, #64]	@ (8010d78 <HAL_PCDEx_LPM_Callback+0x68>)
 8010d36:	691b      	ldr	r3, [r3, #16]
 8010d38:	4a0f      	ldr	r2, [pc, #60]	@ (8010d78 <HAL_PCDEx_LPM_Callback+0x68>)
 8010d3a:	f023 0306 	bic.w	r3, r3, #6
 8010d3e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010d46:	4618      	mov	r0, r3
 8010d48:	f7fe fc3e 	bl	800f5c8 <USBD_LL_Resume>
    break;
 8010d4c:	e010      	b.n	8010d70 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010d54:	4618      	mov	r0, r3
 8010d56:	f7fe fc21 	bl	800f59c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	7a5b      	ldrb	r3, [r3, #9]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d005      	beq.n	8010d6e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010d62:	4b05      	ldr	r3, [pc, #20]	@ (8010d78 <HAL_PCDEx_LPM_Callback+0x68>)
 8010d64:	691b      	ldr	r3, [r3, #16]
 8010d66:	4a04      	ldr	r2, [pc, #16]	@ (8010d78 <HAL_PCDEx_LPM_Callback+0x68>)
 8010d68:	f043 0306 	orr.w	r3, r3, #6
 8010d6c:	6113      	str	r3, [r2, #16]
    break;
 8010d6e:	bf00      	nop
}
 8010d70:	bf00      	nop
 8010d72:	3708      	adds	r7, #8
 8010d74:	46bd      	mov	sp, r7
 8010d76:	bd80      	pop	{r7, pc}
 8010d78:	e000ed00 	.word	0xe000ed00

08010d7c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010d7c:	b480      	push	{r7}
 8010d7e:	b083      	sub	sp, #12
 8010d80:	af00      	add	r7, sp, #0
 8010d82:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010d84:	4b03      	ldr	r3, [pc, #12]	@ (8010d94 <USBD_static_malloc+0x18>)
}
 8010d86:	4618      	mov	r0, r3
 8010d88:	370c      	adds	r7, #12
 8010d8a:	46bd      	mov	sp, r7
 8010d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d90:	4770      	bx	lr
 8010d92:	bf00      	nop
 8010d94:	20003260 	.word	0x20003260

08010d98 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010d98:	b480      	push	{r7}
 8010d9a:	b083      	sub	sp, #12
 8010d9c:	af00      	add	r7, sp, #0
 8010d9e:	6078      	str	r0, [r7, #4]

}
 8010da0:	bf00      	nop
 8010da2:	370c      	adds	r7, #12
 8010da4:	46bd      	mov	sp, r7
 8010da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010daa:	4770      	bx	lr

08010dac <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8010dac:	b580      	push	{r7, lr}
 8010dae:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8010db0:	f7f1 fce2 	bl	8002778 <SystemClock_Config>
}
 8010db4:	bf00      	nop
 8010db6:	bd80      	pop	{r7, pc}

08010db8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010db8:	b480      	push	{r7}
 8010dba:	b085      	sub	sp, #20
 8010dbc:	af00      	add	r7, sp, #0
 8010dbe:	4603      	mov	r3, r0
 8010dc0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010dc2:	2300      	movs	r3, #0
 8010dc4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010dc6:	79fb      	ldrb	r3, [r7, #7]
 8010dc8:	2b03      	cmp	r3, #3
 8010dca:	d817      	bhi.n	8010dfc <USBD_Get_USB_Status+0x44>
 8010dcc:	a201      	add	r2, pc, #4	@ (adr r2, 8010dd4 <USBD_Get_USB_Status+0x1c>)
 8010dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010dd2:	bf00      	nop
 8010dd4:	08010de5 	.word	0x08010de5
 8010dd8:	08010deb 	.word	0x08010deb
 8010ddc:	08010df1 	.word	0x08010df1
 8010de0:	08010df7 	.word	0x08010df7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010de4:	2300      	movs	r3, #0
 8010de6:	73fb      	strb	r3, [r7, #15]
    break;
 8010de8:	e00b      	b.n	8010e02 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010dea:	2303      	movs	r3, #3
 8010dec:	73fb      	strb	r3, [r7, #15]
    break;
 8010dee:	e008      	b.n	8010e02 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010df0:	2301      	movs	r3, #1
 8010df2:	73fb      	strb	r3, [r7, #15]
    break;
 8010df4:	e005      	b.n	8010e02 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010df6:	2303      	movs	r3, #3
 8010df8:	73fb      	strb	r3, [r7, #15]
    break;
 8010dfa:	e002      	b.n	8010e02 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010dfc:	2303      	movs	r3, #3
 8010dfe:	73fb      	strb	r3, [r7, #15]
    break;
 8010e00:	bf00      	nop
  }
  return usb_status;
 8010e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e04:	4618      	mov	r0, r3
 8010e06:	3714      	adds	r7, #20
 8010e08:	46bd      	mov	sp, r7
 8010e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e0e:	4770      	bx	lr

08010e10 <__cvt>:
 8010e10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010e14:	ec57 6b10 	vmov	r6, r7, d0
 8010e18:	2f00      	cmp	r7, #0
 8010e1a:	460c      	mov	r4, r1
 8010e1c:	4619      	mov	r1, r3
 8010e1e:	463b      	mov	r3, r7
 8010e20:	bfbb      	ittet	lt
 8010e22:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010e26:	461f      	movlt	r7, r3
 8010e28:	2300      	movge	r3, #0
 8010e2a:	232d      	movlt	r3, #45	@ 0x2d
 8010e2c:	700b      	strb	r3, [r1, #0]
 8010e2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010e30:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010e34:	4691      	mov	r9, r2
 8010e36:	f023 0820 	bic.w	r8, r3, #32
 8010e3a:	bfbc      	itt	lt
 8010e3c:	4632      	movlt	r2, r6
 8010e3e:	4616      	movlt	r6, r2
 8010e40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010e44:	d005      	beq.n	8010e52 <__cvt+0x42>
 8010e46:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010e4a:	d100      	bne.n	8010e4e <__cvt+0x3e>
 8010e4c:	3401      	adds	r4, #1
 8010e4e:	2102      	movs	r1, #2
 8010e50:	e000      	b.n	8010e54 <__cvt+0x44>
 8010e52:	2103      	movs	r1, #3
 8010e54:	ab03      	add	r3, sp, #12
 8010e56:	9301      	str	r3, [sp, #4]
 8010e58:	ab02      	add	r3, sp, #8
 8010e5a:	9300      	str	r3, [sp, #0]
 8010e5c:	ec47 6b10 	vmov	d0, r6, r7
 8010e60:	4653      	mov	r3, sl
 8010e62:	4622      	mov	r2, r4
 8010e64:	f000 feb8 	bl	8011bd8 <_dtoa_r>
 8010e68:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010e6c:	4605      	mov	r5, r0
 8010e6e:	d119      	bne.n	8010ea4 <__cvt+0x94>
 8010e70:	f019 0f01 	tst.w	r9, #1
 8010e74:	d00e      	beq.n	8010e94 <__cvt+0x84>
 8010e76:	eb00 0904 	add.w	r9, r0, r4
 8010e7a:	2200      	movs	r2, #0
 8010e7c:	2300      	movs	r3, #0
 8010e7e:	4630      	mov	r0, r6
 8010e80:	4639      	mov	r1, r7
 8010e82:	f7ef fe49 	bl	8000b18 <__aeabi_dcmpeq>
 8010e86:	b108      	cbz	r0, 8010e8c <__cvt+0x7c>
 8010e88:	f8cd 900c 	str.w	r9, [sp, #12]
 8010e8c:	2230      	movs	r2, #48	@ 0x30
 8010e8e:	9b03      	ldr	r3, [sp, #12]
 8010e90:	454b      	cmp	r3, r9
 8010e92:	d31e      	bcc.n	8010ed2 <__cvt+0xc2>
 8010e94:	9b03      	ldr	r3, [sp, #12]
 8010e96:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010e98:	1b5b      	subs	r3, r3, r5
 8010e9a:	4628      	mov	r0, r5
 8010e9c:	6013      	str	r3, [r2, #0]
 8010e9e:	b004      	add	sp, #16
 8010ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ea4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010ea8:	eb00 0904 	add.w	r9, r0, r4
 8010eac:	d1e5      	bne.n	8010e7a <__cvt+0x6a>
 8010eae:	7803      	ldrb	r3, [r0, #0]
 8010eb0:	2b30      	cmp	r3, #48	@ 0x30
 8010eb2:	d10a      	bne.n	8010eca <__cvt+0xba>
 8010eb4:	2200      	movs	r2, #0
 8010eb6:	2300      	movs	r3, #0
 8010eb8:	4630      	mov	r0, r6
 8010eba:	4639      	mov	r1, r7
 8010ebc:	f7ef fe2c 	bl	8000b18 <__aeabi_dcmpeq>
 8010ec0:	b918      	cbnz	r0, 8010eca <__cvt+0xba>
 8010ec2:	f1c4 0401 	rsb	r4, r4, #1
 8010ec6:	f8ca 4000 	str.w	r4, [sl]
 8010eca:	f8da 3000 	ldr.w	r3, [sl]
 8010ece:	4499      	add	r9, r3
 8010ed0:	e7d3      	b.n	8010e7a <__cvt+0x6a>
 8010ed2:	1c59      	adds	r1, r3, #1
 8010ed4:	9103      	str	r1, [sp, #12]
 8010ed6:	701a      	strb	r2, [r3, #0]
 8010ed8:	e7d9      	b.n	8010e8e <__cvt+0x7e>

08010eda <__exponent>:
 8010eda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010edc:	2900      	cmp	r1, #0
 8010ede:	bfba      	itte	lt
 8010ee0:	4249      	neglt	r1, r1
 8010ee2:	232d      	movlt	r3, #45	@ 0x2d
 8010ee4:	232b      	movge	r3, #43	@ 0x2b
 8010ee6:	2909      	cmp	r1, #9
 8010ee8:	7002      	strb	r2, [r0, #0]
 8010eea:	7043      	strb	r3, [r0, #1]
 8010eec:	dd29      	ble.n	8010f42 <__exponent+0x68>
 8010eee:	f10d 0307 	add.w	r3, sp, #7
 8010ef2:	461d      	mov	r5, r3
 8010ef4:	270a      	movs	r7, #10
 8010ef6:	461a      	mov	r2, r3
 8010ef8:	fbb1 f6f7 	udiv	r6, r1, r7
 8010efc:	fb07 1416 	mls	r4, r7, r6, r1
 8010f00:	3430      	adds	r4, #48	@ 0x30
 8010f02:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010f06:	460c      	mov	r4, r1
 8010f08:	2c63      	cmp	r4, #99	@ 0x63
 8010f0a:	f103 33ff 	add.w	r3, r3, #4294967295
 8010f0e:	4631      	mov	r1, r6
 8010f10:	dcf1      	bgt.n	8010ef6 <__exponent+0x1c>
 8010f12:	3130      	adds	r1, #48	@ 0x30
 8010f14:	1e94      	subs	r4, r2, #2
 8010f16:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010f1a:	1c41      	adds	r1, r0, #1
 8010f1c:	4623      	mov	r3, r4
 8010f1e:	42ab      	cmp	r3, r5
 8010f20:	d30a      	bcc.n	8010f38 <__exponent+0x5e>
 8010f22:	f10d 0309 	add.w	r3, sp, #9
 8010f26:	1a9b      	subs	r3, r3, r2
 8010f28:	42ac      	cmp	r4, r5
 8010f2a:	bf88      	it	hi
 8010f2c:	2300      	movhi	r3, #0
 8010f2e:	3302      	adds	r3, #2
 8010f30:	4403      	add	r3, r0
 8010f32:	1a18      	subs	r0, r3, r0
 8010f34:	b003      	add	sp, #12
 8010f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f38:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010f3c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010f40:	e7ed      	b.n	8010f1e <__exponent+0x44>
 8010f42:	2330      	movs	r3, #48	@ 0x30
 8010f44:	3130      	adds	r1, #48	@ 0x30
 8010f46:	7083      	strb	r3, [r0, #2]
 8010f48:	70c1      	strb	r1, [r0, #3]
 8010f4a:	1d03      	adds	r3, r0, #4
 8010f4c:	e7f1      	b.n	8010f32 <__exponent+0x58>
	...

08010f50 <_printf_float>:
 8010f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f54:	b08d      	sub	sp, #52	@ 0x34
 8010f56:	460c      	mov	r4, r1
 8010f58:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010f5c:	4616      	mov	r6, r2
 8010f5e:	461f      	mov	r7, r3
 8010f60:	4605      	mov	r5, r0
 8010f62:	f000 fd2b 	bl	80119bc <_localeconv_r>
 8010f66:	6803      	ldr	r3, [r0, #0]
 8010f68:	9304      	str	r3, [sp, #16]
 8010f6a:	4618      	mov	r0, r3
 8010f6c:	f7ef f9a8 	bl	80002c0 <strlen>
 8010f70:	2300      	movs	r3, #0
 8010f72:	930a      	str	r3, [sp, #40]	@ 0x28
 8010f74:	f8d8 3000 	ldr.w	r3, [r8]
 8010f78:	9005      	str	r0, [sp, #20]
 8010f7a:	3307      	adds	r3, #7
 8010f7c:	f023 0307 	bic.w	r3, r3, #7
 8010f80:	f103 0208 	add.w	r2, r3, #8
 8010f84:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010f88:	f8d4 b000 	ldr.w	fp, [r4]
 8010f8c:	f8c8 2000 	str.w	r2, [r8]
 8010f90:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010f94:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010f98:	9307      	str	r3, [sp, #28]
 8010f9a:	f8cd 8018 	str.w	r8, [sp, #24]
 8010f9e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010fa2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010fa6:	4b9c      	ldr	r3, [pc, #624]	@ (8011218 <_printf_float+0x2c8>)
 8010fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8010fac:	f7ef fde6 	bl	8000b7c <__aeabi_dcmpun>
 8010fb0:	bb70      	cbnz	r0, 8011010 <_printf_float+0xc0>
 8010fb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010fb6:	4b98      	ldr	r3, [pc, #608]	@ (8011218 <_printf_float+0x2c8>)
 8010fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8010fbc:	f7ef fdc0 	bl	8000b40 <__aeabi_dcmple>
 8010fc0:	bb30      	cbnz	r0, 8011010 <_printf_float+0xc0>
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	4640      	mov	r0, r8
 8010fc8:	4649      	mov	r1, r9
 8010fca:	f7ef fdaf 	bl	8000b2c <__aeabi_dcmplt>
 8010fce:	b110      	cbz	r0, 8010fd6 <_printf_float+0x86>
 8010fd0:	232d      	movs	r3, #45	@ 0x2d
 8010fd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010fd6:	4a91      	ldr	r2, [pc, #580]	@ (801121c <_printf_float+0x2cc>)
 8010fd8:	4b91      	ldr	r3, [pc, #580]	@ (8011220 <_printf_float+0x2d0>)
 8010fda:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010fde:	bf8c      	ite	hi
 8010fe0:	4690      	movhi	r8, r2
 8010fe2:	4698      	movls	r8, r3
 8010fe4:	2303      	movs	r3, #3
 8010fe6:	6123      	str	r3, [r4, #16]
 8010fe8:	f02b 0304 	bic.w	r3, fp, #4
 8010fec:	6023      	str	r3, [r4, #0]
 8010fee:	f04f 0900 	mov.w	r9, #0
 8010ff2:	9700      	str	r7, [sp, #0]
 8010ff4:	4633      	mov	r3, r6
 8010ff6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010ff8:	4621      	mov	r1, r4
 8010ffa:	4628      	mov	r0, r5
 8010ffc:	f000 f9d2 	bl	80113a4 <_printf_common>
 8011000:	3001      	adds	r0, #1
 8011002:	f040 808d 	bne.w	8011120 <_printf_float+0x1d0>
 8011006:	f04f 30ff 	mov.w	r0, #4294967295
 801100a:	b00d      	add	sp, #52	@ 0x34
 801100c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011010:	4642      	mov	r2, r8
 8011012:	464b      	mov	r3, r9
 8011014:	4640      	mov	r0, r8
 8011016:	4649      	mov	r1, r9
 8011018:	f7ef fdb0 	bl	8000b7c <__aeabi_dcmpun>
 801101c:	b140      	cbz	r0, 8011030 <_printf_float+0xe0>
 801101e:	464b      	mov	r3, r9
 8011020:	2b00      	cmp	r3, #0
 8011022:	bfbc      	itt	lt
 8011024:	232d      	movlt	r3, #45	@ 0x2d
 8011026:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801102a:	4a7e      	ldr	r2, [pc, #504]	@ (8011224 <_printf_float+0x2d4>)
 801102c:	4b7e      	ldr	r3, [pc, #504]	@ (8011228 <_printf_float+0x2d8>)
 801102e:	e7d4      	b.n	8010fda <_printf_float+0x8a>
 8011030:	6863      	ldr	r3, [r4, #4]
 8011032:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011036:	9206      	str	r2, [sp, #24]
 8011038:	1c5a      	adds	r2, r3, #1
 801103a:	d13b      	bne.n	80110b4 <_printf_float+0x164>
 801103c:	2306      	movs	r3, #6
 801103e:	6063      	str	r3, [r4, #4]
 8011040:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011044:	2300      	movs	r3, #0
 8011046:	6022      	str	r2, [r4, #0]
 8011048:	9303      	str	r3, [sp, #12]
 801104a:	ab0a      	add	r3, sp, #40	@ 0x28
 801104c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011050:	ab09      	add	r3, sp, #36	@ 0x24
 8011052:	9300      	str	r3, [sp, #0]
 8011054:	6861      	ldr	r1, [r4, #4]
 8011056:	ec49 8b10 	vmov	d0, r8, r9
 801105a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801105e:	4628      	mov	r0, r5
 8011060:	f7ff fed6 	bl	8010e10 <__cvt>
 8011064:	9b06      	ldr	r3, [sp, #24]
 8011066:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011068:	2b47      	cmp	r3, #71	@ 0x47
 801106a:	4680      	mov	r8, r0
 801106c:	d129      	bne.n	80110c2 <_printf_float+0x172>
 801106e:	1cc8      	adds	r0, r1, #3
 8011070:	db02      	blt.n	8011078 <_printf_float+0x128>
 8011072:	6863      	ldr	r3, [r4, #4]
 8011074:	4299      	cmp	r1, r3
 8011076:	dd41      	ble.n	80110fc <_printf_float+0x1ac>
 8011078:	f1aa 0a02 	sub.w	sl, sl, #2
 801107c:	fa5f fa8a 	uxtb.w	sl, sl
 8011080:	3901      	subs	r1, #1
 8011082:	4652      	mov	r2, sl
 8011084:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011088:	9109      	str	r1, [sp, #36]	@ 0x24
 801108a:	f7ff ff26 	bl	8010eda <__exponent>
 801108e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011090:	1813      	adds	r3, r2, r0
 8011092:	2a01      	cmp	r2, #1
 8011094:	4681      	mov	r9, r0
 8011096:	6123      	str	r3, [r4, #16]
 8011098:	dc02      	bgt.n	80110a0 <_printf_float+0x150>
 801109a:	6822      	ldr	r2, [r4, #0]
 801109c:	07d2      	lsls	r2, r2, #31
 801109e:	d501      	bpl.n	80110a4 <_printf_float+0x154>
 80110a0:	3301      	adds	r3, #1
 80110a2:	6123      	str	r3, [r4, #16]
 80110a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d0a2      	beq.n	8010ff2 <_printf_float+0xa2>
 80110ac:	232d      	movs	r3, #45	@ 0x2d
 80110ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80110b2:	e79e      	b.n	8010ff2 <_printf_float+0xa2>
 80110b4:	9a06      	ldr	r2, [sp, #24]
 80110b6:	2a47      	cmp	r2, #71	@ 0x47
 80110b8:	d1c2      	bne.n	8011040 <_printf_float+0xf0>
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d1c0      	bne.n	8011040 <_printf_float+0xf0>
 80110be:	2301      	movs	r3, #1
 80110c0:	e7bd      	b.n	801103e <_printf_float+0xee>
 80110c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80110c6:	d9db      	bls.n	8011080 <_printf_float+0x130>
 80110c8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80110cc:	d118      	bne.n	8011100 <_printf_float+0x1b0>
 80110ce:	2900      	cmp	r1, #0
 80110d0:	6863      	ldr	r3, [r4, #4]
 80110d2:	dd0b      	ble.n	80110ec <_printf_float+0x19c>
 80110d4:	6121      	str	r1, [r4, #16]
 80110d6:	b913      	cbnz	r3, 80110de <_printf_float+0x18e>
 80110d8:	6822      	ldr	r2, [r4, #0]
 80110da:	07d0      	lsls	r0, r2, #31
 80110dc:	d502      	bpl.n	80110e4 <_printf_float+0x194>
 80110de:	3301      	adds	r3, #1
 80110e0:	440b      	add	r3, r1
 80110e2:	6123      	str	r3, [r4, #16]
 80110e4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80110e6:	f04f 0900 	mov.w	r9, #0
 80110ea:	e7db      	b.n	80110a4 <_printf_float+0x154>
 80110ec:	b913      	cbnz	r3, 80110f4 <_printf_float+0x1a4>
 80110ee:	6822      	ldr	r2, [r4, #0]
 80110f0:	07d2      	lsls	r2, r2, #31
 80110f2:	d501      	bpl.n	80110f8 <_printf_float+0x1a8>
 80110f4:	3302      	adds	r3, #2
 80110f6:	e7f4      	b.n	80110e2 <_printf_float+0x192>
 80110f8:	2301      	movs	r3, #1
 80110fa:	e7f2      	b.n	80110e2 <_printf_float+0x192>
 80110fc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011100:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011102:	4299      	cmp	r1, r3
 8011104:	db05      	blt.n	8011112 <_printf_float+0x1c2>
 8011106:	6823      	ldr	r3, [r4, #0]
 8011108:	6121      	str	r1, [r4, #16]
 801110a:	07d8      	lsls	r0, r3, #31
 801110c:	d5ea      	bpl.n	80110e4 <_printf_float+0x194>
 801110e:	1c4b      	adds	r3, r1, #1
 8011110:	e7e7      	b.n	80110e2 <_printf_float+0x192>
 8011112:	2900      	cmp	r1, #0
 8011114:	bfd4      	ite	le
 8011116:	f1c1 0202 	rsble	r2, r1, #2
 801111a:	2201      	movgt	r2, #1
 801111c:	4413      	add	r3, r2
 801111e:	e7e0      	b.n	80110e2 <_printf_float+0x192>
 8011120:	6823      	ldr	r3, [r4, #0]
 8011122:	055a      	lsls	r2, r3, #21
 8011124:	d407      	bmi.n	8011136 <_printf_float+0x1e6>
 8011126:	6923      	ldr	r3, [r4, #16]
 8011128:	4642      	mov	r2, r8
 801112a:	4631      	mov	r1, r6
 801112c:	4628      	mov	r0, r5
 801112e:	47b8      	blx	r7
 8011130:	3001      	adds	r0, #1
 8011132:	d12b      	bne.n	801118c <_printf_float+0x23c>
 8011134:	e767      	b.n	8011006 <_printf_float+0xb6>
 8011136:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801113a:	f240 80dd 	bls.w	80112f8 <_printf_float+0x3a8>
 801113e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011142:	2200      	movs	r2, #0
 8011144:	2300      	movs	r3, #0
 8011146:	f7ef fce7 	bl	8000b18 <__aeabi_dcmpeq>
 801114a:	2800      	cmp	r0, #0
 801114c:	d033      	beq.n	80111b6 <_printf_float+0x266>
 801114e:	4a37      	ldr	r2, [pc, #220]	@ (801122c <_printf_float+0x2dc>)
 8011150:	2301      	movs	r3, #1
 8011152:	4631      	mov	r1, r6
 8011154:	4628      	mov	r0, r5
 8011156:	47b8      	blx	r7
 8011158:	3001      	adds	r0, #1
 801115a:	f43f af54 	beq.w	8011006 <_printf_float+0xb6>
 801115e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011162:	4543      	cmp	r3, r8
 8011164:	db02      	blt.n	801116c <_printf_float+0x21c>
 8011166:	6823      	ldr	r3, [r4, #0]
 8011168:	07d8      	lsls	r0, r3, #31
 801116a:	d50f      	bpl.n	801118c <_printf_float+0x23c>
 801116c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011170:	4631      	mov	r1, r6
 8011172:	4628      	mov	r0, r5
 8011174:	47b8      	blx	r7
 8011176:	3001      	adds	r0, #1
 8011178:	f43f af45 	beq.w	8011006 <_printf_float+0xb6>
 801117c:	f04f 0900 	mov.w	r9, #0
 8011180:	f108 38ff 	add.w	r8, r8, #4294967295
 8011184:	f104 0a1a 	add.w	sl, r4, #26
 8011188:	45c8      	cmp	r8, r9
 801118a:	dc09      	bgt.n	80111a0 <_printf_float+0x250>
 801118c:	6823      	ldr	r3, [r4, #0]
 801118e:	079b      	lsls	r3, r3, #30
 8011190:	f100 8103 	bmi.w	801139a <_printf_float+0x44a>
 8011194:	68e0      	ldr	r0, [r4, #12]
 8011196:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011198:	4298      	cmp	r0, r3
 801119a:	bfb8      	it	lt
 801119c:	4618      	movlt	r0, r3
 801119e:	e734      	b.n	801100a <_printf_float+0xba>
 80111a0:	2301      	movs	r3, #1
 80111a2:	4652      	mov	r2, sl
 80111a4:	4631      	mov	r1, r6
 80111a6:	4628      	mov	r0, r5
 80111a8:	47b8      	blx	r7
 80111aa:	3001      	adds	r0, #1
 80111ac:	f43f af2b 	beq.w	8011006 <_printf_float+0xb6>
 80111b0:	f109 0901 	add.w	r9, r9, #1
 80111b4:	e7e8      	b.n	8011188 <_printf_float+0x238>
 80111b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	dc39      	bgt.n	8011230 <_printf_float+0x2e0>
 80111bc:	4a1b      	ldr	r2, [pc, #108]	@ (801122c <_printf_float+0x2dc>)
 80111be:	2301      	movs	r3, #1
 80111c0:	4631      	mov	r1, r6
 80111c2:	4628      	mov	r0, r5
 80111c4:	47b8      	blx	r7
 80111c6:	3001      	adds	r0, #1
 80111c8:	f43f af1d 	beq.w	8011006 <_printf_float+0xb6>
 80111cc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80111d0:	ea59 0303 	orrs.w	r3, r9, r3
 80111d4:	d102      	bne.n	80111dc <_printf_float+0x28c>
 80111d6:	6823      	ldr	r3, [r4, #0]
 80111d8:	07d9      	lsls	r1, r3, #31
 80111da:	d5d7      	bpl.n	801118c <_printf_float+0x23c>
 80111dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80111e0:	4631      	mov	r1, r6
 80111e2:	4628      	mov	r0, r5
 80111e4:	47b8      	blx	r7
 80111e6:	3001      	adds	r0, #1
 80111e8:	f43f af0d 	beq.w	8011006 <_printf_float+0xb6>
 80111ec:	f04f 0a00 	mov.w	sl, #0
 80111f0:	f104 0b1a 	add.w	fp, r4, #26
 80111f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111f6:	425b      	negs	r3, r3
 80111f8:	4553      	cmp	r3, sl
 80111fa:	dc01      	bgt.n	8011200 <_printf_float+0x2b0>
 80111fc:	464b      	mov	r3, r9
 80111fe:	e793      	b.n	8011128 <_printf_float+0x1d8>
 8011200:	2301      	movs	r3, #1
 8011202:	465a      	mov	r2, fp
 8011204:	4631      	mov	r1, r6
 8011206:	4628      	mov	r0, r5
 8011208:	47b8      	blx	r7
 801120a:	3001      	adds	r0, #1
 801120c:	f43f aefb 	beq.w	8011006 <_printf_float+0xb6>
 8011210:	f10a 0a01 	add.w	sl, sl, #1
 8011214:	e7ee      	b.n	80111f4 <_printf_float+0x2a4>
 8011216:	bf00      	nop
 8011218:	7fefffff 	.word	0x7fefffff
 801121c:	08015828 	.word	0x08015828
 8011220:	08015824 	.word	0x08015824
 8011224:	08015830 	.word	0x08015830
 8011228:	0801582c 	.word	0x0801582c
 801122c:	08015834 	.word	0x08015834
 8011230:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011232:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011236:	4553      	cmp	r3, sl
 8011238:	bfa8      	it	ge
 801123a:	4653      	movge	r3, sl
 801123c:	2b00      	cmp	r3, #0
 801123e:	4699      	mov	r9, r3
 8011240:	dc36      	bgt.n	80112b0 <_printf_float+0x360>
 8011242:	f04f 0b00 	mov.w	fp, #0
 8011246:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801124a:	f104 021a 	add.w	r2, r4, #26
 801124e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011250:	9306      	str	r3, [sp, #24]
 8011252:	eba3 0309 	sub.w	r3, r3, r9
 8011256:	455b      	cmp	r3, fp
 8011258:	dc31      	bgt.n	80112be <_printf_float+0x36e>
 801125a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801125c:	459a      	cmp	sl, r3
 801125e:	dc3a      	bgt.n	80112d6 <_printf_float+0x386>
 8011260:	6823      	ldr	r3, [r4, #0]
 8011262:	07da      	lsls	r2, r3, #31
 8011264:	d437      	bmi.n	80112d6 <_printf_float+0x386>
 8011266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011268:	ebaa 0903 	sub.w	r9, sl, r3
 801126c:	9b06      	ldr	r3, [sp, #24]
 801126e:	ebaa 0303 	sub.w	r3, sl, r3
 8011272:	4599      	cmp	r9, r3
 8011274:	bfa8      	it	ge
 8011276:	4699      	movge	r9, r3
 8011278:	f1b9 0f00 	cmp.w	r9, #0
 801127c:	dc33      	bgt.n	80112e6 <_printf_float+0x396>
 801127e:	f04f 0800 	mov.w	r8, #0
 8011282:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011286:	f104 0b1a 	add.w	fp, r4, #26
 801128a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801128c:	ebaa 0303 	sub.w	r3, sl, r3
 8011290:	eba3 0309 	sub.w	r3, r3, r9
 8011294:	4543      	cmp	r3, r8
 8011296:	f77f af79 	ble.w	801118c <_printf_float+0x23c>
 801129a:	2301      	movs	r3, #1
 801129c:	465a      	mov	r2, fp
 801129e:	4631      	mov	r1, r6
 80112a0:	4628      	mov	r0, r5
 80112a2:	47b8      	blx	r7
 80112a4:	3001      	adds	r0, #1
 80112a6:	f43f aeae 	beq.w	8011006 <_printf_float+0xb6>
 80112aa:	f108 0801 	add.w	r8, r8, #1
 80112ae:	e7ec      	b.n	801128a <_printf_float+0x33a>
 80112b0:	4642      	mov	r2, r8
 80112b2:	4631      	mov	r1, r6
 80112b4:	4628      	mov	r0, r5
 80112b6:	47b8      	blx	r7
 80112b8:	3001      	adds	r0, #1
 80112ba:	d1c2      	bne.n	8011242 <_printf_float+0x2f2>
 80112bc:	e6a3      	b.n	8011006 <_printf_float+0xb6>
 80112be:	2301      	movs	r3, #1
 80112c0:	4631      	mov	r1, r6
 80112c2:	4628      	mov	r0, r5
 80112c4:	9206      	str	r2, [sp, #24]
 80112c6:	47b8      	blx	r7
 80112c8:	3001      	adds	r0, #1
 80112ca:	f43f ae9c 	beq.w	8011006 <_printf_float+0xb6>
 80112ce:	9a06      	ldr	r2, [sp, #24]
 80112d0:	f10b 0b01 	add.w	fp, fp, #1
 80112d4:	e7bb      	b.n	801124e <_printf_float+0x2fe>
 80112d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80112da:	4631      	mov	r1, r6
 80112dc:	4628      	mov	r0, r5
 80112de:	47b8      	blx	r7
 80112e0:	3001      	adds	r0, #1
 80112e2:	d1c0      	bne.n	8011266 <_printf_float+0x316>
 80112e4:	e68f      	b.n	8011006 <_printf_float+0xb6>
 80112e6:	9a06      	ldr	r2, [sp, #24]
 80112e8:	464b      	mov	r3, r9
 80112ea:	4442      	add	r2, r8
 80112ec:	4631      	mov	r1, r6
 80112ee:	4628      	mov	r0, r5
 80112f0:	47b8      	blx	r7
 80112f2:	3001      	adds	r0, #1
 80112f4:	d1c3      	bne.n	801127e <_printf_float+0x32e>
 80112f6:	e686      	b.n	8011006 <_printf_float+0xb6>
 80112f8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80112fc:	f1ba 0f01 	cmp.w	sl, #1
 8011300:	dc01      	bgt.n	8011306 <_printf_float+0x3b6>
 8011302:	07db      	lsls	r3, r3, #31
 8011304:	d536      	bpl.n	8011374 <_printf_float+0x424>
 8011306:	2301      	movs	r3, #1
 8011308:	4642      	mov	r2, r8
 801130a:	4631      	mov	r1, r6
 801130c:	4628      	mov	r0, r5
 801130e:	47b8      	blx	r7
 8011310:	3001      	adds	r0, #1
 8011312:	f43f ae78 	beq.w	8011006 <_printf_float+0xb6>
 8011316:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801131a:	4631      	mov	r1, r6
 801131c:	4628      	mov	r0, r5
 801131e:	47b8      	blx	r7
 8011320:	3001      	adds	r0, #1
 8011322:	f43f ae70 	beq.w	8011006 <_printf_float+0xb6>
 8011326:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801132a:	2200      	movs	r2, #0
 801132c:	2300      	movs	r3, #0
 801132e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011332:	f7ef fbf1 	bl	8000b18 <__aeabi_dcmpeq>
 8011336:	b9c0      	cbnz	r0, 801136a <_printf_float+0x41a>
 8011338:	4653      	mov	r3, sl
 801133a:	f108 0201 	add.w	r2, r8, #1
 801133e:	4631      	mov	r1, r6
 8011340:	4628      	mov	r0, r5
 8011342:	47b8      	blx	r7
 8011344:	3001      	adds	r0, #1
 8011346:	d10c      	bne.n	8011362 <_printf_float+0x412>
 8011348:	e65d      	b.n	8011006 <_printf_float+0xb6>
 801134a:	2301      	movs	r3, #1
 801134c:	465a      	mov	r2, fp
 801134e:	4631      	mov	r1, r6
 8011350:	4628      	mov	r0, r5
 8011352:	47b8      	blx	r7
 8011354:	3001      	adds	r0, #1
 8011356:	f43f ae56 	beq.w	8011006 <_printf_float+0xb6>
 801135a:	f108 0801 	add.w	r8, r8, #1
 801135e:	45d0      	cmp	r8, sl
 8011360:	dbf3      	blt.n	801134a <_printf_float+0x3fa>
 8011362:	464b      	mov	r3, r9
 8011364:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011368:	e6df      	b.n	801112a <_printf_float+0x1da>
 801136a:	f04f 0800 	mov.w	r8, #0
 801136e:	f104 0b1a 	add.w	fp, r4, #26
 8011372:	e7f4      	b.n	801135e <_printf_float+0x40e>
 8011374:	2301      	movs	r3, #1
 8011376:	4642      	mov	r2, r8
 8011378:	e7e1      	b.n	801133e <_printf_float+0x3ee>
 801137a:	2301      	movs	r3, #1
 801137c:	464a      	mov	r2, r9
 801137e:	4631      	mov	r1, r6
 8011380:	4628      	mov	r0, r5
 8011382:	47b8      	blx	r7
 8011384:	3001      	adds	r0, #1
 8011386:	f43f ae3e 	beq.w	8011006 <_printf_float+0xb6>
 801138a:	f108 0801 	add.w	r8, r8, #1
 801138e:	68e3      	ldr	r3, [r4, #12]
 8011390:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011392:	1a5b      	subs	r3, r3, r1
 8011394:	4543      	cmp	r3, r8
 8011396:	dcf0      	bgt.n	801137a <_printf_float+0x42a>
 8011398:	e6fc      	b.n	8011194 <_printf_float+0x244>
 801139a:	f04f 0800 	mov.w	r8, #0
 801139e:	f104 0919 	add.w	r9, r4, #25
 80113a2:	e7f4      	b.n	801138e <_printf_float+0x43e>

080113a4 <_printf_common>:
 80113a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80113a8:	4616      	mov	r6, r2
 80113aa:	4698      	mov	r8, r3
 80113ac:	688a      	ldr	r2, [r1, #8]
 80113ae:	690b      	ldr	r3, [r1, #16]
 80113b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80113b4:	4293      	cmp	r3, r2
 80113b6:	bfb8      	it	lt
 80113b8:	4613      	movlt	r3, r2
 80113ba:	6033      	str	r3, [r6, #0]
 80113bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80113c0:	4607      	mov	r7, r0
 80113c2:	460c      	mov	r4, r1
 80113c4:	b10a      	cbz	r2, 80113ca <_printf_common+0x26>
 80113c6:	3301      	adds	r3, #1
 80113c8:	6033      	str	r3, [r6, #0]
 80113ca:	6823      	ldr	r3, [r4, #0]
 80113cc:	0699      	lsls	r1, r3, #26
 80113ce:	bf42      	ittt	mi
 80113d0:	6833      	ldrmi	r3, [r6, #0]
 80113d2:	3302      	addmi	r3, #2
 80113d4:	6033      	strmi	r3, [r6, #0]
 80113d6:	6825      	ldr	r5, [r4, #0]
 80113d8:	f015 0506 	ands.w	r5, r5, #6
 80113dc:	d106      	bne.n	80113ec <_printf_common+0x48>
 80113de:	f104 0a19 	add.w	sl, r4, #25
 80113e2:	68e3      	ldr	r3, [r4, #12]
 80113e4:	6832      	ldr	r2, [r6, #0]
 80113e6:	1a9b      	subs	r3, r3, r2
 80113e8:	42ab      	cmp	r3, r5
 80113ea:	dc26      	bgt.n	801143a <_printf_common+0x96>
 80113ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80113f0:	6822      	ldr	r2, [r4, #0]
 80113f2:	3b00      	subs	r3, #0
 80113f4:	bf18      	it	ne
 80113f6:	2301      	movne	r3, #1
 80113f8:	0692      	lsls	r2, r2, #26
 80113fa:	d42b      	bmi.n	8011454 <_printf_common+0xb0>
 80113fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011400:	4641      	mov	r1, r8
 8011402:	4638      	mov	r0, r7
 8011404:	47c8      	blx	r9
 8011406:	3001      	adds	r0, #1
 8011408:	d01e      	beq.n	8011448 <_printf_common+0xa4>
 801140a:	6823      	ldr	r3, [r4, #0]
 801140c:	6922      	ldr	r2, [r4, #16]
 801140e:	f003 0306 	and.w	r3, r3, #6
 8011412:	2b04      	cmp	r3, #4
 8011414:	bf02      	ittt	eq
 8011416:	68e5      	ldreq	r5, [r4, #12]
 8011418:	6833      	ldreq	r3, [r6, #0]
 801141a:	1aed      	subeq	r5, r5, r3
 801141c:	68a3      	ldr	r3, [r4, #8]
 801141e:	bf0c      	ite	eq
 8011420:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011424:	2500      	movne	r5, #0
 8011426:	4293      	cmp	r3, r2
 8011428:	bfc4      	itt	gt
 801142a:	1a9b      	subgt	r3, r3, r2
 801142c:	18ed      	addgt	r5, r5, r3
 801142e:	2600      	movs	r6, #0
 8011430:	341a      	adds	r4, #26
 8011432:	42b5      	cmp	r5, r6
 8011434:	d11a      	bne.n	801146c <_printf_common+0xc8>
 8011436:	2000      	movs	r0, #0
 8011438:	e008      	b.n	801144c <_printf_common+0xa8>
 801143a:	2301      	movs	r3, #1
 801143c:	4652      	mov	r2, sl
 801143e:	4641      	mov	r1, r8
 8011440:	4638      	mov	r0, r7
 8011442:	47c8      	blx	r9
 8011444:	3001      	adds	r0, #1
 8011446:	d103      	bne.n	8011450 <_printf_common+0xac>
 8011448:	f04f 30ff 	mov.w	r0, #4294967295
 801144c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011450:	3501      	adds	r5, #1
 8011452:	e7c6      	b.n	80113e2 <_printf_common+0x3e>
 8011454:	18e1      	adds	r1, r4, r3
 8011456:	1c5a      	adds	r2, r3, #1
 8011458:	2030      	movs	r0, #48	@ 0x30
 801145a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801145e:	4422      	add	r2, r4
 8011460:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011464:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011468:	3302      	adds	r3, #2
 801146a:	e7c7      	b.n	80113fc <_printf_common+0x58>
 801146c:	2301      	movs	r3, #1
 801146e:	4622      	mov	r2, r4
 8011470:	4641      	mov	r1, r8
 8011472:	4638      	mov	r0, r7
 8011474:	47c8      	blx	r9
 8011476:	3001      	adds	r0, #1
 8011478:	d0e6      	beq.n	8011448 <_printf_common+0xa4>
 801147a:	3601      	adds	r6, #1
 801147c:	e7d9      	b.n	8011432 <_printf_common+0x8e>
	...

08011480 <_printf_i>:
 8011480:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011484:	7e0f      	ldrb	r7, [r1, #24]
 8011486:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011488:	2f78      	cmp	r7, #120	@ 0x78
 801148a:	4691      	mov	r9, r2
 801148c:	4680      	mov	r8, r0
 801148e:	460c      	mov	r4, r1
 8011490:	469a      	mov	sl, r3
 8011492:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011496:	d807      	bhi.n	80114a8 <_printf_i+0x28>
 8011498:	2f62      	cmp	r7, #98	@ 0x62
 801149a:	d80a      	bhi.n	80114b2 <_printf_i+0x32>
 801149c:	2f00      	cmp	r7, #0
 801149e:	f000 80d1 	beq.w	8011644 <_printf_i+0x1c4>
 80114a2:	2f58      	cmp	r7, #88	@ 0x58
 80114a4:	f000 80b8 	beq.w	8011618 <_printf_i+0x198>
 80114a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80114ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80114b0:	e03a      	b.n	8011528 <_printf_i+0xa8>
 80114b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80114b6:	2b15      	cmp	r3, #21
 80114b8:	d8f6      	bhi.n	80114a8 <_printf_i+0x28>
 80114ba:	a101      	add	r1, pc, #4	@ (adr r1, 80114c0 <_printf_i+0x40>)
 80114bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80114c0:	08011519 	.word	0x08011519
 80114c4:	0801152d 	.word	0x0801152d
 80114c8:	080114a9 	.word	0x080114a9
 80114cc:	080114a9 	.word	0x080114a9
 80114d0:	080114a9 	.word	0x080114a9
 80114d4:	080114a9 	.word	0x080114a9
 80114d8:	0801152d 	.word	0x0801152d
 80114dc:	080114a9 	.word	0x080114a9
 80114e0:	080114a9 	.word	0x080114a9
 80114e4:	080114a9 	.word	0x080114a9
 80114e8:	080114a9 	.word	0x080114a9
 80114ec:	0801162b 	.word	0x0801162b
 80114f0:	08011557 	.word	0x08011557
 80114f4:	080115e5 	.word	0x080115e5
 80114f8:	080114a9 	.word	0x080114a9
 80114fc:	080114a9 	.word	0x080114a9
 8011500:	0801164d 	.word	0x0801164d
 8011504:	080114a9 	.word	0x080114a9
 8011508:	08011557 	.word	0x08011557
 801150c:	080114a9 	.word	0x080114a9
 8011510:	080114a9 	.word	0x080114a9
 8011514:	080115ed 	.word	0x080115ed
 8011518:	6833      	ldr	r3, [r6, #0]
 801151a:	1d1a      	adds	r2, r3, #4
 801151c:	681b      	ldr	r3, [r3, #0]
 801151e:	6032      	str	r2, [r6, #0]
 8011520:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011524:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011528:	2301      	movs	r3, #1
 801152a:	e09c      	b.n	8011666 <_printf_i+0x1e6>
 801152c:	6833      	ldr	r3, [r6, #0]
 801152e:	6820      	ldr	r0, [r4, #0]
 8011530:	1d19      	adds	r1, r3, #4
 8011532:	6031      	str	r1, [r6, #0]
 8011534:	0606      	lsls	r6, r0, #24
 8011536:	d501      	bpl.n	801153c <_printf_i+0xbc>
 8011538:	681d      	ldr	r5, [r3, #0]
 801153a:	e003      	b.n	8011544 <_printf_i+0xc4>
 801153c:	0645      	lsls	r5, r0, #25
 801153e:	d5fb      	bpl.n	8011538 <_printf_i+0xb8>
 8011540:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011544:	2d00      	cmp	r5, #0
 8011546:	da03      	bge.n	8011550 <_printf_i+0xd0>
 8011548:	232d      	movs	r3, #45	@ 0x2d
 801154a:	426d      	negs	r5, r5
 801154c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011550:	4858      	ldr	r0, [pc, #352]	@ (80116b4 <_printf_i+0x234>)
 8011552:	230a      	movs	r3, #10
 8011554:	e011      	b.n	801157a <_printf_i+0xfa>
 8011556:	6821      	ldr	r1, [r4, #0]
 8011558:	6833      	ldr	r3, [r6, #0]
 801155a:	0608      	lsls	r0, r1, #24
 801155c:	f853 5b04 	ldr.w	r5, [r3], #4
 8011560:	d402      	bmi.n	8011568 <_printf_i+0xe8>
 8011562:	0649      	lsls	r1, r1, #25
 8011564:	bf48      	it	mi
 8011566:	b2ad      	uxthmi	r5, r5
 8011568:	2f6f      	cmp	r7, #111	@ 0x6f
 801156a:	4852      	ldr	r0, [pc, #328]	@ (80116b4 <_printf_i+0x234>)
 801156c:	6033      	str	r3, [r6, #0]
 801156e:	bf14      	ite	ne
 8011570:	230a      	movne	r3, #10
 8011572:	2308      	moveq	r3, #8
 8011574:	2100      	movs	r1, #0
 8011576:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801157a:	6866      	ldr	r6, [r4, #4]
 801157c:	60a6      	str	r6, [r4, #8]
 801157e:	2e00      	cmp	r6, #0
 8011580:	db05      	blt.n	801158e <_printf_i+0x10e>
 8011582:	6821      	ldr	r1, [r4, #0]
 8011584:	432e      	orrs	r6, r5
 8011586:	f021 0104 	bic.w	r1, r1, #4
 801158a:	6021      	str	r1, [r4, #0]
 801158c:	d04b      	beq.n	8011626 <_printf_i+0x1a6>
 801158e:	4616      	mov	r6, r2
 8011590:	fbb5 f1f3 	udiv	r1, r5, r3
 8011594:	fb03 5711 	mls	r7, r3, r1, r5
 8011598:	5dc7      	ldrb	r7, [r0, r7]
 801159a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801159e:	462f      	mov	r7, r5
 80115a0:	42bb      	cmp	r3, r7
 80115a2:	460d      	mov	r5, r1
 80115a4:	d9f4      	bls.n	8011590 <_printf_i+0x110>
 80115a6:	2b08      	cmp	r3, #8
 80115a8:	d10b      	bne.n	80115c2 <_printf_i+0x142>
 80115aa:	6823      	ldr	r3, [r4, #0]
 80115ac:	07df      	lsls	r7, r3, #31
 80115ae:	d508      	bpl.n	80115c2 <_printf_i+0x142>
 80115b0:	6923      	ldr	r3, [r4, #16]
 80115b2:	6861      	ldr	r1, [r4, #4]
 80115b4:	4299      	cmp	r1, r3
 80115b6:	bfde      	ittt	le
 80115b8:	2330      	movle	r3, #48	@ 0x30
 80115ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80115be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80115c2:	1b92      	subs	r2, r2, r6
 80115c4:	6122      	str	r2, [r4, #16]
 80115c6:	f8cd a000 	str.w	sl, [sp]
 80115ca:	464b      	mov	r3, r9
 80115cc:	aa03      	add	r2, sp, #12
 80115ce:	4621      	mov	r1, r4
 80115d0:	4640      	mov	r0, r8
 80115d2:	f7ff fee7 	bl	80113a4 <_printf_common>
 80115d6:	3001      	adds	r0, #1
 80115d8:	d14a      	bne.n	8011670 <_printf_i+0x1f0>
 80115da:	f04f 30ff 	mov.w	r0, #4294967295
 80115de:	b004      	add	sp, #16
 80115e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115e4:	6823      	ldr	r3, [r4, #0]
 80115e6:	f043 0320 	orr.w	r3, r3, #32
 80115ea:	6023      	str	r3, [r4, #0]
 80115ec:	4832      	ldr	r0, [pc, #200]	@ (80116b8 <_printf_i+0x238>)
 80115ee:	2778      	movs	r7, #120	@ 0x78
 80115f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80115f4:	6823      	ldr	r3, [r4, #0]
 80115f6:	6831      	ldr	r1, [r6, #0]
 80115f8:	061f      	lsls	r7, r3, #24
 80115fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80115fe:	d402      	bmi.n	8011606 <_printf_i+0x186>
 8011600:	065f      	lsls	r7, r3, #25
 8011602:	bf48      	it	mi
 8011604:	b2ad      	uxthmi	r5, r5
 8011606:	6031      	str	r1, [r6, #0]
 8011608:	07d9      	lsls	r1, r3, #31
 801160a:	bf44      	itt	mi
 801160c:	f043 0320 	orrmi.w	r3, r3, #32
 8011610:	6023      	strmi	r3, [r4, #0]
 8011612:	b11d      	cbz	r5, 801161c <_printf_i+0x19c>
 8011614:	2310      	movs	r3, #16
 8011616:	e7ad      	b.n	8011574 <_printf_i+0xf4>
 8011618:	4826      	ldr	r0, [pc, #152]	@ (80116b4 <_printf_i+0x234>)
 801161a:	e7e9      	b.n	80115f0 <_printf_i+0x170>
 801161c:	6823      	ldr	r3, [r4, #0]
 801161e:	f023 0320 	bic.w	r3, r3, #32
 8011622:	6023      	str	r3, [r4, #0]
 8011624:	e7f6      	b.n	8011614 <_printf_i+0x194>
 8011626:	4616      	mov	r6, r2
 8011628:	e7bd      	b.n	80115a6 <_printf_i+0x126>
 801162a:	6833      	ldr	r3, [r6, #0]
 801162c:	6825      	ldr	r5, [r4, #0]
 801162e:	6961      	ldr	r1, [r4, #20]
 8011630:	1d18      	adds	r0, r3, #4
 8011632:	6030      	str	r0, [r6, #0]
 8011634:	062e      	lsls	r6, r5, #24
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	d501      	bpl.n	801163e <_printf_i+0x1be>
 801163a:	6019      	str	r1, [r3, #0]
 801163c:	e002      	b.n	8011644 <_printf_i+0x1c4>
 801163e:	0668      	lsls	r0, r5, #25
 8011640:	d5fb      	bpl.n	801163a <_printf_i+0x1ba>
 8011642:	8019      	strh	r1, [r3, #0]
 8011644:	2300      	movs	r3, #0
 8011646:	6123      	str	r3, [r4, #16]
 8011648:	4616      	mov	r6, r2
 801164a:	e7bc      	b.n	80115c6 <_printf_i+0x146>
 801164c:	6833      	ldr	r3, [r6, #0]
 801164e:	1d1a      	adds	r2, r3, #4
 8011650:	6032      	str	r2, [r6, #0]
 8011652:	681e      	ldr	r6, [r3, #0]
 8011654:	6862      	ldr	r2, [r4, #4]
 8011656:	2100      	movs	r1, #0
 8011658:	4630      	mov	r0, r6
 801165a:	f7ee fde1 	bl	8000220 <memchr>
 801165e:	b108      	cbz	r0, 8011664 <_printf_i+0x1e4>
 8011660:	1b80      	subs	r0, r0, r6
 8011662:	6060      	str	r0, [r4, #4]
 8011664:	6863      	ldr	r3, [r4, #4]
 8011666:	6123      	str	r3, [r4, #16]
 8011668:	2300      	movs	r3, #0
 801166a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801166e:	e7aa      	b.n	80115c6 <_printf_i+0x146>
 8011670:	6923      	ldr	r3, [r4, #16]
 8011672:	4632      	mov	r2, r6
 8011674:	4649      	mov	r1, r9
 8011676:	4640      	mov	r0, r8
 8011678:	47d0      	blx	sl
 801167a:	3001      	adds	r0, #1
 801167c:	d0ad      	beq.n	80115da <_printf_i+0x15a>
 801167e:	6823      	ldr	r3, [r4, #0]
 8011680:	079b      	lsls	r3, r3, #30
 8011682:	d413      	bmi.n	80116ac <_printf_i+0x22c>
 8011684:	68e0      	ldr	r0, [r4, #12]
 8011686:	9b03      	ldr	r3, [sp, #12]
 8011688:	4298      	cmp	r0, r3
 801168a:	bfb8      	it	lt
 801168c:	4618      	movlt	r0, r3
 801168e:	e7a6      	b.n	80115de <_printf_i+0x15e>
 8011690:	2301      	movs	r3, #1
 8011692:	4632      	mov	r2, r6
 8011694:	4649      	mov	r1, r9
 8011696:	4640      	mov	r0, r8
 8011698:	47d0      	blx	sl
 801169a:	3001      	adds	r0, #1
 801169c:	d09d      	beq.n	80115da <_printf_i+0x15a>
 801169e:	3501      	adds	r5, #1
 80116a0:	68e3      	ldr	r3, [r4, #12]
 80116a2:	9903      	ldr	r1, [sp, #12]
 80116a4:	1a5b      	subs	r3, r3, r1
 80116a6:	42ab      	cmp	r3, r5
 80116a8:	dcf2      	bgt.n	8011690 <_printf_i+0x210>
 80116aa:	e7eb      	b.n	8011684 <_printf_i+0x204>
 80116ac:	2500      	movs	r5, #0
 80116ae:	f104 0619 	add.w	r6, r4, #25
 80116b2:	e7f5      	b.n	80116a0 <_printf_i+0x220>
 80116b4:	08015836 	.word	0x08015836
 80116b8:	08015847 	.word	0x08015847

080116bc <std>:
 80116bc:	2300      	movs	r3, #0
 80116be:	b510      	push	{r4, lr}
 80116c0:	4604      	mov	r4, r0
 80116c2:	e9c0 3300 	strd	r3, r3, [r0]
 80116c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80116ca:	6083      	str	r3, [r0, #8]
 80116cc:	8181      	strh	r1, [r0, #12]
 80116ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80116d0:	81c2      	strh	r2, [r0, #14]
 80116d2:	6183      	str	r3, [r0, #24]
 80116d4:	4619      	mov	r1, r3
 80116d6:	2208      	movs	r2, #8
 80116d8:	305c      	adds	r0, #92	@ 0x5c
 80116da:	f000 f966 	bl	80119aa <memset>
 80116de:	4b0d      	ldr	r3, [pc, #52]	@ (8011714 <std+0x58>)
 80116e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80116e2:	4b0d      	ldr	r3, [pc, #52]	@ (8011718 <std+0x5c>)
 80116e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80116e6:	4b0d      	ldr	r3, [pc, #52]	@ (801171c <std+0x60>)
 80116e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80116ea:	4b0d      	ldr	r3, [pc, #52]	@ (8011720 <std+0x64>)
 80116ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80116ee:	4b0d      	ldr	r3, [pc, #52]	@ (8011724 <std+0x68>)
 80116f0:	6224      	str	r4, [r4, #32]
 80116f2:	429c      	cmp	r4, r3
 80116f4:	d006      	beq.n	8011704 <std+0x48>
 80116f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80116fa:	4294      	cmp	r4, r2
 80116fc:	d002      	beq.n	8011704 <std+0x48>
 80116fe:	33d0      	adds	r3, #208	@ 0xd0
 8011700:	429c      	cmp	r4, r3
 8011702:	d105      	bne.n	8011710 <std+0x54>
 8011704:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011708:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801170c:	f000 b9ca 	b.w	8011aa4 <__retarget_lock_init_recursive>
 8011710:	bd10      	pop	{r4, pc}
 8011712:	bf00      	nop
 8011714:	080118f1 	.word	0x080118f1
 8011718:	08011913 	.word	0x08011913
 801171c:	0801194b 	.word	0x0801194b
 8011720:	0801196f 	.word	0x0801196f
 8011724:	20003480 	.word	0x20003480

08011728 <stdio_exit_handler>:
 8011728:	4a02      	ldr	r2, [pc, #8]	@ (8011734 <stdio_exit_handler+0xc>)
 801172a:	4903      	ldr	r1, [pc, #12]	@ (8011738 <stdio_exit_handler+0x10>)
 801172c:	4803      	ldr	r0, [pc, #12]	@ (801173c <stdio_exit_handler+0x14>)
 801172e:	f000 b869 	b.w	8011804 <_fwalk_sglue>
 8011732:	bf00      	nop
 8011734:	200001a0 	.word	0x200001a0
 8011738:	08013425 	.word	0x08013425
 801173c:	200001b0 	.word	0x200001b0

08011740 <cleanup_stdio>:
 8011740:	6841      	ldr	r1, [r0, #4]
 8011742:	4b0c      	ldr	r3, [pc, #48]	@ (8011774 <cleanup_stdio+0x34>)
 8011744:	4299      	cmp	r1, r3
 8011746:	b510      	push	{r4, lr}
 8011748:	4604      	mov	r4, r0
 801174a:	d001      	beq.n	8011750 <cleanup_stdio+0x10>
 801174c:	f001 fe6a 	bl	8013424 <_fflush_r>
 8011750:	68a1      	ldr	r1, [r4, #8]
 8011752:	4b09      	ldr	r3, [pc, #36]	@ (8011778 <cleanup_stdio+0x38>)
 8011754:	4299      	cmp	r1, r3
 8011756:	d002      	beq.n	801175e <cleanup_stdio+0x1e>
 8011758:	4620      	mov	r0, r4
 801175a:	f001 fe63 	bl	8013424 <_fflush_r>
 801175e:	68e1      	ldr	r1, [r4, #12]
 8011760:	4b06      	ldr	r3, [pc, #24]	@ (801177c <cleanup_stdio+0x3c>)
 8011762:	4299      	cmp	r1, r3
 8011764:	d004      	beq.n	8011770 <cleanup_stdio+0x30>
 8011766:	4620      	mov	r0, r4
 8011768:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801176c:	f001 be5a 	b.w	8013424 <_fflush_r>
 8011770:	bd10      	pop	{r4, pc}
 8011772:	bf00      	nop
 8011774:	20003480 	.word	0x20003480
 8011778:	200034e8 	.word	0x200034e8
 801177c:	20003550 	.word	0x20003550

08011780 <global_stdio_init.part.0>:
 8011780:	b510      	push	{r4, lr}
 8011782:	4b0b      	ldr	r3, [pc, #44]	@ (80117b0 <global_stdio_init.part.0+0x30>)
 8011784:	4c0b      	ldr	r4, [pc, #44]	@ (80117b4 <global_stdio_init.part.0+0x34>)
 8011786:	4a0c      	ldr	r2, [pc, #48]	@ (80117b8 <global_stdio_init.part.0+0x38>)
 8011788:	601a      	str	r2, [r3, #0]
 801178a:	4620      	mov	r0, r4
 801178c:	2200      	movs	r2, #0
 801178e:	2104      	movs	r1, #4
 8011790:	f7ff ff94 	bl	80116bc <std>
 8011794:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011798:	2201      	movs	r2, #1
 801179a:	2109      	movs	r1, #9
 801179c:	f7ff ff8e 	bl	80116bc <std>
 80117a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80117a4:	2202      	movs	r2, #2
 80117a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80117aa:	2112      	movs	r1, #18
 80117ac:	f7ff bf86 	b.w	80116bc <std>
 80117b0:	200035b8 	.word	0x200035b8
 80117b4:	20003480 	.word	0x20003480
 80117b8:	08011729 	.word	0x08011729

080117bc <__sfp_lock_acquire>:
 80117bc:	4801      	ldr	r0, [pc, #4]	@ (80117c4 <__sfp_lock_acquire+0x8>)
 80117be:	f000 b972 	b.w	8011aa6 <__retarget_lock_acquire_recursive>
 80117c2:	bf00      	nop
 80117c4:	200035c1 	.word	0x200035c1

080117c8 <__sfp_lock_release>:
 80117c8:	4801      	ldr	r0, [pc, #4]	@ (80117d0 <__sfp_lock_release+0x8>)
 80117ca:	f000 b96d 	b.w	8011aa8 <__retarget_lock_release_recursive>
 80117ce:	bf00      	nop
 80117d0:	200035c1 	.word	0x200035c1

080117d4 <__sinit>:
 80117d4:	b510      	push	{r4, lr}
 80117d6:	4604      	mov	r4, r0
 80117d8:	f7ff fff0 	bl	80117bc <__sfp_lock_acquire>
 80117dc:	6a23      	ldr	r3, [r4, #32]
 80117de:	b11b      	cbz	r3, 80117e8 <__sinit+0x14>
 80117e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80117e4:	f7ff bff0 	b.w	80117c8 <__sfp_lock_release>
 80117e8:	4b04      	ldr	r3, [pc, #16]	@ (80117fc <__sinit+0x28>)
 80117ea:	6223      	str	r3, [r4, #32]
 80117ec:	4b04      	ldr	r3, [pc, #16]	@ (8011800 <__sinit+0x2c>)
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d1f5      	bne.n	80117e0 <__sinit+0xc>
 80117f4:	f7ff ffc4 	bl	8011780 <global_stdio_init.part.0>
 80117f8:	e7f2      	b.n	80117e0 <__sinit+0xc>
 80117fa:	bf00      	nop
 80117fc:	08011741 	.word	0x08011741
 8011800:	200035b8 	.word	0x200035b8

08011804 <_fwalk_sglue>:
 8011804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011808:	4607      	mov	r7, r0
 801180a:	4688      	mov	r8, r1
 801180c:	4614      	mov	r4, r2
 801180e:	2600      	movs	r6, #0
 8011810:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011814:	f1b9 0901 	subs.w	r9, r9, #1
 8011818:	d505      	bpl.n	8011826 <_fwalk_sglue+0x22>
 801181a:	6824      	ldr	r4, [r4, #0]
 801181c:	2c00      	cmp	r4, #0
 801181e:	d1f7      	bne.n	8011810 <_fwalk_sglue+0xc>
 8011820:	4630      	mov	r0, r6
 8011822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011826:	89ab      	ldrh	r3, [r5, #12]
 8011828:	2b01      	cmp	r3, #1
 801182a:	d907      	bls.n	801183c <_fwalk_sglue+0x38>
 801182c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011830:	3301      	adds	r3, #1
 8011832:	d003      	beq.n	801183c <_fwalk_sglue+0x38>
 8011834:	4629      	mov	r1, r5
 8011836:	4638      	mov	r0, r7
 8011838:	47c0      	blx	r8
 801183a:	4306      	orrs	r6, r0
 801183c:	3568      	adds	r5, #104	@ 0x68
 801183e:	e7e9      	b.n	8011814 <_fwalk_sglue+0x10>

08011840 <sniprintf>:
 8011840:	b40c      	push	{r2, r3}
 8011842:	b530      	push	{r4, r5, lr}
 8011844:	4b18      	ldr	r3, [pc, #96]	@ (80118a8 <sniprintf+0x68>)
 8011846:	1e0c      	subs	r4, r1, #0
 8011848:	681d      	ldr	r5, [r3, #0]
 801184a:	b09d      	sub	sp, #116	@ 0x74
 801184c:	da08      	bge.n	8011860 <sniprintf+0x20>
 801184e:	238b      	movs	r3, #139	@ 0x8b
 8011850:	602b      	str	r3, [r5, #0]
 8011852:	f04f 30ff 	mov.w	r0, #4294967295
 8011856:	b01d      	add	sp, #116	@ 0x74
 8011858:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801185c:	b002      	add	sp, #8
 801185e:	4770      	bx	lr
 8011860:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8011864:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011868:	f04f 0300 	mov.w	r3, #0
 801186c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801186e:	bf14      	ite	ne
 8011870:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011874:	4623      	moveq	r3, r4
 8011876:	9304      	str	r3, [sp, #16]
 8011878:	9307      	str	r3, [sp, #28]
 801187a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801187e:	9002      	str	r0, [sp, #8]
 8011880:	9006      	str	r0, [sp, #24]
 8011882:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011886:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011888:	ab21      	add	r3, sp, #132	@ 0x84
 801188a:	a902      	add	r1, sp, #8
 801188c:	4628      	mov	r0, r5
 801188e:	9301      	str	r3, [sp, #4]
 8011890:	f001 fc48 	bl	8013124 <_svfiprintf_r>
 8011894:	1c43      	adds	r3, r0, #1
 8011896:	bfbc      	itt	lt
 8011898:	238b      	movlt	r3, #139	@ 0x8b
 801189a:	602b      	strlt	r3, [r5, #0]
 801189c:	2c00      	cmp	r4, #0
 801189e:	d0da      	beq.n	8011856 <sniprintf+0x16>
 80118a0:	9b02      	ldr	r3, [sp, #8]
 80118a2:	2200      	movs	r2, #0
 80118a4:	701a      	strb	r2, [r3, #0]
 80118a6:	e7d6      	b.n	8011856 <sniprintf+0x16>
 80118a8:	200001ac 	.word	0x200001ac

080118ac <siprintf>:
 80118ac:	b40e      	push	{r1, r2, r3}
 80118ae:	b510      	push	{r4, lr}
 80118b0:	b09d      	sub	sp, #116	@ 0x74
 80118b2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80118b4:	9002      	str	r0, [sp, #8]
 80118b6:	9006      	str	r0, [sp, #24]
 80118b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80118bc:	480a      	ldr	r0, [pc, #40]	@ (80118e8 <siprintf+0x3c>)
 80118be:	9107      	str	r1, [sp, #28]
 80118c0:	9104      	str	r1, [sp, #16]
 80118c2:	490a      	ldr	r1, [pc, #40]	@ (80118ec <siprintf+0x40>)
 80118c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80118c8:	9105      	str	r1, [sp, #20]
 80118ca:	2400      	movs	r4, #0
 80118cc:	a902      	add	r1, sp, #8
 80118ce:	6800      	ldr	r0, [r0, #0]
 80118d0:	9301      	str	r3, [sp, #4]
 80118d2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80118d4:	f001 fc26 	bl	8013124 <_svfiprintf_r>
 80118d8:	9b02      	ldr	r3, [sp, #8]
 80118da:	701c      	strb	r4, [r3, #0]
 80118dc:	b01d      	add	sp, #116	@ 0x74
 80118de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80118e2:	b003      	add	sp, #12
 80118e4:	4770      	bx	lr
 80118e6:	bf00      	nop
 80118e8:	200001ac 	.word	0x200001ac
 80118ec:	ffff0208 	.word	0xffff0208

080118f0 <__sread>:
 80118f0:	b510      	push	{r4, lr}
 80118f2:	460c      	mov	r4, r1
 80118f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80118f8:	f000 f886 	bl	8011a08 <_read_r>
 80118fc:	2800      	cmp	r0, #0
 80118fe:	bfab      	itete	ge
 8011900:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011902:	89a3      	ldrhlt	r3, [r4, #12]
 8011904:	181b      	addge	r3, r3, r0
 8011906:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801190a:	bfac      	ite	ge
 801190c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801190e:	81a3      	strhlt	r3, [r4, #12]
 8011910:	bd10      	pop	{r4, pc}

08011912 <__swrite>:
 8011912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011916:	461f      	mov	r7, r3
 8011918:	898b      	ldrh	r3, [r1, #12]
 801191a:	05db      	lsls	r3, r3, #23
 801191c:	4605      	mov	r5, r0
 801191e:	460c      	mov	r4, r1
 8011920:	4616      	mov	r6, r2
 8011922:	d505      	bpl.n	8011930 <__swrite+0x1e>
 8011924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011928:	2302      	movs	r3, #2
 801192a:	2200      	movs	r2, #0
 801192c:	f000 f85a 	bl	80119e4 <_lseek_r>
 8011930:	89a3      	ldrh	r3, [r4, #12]
 8011932:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011936:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801193a:	81a3      	strh	r3, [r4, #12]
 801193c:	4632      	mov	r2, r6
 801193e:	463b      	mov	r3, r7
 8011940:	4628      	mov	r0, r5
 8011942:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011946:	f000 b871 	b.w	8011a2c <_write_r>

0801194a <__sseek>:
 801194a:	b510      	push	{r4, lr}
 801194c:	460c      	mov	r4, r1
 801194e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011952:	f000 f847 	bl	80119e4 <_lseek_r>
 8011956:	1c43      	adds	r3, r0, #1
 8011958:	89a3      	ldrh	r3, [r4, #12]
 801195a:	bf15      	itete	ne
 801195c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801195e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011962:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011966:	81a3      	strheq	r3, [r4, #12]
 8011968:	bf18      	it	ne
 801196a:	81a3      	strhne	r3, [r4, #12]
 801196c:	bd10      	pop	{r4, pc}

0801196e <__sclose>:
 801196e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011972:	f000 b827 	b.w	80119c4 <_close_r>

08011976 <memmove>:
 8011976:	4288      	cmp	r0, r1
 8011978:	b510      	push	{r4, lr}
 801197a:	eb01 0402 	add.w	r4, r1, r2
 801197e:	d902      	bls.n	8011986 <memmove+0x10>
 8011980:	4284      	cmp	r4, r0
 8011982:	4623      	mov	r3, r4
 8011984:	d807      	bhi.n	8011996 <memmove+0x20>
 8011986:	1e43      	subs	r3, r0, #1
 8011988:	42a1      	cmp	r1, r4
 801198a:	d008      	beq.n	801199e <memmove+0x28>
 801198c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011990:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011994:	e7f8      	b.n	8011988 <memmove+0x12>
 8011996:	4402      	add	r2, r0
 8011998:	4601      	mov	r1, r0
 801199a:	428a      	cmp	r2, r1
 801199c:	d100      	bne.n	80119a0 <memmove+0x2a>
 801199e:	bd10      	pop	{r4, pc}
 80119a0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80119a4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80119a8:	e7f7      	b.n	801199a <memmove+0x24>

080119aa <memset>:
 80119aa:	4402      	add	r2, r0
 80119ac:	4603      	mov	r3, r0
 80119ae:	4293      	cmp	r3, r2
 80119b0:	d100      	bne.n	80119b4 <memset+0xa>
 80119b2:	4770      	bx	lr
 80119b4:	f803 1b01 	strb.w	r1, [r3], #1
 80119b8:	e7f9      	b.n	80119ae <memset+0x4>
	...

080119bc <_localeconv_r>:
 80119bc:	4800      	ldr	r0, [pc, #0]	@ (80119c0 <_localeconv_r+0x4>)
 80119be:	4770      	bx	lr
 80119c0:	200002ec 	.word	0x200002ec

080119c4 <_close_r>:
 80119c4:	b538      	push	{r3, r4, r5, lr}
 80119c6:	4d06      	ldr	r5, [pc, #24]	@ (80119e0 <_close_r+0x1c>)
 80119c8:	2300      	movs	r3, #0
 80119ca:	4604      	mov	r4, r0
 80119cc:	4608      	mov	r0, r1
 80119ce:	602b      	str	r3, [r5, #0]
 80119d0:	f7f1 fca6 	bl	8003320 <_close>
 80119d4:	1c43      	adds	r3, r0, #1
 80119d6:	d102      	bne.n	80119de <_close_r+0x1a>
 80119d8:	682b      	ldr	r3, [r5, #0]
 80119da:	b103      	cbz	r3, 80119de <_close_r+0x1a>
 80119dc:	6023      	str	r3, [r4, #0]
 80119de:	bd38      	pop	{r3, r4, r5, pc}
 80119e0:	200035bc 	.word	0x200035bc

080119e4 <_lseek_r>:
 80119e4:	b538      	push	{r3, r4, r5, lr}
 80119e6:	4d07      	ldr	r5, [pc, #28]	@ (8011a04 <_lseek_r+0x20>)
 80119e8:	4604      	mov	r4, r0
 80119ea:	4608      	mov	r0, r1
 80119ec:	4611      	mov	r1, r2
 80119ee:	2200      	movs	r2, #0
 80119f0:	602a      	str	r2, [r5, #0]
 80119f2:	461a      	mov	r2, r3
 80119f4:	f7f1 fcbb 	bl	800336e <_lseek>
 80119f8:	1c43      	adds	r3, r0, #1
 80119fa:	d102      	bne.n	8011a02 <_lseek_r+0x1e>
 80119fc:	682b      	ldr	r3, [r5, #0]
 80119fe:	b103      	cbz	r3, 8011a02 <_lseek_r+0x1e>
 8011a00:	6023      	str	r3, [r4, #0]
 8011a02:	bd38      	pop	{r3, r4, r5, pc}
 8011a04:	200035bc 	.word	0x200035bc

08011a08 <_read_r>:
 8011a08:	b538      	push	{r3, r4, r5, lr}
 8011a0a:	4d07      	ldr	r5, [pc, #28]	@ (8011a28 <_read_r+0x20>)
 8011a0c:	4604      	mov	r4, r0
 8011a0e:	4608      	mov	r0, r1
 8011a10:	4611      	mov	r1, r2
 8011a12:	2200      	movs	r2, #0
 8011a14:	602a      	str	r2, [r5, #0]
 8011a16:	461a      	mov	r2, r3
 8011a18:	f7f1 fc49 	bl	80032ae <_read>
 8011a1c:	1c43      	adds	r3, r0, #1
 8011a1e:	d102      	bne.n	8011a26 <_read_r+0x1e>
 8011a20:	682b      	ldr	r3, [r5, #0]
 8011a22:	b103      	cbz	r3, 8011a26 <_read_r+0x1e>
 8011a24:	6023      	str	r3, [r4, #0]
 8011a26:	bd38      	pop	{r3, r4, r5, pc}
 8011a28:	200035bc 	.word	0x200035bc

08011a2c <_write_r>:
 8011a2c:	b538      	push	{r3, r4, r5, lr}
 8011a2e:	4d07      	ldr	r5, [pc, #28]	@ (8011a4c <_write_r+0x20>)
 8011a30:	4604      	mov	r4, r0
 8011a32:	4608      	mov	r0, r1
 8011a34:	4611      	mov	r1, r2
 8011a36:	2200      	movs	r2, #0
 8011a38:	602a      	str	r2, [r5, #0]
 8011a3a:	461a      	mov	r2, r3
 8011a3c:	f7f1 fc54 	bl	80032e8 <_write>
 8011a40:	1c43      	adds	r3, r0, #1
 8011a42:	d102      	bne.n	8011a4a <_write_r+0x1e>
 8011a44:	682b      	ldr	r3, [r5, #0]
 8011a46:	b103      	cbz	r3, 8011a4a <_write_r+0x1e>
 8011a48:	6023      	str	r3, [r4, #0]
 8011a4a:	bd38      	pop	{r3, r4, r5, pc}
 8011a4c:	200035bc 	.word	0x200035bc

08011a50 <__errno>:
 8011a50:	4b01      	ldr	r3, [pc, #4]	@ (8011a58 <__errno+0x8>)
 8011a52:	6818      	ldr	r0, [r3, #0]
 8011a54:	4770      	bx	lr
 8011a56:	bf00      	nop
 8011a58:	200001ac 	.word	0x200001ac

08011a5c <__libc_init_array>:
 8011a5c:	b570      	push	{r4, r5, r6, lr}
 8011a5e:	4d0d      	ldr	r5, [pc, #52]	@ (8011a94 <__libc_init_array+0x38>)
 8011a60:	4c0d      	ldr	r4, [pc, #52]	@ (8011a98 <__libc_init_array+0x3c>)
 8011a62:	1b64      	subs	r4, r4, r5
 8011a64:	10a4      	asrs	r4, r4, #2
 8011a66:	2600      	movs	r6, #0
 8011a68:	42a6      	cmp	r6, r4
 8011a6a:	d109      	bne.n	8011a80 <__libc_init_array+0x24>
 8011a6c:	4d0b      	ldr	r5, [pc, #44]	@ (8011a9c <__libc_init_array+0x40>)
 8011a6e:	4c0c      	ldr	r4, [pc, #48]	@ (8011aa0 <__libc_init_array+0x44>)
 8011a70:	f002 f84e 	bl	8013b10 <_init>
 8011a74:	1b64      	subs	r4, r4, r5
 8011a76:	10a4      	asrs	r4, r4, #2
 8011a78:	2600      	movs	r6, #0
 8011a7a:	42a6      	cmp	r6, r4
 8011a7c:	d105      	bne.n	8011a8a <__libc_init_array+0x2e>
 8011a7e:	bd70      	pop	{r4, r5, r6, pc}
 8011a80:	f855 3b04 	ldr.w	r3, [r5], #4
 8011a84:	4798      	blx	r3
 8011a86:	3601      	adds	r6, #1
 8011a88:	e7ee      	b.n	8011a68 <__libc_init_array+0xc>
 8011a8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8011a8e:	4798      	blx	r3
 8011a90:	3601      	adds	r6, #1
 8011a92:	e7f2      	b.n	8011a7a <__libc_init_array+0x1e>
 8011a94:	08015ba4 	.word	0x08015ba4
 8011a98:	08015ba4 	.word	0x08015ba4
 8011a9c:	08015ba4 	.word	0x08015ba4
 8011aa0:	08015ba8 	.word	0x08015ba8

08011aa4 <__retarget_lock_init_recursive>:
 8011aa4:	4770      	bx	lr

08011aa6 <__retarget_lock_acquire_recursive>:
 8011aa6:	4770      	bx	lr

08011aa8 <__retarget_lock_release_recursive>:
 8011aa8:	4770      	bx	lr

08011aaa <memcpy>:
 8011aaa:	440a      	add	r2, r1
 8011aac:	4291      	cmp	r1, r2
 8011aae:	f100 33ff 	add.w	r3, r0, #4294967295
 8011ab2:	d100      	bne.n	8011ab6 <memcpy+0xc>
 8011ab4:	4770      	bx	lr
 8011ab6:	b510      	push	{r4, lr}
 8011ab8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011abc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011ac0:	4291      	cmp	r1, r2
 8011ac2:	d1f9      	bne.n	8011ab8 <memcpy+0xe>
 8011ac4:	bd10      	pop	{r4, pc}

08011ac6 <quorem>:
 8011ac6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011aca:	6903      	ldr	r3, [r0, #16]
 8011acc:	690c      	ldr	r4, [r1, #16]
 8011ace:	42a3      	cmp	r3, r4
 8011ad0:	4607      	mov	r7, r0
 8011ad2:	db7e      	blt.n	8011bd2 <quorem+0x10c>
 8011ad4:	3c01      	subs	r4, #1
 8011ad6:	f101 0814 	add.w	r8, r1, #20
 8011ada:	00a3      	lsls	r3, r4, #2
 8011adc:	f100 0514 	add.w	r5, r0, #20
 8011ae0:	9300      	str	r3, [sp, #0]
 8011ae2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011ae6:	9301      	str	r3, [sp, #4]
 8011ae8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011aec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011af0:	3301      	adds	r3, #1
 8011af2:	429a      	cmp	r2, r3
 8011af4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011af8:	fbb2 f6f3 	udiv	r6, r2, r3
 8011afc:	d32e      	bcc.n	8011b5c <quorem+0x96>
 8011afe:	f04f 0a00 	mov.w	sl, #0
 8011b02:	46c4      	mov	ip, r8
 8011b04:	46ae      	mov	lr, r5
 8011b06:	46d3      	mov	fp, sl
 8011b08:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011b0c:	b298      	uxth	r0, r3
 8011b0e:	fb06 a000 	mla	r0, r6, r0, sl
 8011b12:	0c02      	lsrs	r2, r0, #16
 8011b14:	0c1b      	lsrs	r3, r3, #16
 8011b16:	fb06 2303 	mla	r3, r6, r3, r2
 8011b1a:	f8de 2000 	ldr.w	r2, [lr]
 8011b1e:	b280      	uxth	r0, r0
 8011b20:	b292      	uxth	r2, r2
 8011b22:	1a12      	subs	r2, r2, r0
 8011b24:	445a      	add	r2, fp
 8011b26:	f8de 0000 	ldr.w	r0, [lr]
 8011b2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011b2e:	b29b      	uxth	r3, r3
 8011b30:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011b34:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011b38:	b292      	uxth	r2, r2
 8011b3a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011b3e:	45e1      	cmp	r9, ip
 8011b40:	f84e 2b04 	str.w	r2, [lr], #4
 8011b44:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011b48:	d2de      	bcs.n	8011b08 <quorem+0x42>
 8011b4a:	9b00      	ldr	r3, [sp, #0]
 8011b4c:	58eb      	ldr	r3, [r5, r3]
 8011b4e:	b92b      	cbnz	r3, 8011b5c <quorem+0x96>
 8011b50:	9b01      	ldr	r3, [sp, #4]
 8011b52:	3b04      	subs	r3, #4
 8011b54:	429d      	cmp	r5, r3
 8011b56:	461a      	mov	r2, r3
 8011b58:	d32f      	bcc.n	8011bba <quorem+0xf4>
 8011b5a:	613c      	str	r4, [r7, #16]
 8011b5c:	4638      	mov	r0, r7
 8011b5e:	f001 f97d 	bl	8012e5c <__mcmp>
 8011b62:	2800      	cmp	r0, #0
 8011b64:	db25      	blt.n	8011bb2 <quorem+0xec>
 8011b66:	4629      	mov	r1, r5
 8011b68:	2000      	movs	r0, #0
 8011b6a:	f858 2b04 	ldr.w	r2, [r8], #4
 8011b6e:	f8d1 c000 	ldr.w	ip, [r1]
 8011b72:	fa1f fe82 	uxth.w	lr, r2
 8011b76:	fa1f f38c 	uxth.w	r3, ip
 8011b7a:	eba3 030e 	sub.w	r3, r3, lr
 8011b7e:	4403      	add	r3, r0
 8011b80:	0c12      	lsrs	r2, r2, #16
 8011b82:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011b86:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011b8a:	b29b      	uxth	r3, r3
 8011b8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011b90:	45c1      	cmp	r9, r8
 8011b92:	f841 3b04 	str.w	r3, [r1], #4
 8011b96:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011b9a:	d2e6      	bcs.n	8011b6a <quorem+0xa4>
 8011b9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011ba0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011ba4:	b922      	cbnz	r2, 8011bb0 <quorem+0xea>
 8011ba6:	3b04      	subs	r3, #4
 8011ba8:	429d      	cmp	r5, r3
 8011baa:	461a      	mov	r2, r3
 8011bac:	d30b      	bcc.n	8011bc6 <quorem+0x100>
 8011bae:	613c      	str	r4, [r7, #16]
 8011bb0:	3601      	adds	r6, #1
 8011bb2:	4630      	mov	r0, r6
 8011bb4:	b003      	add	sp, #12
 8011bb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bba:	6812      	ldr	r2, [r2, #0]
 8011bbc:	3b04      	subs	r3, #4
 8011bbe:	2a00      	cmp	r2, #0
 8011bc0:	d1cb      	bne.n	8011b5a <quorem+0x94>
 8011bc2:	3c01      	subs	r4, #1
 8011bc4:	e7c6      	b.n	8011b54 <quorem+0x8e>
 8011bc6:	6812      	ldr	r2, [r2, #0]
 8011bc8:	3b04      	subs	r3, #4
 8011bca:	2a00      	cmp	r2, #0
 8011bcc:	d1ef      	bne.n	8011bae <quorem+0xe8>
 8011bce:	3c01      	subs	r4, #1
 8011bd0:	e7ea      	b.n	8011ba8 <quorem+0xe2>
 8011bd2:	2000      	movs	r0, #0
 8011bd4:	e7ee      	b.n	8011bb4 <quorem+0xee>
	...

08011bd8 <_dtoa_r>:
 8011bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bdc:	69c7      	ldr	r7, [r0, #28]
 8011bde:	b097      	sub	sp, #92	@ 0x5c
 8011be0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8011be4:	ec55 4b10 	vmov	r4, r5, d0
 8011be8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8011bea:	9107      	str	r1, [sp, #28]
 8011bec:	4681      	mov	r9, r0
 8011bee:	920c      	str	r2, [sp, #48]	@ 0x30
 8011bf0:	9311      	str	r3, [sp, #68]	@ 0x44
 8011bf2:	b97f      	cbnz	r7, 8011c14 <_dtoa_r+0x3c>
 8011bf4:	2010      	movs	r0, #16
 8011bf6:	f000 fe09 	bl	801280c <malloc>
 8011bfa:	4602      	mov	r2, r0
 8011bfc:	f8c9 001c 	str.w	r0, [r9, #28]
 8011c00:	b920      	cbnz	r0, 8011c0c <_dtoa_r+0x34>
 8011c02:	4ba9      	ldr	r3, [pc, #676]	@ (8011ea8 <_dtoa_r+0x2d0>)
 8011c04:	21ef      	movs	r1, #239	@ 0xef
 8011c06:	48a9      	ldr	r0, [pc, #676]	@ (8011eac <_dtoa_r+0x2d4>)
 8011c08:	f001 fc44 	bl	8013494 <__assert_func>
 8011c0c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011c10:	6007      	str	r7, [r0, #0]
 8011c12:	60c7      	str	r7, [r0, #12]
 8011c14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011c18:	6819      	ldr	r1, [r3, #0]
 8011c1a:	b159      	cbz	r1, 8011c34 <_dtoa_r+0x5c>
 8011c1c:	685a      	ldr	r2, [r3, #4]
 8011c1e:	604a      	str	r2, [r1, #4]
 8011c20:	2301      	movs	r3, #1
 8011c22:	4093      	lsls	r3, r2
 8011c24:	608b      	str	r3, [r1, #8]
 8011c26:	4648      	mov	r0, r9
 8011c28:	f000 fee6 	bl	80129f8 <_Bfree>
 8011c2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011c30:	2200      	movs	r2, #0
 8011c32:	601a      	str	r2, [r3, #0]
 8011c34:	1e2b      	subs	r3, r5, #0
 8011c36:	bfb9      	ittee	lt
 8011c38:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011c3c:	9305      	strlt	r3, [sp, #20]
 8011c3e:	2300      	movge	r3, #0
 8011c40:	6033      	strge	r3, [r6, #0]
 8011c42:	9f05      	ldr	r7, [sp, #20]
 8011c44:	4b9a      	ldr	r3, [pc, #616]	@ (8011eb0 <_dtoa_r+0x2d8>)
 8011c46:	bfbc      	itt	lt
 8011c48:	2201      	movlt	r2, #1
 8011c4a:	6032      	strlt	r2, [r6, #0]
 8011c4c:	43bb      	bics	r3, r7
 8011c4e:	d112      	bne.n	8011c76 <_dtoa_r+0x9e>
 8011c50:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011c52:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011c56:	6013      	str	r3, [r2, #0]
 8011c58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011c5c:	4323      	orrs	r3, r4
 8011c5e:	f000 855a 	beq.w	8012716 <_dtoa_r+0xb3e>
 8011c62:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011c64:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011ec4 <_dtoa_r+0x2ec>
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	f000 855c 	beq.w	8012726 <_dtoa_r+0xb4e>
 8011c6e:	f10a 0303 	add.w	r3, sl, #3
 8011c72:	f000 bd56 	b.w	8012722 <_dtoa_r+0xb4a>
 8011c76:	ed9d 7b04 	vldr	d7, [sp, #16]
 8011c7a:	2200      	movs	r2, #0
 8011c7c:	ec51 0b17 	vmov	r0, r1, d7
 8011c80:	2300      	movs	r3, #0
 8011c82:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8011c86:	f7ee ff47 	bl	8000b18 <__aeabi_dcmpeq>
 8011c8a:	4680      	mov	r8, r0
 8011c8c:	b158      	cbz	r0, 8011ca6 <_dtoa_r+0xce>
 8011c8e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011c90:	2301      	movs	r3, #1
 8011c92:	6013      	str	r3, [r2, #0]
 8011c94:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011c96:	b113      	cbz	r3, 8011c9e <_dtoa_r+0xc6>
 8011c98:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011c9a:	4b86      	ldr	r3, [pc, #536]	@ (8011eb4 <_dtoa_r+0x2dc>)
 8011c9c:	6013      	str	r3, [r2, #0]
 8011c9e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011ec8 <_dtoa_r+0x2f0>
 8011ca2:	f000 bd40 	b.w	8012726 <_dtoa_r+0xb4e>
 8011ca6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011caa:	aa14      	add	r2, sp, #80	@ 0x50
 8011cac:	a915      	add	r1, sp, #84	@ 0x54
 8011cae:	4648      	mov	r0, r9
 8011cb0:	f001 f984 	bl	8012fbc <__d2b>
 8011cb4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011cb8:	9002      	str	r0, [sp, #8]
 8011cba:	2e00      	cmp	r6, #0
 8011cbc:	d078      	beq.n	8011db0 <_dtoa_r+0x1d8>
 8011cbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011cc0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8011cc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011cc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011ccc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011cd0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011cd4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011cd8:	4619      	mov	r1, r3
 8011cda:	2200      	movs	r2, #0
 8011cdc:	4b76      	ldr	r3, [pc, #472]	@ (8011eb8 <_dtoa_r+0x2e0>)
 8011cde:	f7ee fafb 	bl	80002d8 <__aeabi_dsub>
 8011ce2:	a36b      	add	r3, pc, #428	@ (adr r3, 8011e90 <_dtoa_r+0x2b8>)
 8011ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ce8:	f7ee fcae 	bl	8000648 <__aeabi_dmul>
 8011cec:	a36a      	add	r3, pc, #424	@ (adr r3, 8011e98 <_dtoa_r+0x2c0>)
 8011cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cf2:	f7ee faf3 	bl	80002dc <__adddf3>
 8011cf6:	4604      	mov	r4, r0
 8011cf8:	4630      	mov	r0, r6
 8011cfa:	460d      	mov	r5, r1
 8011cfc:	f7ee fc3a 	bl	8000574 <__aeabi_i2d>
 8011d00:	a367      	add	r3, pc, #412	@ (adr r3, 8011ea0 <_dtoa_r+0x2c8>)
 8011d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d06:	f7ee fc9f 	bl	8000648 <__aeabi_dmul>
 8011d0a:	4602      	mov	r2, r0
 8011d0c:	460b      	mov	r3, r1
 8011d0e:	4620      	mov	r0, r4
 8011d10:	4629      	mov	r1, r5
 8011d12:	f7ee fae3 	bl	80002dc <__adddf3>
 8011d16:	4604      	mov	r4, r0
 8011d18:	460d      	mov	r5, r1
 8011d1a:	f7ee ff45 	bl	8000ba8 <__aeabi_d2iz>
 8011d1e:	2200      	movs	r2, #0
 8011d20:	4607      	mov	r7, r0
 8011d22:	2300      	movs	r3, #0
 8011d24:	4620      	mov	r0, r4
 8011d26:	4629      	mov	r1, r5
 8011d28:	f7ee ff00 	bl	8000b2c <__aeabi_dcmplt>
 8011d2c:	b140      	cbz	r0, 8011d40 <_dtoa_r+0x168>
 8011d2e:	4638      	mov	r0, r7
 8011d30:	f7ee fc20 	bl	8000574 <__aeabi_i2d>
 8011d34:	4622      	mov	r2, r4
 8011d36:	462b      	mov	r3, r5
 8011d38:	f7ee feee 	bl	8000b18 <__aeabi_dcmpeq>
 8011d3c:	b900      	cbnz	r0, 8011d40 <_dtoa_r+0x168>
 8011d3e:	3f01      	subs	r7, #1
 8011d40:	2f16      	cmp	r7, #22
 8011d42:	d852      	bhi.n	8011dea <_dtoa_r+0x212>
 8011d44:	4b5d      	ldr	r3, [pc, #372]	@ (8011ebc <_dtoa_r+0x2e4>)
 8011d46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011d52:	f7ee feeb 	bl	8000b2c <__aeabi_dcmplt>
 8011d56:	2800      	cmp	r0, #0
 8011d58:	d049      	beq.n	8011dee <_dtoa_r+0x216>
 8011d5a:	3f01      	subs	r7, #1
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	9310      	str	r3, [sp, #64]	@ 0x40
 8011d60:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011d62:	1b9b      	subs	r3, r3, r6
 8011d64:	1e5a      	subs	r2, r3, #1
 8011d66:	bf45      	ittet	mi
 8011d68:	f1c3 0301 	rsbmi	r3, r3, #1
 8011d6c:	9300      	strmi	r3, [sp, #0]
 8011d6e:	2300      	movpl	r3, #0
 8011d70:	2300      	movmi	r3, #0
 8011d72:	9206      	str	r2, [sp, #24]
 8011d74:	bf54      	ite	pl
 8011d76:	9300      	strpl	r3, [sp, #0]
 8011d78:	9306      	strmi	r3, [sp, #24]
 8011d7a:	2f00      	cmp	r7, #0
 8011d7c:	db39      	blt.n	8011df2 <_dtoa_r+0x21a>
 8011d7e:	9b06      	ldr	r3, [sp, #24]
 8011d80:	970d      	str	r7, [sp, #52]	@ 0x34
 8011d82:	443b      	add	r3, r7
 8011d84:	9306      	str	r3, [sp, #24]
 8011d86:	2300      	movs	r3, #0
 8011d88:	9308      	str	r3, [sp, #32]
 8011d8a:	9b07      	ldr	r3, [sp, #28]
 8011d8c:	2b09      	cmp	r3, #9
 8011d8e:	d863      	bhi.n	8011e58 <_dtoa_r+0x280>
 8011d90:	2b05      	cmp	r3, #5
 8011d92:	bfc4      	itt	gt
 8011d94:	3b04      	subgt	r3, #4
 8011d96:	9307      	strgt	r3, [sp, #28]
 8011d98:	9b07      	ldr	r3, [sp, #28]
 8011d9a:	f1a3 0302 	sub.w	r3, r3, #2
 8011d9e:	bfcc      	ite	gt
 8011da0:	2400      	movgt	r4, #0
 8011da2:	2401      	movle	r4, #1
 8011da4:	2b03      	cmp	r3, #3
 8011da6:	d863      	bhi.n	8011e70 <_dtoa_r+0x298>
 8011da8:	e8df f003 	tbb	[pc, r3]
 8011dac:	2b375452 	.word	0x2b375452
 8011db0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8011db4:	441e      	add	r6, r3
 8011db6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011dba:	2b20      	cmp	r3, #32
 8011dbc:	bfc1      	itttt	gt
 8011dbe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011dc2:	409f      	lslgt	r7, r3
 8011dc4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011dc8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8011dcc:	bfd6      	itet	le
 8011dce:	f1c3 0320 	rsble	r3, r3, #32
 8011dd2:	ea47 0003 	orrgt.w	r0, r7, r3
 8011dd6:	fa04 f003 	lslle.w	r0, r4, r3
 8011dda:	f7ee fbbb 	bl	8000554 <__aeabi_ui2d>
 8011dde:	2201      	movs	r2, #1
 8011de0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011de4:	3e01      	subs	r6, #1
 8011de6:	9212      	str	r2, [sp, #72]	@ 0x48
 8011de8:	e776      	b.n	8011cd8 <_dtoa_r+0x100>
 8011dea:	2301      	movs	r3, #1
 8011dec:	e7b7      	b.n	8011d5e <_dtoa_r+0x186>
 8011dee:	9010      	str	r0, [sp, #64]	@ 0x40
 8011df0:	e7b6      	b.n	8011d60 <_dtoa_r+0x188>
 8011df2:	9b00      	ldr	r3, [sp, #0]
 8011df4:	1bdb      	subs	r3, r3, r7
 8011df6:	9300      	str	r3, [sp, #0]
 8011df8:	427b      	negs	r3, r7
 8011dfa:	9308      	str	r3, [sp, #32]
 8011dfc:	2300      	movs	r3, #0
 8011dfe:	930d      	str	r3, [sp, #52]	@ 0x34
 8011e00:	e7c3      	b.n	8011d8a <_dtoa_r+0x1b2>
 8011e02:	2301      	movs	r3, #1
 8011e04:	9309      	str	r3, [sp, #36]	@ 0x24
 8011e06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011e08:	eb07 0b03 	add.w	fp, r7, r3
 8011e0c:	f10b 0301 	add.w	r3, fp, #1
 8011e10:	2b01      	cmp	r3, #1
 8011e12:	9303      	str	r3, [sp, #12]
 8011e14:	bfb8      	it	lt
 8011e16:	2301      	movlt	r3, #1
 8011e18:	e006      	b.n	8011e28 <_dtoa_r+0x250>
 8011e1a:	2301      	movs	r3, #1
 8011e1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011e1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	dd28      	ble.n	8011e76 <_dtoa_r+0x29e>
 8011e24:	469b      	mov	fp, r3
 8011e26:	9303      	str	r3, [sp, #12]
 8011e28:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8011e2c:	2100      	movs	r1, #0
 8011e2e:	2204      	movs	r2, #4
 8011e30:	f102 0514 	add.w	r5, r2, #20
 8011e34:	429d      	cmp	r5, r3
 8011e36:	d926      	bls.n	8011e86 <_dtoa_r+0x2ae>
 8011e38:	6041      	str	r1, [r0, #4]
 8011e3a:	4648      	mov	r0, r9
 8011e3c:	f000 fd9c 	bl	8012978 <_Balloc>
 8011e40:	4682      	mov	sl, r0
 8011e42:	2800      	cmp	r0, #0
 8011e44:	d142      	bne.n	8011ecc <_dtoa_r+0x2f4>
 8011e46:	4b1e      	ldr	r3, [pc, #120]	@ (8011ec0 <_dtoa_r+0x2e8>)
 8011e48:	4602      	mov	r2, r0
 8011e4a:	f240 11af 	movw	r1, #431	@ 0x1af
 8011e4e:	e6da      	b.n	8011c06 <_dtoa_r+0x2e>
 8011e50:	2300      	movs	r3, #0
 8011e52:	e7e3      	b.n	8011e1c <_dtoa_r+0x244>
 8011e54:	2300      	movs	r3, #0
 8011e56:	e7d5      	b.n	8011e04 <_dtoa_r+0x22c>
 8011e58:	2401      	movs	r4, #1
 8011e5a:	2300      	movs	r3, #0
 8011e5c:	9307      	str	r3, [sp, #28]
 8011e5e:	9409      	str	r4, [sp, #36]	@ 0x24
 8011e60:	f04f 3bff 	mov.w	fp, #4294967295
 8011e64:	2200      	movs	r2, #0
 8011e66:	f8cd b00c 	str.w	fp, [sp, #12]
 8011e6a:	2312      	movs	r3, #18
 8011e6c:	920c      	str	r2, [sp, #48]	@ 0x30
 8011e6e:	e7db      	b.n	8011e28 <_dtoa_r+0x250>
 8011e70:	2301      	movs	r3, #1
 8011e72:	9309      	str	r3, [sp, #36]	@ 0x24
 8011e74:	e7f4      	b.n	8011e60 <_dtoa_r+0x288>
 8011e76:	f04f 0b01 	mov.w	fp, #1
 8011e7a:	f8cd b00c 	str.w	fp, [sp, #12]
 8011e7e:	465b      	mov	r3, fp
 8011e80:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011e84:	e7d0      	b.n	8011e28 <_dtoa_r+0x250>
 8011e86:	3101      	adds	r1, #1
 8011e88:	0052      	lsls	r2, r2, #1
 8011e8a:	e7d1      	b.n	8011e30 <_dtoa_r+0x258>
 8011e8c:	f3af 8000 	nop.w
 8011e90:	636f4361 	.word	0x636f4361
 8011e94:	3fd287a7 	.word	0x3fd287a7
 8011e98:	8b60c8b3 	.word	0x8b60c8b3
 8011e9c:	3fc68a28 	.word	0x3fc68a28
 8011ea0:	509f79fb 	.word	0x509f79fb
 8011ea4:	3fd34413 	.word	0x3fd34413
 8011ea8:	08015865 	.word	0x08015865
 8011eac:	0801587c 	.word	0x0801587c
 8011eb0:	7ff00000 	.word	0x7ff00000
 8011eb4:	08015835 	.word	0x08015835
 8011eb8:	3ff80000 	.word	0x3ff80000
 8011ebc:	080159d0 	.word	0x080159d0
 8011ec0:	080158d4 	.word	0x080158d4
 8011ec4:	08015861 	.word	0x08015861
 8011ec8:	08015834 	.word	0x08015834
 8011ecc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011ed0:	6018      	str	r0, [r3, #0]
 8011ed2:	9b03      	ldr	r3, [sp, #12]
 8011ed4:	2b0e      	cmp	r3, #14
 8011ed6:	f200 80a1 	bhi.w	801201c <_dtoa_r+0x444>
 8011eda:	2c00      	cmp	r4, #0
 8011edc:	f000 809e 	beq.w	801201c <_dtoa_r+0x444>
 8011ee0:	2f00      	cmp	r7, #0
 8011ee2:	dd33      	ble.n	8011f4c <_dtoa_r+0x374>
 8011ee4:	4b9c      	ldr	r3, [pc, #624]	@ (8012158 <_dtoa_r+0x580>)
 8011ee6:	f007 020f 	and.w	r2, r7, #15
 8011eea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011eee:	ed93 7b00 	vldr	d7, [r3]
 8011ef2:	05f8      	lsls	r0, r7, #23
 8011ef4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8011ef8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011efc:	d516      	bpl.n	8011f2c <_dtoa_r+0x354>
 8011efe:	4b97      	ldr	r3, [pc, #604]	@ (801215c <_dtoa_r+0x584>)
 8011f00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011f04:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011f08:	f7ee fcc8 	bl	800089c <__aeabi_ddiv>
 8011f0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011f10:	f004 040f 	and.w	r4, r4, #15
 8011f14:	2603      	movs	r6, #3
 8011f16:	4d91      	ldr	r5, [pc, #580]	@ (801215c <_dtoa_r+0x584>)
 8011f18:	b954      	cbnz	r4, 8011f30 <_dtoa_r+0x358>
 8011f1a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011f1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011f22:	f7ee fcbb 	bl	800089c <__aeabi_ddiv>
 8011f26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011f2a:	e028      	b.n	8011f7e <_dtoa_r+0x3a6>
 8011f2c:	2602      	movs	r6, #2
 8011f2e:	e7f2      	b.n	8011f16 <_dtoa_r+0x33e>
 8011f30:	07e1      	lsls	r1, r4, #31
 8011f32:	d508      	bpl.n	8011f46 <_dtoa_r+0x36e>
 8011f34:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011f38:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011f3c:	f7ee fb84 	bl	8000648 <__aeabi_dmul>
 8011f40:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011f44:	3601      	adds	r6, #1
 8011f46:	1064      	asrs	r4, r4, #1
 8011f48:	3508      	adds	r5, #8
 8011f4a:	e7e5      	b.n	8011f18 <_dtoa_r+0x340>
 8011f4c:	f000 80af 	beq.w	80120ae <_dtoa_r+0x4d6>
 8011f50:	427c      	negs	r4, r7
 8011f52:	4b81      	ldr	r3, [pc, #516]	@ (8012158 <_dtoa_r+0x580>)
 8011f54:	4d81      	ldr	r5, [pc, #516]	@ (801215c <_dtoa_r+0x584>)
 8011f56:	f004 020f 	and.w	r2, r4, #15
 8011f5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f62:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011f66:	f7ee fb6f 	bl	8000648 <__aeabi_dmul>
 8011f6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011f6e:	1124      	asrs	r4, r4, #4
 8011f70:	2300      	movs	r3, #0
 8011f72:	2602      	movs	r6, #2
 8011f74:	2c00      	cmp	r4, #0
 8011f76:	f040 808f 	bne.w	8012098 <_dtoa_r+0x4c0>
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d1d3      	bne.n	8011f26 <_dtoa_r+0x34e>
 8011f7e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011f80:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	f000 8094 	beq.w	80120b2 <_dtoa_r+0x4da>
 8011f8a:	4b75      	ldr	r3, [pc, #468]	@ (8012160 <_dtoa_r+0x588>)
 8011f8c:	2200      	movs	r2, #0
 8011f8e:	4620      	mov	r0, r4
 8011f90:	4629      	mov	r1, r5
 8011f92:	f7ee fdcb 	bl	8000b2c <__aeabi_dcmplt>
 8011f96:	2800      	cmp	r0, #0
 8011f98:	f000 808b 	beq.w	80120b2 <_dtoa_r+0x4da>
 8011f9c:	9b03      	ldr	r3, [sp, #12]
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	f000 8087 	beq.w	80120b2 <_dtoa_r+0x4da>
 8011fa4:	f1bb 0f00 	cmp.w	fp, #0
 8011fa8:	dd34      	ble.n	8012014 <_dtoa_r+0x43c>
 8011faa:	4620      	mov	r0, r4
 8011fac:	4b6d      	ldr	r3, [pc, #436]	@ (8012164 <_dtoa_r+0x58c>)
 8011fae:	2200      	movs	r2, #0
 8011fb0:	4629      	mov	r1, r5
 8011fb2:	f7ee fb49 	bl	8000648 <__aeabi_dmul>
 8011fb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011fba:	f107 38ff 	add.w	r8, r7, #4294967295
 8011fbe:	3601      	adds	r6, #1
 8011fc0:	465c      	mov	r4, fp
 8011fc2:	4630      	mov	r0, r6
 8011fc4:	f7ee fad6 	bl	8000574 <__aeabi_i2d>
 8011fc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011fcc:	f7ee fb3c 	bl	8000648 <__aeabi_dmul>
 8011fd0:	4b65      	ldr	r3, [pc, #404]	@ (8012168 <_dtoa_r+0x590>)
 8011fd2:	2200      	movs	r2, #0
 8011fd4:	f7ee f982 	bl	80002dc <__adddf3>
 8011fd8:	4605      	mov	r5, r0
 8011fda:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011fde:	2c00      	cmp	r4, #0
 8011fe0:	d16a      	bne.n	80120b8 <_dtoa_r+0x4e0>
 8011fe2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011fe6:	4b61      	ldr	r3, [pc, #388]	@ (801216c <_dtoa_r+0x594>)
 8011fe8:	2200      	movs	r2, #0
 8011fea:	f7ee f975 	bl	80002d8 <__aeabi_dsub>
 8011fee:	4602      	mov	r2, r0
 8011ff0:	460b      	mov	r3, r1
 8011ff2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011ff6:	462a      	mov	r2, r5
 8011ff8:	4633      	mov	r3, r6
 8011ffa:	f7ee fdb5 	bl	8000b68 <__aeabi_dcmpgt>
 8011ffe:	2800      	cmp	r0, #0
 8012000:	f040 8298 	bne.w	8012534 <_dtoa_r+0x95c>
 8012004:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012008:	462a      	mov	r2, r5
 801200a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801200e:	f7ee fd8d 	bl	8000b2c <__aeabi_dcmplt>
 8012012:	bb38      	cbnz	r0, 8012064 <_dtoa_r+0x48c>
 8012014:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012018:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801201c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801201e:	2b00      	cmp	r3, #0
 8012020:	f2c0 8157 	blt.w	80122d2 <_dtoa_r+0x6fa>
 8012024:	2f0e      	cmp	r7, #14
 8012026:	f300 8154 	bgt.w	80122d2 <_dtoa_r+0x6fa>
 801202a:	4b4b      	ldr	r3, [pc, #300]	@ (8012158 <_dtoa_r+0x580>)
 801202c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012030:	ed93 7b00 	vldr	d7, [r3]
 8012034:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012036:	2b00      	cmp	r3, #0
 8012038:	ed8d 7b00 	vstr	d7, [sp]
 801203c:	f280 80e5 	bge.w	801220a <_dtoa_r+0x632>
 8012040:	9b03      	ldr	r3, [sp, #12]
 8012042:	2b00      	cmp	r3, #0
 8012044:	f300 80e1 	bgt.w	801220a <_dtoa_r+0x632>
 8012048:	d10c      	bne.n	8012064 <_dtoa_r+0x48c>
 801204a:	4b48      	ldr	r3, [pc, #288]	@ (801216c <_dtoa_r+0x594>)
 801204c:	2200      	movs	r2, #0
 801204e:	ec51 0b17 	vmov	r0, r1, d7
 8012052:	f7ee faf9 	bl	8000648 <__aeabi_dmul>
 8012056:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801205a:	f7ee fd7b 	bl	8000b54 <__aeabi_dcmpge>
 801205e:	2800      	cmp	r0, #0
 8012060:	f000 8266 	beq.w	8012530 <_dtoa_r+0x958>
 8012064:	2400      	movs	r4, #0
 8012066:	4625      	mov	r5, r4
 8012068:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801206a:	4656      	mov	r6, sl
 801206c:	ea6f 0803 	mvn.w	r8, r3
 8012070:	2700      	movs	r7, #0
 8012072:	4621      	mov	r1, r4
 8012074:	4648      	mov	r0, r9
 8012076:	f000 fcbf 	bl	80129f8 <_Bfree>
 801207a:	2d00      	cmp	r5, #0
 801207c:	f000 80bd 	beq.w	80121fa <_dtoa_r+0x622>
 8012080:	b12f      	cbz	r7, 801208e <_dtoa_r+0x4b6>
 8012082:	42af      	cmp	r7, r5
 8012084:	d003      	beq.n	801208e <_dtoa_r+0x4b6>
 8012086:	4639      	mov	r1, r7
 8012088:	4648      	mov	r0, r9
 801208a:	f000 fcb5 	bl	80129f8 <_Bfree>
 801208e:	4629      	mov	r1, r5
 8012090:	4648      	mov	r0, r9
 8012092:	f000 fcb1 	bl	80129f8 <_Bfree>
 8012096:	e0b0      	b.n	80121fa <_dtoa_r+0x622>
 8012098:	07e2      	lsls	r2, r4, #31
 801209a:	d505      	bpl.n	80120a8 <_dtoa_r+0x4d0>
 801209c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80120a0:	f7ee fad2 	bl	8000648 <__aeabi_dmul>
 80120a4:	3601      	adds	r6, #1
 80120a6:	2301      	movs	r3, #1
 80120a8:	1064      	asrs	r4, r4, #1
 80120aa:	3508      	adds	r5, #8
 80120ac:	e762      	b.n	8011f74 <_dtoa_r+0x39c>
 80120ae:	2602      	movs	r6, #2
 80120b0:	e765      	b.n	8011f7e <_dtoa_r+0x3a6>
 80120b2:	9c03      	ldr	r4, [sp, #12]
 80120b4:	46b8      	mov	r8, r7
 80120b6:	e784      	b.n	8011fc2 <_dtoa_r+0x3ea>
 80120b8:	4b27      	ldr	r3, [pc, #156]	@ (8012158 <_dtoa_r+0x580>)
 80120ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80120bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80120c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80120c4:	4454      	add	r4, sl
 80120c6:	2900      	cmp	r1, #0
 80120c8:	d054      	beq.n	8012174 <_dtoa_r+0x59c>
 80120ca:	4929      	ldr	r1, [pc, #164]	@ (8012170 <_dtoa_r+0x598>)
 80120cc:	2000      	movs	r0, #0
 80120ce:	f7ee fbe5 	bl	800089c <__aeabi_ddiv>
 80120d2:	4633      	mov	r3, r6
 80120d4:	462a      	mov	r2, r5
 80120d6:	f7ee f8ff 	bl	80002d8 <__aeabi_dsub>
 80120da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80120de:	4656      	mov	r6, sl
 80120e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80120e4:	f7ee fd60 	bl	8000ba8 <__aeabi_d2iz>
 80120e8:	4605      	mov	r5, r0
 80120ea:	f7ee fa43 	bl	8000574 <__aeabi_i2d>
 80120ee:	4602      	mov	r2, r0
 80120f0:	460b      	mov	r3, r1
 80120f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80120f6:	f7ee f8ef 	bl	80002d8 <__aeabi_dsub>
 80120fa:	3530      	adds	r5, #48	@ 0x30
 80120fc:	4602      	mov	r2, r0
 80120fe:	460b      	mov	r3, r1
 8012100:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012104:	f806 5b01 	strb.w	r5, [r6], #1
 8012108:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801210c:	f7ee fd0e 	bl	8000b2c <__aeabi_dcmplt>
 8012110:	2800      	cmp	r0, #0
 8012112:	d172      	bne.n	80121fa <_dtoa_r+0x622>
 8012114:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012118:	4911      	ldr	r1, [pc, #68]	@ (8012160 <_dtoa_r+0x588>)
 801211a:	2000      	movs	r0, #0
 801211c:	f7ee f8dc 	bl	80002d8 <__aeabi_dsub>
 8012120:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012124:	f7ee fd02 	bl	8000b2c <__aeabi_dcmplt>
 8012128:	2800      	cmp	r0, #0
 801212a:	f040 80b4 	bne.w	8012296 <_dtoa_r+0x6be>
 801212e:	42a6      	cmp	r6, r4
 8012130:	f43f af70 	beq.w	8012014 <_dtoa_r+0x43c>
 8012134:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012138:	4b0a      	ldr	r3, [pc, #40]	@ (8012164 <_dtoa_r+0x58c>)
 801213a:	2200      	movs	r2, #0
 801213c:	f7ee fa84 	bl	8000648 <__aeabi_dmul>
 8012140:	4b08      	ldr	r3, [pc, #32]	@ (8012164 <_dtoa_r+0x58c>)
 8012142:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012146:	2200      	movs	r2, #0
 8012148:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801214c:	f7ee fa7c 	bl	8000648 <__aeabi_dmul>
 8012150:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012154:	e7c4      	b.n	80120e0 <_dtoa_r+0x508>
 8012156:	bf00      	nop
 8012158:	080159d0 	.word	0x080159d0
 801215c:	080159a8 	.word	0x080159a8
 8012160:	3ff00000 	.word	0x3ff00000
 8012164:	40240000 	.word	0x40240000
 8012168:	401c0000 	.word	0x401c0000
 801216c:	40140000 	.word	0x40140000
 8012170:	3fe00000 	.word	0x3fe00000
 8012174:	4631      	mov	r1, r6
 8012176:	4628      	mov	r0, r5
 8012178:	f7ee fa66 	bl	8000648 <__aeabi_dmul>
 801217c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012180:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012182:	4656      	mov	r6, sl
 8012184:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012188:	f7ee fd0e 	bl	8000ba8 <__aeabi_d2iz>
 801218c:	4605      	mov	r5, r0
 801218e:	f7ee f9f1 	bl	8000574 <__aeabi_i2d>
 8012192:	4602      	mov	r2, r0
 8012194:	460b      	mov	r3, r1
 8012196:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801219a:	f7ee f89d 	bl	80002d8 <__aeabi_dsub>
 801219e:	3530      	adds	r5, #48	@ 0x30
 80121a0:	f806 5b01 	strb.w	r5, [r6], #1
 80121a4:	4602      	mov	r2, r0
 80121a6:	460b      	mov	r3, r1
 80121a8:	42a6      	cmp	r6, r4
 80121aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80121ae:	f04f 0200 	mov.w	r2, #0
 80121b2:	d124      	bne.n	80121fe <_dtoa_r+0x626>
 80121b4:	4baf      	ldr	r3, [pc, #700]	@ (8012474 <_dtoa_r+0x89c>)
 80121b6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80121ba:	f7ee f88f 	bl	80002dc <__adddf3>
 80121be:	4602      	mov	r2, r0
 80121c0:	460b      	mov	r3, r1
 80121c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80121c6:	f7ee fccf 	bl	8000b68 <__aeabi_dcmpgt>
 80121ca:	2800      	cmp	r0, #0
 80121cc:	d163      	bne.n	8012296 <_dtoa_r+0x6be>
 80121ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80121d2:	49a8      	ldr	r1, [pc, #672]	@ (8012474 <_dtoa_r+0x89c>)
 80121d4:	2000      	movs	r0, #0
 80121d6:	f7ee f87f 	bl	80002d8 <__aeabi_dsub>
 80121da:	4602      	mov	r2, r0
 80121dc:	460b      	mov	r3, r1
 80121de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80121e2:	f7ee fca3 	bl	8000b2c <__aeabi_dcmplt>
 80121e6:	2800      	cmp	r0, #0
 80121e8:	f43f af14 	beq.w	8012014 <_dtoa_r+0x43c>
 80121ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80121ee:	1e73      	subs	r3, r6, #1
 80121f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80121f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80121f6:	2b30      	cmp	r3, #48	@ 0x30
 80121f8:	d0f8      	beq.n	80121ec <_dtoa_r+0x614>
 80121fa:	4647      	mov	r7, r8
 80121fc:	e03b      	b.n	8012276 <_dtoa_r+0x69e>
 80121fe:	4b9e      	ldr	r3, [pc, #632]	@ (8012478 <_dtoa_r+0x8a0>)
 8012200:	f7ee fa22 	bl	8000648 <__aeabi_dmul>
 8012204:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012208:	e7bc      	b.n	8012184 <_dtoa_r+0x5ac>
 801220a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801220e:	4656      	mov	r6, sl
 8012210:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012214:	4620      	mov	r0, r4
 8012216:	4629      	mov	r1, r5
 8012218:	f7ee fb40 	bl	800089c <__aeabi_ddiv>
 801221c:	f7ee fcc4 	bl	8000ba8 <__aeabi_d2iz>
 8012220:	4680      	mov	r8, r0
 8012222:	f7ee f9a7 	bl	8000574 <__aeabi_i2d>
 8012226:	e9dd 2300 	ldrd	r2, r3, [sp]
 801222a:	f7ee fa0d 	bl	8000648 <__aeabi_dmul>
 801222e:	4602      	mov	r2, r0
 8012230:	460b      	mov	r3, r1
 8012232:	4620      	mov	r0, r4
 8012234:	4629      	mov	r1, r5
 8012236:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801223a:	f7ee f84d 	bl	80002d8 <__aeabi_dsub>
 801223e:	f806 4b01 	strb.w	r4, [r6], #1
 8012242:	9d03      	ldr	r5, [sp, #12]
 8012244:	eba6 040a 	sub.w	r4, r6, sl
 8012248:	42a5      	cmp	r5, r4
 801224a:	4602      	mov	r2, r0
 801224c:	460b      	mov	r3, r1
 801224e:	d133      	bne.n	80122b8 <_dtoa_r+0x6e0>
 8012250:	f7ee f844 	bl	80002dc <__adddf3>
 8012254:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012258:	4604      	mov	r4, r0
 801225a:	460d      	mov	r5, r1
 801225c:	f7ee fc84 	bl	8000b68 <__aeabi_dcmpgt>
 8012260:	b9c0      	cbnz	r0, 8012294 <_dtoa_r+0x6bc>
 8012262:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012266:	4620      	mov	r0, r4
 8012268:	4629      	mov	r1, r5
 801226a:	f7ee fc55 	bl	8000b18 <__aeabi_dcmpeq>
 801226e:	b110      	cbz	r0, 8012276 <_dtoa_r+0x69e>
 8012270:	f018 0f01 	tst.w	r8, #1
 8012274:	d10e      	bne.n	8012294 <_dtoa_r+0x6bc>
 8012276:	9902      	ldr	r1, [sp, #8]
 8012278:	4648      	mov	r0, r9
 801227a:	f000 fbbd 	bl	80129f8 <_Bfree>
 801227e:	2300      	movs	r3, #0
 8012280:	7033      	strb	r3, [r6, #0]
 8012282:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012284:	3701      	adds	r7, #1
 8012286:	601f      	str	r7, [r3, #0]
 8012288:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801228a:	2b00      	cmp	r3, #0
 801228c:	f000 824b 	beq.w	8012726 <_dtoa_r+0xb4e>
 8012290:	601e      	str	r6, [r3, #0]
 8012292:	e248      	b.n	8012726 <_dtoa_r+0xb4e>
 8012294:	46b8      	mov	r8, r7
 8012296:	4633      	mov	r3, r6
 8012298:	461e      	mov	r6, r3
 801229a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801229e:	2a39      	cmp	r2, #57	@ 0x39
 80122a0:	d106      	bne.n	80122b0 <_dtoa_r+0x6d8>
 80122a2:	459a      	cmp	sl, r3
 80122a4:	d1f8      	bne.n	8012298 <_dtoa_r+0x6c0>
 80122a6:	2230      	movs	r2, #48	@ 0x30
 80122a8:	f108 0801 	add.w	r8, r8, #1
 80122ac:	f88a 2000 	strb.w	r2, [sl]
 80122b0:	781a      	ldrb	r2, [r3, #0]
 80122b2:	3201      	adds	r2, #1
 80122b4:	701a      	strb	r2, [r3, #0]
 80122b6:	e7a0      	b.n	80121fa <_dtoa_r+0x622>
 80122b8:	4b6f      	ldr	r3, [pc, #444]	@ (8012478 <_dtoa_r+0x8a0>)
 80122ba:	2200      	movs	r2, #0
 80122bc:	f7ee f9c4 	bl	8000648 <__aeabi_dmul>
 80122c0:	2200      	movs	r2, #0
 80122c2:	2300      	movs	r3, #0
 80122c4:	4604      	mov	r4, r0
 80122c6:	460d      	mov	r5, r1
 80122c8:	f7ee fc26 	bl	8000b18 <__aeabi_dcmpeq>
 80122cc:	2800      	cmp	r0, #0
 80122ce:	d09f      	beq.n	8012210 <_dtoa_r+0x638>
 80122d0:	e7d1      	b.n	8012276 <_dtoa_r+0x69e>
 80122d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80122d4:	2a00      	cmp	r2, #0
 80122d6:	f000 80ea 	beq.w	80124ae <_dtoa_r+0x8d6>
 80122da:	9a07      	ldr	r2, [sp, #28]
 80122dc:	2a01      	cmp	r2, #1
 80122de:	f300 80cd 	bgt.w	801247c <_dtoa_r+0x8a4>
 80122e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80122e4:	2a00      	cmp	r2, #0
 80122e6:	f000 80c1 	beq.w	801246c <_dtoa_r+0x894>
 80122ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80122ee:	9c08      	ldr	r4, [sp, #32]
 80122f0:	9e00      	ldr	r6, [sp, #0]
 80122f2:	9a00      	ldr	r2, [sp, #0]
 80122f4:	441a      	add	r2, r3
 80122f6:	9200      	str	r2, [sp, #0]
 80122f8:	9a06      	ldr	r2, [sp, #24]
 80122fa:	2101      	movs	r1, #1
 80122fc:	441a      	add	r2, r3
 80122fe:	4648      	mov	r0, r9
 8012300:	9206      	str	r2, [sp, #24]
 8012302:	f000 fc2d 	bl	8012b60 <__i2b>
 8012306:	4605      	mov	r5, r0
 8012308:	b166      	cbz	r6, 8012324 <_dtoa_r+0x74c>
 801230a:	9b06      	ldr	r3, [sp, #24]
 801230c:	2b00      	cmp	r3, #0
 801230e:	dd09      	ble.n	8012324 <_dtoa_r+0x74c>
 8012310:	42b3      	cmp	r3, r6
 8012312:	9a00      	ldr	r2, [sp, #0]
 8012314:	bfa8      	it	ge
 8012316:	4633      	movge	r3, r6
 8012318:	1ad2      	subs	r2, r2, r3
 801231a:	9200      	str	r2, [sp, #0]
 801231c:	9a06      	ldr	r2, [sp, #24]
 801231e:	1af6      	subs	r6, r6, r3
 8012320:	1ad3      	subs	r3, r2, r3
 8012322:	9306      	str	r3, [sp, #24]
 8012324:	9b08      	ldr	r3, [sp, #32]
 8012326:	b30b      	cbz	r3, 801236c <_dtoa_r+0x794>
 8012328:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801232a:	2b00      	cmp	r3, #0
 801232c:	f000 80c6 	beq.w	80124bc <_dtoa_r+0x8e4>
 8012330:	2c00      	cmp	r4, #0
 8012332:	f000 80c0 	beq.w	80124b6 <_dtoa_r+0x8de>
 8012336:	4629      	mov	r1, r5
 8012338:	4622      	mov	r2, r4
 801233a:	4648      	mov	r0, r9
 801233c:	f000 fcc8 	bl	8012cd0 <__pow5mult>
 8012340:	9a02      	ldr	r2, [sp, #8]
 8012342:	4601      	mov	r1, r0
 8012344:	4605      	mov	r5, r0
 8012346:	4648      	mov	r0, r9
 8012348:	f000 fc20 	bl	8012b8c <__multiply>
 801234c:	9902      	ldr	r1, [sp, #8]
 801234e:	4680      	mov	r8, r0
 8012350:	4648      	mov	r0, r9
 8012352:	f000 fb51 	bl	80129f8 <_Bfree>
 8012356:	9b08      	ldr	r3, [sp, #32]
 8012358:	1b1b      	subs	r3, r3, r4
 801235a:	9308      	str	r3, [sp, #32]
 801235c:	f000 80b1 	beq.w	80124c2 <_dtoa_r+0x8ea>
 8012360:	9a08      	ldr	r2, [sp, #32]
 8012362:	4641      	mov	r1, r8
 8012364:	4648      	mov	r0, r9
 8012366:	f000 fcb3 	bl	8012cd0 <__pow5mult>
 801236a:	9002      	str	r0, [sp, #8]
 801236c:	2101      	movs	r1, #1
 801236e:	4648      	mov	r0, r9
 8012370:	f000 fbf6 	bl	8012b60 <__i2b>
 8012374:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012376:	4604      	mov	r4, r0
 8012378:	2b00      	cmp	r3, #0
 801237a:	f000 81d8 	beq.w	801272e <_dtoa_r+0xb56>
 801237e:	461a      	mov	r2, r3
 8012380:	4601      	mov	r1, r0
 8012382:	4648      	mov	r0, r9
 8012384:	f000 fca4 	bl	8012cd0 <__pow5mult>
 8012388:	9b07      	ldr	r3, [sp, #28]
 801238a:	2b01      	cmp	r3, #1
 801238c:	4604      	mov	r4, r0
 801238e:	f300 809f 	bgt.w	80124d0 <_dtoa_r+0x8f8>
 8012392:	9b04      	ldr	r3, [sp, #16]
 8012394:	2b00      	cmp	r3, #0
 8012396:	f040 8097 	bne.w	80124c8 <_dtoa_r+0x8f0>
 801239a:	9b05      	ldr	r3, [sp, #20]
 801239c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	f040 8093 	bne.w	80124cc <_dtoa_r+0x8f4>
 80123a6:	9b05      	ldr	r3, [sp, #20]
 80123a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80123ac:	0d1b      	lsrs	r3, r3, #20
 80123ae:	051b      	lsls	r3, r3, #20
 80123b0:	b133      	cbz	r3, 80123c0 <_dtoa_r+0x7e8>
 80123b2:	9b00      	ldr	r3, [sp, #0]
 80123b4:	3301      	adds	r3, #1
 80123b6:	9300      	str	r3, [sp, #0]
 80123b8:	9b06      	ldr	r3, [sp, #24]
 80123ba:	3301      	adds	r3, #1
 80123bc:	9306      	str	r3, [sp, #24]
 80123be:	2301      	movs	r3, #1
 80123c0:	9308      	str	r3, [sp, #32]
 80123c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	f000 81b8 	beq.w	801273a <_dtoa_r+0xb62>
 80123ca:	6923      	ldr	r3, [r4, #16]
 80123cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80123d0:	6918      	ldr	r0, [r3, #16]
 80123d2:	f000 fb79 	bl	8012ac8 <__hi0bits>
 80123d6:	f1c0 0020 	rsb	r0, r0, #32
 80123da:	9b06      	ldr	r3, [sp, #24]
 80123dc:	4418      	add	r0, r3
 80123de:	f010 001f 	ands.w	r0, r0, #31
 80123e2:	f000 8082 	beq.w	80124ea <_dtoa_r+0x912>
 80123e6:	f1c0 0320 	rsb	r3, r0, #32
 80123ea:	2b04      	cmp	r3, #4
 80123ec:	dd73      	ble.n	80124d6 <_dtoa_r+0x8fe>
 80123ee:	9b00      	ldr	r3, [sp, #0]
 80123f0:	f1c0 001c 	rsb	r0, r0, #28
 80123f4:	4403      	add	r3, r0
 80123f6:	9300      	str	r3, [sp, #0]
 80123f8:	9b06      	ldr	r3, [sp, #24]
 80123fa:	4403      	add	r3, r0
 80123fc:	4406      	add	r6, r0
 80123fe:	9306      	str	r3, [sp, #24]
 8012400:	9b00      	ldr	r3, [sp, #0]
 8012402:	2b00      	cmp	r3, #0
 8012404:	dd05      	ble.n	8012412 <_dtoa_r+0x83a>
 8012406:	9902      	ldr	r1, [sp, #8]
 8012408:	461a      	mov	r2, r3
 801240a:	4648      	mov	r0, r9
 801240c:	f000 fcba 	bl	8012d84 <__lshift>
 8012410:	9002      	str	r0, [sp, #8]
 8012412:	9b06      	ldr	r3, [sp, #24]
 8012414:	2b00      	cmp	r3, #0
 8012416:	dd05      	ble.n	8012424 <_dtoa_r+0x84c>
 8012418:	4621      	mov	r1, r4
 801241a:	461a      	mov	r2, r3
 801241c:	4648      	mov	r0, r9
 801241e:	f000 fcb1 	bl	8012d84 <__lshift>
 8012422:	4604      	mov	r4, r0
 8012424:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012426:	2b00      	cmp	r3, #0
 8012428:	d061      	beq.n	80124ee <_dtoa_r+0x916>
 801242a:	9802      	ldr	r0, [sp, #8]
 801242c:	4621      	mov	r1, r4
 801242e:	f000 fd15 	bl	8012e5c <__mcmp>
 8012432:	2800      	cmp	r0, #0
 8012434:	da5b      	bge.n	80124ee <_dtoa_r+0x916>
 8012436:	2300      	movs	r3, #0
 8012438:	9902      	ldr	r1, [sp, #8]
 801243a:	220a      	movs	r2, #10
 801243c:	4648      	mov	r0, r9
 801243e:	f000 fafd 	bl	8012a3c <__multadd>
 8012442:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012444:	9002      	str	r0, [sp, #8]
 8012446:	f107 38ff 	add.w	r8, r7, #4294967295
 801244a:	2b00      	cmp	r3, #0
 801244c:	f000 8177 	beq.w	801273e <_dtoa_r+0xb66>
 8012450:	4629      	mov	r1, r5
 8012452:	2300      	movs	r3, #0
 8012454:	220a      	movs	r2, #10
 8012456:	4648      	mov	r0, r9
 8012458:	f000 faf0 	bl	8012a3c <__multadd>
 801245c:	f1bb 0f00 	cmp.w	fp, #0
 8012460:	4605      	mov	r5, r0
 8012462:	dc6f      	bgt.n	8012544 <_dtoa_r+0x96c>
 8012464:	9b07      	ldr	r3, [sp, #28]
 8012466:	2b02      	cmp	r3, #2
 8012468:	dc49      	bgt.n	80124fe <_dtoa_r+0x926>
 801246a:	e06b      	b.n	8012544 <_dtoa_r+0x96c>
 801246c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801246e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8012472:	e73c      	b.n	80122ee <_dtoa_r+0x716>
 8012474:	3fe00000 	.word	0x3fe00000
 8012478:	40240000 	.word	0x40240000
 801247c:	9b03      	ldr	r3, [sp, #12]
 801247e:	1e5c      	subs	r4, r3, #1
 8012480:	9b08      	ldr	r3, [sp, #32]
 8012482:	42a3      	cmp	r3, r4
 8012484:	db09      	blt.n	801249a <_dtoa_r+0x8c2>
 8012486:	1b1c      	subs	r4, r3, r4
 8012488:	9b03      	ldr	r3, [sp, #12]
 801248a:	2b00      	cmp	r3, #0
 801248c:	f6bf af30 	bge.w	80122f0 <_dtoa_r+0x718>
 8012490:	9b00      	ldr	r3, [sp, #0]
 8012492:	9a03      	ldr	r2, [sp, #12]
 8012494:	1a9e      	subs	r6, r3, r2
 8012496:	2300      	movs	r3, #0
 8012498:	e72b      	b.n	80122f2 <_dtoa_r+0x71a>
 801249a:	9b08      	ldr	r3, [sp, #32]
 801249c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801249e:	9408      	str	r4, [sp, #32]
 80124a0:	1ae3      	subs	r3, r4, r3
 80124a2:	441a      	add	r2, r3
 80124a4:	9e00      	ldr	r6, [sp, #0]
 80124a6:	9b03      	ldr	r3, [sp, #12]
 80124a8:	920d      	str	r2, [sp, #52]	@ 0x34
 80124aa:	2400      	movs	r4, #0
 80124ac:	e721      	b.n	80122f2 <_dtoa_r+0x71a>
 80124ae:	9c08      	ldr	r4, [sp, #32]
 80124b0:	9e00      	ldr	r6, [sp, #0]
 80124b2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80124b4:	e728      	b.n	8012308 <_dtoa_r+0x730>
 80124b6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80124ba:	e751      	b.n	8012360 <_dtoa_r+0x788>
 80124bc:	9a08      	ldr	r2, [sp, #32]
 80124be:	9902      	ldr	r1, [sp, #8]
 80124c0:	e750      	b.n	8012364 <_dtoa_r+0x78c>
 80124c2:	f8cd 8008 	str.w	r8, [sp, #8]
 80124c6:	e751      	b.n	801236c <_dtoa_r+0x794>
 80124c8:	2300      	movs	r3, #0
 80124ca:	e779      	b.n	80123c0 <_dtoa_r+0x7e8>
 80124cc:	9b04      	ldr	r3, [sp, #16]
 80124ce:	e777      	b.n	80123c0 <_dtoa_r+0x7e8>
 80124d0:	2300      	movs	r3, #0
 80124d2:	9308      	str	r3, [sp, #32]
 80124d4:	e779      	b.n	80123ca <_dtoa_r+0x7f2>
 80124d6:	d093      	beq.n	8012400 <_dtoa_r+0x828>
 80124d8:	9a00      	ldr	r2, [sp, #0]
 80124da:	331c      	adds	r3, #28
 80124dc:	441a      	add	r2, r3
 80124de:	9200      	str	r2, [sp, #0]
 80124e0:	9a06      	ldr	r2, [sp, #24]
 80124e2:	441a      	add	r2, r3
 80124e4:	441e      	add	r6, r3
 80124e6:	9206      	str	r2, [sp, #24]
 80124e8:	e78a      	b.n	8012400 <_dtoa_r+0x828>
 80124ea:	4603      	mov	r3, r0
 80124ec:	e7f4      	b.n	80124d8 <_dtoa_r+0x900>
 80124ee:	9b03      	ldr	r3, [sp, #12]
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	46b8      	mov	r8, r7
 80124f4:	dc20      	bgt.n	8012538 <_dtoa_r+0x960>
 80124f6:	469b      	mov	fp, r3
 80124f8:	9b07      	ldr	r3, [sp, #28]
 80124fa:	2b02      	cmp	r3, #2
 80124fc:	dd1e      	ble.n	801253c <_dtoa_r+0x964>
 80124fe:	f1bb 0f00 	cmp.w	fp, #0
 8012502:	f47f adb1 	bne.w	8012068 <_dtoa_r+0x490>
 8012506:	4621      	mov	r1, r4
 8012508:	465b      	mov	r3, fp
 801250a:	2205      	movs	r2, #5
 801250c:	4648      	mov	r0, r9
 801250e:	f000 fa95 	bl	8012a3c <__multadd>
 8012512:	4601      	mov	r1, r0
 8012514:	4604      	mov	r4, r0
 8012516:	9802      	ldr	r0, [sp, #8]
 8012518:	f000 fca0 	bl	8012e5c <__mcmp>
 801251c:	2800      	cmp	r0, #0
 801251e:	f77f ada3 	ble.w	8012068 <_dtoa_r+0x490>
 8012522:	4656      	mov	r6, sl
 8012524:	2331      	movs	r3, #49	@ 0x31
 8012526:	f806 3b01 	strb.w	r3, [r6], #1
 801252a:	f108 0801 	add.w	r8, r8, #1
 801252e:	e59f      	b.n	8012070 <_dtoa_r+0x498>
 8012530:	9c03      	ldr	r4, [sp, #12]
 8012532:	46b8      	mov	r8, r7
 8012534:	4625      	mov	r5, r4
 8012536:	e7f4      	b.n	8012522 <_dtoa_r+0x94a>
 8012538:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801253c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801253e:	2b00      	cmp	r3, #0
 8012540:	f000 8101 	beq.w	8012746 <_dtoa_r+0xb6e>
 8012544:	2e00      	cmp	r6, #0
 8012546:	dd05      	ble.n	8012554 <_dtoa_r+0x97c>
 8012548:	4629      	mov	r1, r5
 801254a:	4632      	mov	r2, r6
 801254c:	4648      	mov	r0, r9
 801254e:	f000 fc19 	bl	8012d84 <__lshift>
 8012552:	4605      	mov	r5, r0
 8012554:	9b08      	ldr	r3, [sp, #32]
 8012556:	2b00      	cmp	r3, #0
 8012558:	d05c      	beq.n	8012614 <_dtoa_r+0xa3c>
 801255a:	6869      	ldr	r1, [r5, #4]
 801255c:	4648      	mov	r0, r9
 801255e:	f000 fa0b 	bl	8012978 <_Balloc>
 8012562:	4606      	mov	r6, r0
 8012564:	b928      	cbnz	r0, 8012572 <_dtoa_r+0x99a>
 8012566:	4b82      	ldr	r3, [pc, #520]	@ (8012770 <_dtoa_r+0xb98>)
 8012568:	4602      	mov	r2, r0
 801256a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801256e:	f7ff bb4a 	b.w	8011c06 <_dtoa_r+0x2e>
 8012572:	692a      	ldr	r2, [r5, #16]
 8012574:	3202      	adds	r2, #2
 8012576:	0092      	lsls	r2, r2, #2
 8012578:	f105 010c 	add.w	r1, r5, #12
 801257c:	300c      	adds	r0, #12
 801257e:	f7ff fa94 	bl	8011aaa <memcpy>
 8012582:	2201      	movs	r2, #1
 8012584:	4631      	mov	r1, r6
 8012586:	4648      	mov	r0, r9
 8012588:	f000 fbfc 	bl	8012d84 <__lshift>
 801258c:	f10a 0301 	add.w	r3, sl, #1
 8012590:	9300      	str	r3, [sp, #0]
 8012592:	eb0a 030b 	add.w	r3, sl, fp
 8012596:	9308      	str	r3, [sp, #32]
 8012598:	9b04      	ldr	r3, [sp, #16]
 801259a:	f003 0301 	and.w	r3, r3, #1
 801259e:	462f      	mov	r7, r5
 80125a0:	9306      	str	r3, [sp, #24]
 80125a2:	4605      	mov	r5, r0
 80125a4:	9b00      	ldr	r3, [sp, #0]
 80125a6:	9802      	ldr	r0, [sp, #8]
 80125a8:	4621      	mov	r1, r4
 80125aa:	f103 3bff 	add.w	fp, r3, #4294967295
 80125ae:	f7ff fa8a 	bl	8011ac6 <quorem>
 80125b2:	4603      	mov	r3, r0
 80125b4:	3330      	adds	r3, #48	@ 0x30
 80125b6:	9003      	str	r0, [sp, #12]
 80125b8:	4639      	mov	r1, r7
 80125ba:	9802      	ldr	r0, [sp, #8]
 80125bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80125be:	f000 fc4d 	bl	8012e5c <__mcmp>
 80125c2:	462a      	mov	r2, r5
 80125c4:	9004      	str	r0, [sp, #16]
 80125c6:	4621      	mov	r1, r4
 80125c8:	4648      	mov	r0, r9
 80125ca:	f000 fc63 	bl	8012e94 <__mdiff>
 80125ce:	68c2      	ldr	r2, [r0, #12]
 80125d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125d2:	4606      	mov	r6, r0
 80125d4:	bb02      	cbnz	r2, 8012618 <_dtoa_r+0xa40>
 80125d6:	4601      	mov	r1, r0
 80125d8:	9802      	ldr	r0, [sp, #8]
 80125da:	f000 fc3f 	bl	8012e5c <__mcmp>
 80125de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125e0:	4602      	mov	r2, r0
 80125e2:	4631      	mov	r1, r6
 80125e4:	4648      	mov	r0, r9
 80125e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80125e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80125ea:	f000 fa05 	bl	80129f8 <_Bfree>
 80125ee:	9b07      	ldr	r3, [sp, #28]
 80125f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80125f2:	9e00      	ldr	r6, [sp, #0]
 80125f4:	ea42 0103 	orr.w	r1, r2, r3
 80125f8:	9b06      	ldr	r3, [sp, #24]
 80125fa:	4319      	orrs	r1, r3
 80125fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125fe:	d10d      	bne.n	801261c <_dtoa_r+0xa44>
 8012600:	2b39      	cmp	r3, #57	@ 0x39
 8012602:	d027      	beq.n	8012654 <_dtoa_r+0xa7c>
 8012604:	9a04      	ldr	r2, [sp, #16]
 8012606:	2a00      	cmp	r2, #0
 8012608:	dd01      	ble.n	801260e <_dtoa_r+0xa36>
 801260a:	9b03      	ldr	r3, [sp, #12]
 801260c:	3331      	adds	r3, #49	@ 0x31
 801260e:	f88b 3000 	strb.w	r3, [fp]
 8012612:	e52e      	b.n	8012072 <_dtoa_r+0x49a>
 8012614:	4628      	mov	r0, r5
 8012616:	e7b9      	b.n	801258c <_dtoa_r+0x9b4>
 8012618:	2201      	movs	r2, #1
 801261a:	e7e2      	b.n	80125e2 <_dtoa_r+0xa0a>
 801261c:	9904      	ldr	r1, [sp, #16]
 801261e:	2900      	cmp	r1, #0
 8012620:	db04      	blt.n	801262c <_dtoa_r+0xa54>
 8012622:	9807      	ldr	r0, [sp, #28]
 8012624:	4301      	orrs	r1, r0
 8012626:	9806      	ldr	r0, [sp, #24]
 8012628:	4301      	orrs	r1, r0
 801262a:	d120      	bne.n	801266e <_dtoa_r+0xa96>
 801262c:	2a00      	cmp	r2, #0
 801262e:	ddee      	ble.n	801260e <_dtoa_r+0xa36>
 8012630:	9902      	ldr	r1, [sp, #8]
 8012632:	9300      	str	r3, [sp, #0]
 8012634:	2201      	movs	r2, #1
 8012636:	4648      	mov	r0, r9
 8012638:	f000 fba4 	bl	8012d84 <__lshift>
 801263c:	4621      	mov	r1, r4
 801263e:	9002      	str	r0, [sp, #8]
 8012640:	f000 fc0c 	bl	8012e5c <__mcmp>
 8012644:	2800      	cmp	r0, #0
 8012646:	9b00      	ldr	r3, [sp, #0]
 8012648:	dc02      	bgt.n	8012650 <_dtoa_r+0xa78>
 801264a:	d1e0      	bne.n	801260e <_dtoa_r+0xa36>
 801264c:	07da      	lsls	r2, r3, #31
 801264e:	d5de      	bpl.n	801260e <_dtoa_r+0xa36>
 8012650:	2b39      	cmp	r3, #57	@ 0x39
 8012652:	d1da      	bne.n	801260a <_dtoa_r+0xa32>
 8012654:	2339      	movs	r3, #57	@ 0x39
 8012656:	f88b 3000 	strb.w	r3, [fp]
 801265a:	4633      	mov	r3, r6
 801265c:	461e      	mov	r6, r3
 801265e:	3b01      	subs	r3, #1
 8012660:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012664:	2a39      	cmp	r2, #57	@ 0x39
 8012666:	d04e      	beq.n	8012706 <_dtoa_r+0xb2e>
 8012668:	3201      	adds	r2, #1
 801266a:	701a      	strb	r2, [r3, #0]
 801266c:	e501      	b.n	8012072 <_dtoa_r+0x49a>
 801266e:	2a00      	cmp	r2, #0
 8012670:	dd03      	ble.n	801267a <_dtoa_r+0xaa2>
 8012672:	2b39      	cmp	r3, #57	@ 0x39
 8012674:	d0ee      	beq.n	8012654 <_dtoa_r+0xa7c>
 8012676:	3301      	adds	r3, #1
 8012678:	e7c9      	b.n	801260e <_dtoa_r+0xa36>
 801267a:	9a00      	ldr	r2, [sp, #0]
 801267c:	9908      	ldr	r1, [sp, #32]
 801267e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012682:	428a      	cmp	r2, r1
 8012684:	d028      	beq.n	80126d8 <_dtoa_r+0xb00>
 8012686:	9902      	ldr	r1, [sp, #8]
 8012688:	2300      	movs	r3, #0
 801268a:	220a      	movs	r2, #10
 801268c:	4648      	mov	r0, r9
 801268e:	f000 f9d5 	bl	8012a3c <__multadd>
 8012692:	42af      	cmp	r7, r5
 8012694:	9002      	str	r0, [sp, #8]
 8012696:	f04f 0300 	mov.w	r3, #0
 801269a:	f04f 020a 	mov.w	r2, #10
 801269e:	4639      	mov	r1, r7
 80126a0:	4648      	mov	r0, r9
 80126a2:	d107      	bne.n	80126b4 <_dtoa_r+0xadc>
 80126a4:	f000 f9ca 	bl	8012a3c <__multadd>
 80126a8:	4607      	mov	r7, r0
 80126aa:	4605      	mov	r5, r0
 80126ac:	9b00      	ldr	r3, [sp, #0]
 80126ae:	3301      	adds	r3, #1
 80126b0:	9300      	str	r3, [sp, #0]
 80126b2:	e777      	b.n	80125a4 <_dtoa_r+0x9cc>
 80126b4:	f000 f9c2 	bl	8012a3c <__multadd>
 80126b8:	4629      	mov	r1, r5
 80126ba:	4607      	mov	r7, r0
 80126bc:	2300      	movs	r3, #0
 80126be:	220a      	movs	r2, #10
 80126c0:	4648      	mov	r0, r9
 80126c2:	f000 f9bb 	bl	8012a3c <__multadd>
 80126c6:	4605      	mov	r5, r0
 80126c8:	e7f0      	b.n	80126ac <_dtoa_r+0xad4>
 80126ca:	f1bb 0f00 	cmp.w	fp, #0
 80126ce:	bfcc      	ite	gt
 80126d0:	465e      	movgt	r6, fp
 80126d2:	2601      	movle	r6, #1
 80126d4:	4456      	add	r6, sl
 80126d6:	2700      	movs	r7, #0
 80126d8:	9902      	ldr	r1, [sp, #8]
 80126da:	9300      	str	r3, [sp, #0]
 80126dc:	2201      	movs	r2, #1
 80126de:	4648      	mov	r0, r9
 80126e0:	f000 fb50 	bl	8012d84 <__lshift>
 80126e4:	4621      	mov	r1, r4
 80126e6:	9002      	str	r0, [sp, #8]
 80126e8:	f000 fbb8 	bl	8012e5c <__mcmp>
 80126ec:	2800      	cmp	r0, #0
 80126ee:	dcb4      	bgt.n	801265a <_dtoa_r+0xa82>
 80126f0:	d102      	bne.n	80126f8 <_dtoa_r+0xb20>
 80126f2:	9b00      	ldr	r3, [sp, #0]
 80126f4:	07db      	lsls	r3, r3, #31
 80126f6:	d4b0      	bmi.n	801265a <_dtoa_r+0xa82>
 80126f8:	4633      	mov	r3, r6
 80126fa:	461e      	mov	r6, r3
 80126fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012700:	2a30      	cmp	r2, #48	@ 0x30
 8012702:	d0fa      	beq.n	80126fa <_dtoa_r+0xb22>
 8012704:	e4b5      	b.n	8012072 <_dtoa_r+0x49a>
 8012706:	459a      	cmp	sl, r3
 8012708:	d1a8      	bne.n	801265c <_dtoa_r+0xa84>
 801270a:	2331      	movs	r3, #49	@ 0x31
 801270c:	f108 0801 	add.w	r8, r8, #1
 8012710:	f88a 3000 	strb.w	r3, [sl]
 8012714:	e4ad      	b.n	8012072 <_dtoa_r+0x49a>
 8012716:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012718:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8012774 <_dtoa_r+0xb9c>
 801271c:	b11b      	cbz	r3, 8012726 <_dtoa_r+0xb4e>
 801271e:	f10a 0308 	add.w	r3, sl, #8
 8012722:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012724:	6013      	str	r3, [r2, #0]
 8012726:	4650      	mov	r0, sl
 8012728:	b017      	add	sp, #92	@ 0x5c
 801272a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801272e:	9b07      	ldr	r3, [sp, #28]
 8012730:	2b01      	cmp	r3, #1
 8012732:	f77f ae2e 	ble.w	8012392 <_dtoa_r+0x7ba>
 8012736:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012738:	9308      	str	r3, [sp, #32]
 801273a:	2001      	movs	r0, #1
 801273c:	e64d      	b.n	80123da <_dtoa_r+0x802>
 801273e:	f1bb 0f00 	cmp.w	fp, #0
 8012742:	f77f aed9 	ble.w	80124f8 <_dtoa_r+0x920>
 8012746:	4656      	mov	r6, sl
 8012748:	9802      	ldr	r0, [sp, #8]
 801274a:	4621      	mov	r1, r4
 801274c:	f7ff f9bb 	bl	8011ac6 <quorem>
 8012750:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8012754:	f806 3b01 	strb.w	r3, [r6], #1
 8012758:	eba6 020a 	sub.w	r2, r6, sl
 801275c:	4593      	cmp	fp, r2
 801275e:	ddb4      	ble.n	80126ca <_dtoa_r+0xaf2>
 8012760:	9902      	ldr	r1, [sp, #8]
 8012762:	2300      	movs	r3, #0
 8012764:	220a      	movs	r2, #10
 8012766:	4648      	mov	r0, r9
 8012768:	f000 f968 	bl	8012a3c <__multadd>
 801276c:	9002      	str	r0, [sp, #8]
 801276e:	e7eb      	b.n	8012748 <_dtoa_r+0xb70>
 8012770:	080158d4 	.word	0x080158d4
 8012774:	08015858 	.word	0x08015858

08012778 <_free_r>:
 8012778:	b538      	push	{r3, r4, r5, lr}
 801277a:	4605      	mov	r5, r0
 801277c:	2900      	cmp	r1, #0
 801277e:	d041      	beq.n	8012804 <_free_r+0x8c>
 8012780:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012784:	1f0c      	subs	r4, r1, #4
 8012786:	2b00      	cmp	r3, #0
 8012788:	bfb8      	it	lt
 801278a:	18e4      	addlt	r4, r4, r3
 801278c:	f000 f8e8 	bl	8012960 <__malloc_lock>
 8012790:	4a1d      	ldr	r2, [pc, #116]	@ (8012808 <_free_r+0x90>)
 8012792:	6813      	ldr	r3, [r2, #0]
 8012794:	b933      	cbnz	r3, 80127a4 <_free_r+0x2c>
 8012796:	6063      	str	r3, [r4, #4]
 8012798:	6014      	str	r4, [r2, #0]
 801279a:	4628      	mov	r0, r5
 801279c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80127a0:	f000 b8e4 	b.w	801296c <__malloc_unlock>
 80127a4:	42a3      	cmp	r3, r4
 80127a6:	d908      	bls.n	80127ba <_free_r+0x42>
 80127a8:	6820      	ldr	r0, [r4, #0]
 80127aa:	1821      	adds	r1, r4, r0
 80127ac:	428b      	cmp	r3, r1
 80127ae:	bf01      	itttt	eq
 80127b0:	6819      	ldreq	r1, [r3, #0]
 80127b2:	685b      	ldreq	r3, [r3, #4]
 80127b4:	1809      	addeq	r1, r1, r0
 80127b6:	6021      	streq	r1, [r4, #0]
 80127b8:	e7ed      	b.n	8012796 <_free_r+0x1e>
 80127ba:	461a      	mov	r2, r3
 80127bc:	685b      	ldr	r3, [r3, #4]
 80127be:	b10b      	cbz	r3, 80127c4 <_free_r+0x4c>
 80127c0:	42a3      	cmp	r3, r4
 80127c2:	d9fa      	bls.n	80127ba <_free_r+0x42>
 80127c4:	6811      	ldr	r1, [r2, #0]
 80127c6:	1850      	adds	r0, r2, r1
 80127c8:	42a0      	cmp	r0, r4
 80127ca:	d10b      	bne.n	80127e4 <_free_r+0x6c>
 80127cc:	6820      	ldr	r0, [r4, #0]
 80127ce:	4401      	add	r1, r0
 80127d0:	1850      	adds	r0, r2, r1
 80127d2:	4283      	cmp	r3, r0
 80127d4:	6011      	str	r1, [r2, #0]
 80127d6:	d1e0      	bne.n	801279a <_free_r+0x22>
 80127d8:	6818      	ldr	r0, [r3, #0]
 80127da:	685b      	ldr	r3, [r3, #4]
 80127dc:	6053      	str	r3, [r2, #4]
 80127de:	4408      	add	r0, r1
 80127e0:	6010      	str	r0, [r2, #0]
 80127e2:	e7da      	b.n	801279a <_free_r+0x22>
 80127e4:	d902      	bls.n	80127ec <_free_r+0x74>
 80127e6:	230c      	movs	r3, #12
 80127e8:	602b      	str	r3, [r5, #0]
 80127ea:	e7d6      	b.n	801279a <_free_r+0x22>
 80127ec:	6820      	ldr	r0, [r4, #0]
 80127ee:	1821      	adds	r1, r4, r0
 80127f0:	428b      	cmp	r3, r1
 80127f2:	bf04      	itt	eq
 80127f4:	6819      	ldreq	r1, [r3, #0]
 80127f6:	685b      	ldreq	r3, [r3, #4]
 80127f8:	6063      	str	r3, [r4, #4]
 80127fa:	bf04      	itt	eq
 80127fc:	1809      	addeq	r1, r1, r0
 80127fe:	6021      	streq	r1, [r4, #0]
 8012800:	6054      	str	r4, [r2, #4]
 8012802:	e7ca      	b.n	801279a <_free_r+0x22>
 8012804:	bd38      	pop	{r3, r4, r5, pc}
 8012806:	bf00      	nop
 8012808:	200035c8 	.word	0x200035c8

0801280c <malloc>:
 801280c:	4b02      	ldr	r3, [pc, #8]	@ (8012818 <malloc+0xc>)
 801280e:	4601      	mov	r1, r0
 8012810:	6818      	ldr	r0, [r3, #0]
 8012812:	f000 b825 	b.w	8012860 <_malloc_r>
 8012816:	bf00      	nop
 8012818:	200001ac 	.word	0x200001ac

0801281c <sbrk_aligned>:
 801281c:	b570      	push	{r4, r5, r6, lr}
 801281e:	4e0f      	ldr	r6, [pc, #60]	@ (801285c <sbrk_aligned+0x40>)
 8012820:	460c      	mov	r4, r1
 8012822:	6831      	ldr	r1, [r6, #0]
 8012824:	4605      	mov	r5, r0
 8012826:	b911      	cbnz	r1, 801282e <sbrk_aligned+0x12>
 8012828:	f000 fe24 	bl	8013474 <_sbrk_r>
 801282c:	6030      	str	r0, [r6, #0]
 801282e:	4621      	mov	r1, r4
 8012830:	4628      	mov	r0, r5
 8012832:	f000 fe1f 	bl	8013474 <_sbrk_r>
 8012836:	1c43      	adds	r3, r0, #1
 8012838:	d103      	bne.n	8012842 <sbrk_aligned+0x26>
 801283a:	f04f 34ff 	mov.w	r4, #4294967295
 801283e:	4620      	mov	r0, r4
 8012840:	bd70      	pop	{r4, r5, r6, pc}
 8012842:	1cc4      	adds	r4, r0, #3
 8012844:	f024 0403 	bic.w	r4, r4, #3
 8012848:	42a0      	cmp	r0, r4
 801284a:	d0f8      	beq.n	801283e <sbrk_aligned+0x22>
 801284c:	1a21      	subs	r1, r4, r0
 801284e:	4628      	mov	r0, r5
 8012850:	f000 fe10 	bl	8013474 <_sbrk_r>
 8012854:	3001      	adds	r0, #1
 8012856:	d1f2      	bne.n	801283e <sbrk_aligned+0x22>
 8012858:	e7ef      	b.n	801283a <sbrk_aligned+0x1e>
 801285a:	bf00      	nop
 801285c:	200035c4 	.word	0x200035c4

08012860 <_malloc_r>:
 8012860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012864:	1ccd      	adds	r5, r1, #3
 8012866:	f025 0503 	bic.w	r5, r5, #3
 801286a:	3508      	adds	r5, #8
 801286c:	2d0c      	cmp	r5, #12
 801286e:	bf38      	it	cc
 8012870:	250c      	movcc	r5, #12
 8012872:	2d00      	cmp	r5, #0
 8012874:	4606      	mov	r6, r0
 8012876:	db01      	blt.n	801287c <_malloc_r+0x1c>
 8012878:	42a9      	cmp	r1, r5
 801287a:	d904      	bls.n	8012886 <_malloc_r+0x26>
 801287c:	230c      	movs	r3, #12
 801287e:	6033      	str	r3, [r6, #0]
 8012880:	2000      	movs	r0, #0
 8012882:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012886:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801295c <_malloc_r+0xfc>
 801288a:	f000 f869 	bl	8012960 <__malloc_lock>
 801288e:	f8d8 3000 	ldr.w	r3, [r8]
 8012892:	461c      	mov	r4, r3
 8012894:	bb44      	cbnz	r4, 80128e8 <_malloc_r+0x88>
 8012896:	4629      	mov	r1, r5
 8012898:	4630      	mov	r0, r6
 801289a:	f7ff ffbf 	bl	801281c <sbrk_aligned>
 801289e:	1c43      	adds	r3, r0, #1
 80128a0:	4604      	mov	r4, r0
 80128a2:	d158      	bne.n	8012956 <_malloc_r+0xf6>
 80128a4:	f8d8 4000 	ldr.w	r4, [r8]
 80128a8:	4627      	mov	r7, r4
 80128aa:	2f00      	cmp	r7, #0
 80128ac:	d143      	bne.n	8012936 <_malloc_r+0xd6>
 80128ae:	2c00      	cmp	r4, #0
 80128b0:	d04b      	beq.n	801294a <_malloc_r+0xea>
 80128b2:	6823      	ldr	r3, [r4, #0]
 80128b4:	4639      	mov	r1, r7
 80128b6:	4630      	mov	r0, r6
 80128b8:	eb04 0903 	add.w	r9, r4, r3
 80128bc:	f000 fdda 	bl	8013474 <_sbrk_r>
 80128c0:	4581      	cmp	r9, r0
 80128c2:	d142      	bne.n	801294a <_malloc_r+0xea>
 80128c4:	6821      	ldr	r1, [r4, #0]
 80128c6:	1a6d      	subs	r5, r5, r1
 80128c8:	4629      	mov	r1, r5
 80128ca:	4630      	mov	r0, r6
 80128cc:	f7ff ffa6 	bl	801281c <sbrk_aligned>
 80128d0:	3001      	adds	r0, #1
 80128d2:	d03a      	beq.n	801294a <_malloc_r+0xea>
 80128d4:	6823      	ldr	r3, [r4, #0]
 80128d6:	442b      	add	r3, r5
 80128d8:	6023      	str	r3, [r4, #0]
 80128da:	f8d8 3000 	ldr.w	r3, [r8]
 80128de:	685a      	ldr	r2, [r3, #4]
 80128e0:	bb62      	cbnz	r2, 801293c <_malloc_r+0xdc>
 80128e2:	f8c8 7000 	str.w	r7, [r8]
 80128e6:	e00f      	b.n	8012908 <_malloc_r+0xa8>
 80128e8:	6822      	ldr	r2, [r4, #0]
 80128ea:	1b52      	subs	r2, r2, r5
 80128ec:	d420      	bmi.n	8012930 <_malloc_r+0xd0>
 80128ee:	2a0b      	cmp	r2, #11
 80128f0:	d917      	bls.n	8012922 <_malloc_r+0xc2>
 80128f2:	1961      	adds	r1, r4, r5
 80128f4:	42a3      	cmp	r3, r4
 80128f6:	6025      	str	r5, [r4, #0]
 80128f8:	bf18      	it	ne
 80128fa:	6059      	strne	r1, [r3, #4]
 80128fc:	6863      	ldr	r3, [r4, #4]
 80128fe:	bf08      	it	eq
 8012900:	f8c8 1000 	streq.w	r1, [r8]
 8012904:	5162      	str	r2, [r4, r5]
 8012906:	604b      	str	r3, [r1, #4]
 8012908:	4630      	mov	r0, r6
 801290a:	f000 f82f 	bl	801296c <__malloc_unlock>
 801290e:	f104 000b 	add.w	r0, r4, #11
 8012912:	1d23      	adds	r3, r4, #4
 8012914:	f020 0007 	bic.w	r0, r0, #7
 8012918:	1ac2      	subs	r2, r0, r3
 801291a:	bf1c      	itt	ne
 801291c:	1a1b      	subne	r3, r3, r0
 801291e:	50a3      	strne	r3, [r4, r2]
 8012920:	e7af      	b.n	8012882 <_malloc_r+0x22>
 8012922:	6862      	ldr	r2, [r4, #4]
 8012924:	42a3      	cmp	r3, r4
 8012926:	bf0c      	ite	eq
 8012928:	f8c8 2000 	streq.w	r2, [r8]
 801292c:	605a      	strne	r2, [r3, #4]
 801292e:	e7eb      	b.n	8012908 <_malloc_r+0xa8>
 8012930:	4623      	mov	r3, r4
 8012932:	6864      	ldr	r4, [r4, #4]
 8012934:	e7ae      	b.n	8012894 <_malloc_r+0x34>
 8012936:	463c      	mov	r4, r7
 8012938:	687f      	ldr	r7, [r7, #4]
 801293a:	e7b6      	b.n	80128aa <_malloc_r+0x4a>
 801293c:	461a      	mov	r2, r3
 801293e:	685b      	ldr	r3, [r3, #4]
 8012940:	42a3      	cmp	r3, r4
 8012942:	d1fb      	bne.n	801293c <_malloc_r+0xdc>
 8012944:	2300      	movs	r3, #0
 8012946:	6053      	str	r3, [r2, #4]
 8012948:	e7de      	b.n	8012908 <_malloc_r+0xa8>
 801294a:	230c      	movs	r3, #12
 801294c:	6033      	str	r3, [r6, #0]
 801294e:	4630      	mov	r0, r6
 8012950:	f000 f80c 	bl	801296c <__malloc_unlock>
 8012954:	e794      	b.n	8012880 <_malloc_r+0x20>
 8012956:	6005      	str	r5, [r0, #0]
 8012958:	e7d6      	b.n	8012908 <_malloc_r+0xa8>
 801295a:	bf00      	nop
 801295c:	200035c8 	.word	0x200035c8

08012960 <__malloc_lock>:
 8012960:	4801      	ldr	r0, [pc, #4]	@ (8012968 <__malloc_lock+0x8>)
 8012962:	f7ff b8a0 	b.w	8011aa6 <__retarget_lock_acquire_recursive>
 8012966:	bf00      	nop
 8012968:	200035c0 	.word	0x200035c0

0801296c <__malloc_unlock>:
 801296c:	4801      	ldr	r0, [pc, #4]	@ (8012974 <__malloc_unlock+0x8>)
 801296e:	f7ff b89b 	b.w	8011aa8 <__retarget_lock_release_recursive>
 8012972:	bf00      	nop
 8012974:	200035c0 	.word	0x200035c0

08012978 <_Balloc>:
 8012978:	b570      	push	{r4, r5, r6, lr}
 801297a:	69c6      	ldr	r6, [r0, #28]
 801297c:	4604      	mov	r4, r0
 801297e:	460d      	mov	r5, r1
 8012980:	b976      	cbnz	r6, 80129a0 <_Balloc+0x28>
 8012982:	2010      	movs	r0, #16
 8012984:	f7ff ff42 	bl	801280c <malloc>
 8012988:	4602      	mov	r2, r0
 801298a:	61e0      	str	r0, [r4, #28]
 801298c:	b920      	cbnz	r0, 8012998 <_Balloc+0x20>
 801298e:	4b18      	ldr	r3, [pc, #96]	@ (80129f0 <_Balloc+0x78>)
 8012990:	4818      	ldr	r0, [pc, #96]	@ (80129f4 <_Balloc+0x7c>)
 8012992:	216b      	movs	r1, #107	@ 0x6b
 8012994:	f000 fd7e 	bl	8013494 <__assert_func>
 8012998:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801299c:	6006      	str	r6, [r0, #0]
 801299e:	60c6      	str	r6, [r0, #12]
 80129a0:	69e6      	ldr	r6, [r4, #28]
 80129a2:	68f3      	ldr	r3, [r6, #12]
 80129a4:	b183      	cbz	r3, 80129c8 <_Balloc+0x50>
 80129a6:	69e3      	ldr	r3, [r4, #28]
 80129a8:	68db      	ldr	r3, [r3, #12]
 80129aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80129ae:	b9b8      	cbnz	r0, 80129e0 <_Balloc+0x68>
 80129b0:	2101      	movs	r1, #1
 80129b2:	fa01 f605 	lsl.w	r6, r1, r5
 80129b6:	1d72      	adds	r2, r6, #5
 80129b8:	0092      	lsls	r2, r2, #2
 80129ba:	4620      	mov	r0, r4
 80129bc:	f000 fd88 	bl	80134d0 <_calloc_r>
 80129c0:	b160      	cbz	r0, 80129dc <_Balloc+0x64>
 80129c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80129c6:	e00e      	b.n	80129e6 <_Balloc+0x6e>
 80129c8:	2221      	movs	r2, #33	@ 0x21
 80129ca:	2104      	movs	r1, #4
 80129cc:	4620      	mov	r0, r4
 80129ce:	f000 fd7f 	bl	80134d0 <_calloc_r>
 80129d2:	69e3      	ldr	r3, [r4, #28]
 80129d4:	60f0      	str	r0, [r6, #12]
 80129d6:	68db      	ldr	r3, [r3, #12]
 80129d8:	2b00      	cmp	r3, #0
 80129da:	d1e4      	bne.n	80129a6 <_Balloc+0x2e>
 80129dc:	2000      	movs	r0, #0
 80129de:	bd70      	pop	{r4, r5, r6, pc}
 80129e0:	6802      	ldr	r2, [r0, #0]
 80129e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80129e6:	2300      	movs	r3, #0
 80129e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80129ec:	e7f7      	b.n	80129de <_Balloc+0x66>
 80129ee:	bf00      	nop
 80129f0:	08015865 	.word	0x08015865
 80129f4:	080158e5 	.word	0x080158e5

080129f8 <_Bfree>:
 80129f8:	b570      	push	{r4, r5, r6, lr}
 80129fa:	69c6      	ldr	r6, [r0, #28]
 80129fc:	4605      	mov	r5, r0
 80129fe:	460c      	mov	r4, r1
 8012a00:	b976      	cbnz	r6, 8012a20 <_Bfree+0x28>
 8012a02:	2010      	movs	r0, #16
 8012a04:	f7ff ff02 	bl	801280c <malloc>
 8012a08:	4602      	mov	r2, r0
 8012a0a:	61e8      	str	r0, [r5, #28]
 8012a0c:	b920      	cbnz	r0, 8012a18 <_Bfree+0x20>
 8012a0e:	4b09      	ldr	r3, [pc, #36]	@ (8012a34 <_Bfree+0x3c>)
 8012a10:	4809      	ldr	r0, [pc, #36]	@ (8012a38 <_Bfree+0x40>)
 8012a12:	218f      	movs	r1, #143	@ 0x8f
 8012a14:	f000 fd3e 	bl	8013494 <__assert_func>
 8012a18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012a1c:	6006      	str	r6, [r0, #0]
 8012a1e:	60c6      	str	r6, [r0, #12]
 8012a20:	b13c      	cbz	r4, 8012a32 <_Bfree+0x3a>
 8012a22:	69eb      	ldr	r3, [r5, #28]
 8012a24:	6862      	ldr	r2, [r4, #4]
 8012a26:	68db      	ldr	r3, [r3, #12]
 8012a28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012a2c:	6021      	str	r1, [r4, #0]
 8012a2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012a32:	bd70      	pop	{r4, r5, r6, pc}
 8012a34:	08015865 	.word	0x08015865
 8012a38:	080158e5 	.word	0x080158e5

08012a3c <__multadd>:
 8012a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a40:	690d      	ldr	r5, [r1, #16]
 8012a42:	4607      	mov	r7, r0
 8012a44:	460c      	mov	r4, r1
 8012a46:	461e      	mov	r6, r3
 8012a48:	f101 0c14 	add.w	ip, r1, #20
 8012a4c:	2000      	movs	r0, #0
 8012a4e:	f8dc 3000 	ldr.w	r3, [ip]
 8012a52:	b299      	uxth	r1, r3
 8012a54:	fb02 6101 	mla	r1, r2, r1, r6
 8012a58:	0c1e      	lsrs	r6, r3, #16
 8012a5a:	0c0b      	lsrs	r3, r1, #16
 8012a5c:	fb02 3306 	mla	r3, r2, r6, r3
 8012a60:	b289      	uxth	r1, r1
 8012a62:	3001      	adds	r0, #1
 8012a64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012a68:	4285      	cmp	r5, r0
 8012a6a:	f84c 1b04 	str.w	r1, [ip], #4
 8012a6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012a72:	dcec      	bgt.n	8012a4e <__multadd+0x12>
 8012a74:	b30e      	cbz	r6, 8012aba <__multadd+0x7e>
 8012a76:	68a3      	ldr	r3, [r4, #8]
 8012a78:	42ab      	cmp	r3, r5
 8012a7a:	dc19      	bgt.n	8012ab0 <__multadd+0x74>
 8012a7c:	6861      	ldr	r1, [r4, #4]
 8012a7e:	4638      	mov	r0, r7
 8012a80:	3101      	adds	r1, #1
 8012a82:	f7ff ff79 	bl	8012978 <_Balloc>
 8012a86:	4680      	mov	r8, r0
 8012a88:	b928      	cbnz	r0, 8012a96 <__multadd+0x5a>
 8012a8a:	4602      	mov	r2, r0
 8012a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8012ac0 <__multadd+0x84>)
 8012a8e:	480d      	ldr	r0, [pc, #52]	@ (8012ac4 <__multadd+0x88>)
 8012a90:	21ba      	movs	r1, #186	@ 0xba
 8012a92:	f000 fcff 	bl	8013494 <__assert_func>
 8012a96:	6922      	ldr	r2, [r4, #16]
 8012a98:	3202      	adds	r2, #2
 8012a9a:	f104 010c 	add.w	r1, r4, #12
 8012a9e:	0092      	lsls	r2, r2, #2
 8012aa0:	300c      	adds	r0, #12
 8012aa2:	f7ff f802 	bl	8011aaa <memcpy>
 8012aa6:	4621      	mov	r1, r4
 8012aa8:	4638      	mov	r0, r7
 8012aaa:	f7ff ffa5 	bl	80129f8 <_Bfree>
 8012aae:	4644      	mov	r4, r8
 8012ab0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012ab4:	3501      	adds	r5, #1
 8012ab6:	615e      	str	r6, [r3, #20]
 8012ab8:	6125      	str	r5, [r4, #16]
 8012aba:	4620      	mov	r0, r4
 8012abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ac0:	080158d4 	.word	0x080158d4
 8012ac4:	080158e5 	.word	0x080158e5

08012ac8 <__hi0bits>:
 8012ac8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012acc:	4603      	mov	r3, r0
 8012ace:	bf36      	itet	cc
 8012ad0:	0403      	lslcc	r3, r0, #16
 8012ad2:	2000      	movcs	r0, #0
 8012ad4:	2010      	movcc	r0, #16
 8012ad6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012ada:	bf3c      	itt	cc
 8012adc:	021b      	lslcc	r3, r3, #8
 8012ade:	3008      	addcc	r0, #8
 8012ae0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012ae4:	bf3c      	itt	cc
 8012ae6:	011b      	lslcc	r3, r3, #4
 8012ae8:	3004      	addcc	r0, #4
 8012aea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012aee:	bf3c      	itt	cc
 8012af0:	009b      	lslcc	r3, r3, #2
 8012af2:	3002      	addcc	r0, #2
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	db05      	blt.n	8012b04 <__hi0bits+0x3c>
 8012af8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012afc:	f100 0001 	add.w	r0, r0, #1
 8012b00:	bf08      	it	eq
 8012b02:	2020      	moveq	r0, #32
 8012b04:	4770      	bx	lr

08012b06 <__lo0bits>:
 8012b06:	6803      	ldr	r3, [r0, #0]
 8012b08:	4602      	mov	r2, r0
 8012b0a:	f013 0007 	ands.w	r0, r3, #7
 8012b0e:	d00b      	beq.n	8012b28 <__lo0bits+0x22>
 8012b10:	07d9      	lsls	r1, r3, #31
 8012b12:	d421      	bmi.n	8012b58 <__lo0bits+0x52>
 8012b14:	0798      	lsls	r0, r3, #30
 8012b16:	bf49      	itett	mi
 8012b18:	085b      	lsrmi	r3, r3, #1
 8012b1a:	089b      	lsrpl	r3, r3, #2
 8012b1c:	2001      	movmi	r0, #1
 8012b1e:	6013      	strmi	r3, [r2, #0]
 8012b20:	bf5c      	itt	pl
 8012b22:	6013      	strpl	r3, [r2, #0]
 8012b24:	2002      	movpl	r0, #2
 8012b26:	4770      	bx	lr
 8012b28:	b299      	uxth	r1, r3
 8012b2a:	b909      	cbnz	r1, 8012b30 <__lo0bits+0x2a>
 8012b2c:	0c1b      	lsrs	r3, r3, #16
 8012b2e:	2010      	movs	r0, #16
 8012b30:	b2d9      	uxtb	r1, r3
 8012b32:	b909      	cbnz	r1, 8012b38 <__lo0bits+0x32>
 8012b34:	3008      	adds	r0, #8
 8012b36:	0a1b      	lsrs	r3, r3, #8
 8012b38:	0719      	lsls	r1, r3, #28
 8012b3a:	bf04      	itt	eq
 8012b3c:	091b      	lsreq	r3, r3, #4
 8012b3e:	3004      	addeq	r0, #4
 8012b40:	0799      	lsls	r1, r3, #30
 8012b42:	bf04      	itt	eq
 8012b44:	089b      	lsreq	r3, r3, #2
 8012b46:	3002      	addeq	r0, #2
 8012b48:	07d9      	lsls	r1, r3, #31
 8012b4a:	d403      	bmi.n	8012b54 <__lo0bits+0x4e>
 8012b4c:	085b      	lsrs	r3, r3, #1
 8012b4e:	f100 0001 	add.w	r0, r0, #1
 8012b52:	d003      	beq.n	8012b5c <__lo0bits+0x56>
 8012b54:	6013      	str	r3, [r2, #0]
 8012b56:	4770      	bx	lr
 8012b58:	2000      	movs	r0, #0
 8012b5a:	4770      	bx	lr
 8012b5c:	2020      	movs	r0, #32
 8012b5e:	4770      	bx	lr

08012b60 <__i2b>:
 8012b60:	b510      	push	{r4, lr}
 8012b62:	460c      	mov	r4, r1
 8012b64:	2101      	movs	r1, #1
 8012b66:	f7ff ff07 	bl	8012978 <_Balloc>
 8012b6a:	4602      	mov	r2, r0
 8012b6c:	b928      	cbnz	r0, 8012b7a <__i2b+0x1a>
 8012b6e:	4b05      	ldr	r3, [pc, #20]	@ (8012b84 <__i2b+0x24>)
 8012b70:	4805      	ldr	r0, [pc, #20]	@ (8012b88 <__i2b+0x28>)
 8012b72:	f240 1145 	movw	r1, #325	@ 0x145
 8012b76:	f000 fc8d 	bl	8013494 <__assert_func>
 8012b7a:	2301      	movs	r3, #1
 8012b7c:	6144      	str	r4, [r0, #20]
 8012b7e:	6103      	str	r3, [r0, #16]
 8012b80:	bd10      	pop	{r4, pc}
 8012b82:	bf00      	nop
 8012b84:	080158d4 	.word	0x080158d4
 8012b88:	080158e5 	.word	0x080158e5

08012b8c <__multiply>:
 8012b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b90:	4617      	mov	r7, r2
 8012b92:	690a      	ldr	r2, [r1, #16]
 8012b94:	693b      	ldr	r3, [r7, #16]
 8012b96:	429a      	cmp	r2, r3
 8012b98:	bfa8      	it	ge
 8012b9a:	463b      	movge	r3, r7
 8012b9c:	4689      	mov	r9, r1
 8012b9e:	bfa4      	itt	ge
 8012ba0:	460f      	movge	r7, r1
 8012ba2:	4699      	movge	r9, r3
 8012ba4:	693d      	ldr	r5, [r7, #16]
 8012ba6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012baa:	68bb      	ldr	r3, [r7, #8]
 8012bac:	6879      	ldr	r1, [r7, #4]
 8012bae:	eb05 060a 	add.w	r6, r5, sl
 8012bb2:	42b3      	cmp	r3, r6
 8012bb4:	b085      	sub	sp, #20
 8012bb6:	bfb8      	it	lt
 8012bb8:	3101      	addlt	r1, #1
 8012bba:	f7ff fedd 	bl	8012978 <_Balloc>
 8012bbe:	b930      	cbnz	r0, 8012bce <__multiply+0x42>
 8012bc0:	4602      	mov	r2, r0
 8012bc2:	4b41      	ldr	r3, [pc, #260]	@ (8012cc8 <__multiply+0x13c>)
 8012bc4:	4841      	ldr	r0, [pc, #260]	@ (8012ccc <__multiply+0x140>)
 8012bc6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012bca:	f000 fc63 	bl	8013494 <__assert_func>
 8012bce:	f100 0414 	add.w	r4, r0, #20
 8012bd2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8012bd6:	4623      	mov	r3, r4
 8012bd8:	2200      	movs	r2, #0
 8012bda:	4573      	cmp	r3, lr
 8012bdc:	d320      	bcc.n	8012c20 <__multiply+0x94>
 8012bde:	f107 0814 	add.w	r8, r7, #20
 8012be2:	f109 0114 	add.w	r1, r9, #20
 8012be6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8012bea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8012bee:	9302      	str	r3, [sp, #8]
 8012bf0:	1beb      	subs	r3, r5, r7
 8012bf2:	3b15      	subs	r3, #21
 8012bf4:	f023 0303 	bic.w	r3, r3, #3
 8012bf8:	3304      	adds	r3, #4
 8012bfa:	3715      	adds	r7, #21
 8012bfc:	42bd      	cmp	r5, r7
 8012bfe:	bf38      	it	cc
 8012c00:	2304      	movcc	r3, #4
 8012c02:	9301      	str	r3, [sp, #4]
 8012c04:	9b02      	ldr	r3, [sp, #8]
 8012c06:	9103      	str	r1, [sp, #12]
 8012c08:	428b      	cmp	r3, r1
 8012c0a:	d80c      	bhi.n	8012c26 <__multiply+0x9a>
 8012c0c:	2e00      	cmp	r6, #0
 8012c0e:	dd03      	ble.n	8012c18 <__multiply+0x8c>
 8012c10:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	d055      	beq.n	8012cc4 <__multiply+0x138>
 8012c18:	6106      	str	r6, [r0, #16]
 8012c1a:	b005      	add	sp, #20
 8012c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c20:	f843 2b04 	str.w	r2, [r3], #4
 8012c24:	e7d9      	b.n	8012bda <__multiply+0x4e>
 8012c26:	f8b1 a000 	ldrh.w	sl, [r1]
 8012c2a:	f1ba 0f00 	cmp.w	sl, #0
 8012c2e:	d01f      	beq.n	8012c70 <__multiply+0xe4>
 8012c30:	46c4      	mov	ip, r8
 8012c32:	46a1      	mov	r9, r4
 8012c34:	2700      	movs	r7, #0
 8012c36:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012c3a:	f8d9 3000 	ldr.w	r3, [r9]
 8012c3e:	fa1f fb82 	uxth.w	fp, r2
 8012c42:	b29b      	uxth	r3, r3
 8012c44:	fb0a 330b 	mla	r3, sl, fp, r3
 8012c48:	443b      	add	r3, r7
 8012c4a:	f8d9 7000 	ldr.w	r7, [r9]
 8012c4e:	0c12      	lsrs	r2, r2, #16
 8012c50:	0c3f      	lsrs	r7, r7, #16
 8012c52:	fb0a 7202 	mla	r2, sl, r2, r7
 8012c56:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8012c5a:	b29b      	uxth	r3, r3
 8012c5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012c60:	4565      	cmp	r5, ip
 8012c62:	f849 3b04 	str.w	r3, [r9], #4
 8012c66:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8012c6a:	d8e4      	bhi.n	8012c36 <__multiply+0xaa>
 8012c6c:	9b01      	ldr	r3, [sp, #4]
 8012c6e:	50e7      	str	r7, [r4, r3]
 8012c70:	9b03      	ldr	r3, [sp, #12]
 8012c72:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8012c76:	3104      	adds	r1, #4
 8012c78:	f1b9 0f00 	cmp.w	r9, #0
 8012c7c:	d020      	beq.n	8012cc0 <__multiply+0x134>
 8012c7e:	6823      	ldr	r3, [r4, #0]
 8012c80:	4647      	mov	r7, r8
 8012c82:	46a4      	mov	ip, r4
 8012c84:	f04f 0a00 	mov.w	sl, #0
 8012c88:	f8b7 b000 	ldrh.w	fp, [r7]
 8012c8c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012c90:	fb09 220b 	mla	r2, r9, fp, r2
 8012c94:	4452      	add	r2, sl
 8012c96:	b29b      	uxth	r3, r3
 8012c98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012c9c:	f84c 3b04 	str.w	r3, [ip], #4
 8012ca0:	f857 3b04 	ldr.w	r3, [r7], #4
 8012ca4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012ca8:	f8bc 3000 	ldrh.w	r3, [ip]
 8012cac:	fb09 330a 	mla	r3, r9, sl, r3
 8012cb0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012cb4:	42bd      	cmp	r5, r7
 8012cb6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012cba:	d8e5      	bhi.n	8012c88 <__multiply+0xfc>
 8012cbc:	9a01      	ldr	r2, [sp, #4]
 8012cbe:	50a3      	str	r3, [r4, r2]
 8012cc0:	3404      	adds	r4, #4
 8012cc2:	e79f      	b.n	8012c04 <__multiply+0x78>
 8012cc4:	3e01      	subs	r6, #1
 8012cc6:	e7a1      	b.n	8012c0c <__multiply+0x80>
 8012cc8:	080158d4 	.word	0x080158d4
 8012ccc:	080158e5 	.word	0x080158e5

08012cd0 <__pow5mult>:
 8012cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012cd4:	4615      	mov	r5, r2
 8012cd6:	f012 0203 	ands.w	r2, r2, #3
 8012cda:	4607      	mov	r7, r0
 8012cdc:	460e      	mov	r6, r1
 8012cde:	d007      	beq.n	8012cf0 <__pow5mult+0x20>
 8012ce0:	4c25      	ldr	r4, [pc, #148]	@ (8012d78 <__pow5mult+0xa8>)
 8012ce2:	3a01      	subs	r2, #1
 8012ce4:	2300      	movs	r3, #0
 8012ce6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012cea:	f7ff fea7 	bl	8012a3c <__multadd>
 8012cee:	4606      	mov	r6, r0
 8012cf0:	10ad      	asrs	r5, r5, #2
 8012cf2:	d03d      	beq.n	8012d70 <__pow5mult+0xa0>
 8012cf4:	69fc      	ldr	r4, [r7, #28]
 8012cf6:	b97c      	cbnz	r4, 8012d18 <__pow5mult+0x48>
 8012cf8:	2010      	movs	r0, #16
 8012cfa:	f7ff fd87 	bl	801280c <malloc>
 8012cfe:	4602      	mov	r2, r0
 8012d00:	61f8      	str	r0, [r7, #28]
 8012d02:	b928      	cbnz	r0, 8012d10 <__pow5mult+0x40>
 8012d04:	4b1d      	ldr	r3, [pc, #116]	@ (8012d7c <__pow5mult+0xac>)
 8012d06:	481e      	ldr	r0, [pc, #120]	@ (8012d80 <__pow5mult+0xb0>)
 8012d08:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012d0c:	f000 fbc2 	bl	8013494 <__assert_func>
 8012d10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012d14:	6004      	str	r4, [r0, #0]
 8012d16:	60c4      	str	r4, [r0, #12]
 8012d18:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012d1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012d20:	b94c      	cbnz	r4, 8012d36 <__pow5mult+0x66>
 8012d22:	f240 2171 	movw	r1, #625	@ 0x271
 8012d26:	4638      	mov	r0, r7
 8012d28:	f7ff ff1a 	bl	8012b60 <__i2b>
 8012d2c:	2300      	movs	r3, #0
 8012d2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8012d32:	4604      	mov	r4, r0
 8012d34:	6003      	str	r3, [r0, #0]
 8012d36:	f04f 0900 	mov.w	r9, #0
 8012d3a:	07eb      	lsls	r3, r5, #31
 8012d3c:	d50a      	bpl.n	8012d54 <__pow5mult+0x84>
 8012d3e:	4631      	mov	r1, r6
 8012d40:	4622      	mov	r2, r4
 8012d42:	4638      	mov	r0, r7
 8012d44:	f7ff ff22 	bl	8012b8c <__multiply>
 8012d48:	4631      	mov	r1, r6
 8012d4a:	4680      	mov	r8, r0
 8012d4c:	4638      	mov	r0, r7
 8012d4e:	f7ff fe53 	bl	80129f8 <_Bfree>
 8012d52:	4646      	mov	r6, r8
 8012d54:	106d      	asrs	r5, r5, #1
 8012d56:	d00b      	beq.n	8012d70 <__pow5mult+0xa0>
 8012d58:	6820      	ldr	r0, [r4, #0]
 8012d5a:	b938      	cbnz	r0, 8012d6c <__pow5mult+0x9c>
 8012d5c:	4622      	mov	r2, r4
 8012d5e:	4621      	mov	r1, r4
 8012d60:	4638      	mov	r0, r7
 8012d62:	f7ff ff13 	bl	8012b8c <__multiply>
 8012d66:	6020      	str	r0, [r4, #0]
 8012d68:	f8c0 9000 	str.w	r9, [r0]
 8012d6c:	4604      	mov	r4, r0
 8012d6e:	e7e4      	b.n	8012d3a <__pow5mult+0x6a>
 8012d70:	4630      	mov	r0, r6
 8012d72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d76:	bf00      	nop
 8012d78:	08015998 	.word	0x08015998
 8012d7c:	08015865 	.word	0x08015865
 8012d80:	080158e5 	.word	0x080158e5

08012d84 <__lshift>:
 8012d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012d88:	460c      	mov	r4, r1
 8012d8a:	6849      	ldr	r1, [r1, #4]
 8012d8c:	6923      	ldr	r3, [r4, #16]
 8012d8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012d92:	68a3      	ldr	r3, [r4, #8]
 8012d94:	4607      	mov	r7, r0
 8012d96:	4691      	mov	r9, r2
 8012d98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012d9c:	f108 0601 	add.w	r6, r8, #1
 8012da0:	42b3      	cmp	r3, r6
 8012da2:	db0b      	blt.n	8012dbc <__lshift+0x38>
 8012da4:	4638      	mov	r0, r7
 8012da6:	f7ff fde7 	bl	8012978 <_Balloc>
 8012daa:	4605      	mov	r5, r0
 8012dac:	b948      	cbnz	r0, 8012dc2 <__lshift+0x3e>
 8012dae:	4602      	mov	r2, r0
 8012db0:	4b28      	ldr	r3, [pc, #160]	@ (8012e54 <__lshift+0xd0>)
 8012db2:	4829      	ldr	r0, [pc, #164]	@ (8012e58 <__lshift+0xd4>)
 8012db4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012db8:	f000 fb6c 	bl	8013494 <__assert_func>
 8012dbc:	3101      	adds	r1, #1
 8012dbe:	005b      	lsls	r3, r3, #1
 8012dc0:	e7ee      	b.n	8012da0 <__lshift+0x1c>
 8012dc2:	2300      	movs	r3, #0
 8012dc4:	f100 0114 	add.w	r1, r0, #20
 8012dc8:	f100 0210 	add.w	r2, r0, #16
 8012dcc:	4618      	mov	r0, r3
 8012dce:	4553      	cmp	r3, sl
 8012dd0:	db33      	blt.n	8012e3a <__lshift+0xb6>
 8012dd2:	6920      	ldr	r0, [r4, #16]
 8012dd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012dd8:	f104 0314 	add.w	r3, r4, #20
 8012ddc:	f019 091f 	ands.w	r9, r9, #31
 8012de0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012de4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012de8:	d02b      	beq.n	8012e42 <__lshift+0xbe>
 8012dea:	f1c9 0e20 	rsb	lr, r9, #32
 8012dee:	468a      	mov	sl, r1
 8012df0:	2200      	movs	r2, #0
 8012df2:	6818      	ldr	r0, [r3, #0]
 8012df4:	fa00 f009 	lsl.w	r0, r0, r9
 8012df8:	4310      	orrs	r0, r2
 8012dfa:	f84a 0b04 	str.w	r0, [sl], #4
 8012dfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8012e02:	459c      	cmp	ip, r3
 8012e04:	fa22 f20e 	lsr.w	r2, r2, lr
 8012e08:	d8f3      	bhi.n	8012df2 <__lshift+0x6e>
 8012e0a:	ebac 0304 	sub.w	r3, ip, r4
 8012e0e:	3b15      	subs	r3, #21
 8012e10:	f023 0303 	bic.w	r3, r3, #3
 8012e14:	3304      	adds	r3, #4
 8012e16:	f104 0015 	add.w	r0, r4, #21
 8012e1a:	4560      	cmp	r0, ip
 8012e1c:	bf88      	it	hi
 8012e1e:	2304      	movhi	r3, #4
 8012e20:	50ca      	str	r2, [r1, r3]
 8012e22:	b10a      	cbz	r2, 8012e28 <__lshift+0xa4>
 8012e24:	f108 0602 	add.w	r6, r8, #2
 8012e28:	3e01      	subs	r6, #1
 8012e2a:	4638      	mov	r0, r7
 8012e2c:	612e      	str	r6, [r5, #16]
 8012e2e:	4621      	mov	r1, r4
 8012e30:	f7ff fde2 	bl	80129f8 <_Bfree>
 8012e34:	4628      	mov	r0, r5
 8012e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8012e3e:	3301      	adds	r3, #1
 8012e40:	e7c5      	b.n	8012dce <__lshift+0x4a>
 8012e42:	3904      	subs	r1, #4
 8012e44:	f853 2b04 	ldr.w	r2, [r3], #4
 8012e48:	f841 2f04 	str.w	r2, [r1, #4]!
 8012e4c:	459c      	cmp	ip, r3
 8012e4e:	d8f9      	bhi.n	8012e44 <__lshift+0xc0>
 8012e50:	e7ea      	b.n	8012e28 <__lshift+0xa4>
 8012e52:	bf00      	nop
 8012e54:	080158d4 	.word	0x080158d4
 8012e58:	080158e5 	.word	0x080158e5

08012e5c <__mcmp>:
 8012e5c:	690a      	ldr	r2, [r1, #16]
 8012e5e:	4603      	mov	r3, r0
 8012e60:	6900      	ldr	r0, [r0, #16]
 8012e62:	1a80      	subs	r0, r0, r2
 8012e64:	b530      	push	{r4, r5, lr}
 8012e66:	d10e      	bne.n	8012e86 <__mcmp+0x2a>
 8012e68:	3314      	adds	r3, #20
 8012e6a:	3114      	adds	r1, #20
 8012e6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012e70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012e74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012e78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012e7c:	4295      	cmp	r5, r2
 8012e7e:	d003      	beq.n	8012e88 <__mcmp+0x2c>
 8012e80:	d205      	bcs.n	8012e8e <__mcmp+0x32>
 8012e82:	f04f 30ff 	mov.w	r0, #4294967295
 8012e86:	bd30      	pop	{r4, r5, pc}
 8012e88:	42a3      	cmp	r3, r4
 8012e8a:	d3f3      	bcc.n	8012e74 <__mcmp+0x18>
 8012e8c:	e7fb      	b.n	8012e86 <__mcmp+0x2a>
 8012e8e:	2001      	movs	r0, #1
 8012e90:	e7f9      	b.n	8012e86 <__mcmp+0x2a>
	...

08012e94 <__mdiff>:
 8012e94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e98:	4689      	mov	r9, r1
 8012e9a:	4606      	mov	r6, r0
 8012e9c:	4611      	mov	r1, r2
 8012e9e:	4648      	mov	r0, r9
 8012ea0:	4614      	mov	r4, r2
 8012ea2:	f7ff ffdb 	bl	8012e5c <__mcmp>
 8012ea6:	1e05      	subs	r5, r0, #0
 8012ea8:	d112      	bne.n	8012ed0 <__mdiff+0x3c>
 8012eaa:	4629      	mov	r1, r5
 8012eac:	4630      	mov	r0, r6
 8012eae:	f7ff fd63 	bl	8012978 <_Balloc>
 8012eb2:	4602      	mov	r2, r0
 8012eb4:	b928      	cbnz	r0, 8012ec2 <__mdiff+0x2e>
 8012eb6:	4b3f      	ldr	r3, [pc, #252]	@ (8012fb4 <__mdiff+0x120>)
 8012eb8:	f240 2137 	movw	r1, #567	@ 0x237
 8012ebc:	483e      	ldr	r0, [pc, #248]	@ (8012fb8 <__mdiff+0x124>)
 8012ebe:	f000 fae9 	bl	8013494 <__assert_func>
 8012ec2:	2301      	movs	r3, #1
 8012ec4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012ec8:	4610      	mov	r0, r2
 8012eca:	b003      	add	sp, #12
 8012ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ed0:	bfbc      	itt	lt
 8012ed2:	464b      	movlt	r3, r9
 8012ed4:	46a1      	movlt	r9, r4
 8012ed6:	4630      	mov	r0, r6
 8012ed8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012edc:	bfba      	itte	lt
 8012ede:	461c      	movlt	r4, r3
 8012ee0:	2501      	movlt	r5, #1
 8012ee2:	2500      	movge	r5, #0
 8012ee4:	f7ff fd48 	bl	8012978 <_Balloc>
 8012ee8:	4602      	mov	r2, r0
 8012eea:	b918      	cbnz	r0, 8012ef4 <__mdiff+0x60>
 8012eec:	4b31      	ldr	r3, [pc, #196]	@ (8012fb4 <__mdiff+0x120>)
 8012eee:	f240 2145 	movw	r1, #581	@ 0x245
 8012ef2:	e7e3      	b.n	8012ebc <__mdiff+0x28>
 8012ef4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012ef8:	6926      	ldr	r6, [r4, #16]
 8012efa:	60c5      	str	r5, [r0, #12]
 8012efc:	f109 0310 	add.w	r3, r9, #16
 8012f00:	f109 0514 	add.w	r5, r9, #20
 8012f04:	f104 0e14 	add.w	lr, r4, #20
 8012f08:	f100 0b14 	add.w	fp, r0, #20
 8012f0c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012f10:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8012f14:	9301      	str	r3, [sp, #4]
 8012f16:	46d9      	mov	r9, fp
 8012f18:	f04f 0c00 	mov.w	ip, #0
 8012f1c:	9b01      	ldr	r3, [sp, #4]
 8012f1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8012f22:	f853 af04 	ldr.w	sl, [r3, #4]!
 8012f26:	9301      	str	r3, [sp, #4]
 8012f28:	fa1f f38a 	uxth.w	r3, sl
 8012f2c:	4619      	mov	r1, r3
 8012f2e:	b283      	uxth	r3, r0
 8012f30:	1acb      	subs	r3, r1, r3
 8012f32:	0c00      	lsrs	r0, r0, #16
 8012f34:	4463      	add	r3, ip
 8012f36:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8012f3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012f3e:	b29b      	uxth	r3, r3
 8012f40:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012f44:	4576      	cmp	r6, lr
 8012f46:	f849 3b04 	str.w	r3, [r9], #4
 8012f4a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012f4e:	d8e5      	bhi.n	8012f1c <__mdiff+0x88>
 8012f50:	1b33      	subs	r3, r6, r4
 8012f52:	3b15      	subs	r3, #21
 8012f54:	f023 0303 	bic.w	r3, r3, #3
 8012f58:	3415      	adds	r4, #21
 8012f5a:	3304      	adds	r3, #4
 8012f5c:	42a6      	cmp	r6, r4
 8012f5e:	bf38      	it	cc
 8012f60:	2304      	movcc	r3, #4
 8012f62:	441d      	add	r5, r3
 8012f64:	445b      	add	r3, fp
 8012f66:	461e      	mov	r6, r3
 8012f68:	462c      	mov	r4, r5
 8012f6a:	4544      	cmp	r4, r8
 8012f6c:	d30e      	bcc.n	8012f8c <__mdiff+0xf8>
 8012f6e:	f108 0103 	add.w	r1, r8, #3
 8012f72:	1b49      	subs	r1, r1, r5
 8012f74:	f021 0103 	bic.w	r1, r1, #3
 8012f78:	3d03      	subs	r5, #3
 8012f7a:	45a8      	cmp	r8, r5
 8012f7c:	bf38      	it	cc
 8012f7e:	2100      	movcc	r1, #0
 8012f80:	440b      	add	r3, r1
 8012f82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012f86:	b191      	cbz	r1, 8012fae <__mdiff+0x11a>
 8012f88:	6117      	str	r7, [r2, #16]
 8012f8a:	e79d      	b.n	8012ec8 <__mdiff+0x34>
 8012f8c:	f854 1b04 	ldr.w	r1, [r4], #4
 8012f90:	46e6      	mov	lr, ip
 8012f92:	0c08      	lsrs	r0, r1, #16
 8012f94:	fa1c fc81 	uxtah	ip, ip, r1
 8012f98:	4471      	add	r1, lr
 8012f9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012f9e:	b289      	uxth	r1, r1
 8012fa0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012fa4:	f846 1b04 	str.w	r1, [r6], #4
 8012fa8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012fac:	e7dd      	b.n	8012f6a <__mdiff+0xd6>
 8012fae:	3f01      	subs	r7, #1
 8012fb0:	e7e7      	b.n	8012f82 <__mdiff+0xee>
 8012fb2:	bf00      	nop
 8012fb4:	080158d4 	.word	0x080158d4
 8012fb8:	080158e5 	.word	0x080158e5

08012fbc <__d2b>:
 8012fbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012fc0:	460f      	mov	r7, r1
 8012fc2:	2101      	movs	r1, #1
 8012fc4:	ec59 8b10 	vmov	r8, r9, d0
 8012fc8:	4616      	mov	r6, r2
 8012fca:	f7ff fcd5 	bl	8012978 <_Balloc>
 8012fce:	4604      	mov	r4, r0
 8012fd0:	b930      	cbnz	r0, 8012fe0 <__d2b+0x24>
 8012fd2:	4602      	mov	r2, r0
 8012fd4:	4b23      	ldr	r3, [pc, #140]	@ (8013064 <__d2b+0xa8>)
 8012fd6:	4824      	ldr	r0, [pc, #144]	@ (8013068 <__d2b+0xac>)
 8012fd8:	f240 310f 	movw	r1, #783	@ 0x30f
 8012fdc:	f000 fa5a 	bl	8013494 <__assert_func>
 8012fe0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012fe4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012fe8:	b10d      	cbz	r5, 8012fee <__d2b+0x32>
 8012fea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012fee:	9301      	str	r3, [sp, #4]
 8012ff0:	f1b8 0300 	subs.w	r3, r8, #0
 8012ff4:	d023      	beq.n	801303e <__d2b+0x82>
 8012ff6:	4668      	mov	r0, sp
 8012ff8:	9300      	str	r3, [sp, #0]
 8012ffa:	f7ff fd84 	bl	8012b06 <__lo0bits>
 8012ffe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013002:	b1d0      	cbz	r0, 801303a <__d2b+0x7e>
 8013004:	f1c0 0320 	rsb	r3, r0, #32
 8013008:	fa02 f303 	lsl.w	r3, r2, r3
 801300c:	430b      	orrs	r3, r1
 801300e:	40c2      	lsrs	r2, r0
 8013010:	6163      	str	r3, [r4, #20]
 8013012:	9201      	str	r2, [sp, #4]
 8013014:	9b01      	ldr	r3, [sp, #4]
 8013016:	61a3      	str	r3, [r4, #24]
 8013018:	2b00      	cmp	r3, #0
 801301a:	bf0c      	ite	eq
 801301c:	2201      	moveq	r2, #1
 801301e:	2202      	movne	r2, #2
 8013020:	6122      	str	r2, [r4, #16]
 8013022:	b1a5      	cbz	r5, 801304e <__d2b+0x92>
 8013024:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013028:	4405      	add	r5, r0
 801302a:	603d      	str	r5, [r7, #0]
 801302c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013030:	6030      	str	r0, [r6, #0]
 8013032:	4620      	mov	r0, r4
 8013034:	b003      	add	sp, #12
 8013036:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801303a:	6161      	str	r1, [r4, #20]
 801303c:	e7ea      	b.n	8013014 <__d2b+0x58>
 801303e:	a801      	add	r0, sp, #4
 8013040:	f7ff fd61 	bl	8012b06 <__lo0bits>
 8013044:	9b01      	ldr	r3, [sp, #4]
 8013046:	6163      	str	r3, [r4, #20]
 8013048:	3020      	adds	r0, #32
 801304a:	2201      	movs	r2, #1
 801304c:	e7e8      	b.n	8013020 <__d2b+0x64>
 801304e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013052:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013056:	6038      	str	r0, [r7, #0]
 8013058:	6918      	ldr	r0, [r3, #16]
 801305a:	f7ff fd35 	bl	8012ac8 <__hi0bits>
 801305e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013062:	e7e5      	b.n	8013030 <__d2b+0x74>
 8013064:	080158d4 	.word	0x080158d4
 8013068:	080158e5 	.word	0x080158e5

0801306c <__ssputs_r>:
 801306c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013070:	688e      	ldr	r6, [r1, #8]
 8013072:	461f      	mov	r7, r3
 8013074:	42be      	cmp	r6, r7
 8013076:	680b      	ldr	r3, [r1, #0]
 8013078:	4682      	mov	sl, r0
 801307a:	460c      	mov	r4, r1
 801307c:	4690      	mov	r8, r2
 801307e:	d82d      	bhi.n	80130dc <__ssputs_r+0x70>
 8013080:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013084:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013088:	d026      	beq.n	80130d8 <__ssputs_r+0x6c>
 801308a:	6965      	ldr	r5, [r4, #20]
 801308c:	6909      	ldr	r1, [r1, #16]
 801308e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013092:	eba3 0901 	sub.w	r9, r3, r1
 8013096:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801309a:	1c7b      	adds	r3, r7, #1
 801309c:	444b      	add	r3, r9
 801309e:	106d      	asrs	r5, r5, #1
 80130a0:	429d      	cmp	r5, r3
 80130a2:	bf38      	it	cc
 80130a4:	461d      	movcc	r5, r3
 80130a6:	0553      	lsls	r3, r2, #21
 80130a8:	d527      	bpl.n	80130fa <__ssputs_r+0x8e>
 80130aa:	4629      	mov	r1, r5
 80130ac:	f7ff fbd8 	bl	8012860 <_malloc_r>
 80130b0:	4606      	mov	r6, r0
 80130b2:	b360      	cbz	r0, 801310e <__ssputs_r+0xa2>
 80130b4:	6921      	ldr	r1, [r4, #16]
 80130b6:	464a      	mov	r2, r9
 80130b8:	f7fe fcf7 	bl	8011aaa <memcpy>
 80130bc:	89a3      	ldrh	r3, [r4, #12]
 80130be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80130c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80130c6:	81a3      	strh	r3, [r4, #12]
 80130c8:	6126      	str	r6, [r4, #16]
 80130ca:	6165      	str	r5, [r4, #20]
 80130cc:	444e      	add	r6, r9
 80130ce:	eba5 0509 	sub.w	r5, r5, r9
 80130d2:	6026      	str	r6, [r4, #0]
 80130d4:	60a5      	str	r5, [r4, #8]
 80130d6:	463e      	mov	r6, r7
 80130d8:	42be      	cmp	r6, r7
 80130da:	d900      	bls.n	80130de <__ssputs_r+0x72>
 80130dc:	463e      	mov	r6, r7
 80130de:	6820      	ldr	r0, [r4, #0]
 80130e0:	4632      	mov	r2, r6
 80130e2:	4641      	mov	r1, r8
 80130e4:	f7fe fc47 	bl	8011976 <memmove>
 80130e8:	68a3      	ldr	r3, [r4, #8]
 80130ea:	1b9b      	subs	r3, r3, r6
 80130ec:	60a3      	str	r3, [r4, #8]
 80130ee:	6823      	ldr	r3, [r4, #0]
 80130f0:	4433      	add	r3, r6
 80130f2:	6023      	str	r3, [r4, #0]
 80130f4:	2000      	movs	r0, #0
 80130f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80130fa:	462a      	mov	r2, r5
 80130fc:	f000 fa0e 	bl	801351c <_realloc_r>
 8013100:	4606      	mov	r6, r0
 8013102:	2800      	cmp	r0, #0
 8013104:	d1e0      	bne.n	80130c8 <__ssputs_r+0x5c>
 8013106:	6921      	ldr	r1, [r4, #16]
 8013108:	4650      	mov	r0, sl
 801310a:	f7ff fb35 	bl	8012778 <_free_r>
 801310e:	230c      	movs	r3, #12
 8013110:	f8ca 3000 	str.w	r3, [sl]
 8013114:	89a3      	ldrh	r3, [r4, #12]
 8013116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801311a:	81a3      	strh	r3, [r4, #12]
 801311c:	f04f 30ff 	mov.w	r0, #4294967295
 8013120:	e7e9      	b.n	80130f6 <__ssputs_r+0x8a>
	...

08013124 <_svfiprintf_r>:
 8013124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013128:	4698      	mov	r8, r3
 801312a:	898b      	ldrh	r3, [r1, #12]
 801312c:	061b      	lsls	r3, r3, #24
 801312e:	b09d      	sub	sp, #116	@ 0x74
 8013130:	4607      	mov	r7, r0
 8013132:	460d      	mov	r5, r1
 8013134:	4614      	mov	r4, r2
 8013136:	d510      	bpl.n	801315a <_svfiprintf_r+0x36>
 8013138:	690b      	ldr	r3, [r1, #16]
 801313a:	b973      	cbnz	r3, 801315a <_svfiprintf_r+0x36>
 801313c:	2140      	movs	r1, #64	@ 0x40
 801313e:	f7ff fb8f 	bl	8012860 <_malloc_r>
 8013142:	6028      	str	r0, [r5, #0]
 8013144:	6128      	str	r0, [r5, #16]
 8013146:	b930      	cbnz	r0, 8013156 <_svfiprintf_r+0x32>
 8013148:	230c      	movs	r3, #12
 801314a:	603b      	str	r3, [r7, #0]
 801314c:	f04f 30ff 	mov.w	r0, #4294967295
 8013150:	b01d      	add	sp, #116	@ 0x74
 8013152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013156:	2340      	movs	r3, #64	@ 0x40
 8013158:	616b      	str	r3, [r5, #20]
 801315a:	2300      	movs	r3, #0
 801315c:	9309      	str	r3, [sp, #36]	@ 0x24
 801315e:	2320      	movs	r3, #32
 8013160:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013164:	f8cd 800c 	str.w	r8, [sp, #12]
 8013168:	2330      	movs	r3, #48	@ 0x30
 801316a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013308 <_svfiprintf_r+0x1e4>
 801316e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013172:	f04f 0901 	mov.w	r9, #1
 8013176:	4623      	mov	r3, r4
 8013178:	469a      	mov	sl, r3
 801317a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801317e:	b10a      	cbz	r2, 8013184 <_svfiprintf_r+0x60>
 8013180:	2a25      	cmp	r2, #37	@ 0x25
 8013182:	d1f9      	bne.n	8013178 <_svfiprintf_r+0x54>
 8013184:	ebba 0b04 	subs.w	fp, sl, r4
 8013188:	d00b      	beq.n	80131a2 <_svfiprintf_r+0x7e>
 801318a:	465b      	mov	r3, fp
 801318c:	4622      	mov	r2, r4
 801318e:	4629      	mov	r1, r5
 8013190:	4638      	mov	r0, r7
 8013192:	f7ff ff6b 	bl	801306c <__ssputs_r>
 8013196:	3001      	adds	r0, #1
 8013198:	f000 80a7 	beq.w	80132ea <_svfiprintf_r+0x1c6>
 801319c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801319e:	445a      	add	r2, fp
 80131a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80131a2:	f89a 3000 	ldrb.w	r3, [sl]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	f000 809f 	beq.w	80132ea <_svfiprintf_r+0x1c6>
 80131ac:	2300      	movs	r3, #0
 80131ae:	f04f 32ff 	mov.w	r2, #4294967295
 80131b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80131b6:	f10a 0a01 	add.w	sl, sl, #1
 80131ba:	9304      	str	r3, [sp, #16]
 80131bc:	9307      	str	r3, [sp, #28]
 80131be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80131c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80131c4:	4654      	mov	r4, sl
 80131c6:	2205      	movs	r2, #5
 80131c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131cc:	484e      	ldr	r0, [pc, #312]	@ (8013308 <_svfiprintf_r+0x1e4>)
 80131ce:	f7ed f827 	bl	8000220 <memchr>
 80131d2:	9a04      	ldr	r2, [sp, #16]
 80131d4:	b9d8      	cbnz	r0, 801320e <_svfiprintf_r+0xea>
 80131d6:	06d0      	lsls	r0, r2, #27
 80131d8:	bf44      	itt	mi
 80131da:	2320      	movmi	r3, #32
 80131dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80131e0:	0711      	lsls	r1, r2, #28
 80131e2:	bf44      	itt	mi
 80131e4:	232b      	movmi	r3, #43	@ 0x2b
 80131e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80131ea:	f89a 3000 	ldrb.w	r3, [sl]
 80131ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80131f0:	d015      	beq.n	801321e <_svfiprintf_r+0xfa>
 80131f2:	9a07      	ldr	r2, [sp, #28]
 80131f4:	4654      	mov	r4, sl
 80131f6:	2000      	movs	r0, #0
 80131f8:	f04f 0c0a 	mov.w	ip, #10
 80131fc:	4621      	mov	r1, r4
 80131fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013202:	3b30      	subs	r3, #48	@ 0x30
 8013204:	2b09      	cmp	r3, #9
 8013206:	d94b      	bls.n	80132a0 <_svfiprintf_r+0x17c>
 8013208:	b1b0      	cbz	r0, 8013238 <_svfiprintf_r+0x114>
 801320a:	9207      	str	r2, [sp, #28]
 801320c:	e014      	b.n	8013238 <_svfiprintf_r+0x114>
 801320e:	eba0 0308 	sub.w	r3, r0, r8
 8013212:	fa09 f303 	lsl.w	r3, r9, r3
 8013216:	4313      	orrs	r3, r2
 8013218:	9304      	str	r3, [sp, #16]
 801321a:	46a2      	mov	sl, r4
 801321c:	e7d2      	b.n	80131c4 <_svfiprintf_r+0xa0>
 801321e:	9b03      	ldr	r3, [sp, #12]
 8013220:	1d19      	adds	r1, r3, #4
 8013222:	681b      	ldr	r3, [r3, #0]
 8013224:	9103      	str	r1, [sp, #12]
 8013226:	2b00      	cmp	r3, #0
 8013228:	bfbb      	ittet	lt
 801322a:	425b      	neglt	r3, r3
 801322c:	f042 0202 	orrlt.w	r2, r2, #2
 8013230:	9307      	strge	r3, [sp, #28]
 8013232:	9307      	strlt	r3, [sp, #28]
 8013234:	bfb8      	it	lt
 8013236:	9204      	strlt	r2, [sp, #16]
 8013238:	7823      	ldrb	r3, [r4, #0]
 801323a:	2b2e      	cmp	r3, #46	@ 0x2e
 801323c:	d10a      	bne.n	8013254 <_svfiprintf_r+0x130>
 801323e:	7863      	ldrb	r3, [r4, #1]
 8013240:	2b2a      	cmp	r3, #42	@ 0x2a
 8013242:	d132      	bne.n	80132aa <_svfiprintf_r+0x186>
 8013244:	9b03      	ldr	r3, [sp, #12]
 8013246:	1d1a      	adds	r2, r3, #4
 8013248:	681b      	ldr	r3, [r3, #0]
 801324a:	9203      	str	r2, [sp, #12]
 801324c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013250:	3402      	adds	r4, #2
 8013252:	9305      	str	r3, [sp, #20]
 8013254:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013318 <_svfiprintf_r+0x1f4>
 8013258:	7821      	ldrb	r1, [r4, #0]
 801325a:	2203      	movs	r2, #3
 801325c:	4650      	mov	r0, sl
 801325e:	f7ec ffdf 	bl	8000220 <memchr>
 8013262:	b138      	cbz	r0, 8013274 <_svfiprintf_r+0x150>
 8013264:	9b04      	ldr	r3, [sp, #16]
 8013266:	eba0 000a 	sub.w	r0, r0, sl
 801326a:	2240      	movs	r2, #64	@ 0x40
 801326c:	4082      	lsls	r2, r0
 801326e:	4313      	orrs	r3, r2
 8013270:	3401      	adds	r4, #1
 8013272:	9304      	str	r3, [sp, #16]
 8013274:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013278:	4824      	ldr	r0, [pc, #144]	@ (801330c <_svfiprintf_r+0x1e8>)
 801327a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801327e:	2206      	movs	r2, #6
 8013280:	f7ec ffce 	bl	8000220 <memchr>
 8013284:	2800      	cmp	r0, #0
 8013286:	d036      	beq.n	80132f6 <_svfiprintf_r+0x1d2>
 8013288:	4b21      	ldr	r3, [pc, #132]	@ (8013310 <_svfiprintf_r+0x1ec>)
 801328a:	bb1b      	cbnz	r3, 80132d4 <_svfiprintf_r+0x1b0>
 801328c:	9b03      	ldr	r3, [sp, #12]
 801328e:	3307      	adds	r3, #7
 8013290:	f023 0307 	bic.w	r3, r3, #7
 8013294:	3308      	adds	r3, #8
 8013296:	9303      	str	r3, [sp, #12]
 8013298:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801329a:	4433      	add	r3, r6
 801329c:	9309      	str	r3, [sp, #36]	@ 0x24
 801329e:	e76a      	b.n	8013176 <_svfiprintf_r+0x52>
 80132a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80132a4:	460c      	mov	r4, r1
 80132a6:	2001      	movs	r0, #1
 80132a8:	e7a8      	b.n	80131fc <_svfiprintf_r+0xd8>
 80132aa:	2300      	movs	r3, #0
 80132ac:	3401      	adds	r4, #1
 80132ae:	9305      	str	r3, [sp, #20]
 80132b0:	4619      	mov	r1, r3
 80132b2:	f04f 0c0a 	mov.w	ip, #10
 80132b6:	4620      	mov	r0, r4
 80132b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80132bc:	3a30      	subs	r2, #48	@ 0x30
 80132be:	2a09      	cmp	r2, #9
 80132c0:	d903      	bls.n	80132ca <_svfiprintf_r+0x1a6>
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	d0c6      	beq.n	8013254 <_svfiprintf_r+0x130>
 80132c6:	9105      	str	r1, [sp, #20]
 80132c8:	e7c4      	b.n	8013254 <_svfiprintf_r+0x130>
 80132ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80132ce:	4604      	mov	r4, r0
 80132d0:	2301      	movs	r3, #1
 80132d2:	e7f0      	b.n	80132b6 <_svfiprintf_r+0x192>
 80132d4:	ab03      	add	r3, sp, #12
 80132d6:	9300      	str	r3, [sp, #0]
 80132d8:	462a      	mov	r2, r5
 80132da:	4b0e      	ldr	r3, [pc, #56]	@ (8013314 <_svfiprintf_r+0x1f0>)
 80132dc:	a904      	add	r1, sp, #16
 80132de:	4638      	mov	r0, r7
 80132e0:	f7fd fe36 	bl	8010f50 <_printf_float>
 80132e4:	1c42      	adds	r2, r0, #1
 80132e6:	4606      	mov	r6, r0
 80132e8:	d1d6      	bne.n	8013298 <_svfiprintf_r+0x174>
 80132ea:	89ab      	ldrh	r3, [r5, #12]
 80132ec:	065b      	lsls	r3, r3, #25
 80132ee:	f53f af2d 	bmi.w	801314c <_svfiprintf_r+0x28>
 80132f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80132f4:	e72c      	b.n	8013150 <_svfiprintf_r+0x2c>
 80132f6:	ab03      	add	r3, sp, #12
 80132f8:	9300      	str	r3, [sp, #0]
 80132fa:	462a      	mov	r2, r5
 80132fc:	4b05      	ldr	r3, [pc, #20]	@ (8013314 <_svfiprintf_r+0x1f0>)
 80132fe:	a904      	add	r1, sp, #16
 8013300:	4638      	mov	r0, r7
 8013302:	f7fe f8bd 	bl	8011480 <_printf_i>
 8013306:	e7ed      	b.n	80132e4 <_svfiprintf_r+0x1c0>
 8013308:	0801593e 	.word	0x0801593e
 801330c:	08015948 	.word	0x08015948
 8013310:	08010f51 	.word	0x08010f51
 8013314:	0801306d 	.word	0x0801306d
 8013318:	08015944 	.word	0x08015944

0801331c <__sflush_r>:
 801331c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013324:	0716      	lsls	r6, r2, #28
 8013326:	4605      	mov	r5, r0
 8013328:	460c      	mov	r4, r1
 801332a:	d454      	bmi.n	80133d6 <__sflush_r+0xba>
 801332c:	684b      	ldr	r3, [r1, #4]
 801332e:	2b00      	cmp	r3, #0
 8013330:	dc02      	bgt.n	8013338 <__sflush_r+0x1c>
 8013332:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013334:	2b00      	cmp	r3, #0
 8013336:	dd48      	ble.n	80133ca <__sflush_r+0xae>
 8013338:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801333a:	2e00      	cmp	r6, #0
 801333c:	d045      	beq.n	80133ca <__sflush_r+0xae>
 801333e:	2300      	movs	r3, #0
 8013340:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013344:	682f      	ldr	r7, [r5, #0]
 8013346:	6a21      	ldr	r1, [r4, #32]
 8013348:	602b      	str	r3, [r5, #0]
 801334a:	d030      	beq.n	80133ae <__sflush_r+0x92>
 801334c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801334e:	89a3      	ldrh	r3, [r4, #12]
 8013350:	0759      	lsls	r1, r3, #29
 8013352:	d505      	bpl.n	8013360 <__sflush_r+0x44>
 8013354:	6863      	ldr	r3, [r4, #4]
 8013356:	1ad2      	subs	r2, r2, r3
 8013358:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801335a:	b10b      	cbz	r3, 8013360 <__sflush_r+0x44>
 801335c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801335e:	1ad2      	subs	r2, r2, r3
 8013360:	2300      	movs	r3, #0
 8013362:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013364:	6a21      	ldr	r1, [r4, #32]
 8013366:	4628      	mov	r0, r5
 8013368:	47b0      	blx	r6
 801336a:	1c43      	adds	r3, r0, #1
 801336c:	89a3      	ldrh	r3, [r4, #12]
 801336e:	d106      	bne.n	801337e <__sflush_r+0x62>
 8013370:	6829      	ldr	r1, [r5, #0]
 8013372:	291d      	cmp	r1, #29
 8013374:	d82b      	bhi.n	80133ce <__sflush_r+0xb2>
 8013376:	4a2a      	ldr	r2, [pc, #168]	@ (8013420 <__sflush_r+0x104>)
 8013378:	40ca      	lsrs	r2, r1
 801337a:	07d6      	lsls	r6, r2, #31
 801337c:	d527      	bpl.n	80133ce <__sflush_r+0xb2>
 801337e:	2200      	movs	r2, #0
 8013380:	6062      	str	r2, [r4, #4]
 8013382:	04d9      	lsls	r1, r3, #19
 8013384:	6922      	ldr	r2, [r4, #16]
 8013386:	6022      	str	r2, [r4, #0]
 8013388:	d504      	bpl.n	8013394 <__sflush_r+0x78>
 801338a:	1c42      	adds	r2, r0, #1
 801338c:	d101      	bne.n	8013392 <__sflush_r+0x76>
 801338e:	682b      	ldr	r3, [r5, #0]
 8013390:	b903      	cbnz	r3, 8013394 <__sflush_r+0x78>
 8013392:	6560      	str	r0, [r4, #84]	@ 0x54
 8013394:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013396:	602f      	str	r7, [r5, #0]
 8013398:	b1b9      	cbz	r1, 80133ca <__sflush_r+0xae>
 801339a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801339e:	4299      	cmp	r1, r3
 80133a0:	d002      	beq.n	80133a8 <__sflush_r+0x8c>
 80133a2:	4628      	mov	r0, r5
 80133a4:	f7ff f9e8 	bl	8012778 <_free_r>
 80133a8:	2300      	movs	r3, #0
 80133aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80133ac:	e00d      	b.n	80133ca <__sflush_r+0xae>
 80133ae:	2301      	movs	r3, #1
 80133b0:	4628      	mov	r0, r5
 80133b2:	47b0      	blx	r6
 80133b4:	4602      	mov	r2, r0
 80133b6:	1c50      	adds	r0, r2, #1
 80133b8:	d1c9      	bne.n	801334e <__sflush_r+0x32>
 80133ba:	682b      	ldr	r3, [r5, #0]
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d0c6      	beq.n	801334e <__sflush_r+0x32>
 80133c0:	2b1d      	cmp	r3, #29
 80133c2:	d001      	beq.n	80133c8 <__sflush_r+0xac>
 80133c4:	2b16      	cmp	r3, #22
 80133c6:	d11e      	bne.n	8013406 <__sflush_r+0xea>
 80133c8:	602f      	str	r7, [r5, #0]
 80133ca:	2000      	movs	r0, #0
 80133cc:	e022      	b.n	8013414 <__sflush_r+0xf8>
 80133ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80133d2:	b21b      	sxth	r3, r3
 80133d4:	e01b      	b.n	801340e <__sflush_r+0xf2>
 80133d6:	690f      	ldr	r7, [r1, #16]
 80133d8:	2f00      	cmp	r7, #0
 80133da:	d0f6      	beq.n	80133ca <__sflush_r+0xae>
 80133dc:	0793      	lsls	r3, r2, #30
 80133de:	680e      	ldr	r6, [r1, #0]
 80133e0:	bf08      	it	eq
 80133e2:	694b      	ldreq	r3, [r1, #20]
 80133e4:	600f      	str	r7, [r1, #0]
 80133e6:	bf18      	it	ne
 80133e8:	2300      	movne	r3, #0
 80133ea:	eba6 0807 	sub.w	r8, r6, r7
 80133ee:	608b      	str	r3, [r1, #8]
 80133f0:	f1b8 0f00 	cmp.w	r8, #0
 80133f4:	dde9      	ble.n	80133ca <__sflush_r+0xae>
 80133f6:	6a21      	ldr	r1, [r4, #32]
 80133f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80133fa:	4643      	mov	r3, r8
 80133fc:	463a      	mov	r2, r7
 80133fe:	4628      	mov	r0, r5
 8013400:	47b0      	blx	r6
 8013402:	2800      	cmp	r0, #0
 8013404:	dc08      	bgt.n	8013418 <__sflush_r+0xfc>
 8013406:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801340a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801340e:	81a3      	strh	r3, [r4, #12]
 8013410:	f04f 30ff 	mov.w	r0, #4294967295
 8013414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013418:	4407      	add	r7, r0
 801341a:	eba8 0800 	sub.w	r8, r8, r0
 801341e:	e7e7      	b.n	80133f0 <__sflush_r+0xd4>
 8013420:	20400001 	.word	0x20400001

08013424 <_fflush_r>:
 8013424:	b538      	push	{r3, r4, r5, lr}
 8013426:	690b      	ldr	r3, [r1, #16]
 8013428:	4605      	mov	r5, r0
 801342a:	460c      	mov	r4, r1
 801342c:	b913      	cbnz	r3, 8013434 <_fflush_r+0x10>
 801342e:	2500      	movs	r5, #0
 8013430:	4628      	mov	r0, r5
 8013432:	bd38      	pop	{r3, r4, r5, pc}
 8013434:	b118      	cbz	r0, 801343e <_fflush_r+0x1a>
 8013436:	6a03      	ldr	r3, [r0, #32]
 8013438:	b90b      	cbnz	r3, 801343e <_fflush_r+0x1a>
 801343a:	f7fe f9cb 	bl	80117d4 <__sinit>
 801343e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013442:	2b00      	cmp	r3, #0
 8013444:	d0f3      	beq.n	801342e <_fflush_r+0xa>
 8013446:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013448:	07d0      	lsls	r0, r2, #31
 801344a:	d404      	bmi.n	8013456 <_fflush_r+0x32>
 801344c:	0599      	lsls	r1, r3, #22
 801344e:	d402      	bmi.n	8013456 <_fflush_r+0x32>
 8013450:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013452:	f7fe fb28 	bl	8011aa6 <__retarget_lock_acquire_recursive>
 8013456:	4628      	mov	r0, r5
 8013458:	4621      	mov	r1, r4
 801345a:	f7ff ff5f 	bl	801331c <__sflush_r>
 801345e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013460:	07da      	lsls	r2, r3, #31
 8013462:	4605      	mov	r5, r0
 8013464:	d4e4      	bmi.n	8013430 <_fflush_r+0xc>
 8013466:	89a3      	ldrh	r3, [r4, #12]
 8013468:	059b      	lsls	r3, r3, #22
 801346a:	d4e1      	bmi.n	8013430 <_fflush_r+0xc>
 801346c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801346e:	f7fe fb1b 	bl	8011aa8 <__retarget_lock_release_recursive>
 8013472:	e7dd      	b.n	8013430 <_fflush_r+0xc>

08013474 <_sbrk_r>:
 8013474:	b538      	push	{r3, r4, r5, lr}
 8013476:	4d06      	ldr	r5, [pc, #24]	@ (8013490 <_sbrk_r+0x1c>)
 8013478:	2300      	movs	r3, #0
 801347a:	4604      	mov	r4, r0
 801347c:	4608      	mov	r0, r1
 801347e:	602b      	str	r3, [r5, #0]
 8013480:	f7ef ff82 	bl	8003388 <_sbrk>
 8013484:	1c43      	adds	r3, r0, #1
 8013486:	d102      	bne.n	801348e <_sbrk_r+0x1a>
 8013488:	682b      	ldr	r3, [r5, #0]
 801348a:	b103      	cbz	r3, 801348e <_sbrk_r+0x1a>
 801348c:	6023      	str	r3, [r4, #0]
 801348e:	bd38      	pop	{r3, r4, r5, pc}
 8013490:	200035bc 	.word	0x200035bc

08013494 <__assert_func>:
 8013494:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013496:	4614      	mov	r4, r2
 8013498:	461a      	mov	r2, r3
 801349a:	4b09      	ldr	r3, [pc, #36]	@ (80134c0 <__assert_func+0x2c>)
 801349c:	681b      	ldr	r3, [r3, #0]
 801349e:	4605      	mov	r5, r0
 80134a0:	68d8      	ldr	r0, [r3, #12]
 80134a2:	b14c      	cbz	r4, 80134b8 <__assert_func+0x24>
 80134a4:	4b07      	ldr	r3, [pc, #28]	@ (80134c4 <__assert_func+0x30>)
 80134a6:	9100      	str	r1, [sp, #0]
 80134a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80134ac:	4906      	ldr	r1, [pc, #24]	@ (80134c8 <__assert_func+0x34>)
 80134ae:	462b      	mov	r3, r5
 80134b0:	f000 f870 	bl	8013594 <fiprintf>
 80134b4:	f000 f880 	bl	80135b8 <abort>
 80134b8:	4b04      	ldr	r3, [pc, #16]	@ (80134cc <__assert_func+0x38>)
 80134ba:	461c      	mov	r4, r3
 80134bc:	e7f3      	b.n	80134a6 <__assert_func+0x12>
 80134be:	bf00      	nop
 80134c0:	200001ac 	.word	0x200001ac
 80134c4:	08015959 	.word	0x08015959
 80134c8:	08015966 	.word	0x08015966
 80134cc:	08015994 	.word	0x08015994

080134d0 <_calloc_r>:
 80134d0:	b570      	push	{r4, r5, r6, lr}
 80134d2:	fba1 5402 	umull	r5, r4, r1, r2
 80134d6:	b934      	cbnz	r4, 80134e6 <_calloc_r+0x16>
 80134d8:	4629      	mov	r1, r5
 80134da:	f7ff f9c1 	bl	8012860 <_malloc_r>
 80134de:	4606      	mov	r6, r0
 80134e0:	b928      	cbnz	r0, 80134ee <_calloc_r+0x1e>
 80134e2:	4630      	mov	r0, r6
 80134e4:	bd70      	pop	{r4, r5, r6, pc}
 80134e6:	220c      	movs	r2, #12
 80134e8:	6002      	str	r2, [r0, #0]
 80134ea:	2600      	movs	r6, #0
 80134ec:	e7f9      	b.n	80134e2 <_calloc_r+0x12>
 80134ee:	462a      	mov	r2, r5
 80134f0:	4621      	mov	r1, r4
 80134f2:	f7fe fa5a 	bl	80119aa <memset>
 80134f6:	e7f4      	b.n	80134e2 <_calloc_r+0x12>

080134f8 <__ascii_mbtowc>:
 80134f8:	b082      	sub	sp, #8
 80134fa:	b901      	cbnz	r1, 80134fe <__ascii_mbtowc+0x6>
 80134fc:	a901      	add	r1, sp, #4
 80134fe:	b142      	cbz	r2, 8013512 <__ascii_mbtowc+0x1a>
 8013500:	b14b      	cbz	r3, 8013516 <__ascii_mbtowc+0x1e>
 8013502:	7813      	ldrb	r3, [r2, #0]
 8013504:	600b      	str	r3, [r1, #0]
 8013506:	7812      	ldrb	r2, [r2, #0]
 8013508:	1e10      	subs	r0, r2, #0
 801350a:	bf18      	it	ne
 801350c:	2001      	movne	r0, #1
 801350e:	b002      	add	sp, #8
 8013510:	4770      	bx	lr
 8013512:	4610      	mov	r0, r2
 8013514:	e7fb      	b.n	801350e <__ascii_mbtowc+0x16>
 8013516:	f06f 0001 	mvn.w	r0, #1
 801351a:	e7f8      	b.n	801350e <__ascii_mbtowc+0x16>

0801351c <_realloc_r>:
 801351c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013520:	4607      	mov	r7, r0
 8013522:	4614      	mov	r4, r2
 8013524:	460d      	mov	r5, r1
 8013526:	b921      	cbnz	r1, 8013532 <_realloc_r+0x16>
 8013528:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801352c:	4611      	mov	r1, r2
 801352e:	f7ff b997 	b.w	8012860 <_malloc_r>
 8013532:	b92a      	cbnz	r2, 8013540 <_realloc_r+0x24>
 8013534:	f7ff f920 	bl	8012778 <_free_r>
 8013538:	4625      	mov	r5, r4
 801353a:	4628      	mov	r0, r5
 801353c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013540:	f000 f841 	bl	80135c6 <_malloc_usable_size_r>
 8013544:	4284      	cmp	r4, r0
 8013546:	4606      	mov	r6, r0
 8013548:	d802      	bhi.n	8013550 <_realloc_r+0x34>
 801354a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801354e:	d8f4      	bhi.n	801353a <_realloc_r+0x1e>
 8013550:	4621      	mov	r1, r4
 8013552:	4638      	mov	r0, r7
 8013554:	f7ff f984 	bl	8012860 <_malloc_r>
 8013558:	4680      	mov	r8, r0
 801355a:	b908      	cbnz	r0, 8013560 <_realloc_r+0x44>
 801355c:	4645      	mov	r5, r8
 801355e:	e7ec      	b.n	801353a <_realloc_r+0x1e>
 8013560:	42b4      	cmp	r4, r6
 8013562:	4622      	mov	r2, r4
 8013564:	4629      	mov	r1, r5
 8013566:	bf28      	it	cs
 8013568:	4632      	movcs	r2, r6
 801356a:	f7fe fa9e 	bl	8011aaa <memcpy>
 801356e:	4629      	mov	r1, r5
 8013570:	4638      	mov	r0, r7
 8013572:	f7ff f901 	bl	8012778 <_free_r>
 8013576:	e7f1      	b.n	801355c <_realloc_r+0x40>

08013578 <__ascii_wctomb>:
 8013578:	4603      	mov	r3, r0
 801357a:	4608      	mov	r0, r1
 801357c:	b141      	cbz	r1, 8013590 <__ascii_wctomb+0x18>
 801357e:	2aff      	cmp	r2, #255	@ 0xff
 8013580:	d904      	bls.n	801358c <__ascii_wctomb+0x14>
 8013582:	228a      	movs	r2, #138	@ 0x8a
 8013584:	601a      	str	r2, [r3, #0]
 8013586:	f04f 30ff 	mov.w	r0, #4294967295
 801358a:	4770      	bx	lr
 801358c:	700a      	strb	r2, [r1, #0]
 801358e:	2001      	movs	r0, #1
 8013590:	4770      	bx	lr
	...

08013594 <fiprintf>:
 8013594:	b40e      	push	{r1, r2, r3}
 8013596:	b503      	push	{r0, r1, lr}
 8013598:	4601      	mov	r1, r0
 801359a:	ab03      	add	r3, sp, #12
 801359c:	4805      	ldr	r0, [pc, #20]	@ (80135b4 <fiprintf+0x20>)
 801359e:	f853 2b04 	ldr.w	r2, [r3], #4
 80135a2:	6800      	ldr	r0, [r0, #0]
 80135a4:	9301      	str	r3, [sp, #4]
 80135a6:	f000 f83f 	bl	8013628 <_vfiprintf_r>
 80135aa:	b002      	add	sp, #8
 80135ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80135b0:	b003      	add	sp, #12
 80135b2:	4770      	bx	lr
 80135b4:	200001ac 	.word	0x200001ac

080135b8 <abort>:
 80135b8:	b508      	push	{r3, lr}
 80135ba:	2006      	movs	r0, #6
 80135bc:	f000 fa08 	bl	80139d0 <raise>
 80135c0:	2001      	movs	r0, #1
 80135c2:	f7ef fe69 	bl	8003298 <_exit>

080135c6 <_malloc_usable_size_r>:
 80135c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80135ca:	1f18      	subs	r0, r3, #4
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	bfbc      	itt	lt
 80135d0:	580b      	ldrlt	r3, [r1, r0]
 80135d2:	18c0      	addlt	r0, r0, r3
 80135d4:	4770      	bx	lr

080135d6 <__sfputc_r>:
 80135d6:	6893      	ldr	r3, [r2, #8]
 80135d8:	3b01      	subs	r3, #1
 80135da:	2b00      	cmp	r3, #0
 80135dc:	b410      	push	{r4}
 80135de:	6093      	str	r3, [r2, #8]
 80135e0:	da08      	bge.n	80135f4 <__sfputc_r+0x1e>
 80135e2:	6994      	ldr	r4, [r2, #24]
 80135e4:	42a3      	cmp	r3, r4
 80135e6:	db01      	blt.n	80135ec <__sfputc_r+0x16>
 80135e8:	290a      	cmp	r1, #10
 80135ea:	d103      	bne.n	80135f4 <__sfputc_r+0x1e>
 80135ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80135f0:	f000 b932 	b.w	8013858 <__swbuf_r>
 80135f4:	6813      	ldr	r3, [r2, #0]
 80135f6:	1c58      	adds	r0, r3, #1
 80135f8:	6010      	str	r0, [r2, #0]
 80135fa:	7019      	strb	r1, [r3, #0]
 80135fc:	4608      	mov	r0, r1
 80135fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013602:	4770      	bx	lr

08013604 <__sfputs_r>:
 8013604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013606:	4606      	mov	r6, r0
 8013608:	460f      	mov	r7, r1
 801360a:	4614      	mov	r4, r2
 801360c:	18d5      	adds	r5, r2, r3
 801360e:	42ac      	cmp	r4, r5
 8013610:	d101      	bne.n	8013616 <__sfputs_r+0x12>
 8013612:	2000      	movs	r0, #0
 8013614:	e007      	b.n	8013626 <__sfputs_r+0x22>
 8013616:	f814 1b01 	ldrb.w	r1, [r4], #1
 801361a:	463a      	mov	r2, r7
 801361c:	4630      	mov	r0, r6
 801361e:	f7ff ffda 	bl	80135d6 <__sfputc_r>
 8013622:	1c43      	adds	r3, r0, #1
 8013624:	d1f3      	bne.n	801360e <__sfputs_r+0xa>
 8013626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013628 <_vfiprintf_r>:
 8013628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801362c:	460d      	mov	r5, r1
 801362e:	b09d      	sub	sp, #116	@ 0x74
 8013630:	4614      	mov	r4, r2
 8013632:	4698      	mov	r8, r3
 8013634:	4606      	mov	r6, r0
 8013636:	b118      	cbz	r0, 8013640 <_vfiprintf_r+0x18>
 8013638:	6a03      	ldr	r3, [r0, #32]
 801363a:	b90b      	cbnz	r3, 8013640 <_vfiprintf_r+0x18>
 801363c:	f7fe f8ca 	bl	80117d4 <__sinit>
 8013640:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013642:	07d9      	lsls	r1, r3, #31
 8013644:	d405      	bmi.n	8013652 <_vfiprintf_r+0x2a>
 8013646:	89ab      	ldrh	r3, [r5, #12]
 8013648:	059a      	lsls	r2, r3, #22
 801364a:	d402      	bmi.n	8013652 <_vfiprintf_r+0x2a>
 801364c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801364e:	f7fe fa2a 	bl	8011aa6 <__retarget_lock_acquire_recursive>
 8013652:	89ab      	ldrh	r3, [r5, #12]
 8013654:	071b      	lsls	r3, r3, #28
 8013656:	d501      	bpl.n	801365c <_vfiprintf_r+0x34>
 8013658:	692b      	ldr	r3, [r5, #16]
 801365a:	b99b      	cbnz	r3, 8013684 <_vfiprintf_r+0x5c>
 801365c:	4629      	mov	r1, r5
 801365e:	4630      	mov	r0, r6
 8013660:	f000 f938 	bl	80138d4 <__swsetup_r>
 8013664:	b170      	cbz	r0, 8013684 <_vfiprintf_r+0x5c>
 8013666:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013668:	07dc      	lsls	r4, r3, #31
 801366a:	d504      	bpl.n	8013676 <_vfiprintf_r+0x4e>
 801366c:	f04f 30ff 	mov.w	r0, #4294967295
 8013670:	b01d      	add	sp, #116	@ 0x74
 8013672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013676:	89ab      	ldrh	r3, [r5, #12]
 8013678:	0598      	lsls	r0, r3, #22
 801367a:	d4f7      	bmi.n	801366c <_vfiprintf_r+0x44>
 801367c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801367e:	f7fe fa13 	bl	8011aa8 <__retarget_lock_release_recursive>
 8013682:	e7f3      	b.n	801366c <_vfiprintf_r+0x44>
 8013684:	2300      	movs	r3, #0
 8013686:	9309      	str	r3, [sp, #36]	@ 0x24
 8013688:	2320      	movs	r3, #32
 801368a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801368e:	f8cd 800c 	str.w	r8, [sp, #12]
 8013692:	2330      	movs	r3, #48	@ 0x30
 8013694:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013844 <_vfiprintf_r+0x21c>
 8013698:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801369c:	f04f 0901 	mov.w	r9, #1
 80136a0:	4623      	mov	r3, r4
 80136a2:	469a      	mov	sl, r3
 80136a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80136a8:	b10a      	cbz	r2, 80136ae <_vfiprintf_r+0x86>
 80136aa:	2a25      	cmp	r2, #37	@ 0x25
 80136ac:	d1f9      	bne.n	80136a2 <_vfiprintf_r+0x7a>
 80136ae:	ebba 0b04 	subs.w	fp, sl, r4
 80136b2:	d00b      	beq.n	80136cc <_vfiprintf_r+0xa4>
 80136b4:	465b      	mov	r3, fp
 80136b6:	4622      	mov	r2, r4
 80136b8:	4629      	mov	r1, r5
 80136ba:	4630      	mov	r0, r6
 80136bc:	f7ff ffa2 	bl	8013604 <__sfputs_r>
 80136c0:	3001      	adds	r0, #1
 80136c2:	f000 80a7 	beq.w	8013814 <_vfiprintf_r+0x1ec>
 80136c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80136c8:	445a      	add	r2, fp
 80136ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80136cc:	f89a 3000 	ldrb.w	r3, [sl]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	f000 809f 	beq.w	8013814 <_vfiprintf_r+0x1ec>
 80136d6:	2300      	movs	r3, #0
 80136d8:	f04f 32ff 	mov.w	r2, #4294967295
 80136dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80136e0:	f10a 0a01 	add.w	sl, sl, #1
 80136e4:	9304      	str	r3, [sp, #16]
 80136e6:	9307      	str	r3, [sp, #28]
 80136e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80136ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80136ee:	4654      	mov	r4, sl
 80136f0:	2205      	movs	r2, #5
 80136f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80136f6:	4853      	ldr	r0, [pc, #332]	@ (8013844 <_vfiprintf_r+0x21c>)
 80136f8:	f7ec fd92 	bl	8000220 <memchr>
 80136fc:	9a04      	ldr	r2, [sp, #16]
 80136fe:	b9d8      	cbnz	r0, 8013738 <_vfiprintf_r+0x110>
 8013700:	06d1      	lsls	r1, r2, #27
 8013702:	bf44      	itt	mi
 8013704:	2320      	movmi	r3, #32
 8013706:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801370a:	0713      	lsls	r3, r2, #28
 801370c:	bf44      	itt	mi
 801370e:	232b      	movmi	r3, #43	@ 0x2b
 8013710:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013714:	f89a 3000 	ldrb.w	r3, [sl]
 8013718:	2b2a      	cmp	r3, #42	@ 0x2a
 801371a:	d015      	beq.n	8013748 <_vfiprintf_r+0x120>
 801371c:	9a07      	ldr	r2, [sp, #28]
 801371e:	4654      	mov	r4, sl
 8013720:	2000      	movs	r0, #0
 8013722:	f04f 0c0a 	mov.w	ip, #10
 8013726:	4621      	mov	r1, r4
 8013728:	f811 3b01 	ldrb.w	r3, [r1], #1
 801372c:	3b30      	subs	r3, #48	@ 0x30
 801372e:	2b09      	cmp	r3, #9
 8013730:	d94b      	bls.n	80137ca <_vfiprintf_r+0x1a2>
 8013732:	b1b0      	cbz	r0, 8013762 <_vfiprintf_r+0x13a>
 8013734:	9207      	str	r2, [sp, #28]
 8013736:	e014      	b.n	8013762 <_vfiprintf_r+0x13a>
 8013738:	eba0 0308 	sub.w	r3, r0, r8
 801373c:	fa09 f303 	lsl.w	r3, r9, r3
 8013740:	4313      	orrs	r3, r2
 8013742:	9304      	str	r3, [sp, #16]
 8013744:	46a2      	mov	sl, r4
 8013746:	e7d2      	b.n	80136ee <_vfiprintf_r+0xc6>
 8013748:	9b03      	ldr	r3, [sp, #12]
 801374a:	1d19      	adds	r1, r3, #4
 801374c:	681b      	ldr	r3, [r3, #0]
 801374e:	9103      	str	r1, [sp, #12]
 8013750:	2b00      	cmp	r3, #0
 8013752:	bfbb      	ittet	lt
 8013754:	425b      	neglt	r3, r3
 8013756:	f042 0202 	orrlt.w	r2, r2, #2
 801375a:	9307      	strge	r3, [sp, #28]
 801375c:	9307      	strlt	r3, [sp, #28]
 801375e:	bfb8      	it	lt
 8013760:	9204      	strlt	r2, [sp, #16]
 8013762:	7823      	ldrb	r3, [r4, #0]
 8013764:	2b2e      	cmp	r3, #46	@ 0x2e
 8013766:	d10a      	bne.n	801377e <_vfiprintf_r+0x156>
 8013768:	7863      	ldrb	r3, [r4, #1]
 801376a:	2b2a      	cmp	r3, #42	@ 0x2a
 801376c:	d132      	bne.n	80137d4 <_vfiprintf_r+0x1ac>
 801376e:	9b03      	ldr	r3, [sp, #12]
 8013770:	1d1a      	adds	r2, r3, #4
 8013772:	681b      	ldr	r3, [r3, #0]
 8013774:	9203      	str	r2, [sp, #12]
 8013776:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801377a:	3402      	adds	r4, #2
 801377c:	9305      	str	r3, [sp, #20]
 801377e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013854 <_vfiprintf_r+0x22c>
 8013782:	7821      	ldrb	r1, [r4, #0]
 8013784:	2203      	movs	r2, #3
 8013786:	4650      	mov	r0, sl
 8013788:	f7ec fd4a 	bl	8000220 <memchr>
 801378c:	b138      	cbz	r0, 801379e <_vfiprintf_r+0x176>
 801378e:	9b04      	ldr	r3, [sp, #16]
 8013790:	eba0 000a 	sub.w	r0, r0, sl
 8013794:	2240      	movs	r2, #64	@ 0x40
 8013796:	4082      	lsls	r2, r0
 8013798:	4313      	orrs	r3, r2
 801379a:	3401      	adds	r4, #1
 801379c:	9304      	str	r3, [sp, #16]
 801379e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80137a2:	4829      	ldr	r0, [pc, #164]	@ (8013848 <_vfiprintf_r+0x220>)
 80137a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80137a8:	2206      	movs	r2, #6
 80137aa:	f7ec fd39 	bl	8000220 <memchr>
 80137ae:	2800      	cmp	r0, #0
 80137b0:	d03f      	beq.n	8013832 <_vfiprintf_r+0x20a>
 80137b2:	4b26      	ldr	r3, [pc, #152]	@ (801384c <_vfiprintf_r+0x224>)
 80137b4:	bb1b      	cbnz	r3, 80137fe <_vfiprintf_r+0x1d6>
 80137b6:	9b03      	ldr	r3, [sp, #12]
 80137b8:	3307      	adds	r3, #7
 80137ba:	f023 0307 	bic.w	r3, r3, #7
 80137be:	3308      	adds	r3, #8
 80137c0:	9303      	str	r3, [sp, #12]
 80137c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80137c4:	443b      	add	r3, r7
 80137c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80137c8:	e76a      	b.n	80136a0 <_vfiprintf_r+0x78>
 80137ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80137ce:	460c      	mov	r4, r1
 80137d0:	2001      	movs	r0, #1
 80137d2:	e7a8      	b.n	8013726 <_vfiprintf_r+0xfe>
 80137d4:	2300      	movs	r3, #0
 80137d6:	3401      	adds	r4, #1
 80137d8:	9305      	str	r3, [sp, #20]
 80137da:	4619      	mov	r1, r3
 80137dc:	f04f 0c0a 	mov.w	ip, #10
 80137e0:	4620      	mov	r0, r4
 80137e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80137e6:	3a30      	subs	r2, #48	@ 0x30
 80137e8:	2a09      	cmp	r2, #9
 80137ea:	d903      	bls.n	80137f4 <_vfiprintf_r+0x1cc>
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d0c6      	beq.n	801377e <_vfiprintf_r+0x156>
 80137f0:	9105      	str	r1, [sp, #20]
 80137f2:	e7c4      	b.n	801377e <_vfiprintf_r+0x156>
 80137f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80137f8:	4604      	mov	r4, r0
 80137fa:	2301      	movs	r3, #1
 80137fc:	e7f0      	b.n	80137e0 <_vfiprintf_r+0x1b8>
 80137fe:	ab03      	add	r3, sp, #12
 8013800:	9300      	str	r3, [sp, #0]
 8013802:	462a      	mov	r2, r5
 8013804:	4b12      	ldr	r3, [pc, #72]	@ (8013850 <_vfiprintf_r+0x228>)
 8013806:	a904      	add	r1, sp, #16
 8013808:	4630      	mov	r0, r6
 801380a:	f7fd fba1 	bl	8010f50 <_printf_float>
 801380e:	4607      	mov	r7, r0
 8013810:	1c78      	adds	r0, r7, #1
 8013812:	d1d6      	bne.n	80137c2 <_vfiprintf_r+0x19a>
 8013814:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013816:	07d9      	lsls	r1, r3, #31
 8013818:	d405      	bmi.n	8013826 <_vfiprintf_r+0x1fe>
 801381a:	89ab      	ldrh	r3, [r5, #12]
 801381c:	059a      	lsls	r2, r3, #22
 801381e:	d402      	bmi.n	8013826 <_vfiprintf_r+0x1fe>
 8013820:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013822:	f7fe f941 	bl	8011aa8 <__retarget_lock_release_recursive>
 8013826:	89ab      	ldrh	r3, [r5, #12]
 8013828:	065b      	lsls	r3, r3, #25
 801382a:	f53f af1f 	bmi.w	801366c <_vfiprintf_r+0x44>
 801382e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013830:	e71e      	b.n	8013670 <_vfiprintf_r+0x48>
 8013832:	ab03      	add	r3, sp, #12
 8013834:	9300      	str	r3, [sp, #0]
 8013836:	462a      	mov	r2, r5
 8013838:	4b05      	ldr	r3, [pc, #20]	@ (8013850 <_vfiprintf_r+0x228>)
 801383a:	a904      	add	r1, sp, #16
 801383c:	4630      	mov	r0, r6
 801383e:	f7fd fe1f 	bl	8011480 <_printf_i>
 8013842:	e7e4      	b.n	801380e <_vfiprintf_r+0x1e6>
 8013844:	0801593e 	.word	0x0801593e
 8013848:	08015948 	.word	0x08015948
 801384c:	08010f51 	.word	0x08010f51
 8013850:	08013605 	.word	0x08013605
 8013854:	08015944 	.word	0x08015944

08013858 <__swbuf_r>:
 8013858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801385a:	460e      	mov	r6, r1
 801385c:	4614      	mov	r4, r2
 801385e:	4605      	mov	r5, r0
 8013860:	b118      	cbz	r0, 801386a <__swbuf_r+0x12>
 8013862:	6a03      	ldr	r3, [r0, #32]
 8013864:	b90b      	cbnz	r3, 801386a <__swbuf_r+0x12>
 8013866:	f7fd ffb5 	bl	80117d4 <__sinit>
 801386a:	69a3      	ldr	r3, [r4, #24]
 801386c:	60a3      	str	r3, [r4, #8]
 801386e:	89a3      	ldrh	r3, [r4, #12]
 8013870:	071a      	lsls	r2, r3, #28
 8013872:	d501      	bpl.n	8013878 <__swbuf_r+0x20>
 8013874:	6923      	ldr	r3, [r4, #16]
 8013876:	b943      	cbnz	r3, 801388a <__swbuf_r+0x32>
 8013878:	4621      	mov	r1, r4
 801387a:	4628      	mov	r0, r5
 801387c:	f000 f82a 	bl	80138d4 <__swsetup_r>
 8013880:	b118      	cbz	r0, 801388a <__swbuf_r+0x32>
 8013882:	f04f 37ff 	mov.w	r7, #4294967295
 8013886:	4638      	mov	r0, r7
 8013888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801388a:	6823      	ldr	r3, [r4, #0]
 801388c:	6922      	ldr	r2, [r4, #16]
 801388e:	1a98      	subs	r0, r3, r2
 8013890:	6963      	ldr	r3, [r4, #20]
 8013892:	b2f6      	uxtb	r6, r6
 8013894:	4283      	cmp	r3, r0
 8013896:	4637      	mov	r7, r6
 8013898:	dc05      	bgt.n	80138a6 <__swbuf_r+0x4e>
 801389a:	4621      	mov	r1, r4
 801389c:	4628      	mov	r0, r5
 801389e:	f7ff fdc1 	bl	8013424 <_fflush_r>
 80138a2:	2800      	cmp	r0, #0
 80138a4:	d1ed      	bne.n	8013882 <__swbuf_r+0x2a>
 80138a6:	68a3      	ldr	r3, [r4, #8]
 80138a8:	3b01      	subs	r3, #1
 80138aa:	60a3      	str	r3, [r4, #8]
 80138ac:	6823      	ldr	r3, [r4, #0]
 80138ae:	1c5a      	adds	r2, r3, #1
 80138b0:	6022      	str	r2, [r4, #0]
 80138b2:	701e      	strb	r6, [r3, #0]
 80138b4:	6962      	ldr	r2, [r4, #20]
 80138b6:	1c43      	adds	r3, r0, #1
 80138b8:	429a      	cmp	r2, r3
 80138ba:	d004      	beq.n	80138c6 <__swbuf_r+0x6e>
 80138bc:	89a3      	ldrh	r3, [r4, #12]
 80138be:	07db      	lsls	r3, r3, #31
 80138c0:	d5e1      	bpl.n	8013886 <__swbuf_r+0x2e>
 80138c2:	2e0a      	cmp	r6, #10
 80138c4:	d1df      	bne.n	8013886 <__swbuf_r+0x2e>
 80138c6:	4621      	mov	r1, r4
 80138c8:	4628      	mov	r0, r5
 80138ca:	f7ff fdab 	bl	8013424 <_fflush_r>
 80138ce:	2800      	cmp	r0, #0
 80138d0:	d0d9      	beq.n	8013886 <__swbuf_r+0x2e>
 80138d2:	e7d6      	b.n	8013882 <__swbuf_r+0x2a>

080138d4 <__swsetup_r>:
 80138d4:	b538      	push	{r3, r4, r5, lr}
 80138d6:	4b29      	ldr	r3, [pc, #164]	@ (801397c <__swsetup_r+0xa8>)
 80138d8:	4605      	mov	r5, r0
 80138da:	6818      	ldr	r0, [r3, #0]
 80138dc:	460c      	mov	r4, r1
 80138de:	b118      	cbz	r0, 80138e8 <__swsetup_r+0x14>
 80138e0:	6a03      	ldr	r3, [r0, #32]
 80138e2:	b90b      	cbnz	r3, 80138e8 <__swsetup_r+0x14>
 80138e4:	f7fd ff76 	bl	80117d4 <__sinit>
 80138e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80138ec:	0719      	lsls	r1, r3, #28
 80138ee:	d422      	bmi.n	8013936 <__swsetup_r+0x62>
 80138f0:	06da      	lsls	r2, r3, #27
 80138f2:	d407      	bmi.n	8013904 <__swsetup_r+0x30>
 80138f4:	2209      	movs	r2, #9
 80138f6:	602a      	str	r2, [r5, #0]
 80138f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80138fc:	81a3      	strh	r3, [r4, #12]
 80138fe:	f04f 30ff 	mov.w	r0, #4294967295
 8013902:	e033      	b.n	801396c <__swsetup_r+0x98>
 8013904:	0758      	lsls	r0, r3, #29
 8013906:	d512      	bpl.n	801392e <__swsetup_r+0x5a>
 8013908:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801390a:	b141      	cbz	r1, 801391e <__swsetup_r+0x4a>
 801390c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013910:	4299      	cmp	r1, r3
 8013912:	d002      	beq.n	801391a <__swsetup_r+0x46>
 8013914:	4628      	mov	r0, r5
 8013916:	f7fe ff2f 	bl	8012778 <_free_r>
 801391a:	2300      	movs	r3, #0
 801391c:	6363      	str	r3, [r4, #52]	@ 0x34
 801391e:	89a3      	ldrh	r3, [r4, #12]
 8013920:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013924:	81a3      	strh	r3, [r4, #12]
 8013926:	2300      	movs	r3, #0
 8013928:	6063      	str	r3, [r4, #4]
 801392a:	6923      	ldr	r3, [r4, #16]
 801392c:	6023      	str	r3, [r4, #0]
 801392e:	89a3      	ldrh	r3, [r4, #12]
 8013930:	f043 0308 	orr.w	r3, r3, #8
 8013934:	81a3      	strh	r3, [r4, #12]
 8013936:	6923      	ldr	r3, [r4, #16]
 8013938:	b94b      	cbnz	r3, 801394e <__swsetup_r+0x7a>
 801393a:	89a3      	ldrh	r3, [r4, #12]
 801393c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013940:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013944:	d003      	beq.n	801394e <__swsetup_r+0x7a>
 8013946:	4621      	mov	r1, r4
 8013948:	4628      	mov	r0, r5
 801394a:	f000 f883 	bl	8013a54 <__smakebuf_r>
 801394e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013952:	f013 0201 	ands.w	r2, r3, #1
 8013956:	d00a      	beq.n	801396e <__swsetup_r+0x9a>
 8013958:	2200      	movs	r2, #0
 801395a:	60a2      	str	r2, [r4, #8]
 801395c:	6962      	ldr	r2, [r4, #20]
 801395e:	4252      	negs	r2, r2
 8013960:	61a2      	str	r2, [r4, #24]
 8013962:	6922      	ldr	r2, [r4, #16]
 8013964:	b942      	cbnz	r2, 8013978 <__swsetup_r+0xa4>
 8013966:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801396a:	d1c5      	bne.n	80138f8 <__swsetup_r+0x24>
 801396c:	bd38      	pop	{r3, r4, r5, pc}
 801396e:	0799      	lsls	r1, r3, #30
 8013970:	bf58      	it	pl
 8013972:	6962      	ldrpl	r2, [r4, #20]
 8013974:	60a2      	str	r2, [r4, #8]
 8013976:	e7f4      	b.n	8013962 <__swsetup_r+0x8e>
 8013978:	2000      	movs	r0, #0
 801397a:	e7f7      	b.n	801396c <__swsetup_r+0x98>
 801397c:	200001ac 	.word	0x200001ac

08013980 <_raise_r>:
 8013980:	291f      	cmp	r1, #31
 8013982:	b538      	push	{r3, r4, r5, lr}
 8013984:	4605      	mov	r5, r0
 8013986:	460c      	mov	r4, r1
 8013988:	d904      	bls.n	8013994 <_raise_r+0x14>
 801398a:	2316      	movs	r3, #22
 801398c:	6003      	str	r3, [r0, #0]
 801398e:	f04f 30ff 	mov.w	r0, #4294967295
 8013992:	bd38      	pop	{r3, r4, r5, pc}
 8013994:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013996:	b112      	cbz	r2, 801399e <_raise_r+0x1e>
 8013998:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801399c:	b94b      	cbnz	r3, 80139b2 <_raise_r+0x32>
 801399e:	4628      	mov	r0, r5
 80139a0:	f000 f830 	bl	8013a04 <_getpid_r>
 80139a4:	4622      	mov	r2, r4
 80139a6:	4601      	mov	r1, r0
 80139a8:	4628      	mov	r0, r5
 80139aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80139ae:	f000 b817 	b.w	80139e0 <_kill_r>
 80139b2:	2b01      	cmp	r3, #1
 80139b4:	d00a      	beq.n	80139cc <_raise_r+0x4c>
 80139b6:	1c59      	adds	r1, r3, #1
 80139b8:	d103      	bne.n	80139c2 <_raise_r+0x42>
 80139ba:	2316      	movs	r3, #22
 80139bc:	6003      	str	r3, [r0, #0]
 80139be:	2001      	movs	r0, #1
 80139c0:	e7e7      	b.n	8013992 <_raise_r+0x12>
 80139c2:	2100      	movs	r1, #0
 80139c4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80139c8:	4620      	mov	r0, r4
 80139ca:	4798      	blx	r3
 80139cc:	2000      	movs	r0, #0
 80139ce:	e7e0      	b.n	8013992 <_raise_r+0x12>

080139d0 <raise>:
 80139d0:	4b02      	ldr	r3, [pc, #8]	@ (80139dc <raise+0xc>)
 80139d2:	4601      	mov	r1, r0
 80139d4:	6818      	ldr	r0, [r3, #0]
 80139d6:	f7ff bfd3 	b.w	8013980 <_raise_r>
 80139da:	bf00      	nop
 80139dc:	200001ac 	.word	0x200001ac

080139e0 <_kill_r>:
 80139e0:	b538      	push	{r3, r4, r5, lr}
 80139e2:	4d07      	ldr	r5, [pc, #28]	@ (8013a00 <_kill_r+0x20>)
 80139e4:	2300      	movs	r3, #0
 80139e6:	4604      	mov	r4, r0
 80139e8:	4608      	mov	r0, r1
 80139ea:	4611      	mov	r1, r2
 80139ec:	602b      	str	r3, [r5, #0]
 80139ee:	f7ef fc43 	bl	8003278 <_kill>
 80139f2:	1c43      	adds	r3, r0, #1
 80139f4:	d102      	bne.n	80139fc <_kill_r+0x1c>
 80139f6:	682b      	ldr	r3, [r5, #0]
 80139f8:	b103      	cbz	r3, 80139fc <_kill_r+0x1c>
 80139fa:	6023      	str	r3, [r4, #0]
 80139fc:	bd38      	pop	{r3, r4, r5, pc}
 80139fe:	bf00      	nop
 8013a00:	200035bc 	.word	0x200035bc

08013a04 <_getpid_r>:
 8013a04:	f7ef bc30 	b.w	8003268 <_getpid>

08013a08 <__swhatbuf_r>:
 8013a08:	b570      	push	{r4, r5, r6, lr}
 8013a0a:	460c      	mov	r4, r1
 8013a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013a10:	2900      	cmp	r1, #0
 8013a12:	b096      	sub	sp, #88	@ 0x58
 8013a14:	4615      	mov	r5, r2
 8013a16:	461e      	mov	r6, r3
 8013a18:	da0d      	bge.n	8013a36 <__swhatbuf_r+0x2e>
 8013a1a:	89a3      	ldrh	r3, [r4, #12]
 8013a1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013a20:	f04f 0100 	mov.w	r1, #0
 8013a24:	bf14      	ite	ne
 8013a26:	2340      	movne	r3, #64	@ 0x40
 8013a28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013a2c:	2000      	movs	r0, #0
 8013a2e:	6031      	str	r1, [r6, #0]
 8013a30:	602b      	str	r3, [r5, #0]
 8013a32:	b016      	add	sp, #88	@ 0x58
 8013a34:	bd70      	pop	{r4, r5, r6, pc}
 8013a36:	466a      	mov	r2, sp
 8013a38:	f000 f848 	bl	8013acc <_fstat_r>
 8013a3c:	2800      	cmp	r0, #0
 8013a3e:	dbec      	blt.n	8013a1a <__swhatbuf_r+0x12>
 8013a40:	9901      	ldr	r1, [sp, #4]
 8013a42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013a46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013a4a:	4259      	negs	r1, r3
 8013a4c:	4159      	adcs	r1, r3
 8013a4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013a52:	e7eb      	b.n	8013a2c <__swhatbuf_r+0x24>

08013a54 <__smakebuf_r>:
 8013a54:	898b      	ldrh	r3, [r1, #12]
 8013a56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013a58:	079d      	lsls	r5, r3, #30
 8013a5a:	4606      	mov	r6, r0
 8013a5c:	460c      	mov	r4, r1
 8013a5e:	d507      	bpl.n	8013a70 <__smakebuf_r+0x1c>
 8013a60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013a64:	6023      	str	r3, [r4, #0]
 8013a66:	6123      	str	r3, [r4, #16]
 8013a68:	2301      	movs	r3, #1
 8013a6a:	6163      	str	r3, [r4, #20]
 8013a6c:	b003      	add	sp, #12
 8013a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013a70:	ab01      	add	r3, sp, #4
 8013a72:	466a      	mov	r2, sp
 8013a74:	f7ff ffc8 	bl	8013a08 <__swhatbuf_r>
 8013a78:	9f00      	ldr	r7, [sp, #0]
 8013a7a:	4605      	mov	r5, r0
 8013a7c:	4639      	mov	r1, r7
 8013a7e:	4630      	mov	r0, r6
 8013a80:	f7fe feee 	bl	8012860 <_malloc_r>
 8013a84:	b948      	cbnz	r0, 8013a9a <__smakebuf_r+0x46>
 8013a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013a8a:	059a      	lsls	r2, r3, #22
 8013a8c:	d4ee      	bmi.n	8013a6c <__smakebuf_r+0x18>
 8013a8e:	f023 0303 	bic.w	r3, r3, #3
 8013a92:	f043 0302 	orr.w	r3, r3, #2
 8013a96:	81a3      	strh	r3, [r4, #12]
 8013a98:	e7e2      	b.n	8013a60 <__smakebuf_r+0xc>
 8013a9a:	89a3      	ldrh	r3, [r4, #12]
 8013a9c:	6020      	str	r0, [r4, #0]
 8013a9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013aa2:	81a3      	strh	r3, [r4, #12]
 8013aa4:	9b01      	ldr	r3, [sp, #4]
 8013aa6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013aaa:	b15b      	cbz	r3, 8013ac4 <__smakebuf_r+0x70>
 8013aac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013ab0:	4630      	mov	r0, r6
 8013ab2:	f000 f81d 	bl	8013af0 <_isatty_r>
 8013ab6:	b128      	cbz	r0, 8013ac4 <__smakebuf_r+0x70>
 8013ab8:	89a3      	ldrh	r3, [r4, #12]
 8013aba:	f023 0303 	bic.w	r3, r3, #3
 8013abe:	f043 0301 	orr.w	r3, r3, #1
 8013ac2:	81a3      	strh	r3, [r4, #12]
 8013ac4:	89a3      	ldrh	r3, [r4, #12]
 8013ac6:	431d      	orrs	r5, r3
 8013ac8:	81a5      	strh	r5, [r4, #12]
 8013aca:	e7cf      	b.n	8013a6c <__smakebuf_r+0x18>

08013acc <_fstat_r>:
 8013acc:	b538      	push	{r3, r4, r5, lr}
 8013ace:	4d07      	ldr	r5, [pc, #28]	@ (8013aec <_fstat_r+0x20>)
 8013ad0:	2300      	movs	r3, #0
 8013ad2:	4604      	mov	r4, r0
 8013ad4:	4608      	mov	r0, r1
 8013ad6:	4611      	mov	r1, r2
 8013ad8:	602b      	str	r3, [r5, #0]
 8013ada:	f7ef fc2d 	bl	8003338 <_fstat>
 8013ade:	1c43      	adds	r3, r0, #1
 8013ae0:	d102      	bne.n	8013ae8 <_fstat_r+0x1c>
 8013ae2:	682b      	ldr	r3, [r5, #0]
 8013ae4:	b103      	cbz	r3, 8013ae8 <_fstat_r+0x1c>
 8013ae6:	6023      	str	r3, [r4, #0]
 8013ae8:	bd38      	pop	{r3, r4, r5, pc}
 8013aea:	bf00      	nop
 8013aec:	200035bc 	.word	0x200035bc

08013af0 <_isatty_r>:
 8013af0:	b538      	push	{r3, r4, r5, lr}
 8013af2:	4d06      	ldr	r5, [pc, #24]	@ (8013b0c <_isatty_r+0x1c>)
 8013af4:	2300      	movs	r3, #0
 8013af6:	4604      	mov	r4, r0
 8013af8:	4608      	mov	r0, r1
 8013afa:	602b      	str	r3, [r5, #0]
 8013afc:	f7ef fc2c 	bl	8003358 <_isatty>
 8013b00:	1c43      	adds	r3, r0, #1
 8013b02:	d102      	bne.n	8013b0a <_isatty_r+0x1a>
 8013b04:	682b      	ldr	r3, [r5, #0]
 8013b06:	b103      	cbz	r3, 8013b0a <_isatty_r+0x1a>
 8013b08:	6023      	str	r3, [r4, #0]
 8013b0a:	bd38      	pop	{r3, r4, r5, pc}
 8013b0c:	200035bc 	.word	0x200035bc

08013b10 <_init>:
 8013b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b12:	bf00      	nop
 8013b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013b16:	bc08      	pop	{r3}
 8013b18:	469e      	mov	lr, r3
 8013b1a:	4770      	bx	lr

08013b1c <_fini>:
 8013b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b1e:	bf00      	nop
 8013b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013b22:	bc08      	pop	{r3}
 8013b24:	469e      	mov	lr, r3
 8013b26:	4770      	bx	lr
